<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.20">
<meta name="description" content="RISC-V Instruction Set Specifications">
<title>RISC-V Instruction Set Specifications</title>
<style>
/*! normalize.css v2.1.2 | MIT License | git.io/normalize */@import url("https://fonts.googleapis.com/css2?family=Roboto+Slab:wght@100;200;300;400;500;600;700;800;900&display=swap");@import url(https://fonts.googleapis.com/css?family=Lato:400,700,700italic,400italic);@import url("https://fonts.googleapis.com/css2?family=Inconsolata:wght@200;300;400;500;600;700;800;900&display=swap");article,aside,details,figcaption,figure,footer,header,hgroup,main,nav,section,summary{display:block}audio,canvas,video{display:inline-block}audio:not([controls]){display:none;height:0}[hidden],template{display:none}script{display:none !important}html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}body{margin:0}a{background:transparent}a:focus{outline:thin dotted}a:active,a:hover{outline:0}h1{font-size:2em;margin:0.67em 0}abbr[title]{border-bottom:1px dotted}b,strong{font-weight:bold}dfn{font-style:italic}hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}mark{background:#ff0;color:#000}code,kbd,pre,samp{font-family:monospace, serif;font-size:1em}pre{white-space:pre-wrap}q{quotes:"\201C" "\201D" "\2018" "\2019"}small{font-size:80%}sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}sup{top:-0.5em}sub{bottom:-0.25em}img{border:0}svg:not(:root){overflow:hidden}figure{margin:0}fieldset{border:1px solid #c0c0c0;margin:0 2px;padding:0.35em 0.625em 0.75em}legend{border:0;padding:0}button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}button,input{line-height:normal}button,select{text-transform:none}button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}button[disabled],html input[disabled]{cursor:default}input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}textarea{overflow:auto;vertical-align:top}table{border-collapse:collapse;border-spacing:0}meta.foundation-mq-small{font-family:"only screen and (min-width: 768px)";width:768px}meta.foundation-mq-medium{font-family:"only screen and (min-width:1280px)";width:1280px}meta.foundation-mq-large{font-family:"only screen and (min-width:1440px)";width:1440px}*,*:before,*:after{-moz-box-sizing:border-box;-webkit-box-sizing:border-box;box-sizing:border-box}html,body{font-size:100%}body{background:#fff;color:#222;padding:0;margin:0;font-family:"Helvetica Neue","Helvetica",Helvetica,Arial,sans-serif;font-weight:normal;font-style:normal;line-height:1;position:relative;cursor:auto}a:hover{cursor:pointer}img,object,embed{max-width:100%;height:auto}object,embed{height:100%}img{-ms-interpolation-mode:bicubic}#map_canvas img,#map_canvas embed,#map_canvas object,.map_canvas img,.map_canvas embed,.map_canvas object{max-width:none !important}.left{float:left !important}.right{float:right !important}.text-left{text-align:left !important}.text-right{text-align:right !important}.text-center{text-align:center !important}.text-justify{text-align:justify !important}.hide{display:none}.antialiased{-webkit-font-smoothing:antialiased}img{display:inline-block;vertical-align:middle}textarea{height:auto;min-height:50px}select{width:100%}p.lead{font-size:1.21875em;line-height:1.6}.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.4;color:#6c818f;font-weight:300;margin-top:0.2em;margin-bottom:0.5em}div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0;direction:ltr}a{color:#2980b9;text-decoration:none;line-height:inherit}a:hover,a:focus{color:#3091d1}a img{border:none}p{font-family:inherit;font-weight:normal;font-size:1em;line-height:1.5;margin-bottom:1.25em;text-rendering:optimizeLegibility}p aside{font-size:0.875em;line-height:1.35;font-style:italic}h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Roboto Slab",sans-serif;font-weight:bold;font-style:normal;color:#465158;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:0.5em;line-height:1.2125em}h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#909ea7;line-height:0}h1{font-size:2.125em}h2{font-size:1.6875em}h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}h4{font-size:1.125em}h5{font-size:1.125em}h6{font-size:1em}hr{border:solid #ddd;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em;height:0}em,i{font-style:italic;line-height:inherit}strong,b{font-weight:bold;line-height:inherit}small{font-size:60%;line-height:inherit}code{font-family:"Inconsolata","Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;font-weight:normal;color:#2980b9}ul,ol,dl{font-size:1em;line-height:1.5;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}ul,ol{margin-left:0}ul.no-bullet,ol.no-bullet{margin-left:0}ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0;font-size:1em}ul.square li ul,ul.circle li ul,ul.disc li ul{list-style:inherit}ul.square{list-style-type:square}ul.circle{list-style-type:circle}ul.disc{list-style-type:disc}ul.no-bullet{list-style:none}ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}dl dt{margin-bottom:0.3em;font-weight:bold}dl dd{margin-bottom:0.75em}abbr,acronym{text-transform:uppercase;font-size:90%;color:#000;border-bottom:1px dotted #ddd;cursor:help}abbr{text-transform:none}blockquote{margin:0 0 1.25em;padding:0.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}blockquote cite{display:block;font-size:0.8125em;color:#748590}blockquote cite:before{content:"\2014 \0020"}blockquote cite a,blockquote cite a:visited{color:#748590}blockquote,blockquote p{line-height:1.5;color:#909ea7}.vcard{display:inline-block;margin:0 0 1.25em 0;border:1px solid #ddd;padding:0.625em 0.75em}.vcard li{margin:0;display:block}.vcard .fn{font-weight:bold;font-size:0.9375em}.vevent .summary{font-weight:bold}.vevent abbr{cursor:auto;text-decoration:none;font-weight:bold;border:none;padding:0 0.0625em}@media only screen and (min-width: 768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.4}h1{font-size:2.75em}h2{font-size:2.3125em}h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}h4{font-size:1.4375em}}table{background:#fff;margin-bottom:1.25em;border:solid 0 #ddd}table thead,table tfoot{background:none;font-weight:bold}table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:1px 8px 1px 5px;font-size:1em;color:#222;text-align:left}table tr th,table tr td{padding:1px 8px 1px 5px;font-size:1em;color:#222}table tr.even,table tr.alt,table tr:nth-of-type(even){background:none}table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{display:table-cell;line-height:1.5}body{tab-size:4;word-wrap:anywhere;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;-moz-osx-font-smoothing:grayscale;-webkit-font-smoothing:antialiased}table{word-wrap:normal}h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.4}object,svg{display:inline-block;vertical-align:middle}.center{margin-left:auto;margin-right:auto}.stretch{width:100%}.clearfix:before,.clearfix:after,.float-group:before,.float-group:after{content:" ";display:table}.clearfix:after,.float-group:after{clear:both}:not(pre).nobreak{word-wrap:normal}:not(pre).nowrap{white-space:nowrap}:not(pre).pre-wrap{white-space:pre-wrap}:not(pre):not([class^=L])>code{font-size:0.95em;font-style:normal !important;letter-spacing:0;padding:0;background-color:#f2f2f2;-webkit-border-radius:6px;border-radius:6px;line-height:inherit}pre{color:inherit;font-family:"Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;line-height:1.2}pre code,pre pre{color:inherit;font-size:inherit;line-height:inherit}pre>code{display:block}pre.nowrap,pre.nowrap pre{white-space:pre;word-wrap:normal}em em{font-style:normal}strong strong{font-weight:normal}.keyseq{color:#333}kbd{font-family:"Inconsolata","Consolas","Deja Vu Sans Mono","Bitstream Vera Sans Mono",monospace;display:inline-block;color:#000;font-size:0.65em;line-height:1.45;background-color:#f7f7f7;border:1px solid #ccc;-webkit-border-radius:3px;border-radius:3px;-webkit-box-shadow:0 1px 0 rgba(0,0,0,0.2),0 0 0 0.1em #fff inset;box-shadow:0 1px 0 rgba(0,0,0,0.2),0 0 0 0.1em #fff inset;margin:0 0.15em;padding:0.2em 0.5em;vertical-align:middle;position:relative;top:-0.1em;white-space:nowrap}.keyseq kbd:first-child{margin-left:0}.keyseq kbd:last-child{margin-right:0}.menuseq,.menuref{color:#000}.menuseq b:not(.caret),.menuref{font-weight:inherit}.menuseq{word-spacing:-0.02em}.menuseq b.caret{font-size:1.25em;line-height:0.8}.menuseq i.caret{font-weight:bold;text-align:center;width:0.45em}b.button:before,b.button:after{position:relative;top:-1px;font-weight:normal}b.button:before{content:"[";padding:0 3px 0 2px}b.button:after{content:"]";padding:0 2px 0 3px}#header,#content,#footnotes,#footer{width:100%;margin-left:auto;margin-right:auto;margin-top:0;margin-bottom:0;max-width:62.5em;*zoom:1;position:relative;padding-left:0.9375em;padding-right:0.9375em}#header:before,#header:after,#content:before,#content:after,#footnotes:before,#footnotes:after,#footer:before,#footer:after{content:" ";display:table}#header:after,#content:after,#footnotes:after,#footer:after{clear:both}#content{margin-top:1.25em}#content:before{content:none}#header>h1:first-child{color:#111;margin-top:2.25rem;margin-bottom:0}#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #ddd}#header>h1:only-child,body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #ddd;padding-bottom:8px}#header .details{border-bottom:1px solid #ddd;line-height:1.45;padding-top:0.25em;padding-bottom:0.25em;padding-left:0.25em;color:#748590;display:-ms-flexbox;display:-webkit-flex;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap}#header .details span:first-child{margin-left:-0.125em}#header .details span.email a{color:#909ea7}#header .details br{display:none}#header .details br+span:before{content:"\00a0\2013\00a0"}#header .details br+span.author:before{content:"\00a0\22c5\00a0";color:#909ea7}#header .details br+span#revremark:before{content:"\00a0|\00a0"}#header #revnumber{text-transform:capitalize}#header #revnumber:after{content:"\00a0"}#content>h1:first-child:not([class]){color:#111;border-bottom:1px solid #ddd;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}#toc{border-bottom:1px solid #ddd;padding-bottom:0.5em}#toc>ul{margin-left:0.125em}#toc ul.sectlevel0>li>a{font-style:italic}#toc ul.sectlevel0 ul.sectlevel1{margin:0.5em 0}#toc ul{font-family:"Roboto Slab",sans-serif;list-style-type:none}#toc li{line-height:1.3334;margin-top:0.3334em}#toc a{text-decoration:none}#toc a:active{text-decoration:underline}#toctitle{color:#6c818f;font-size:1.2em}@media only screen and (min-width: 768px){#toctitle{font-size:1.375em}body.toc2{padding-left:15em;padding-right:0}#toc.toc2{margin-top:0 !important;background:#f2f2f2;position:fixed;width:15em;left:0;top:0;border-right:1px solid #ddd;border-top-width:0 !important;border-bottom-width:0 !important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}#toc.toc2 #toctitle{margin-top:0;margin-bottom:0.8rem;font-size:1.2em}#toc.toc2>ul{font-size:0.9em;margin-bottom:0}#toc.toc2 ul ul{margin-left:0;padding-left:1em}#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:0.5em;margin-bottom:0.5em}body.toc2.toc-right{padding-left:0;padding-right:15em}body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #ddd;left:auto;right:0}}@media only screen and (min-width: 1280px){body.toc2{padding-left:20em;padding-right:0}#toc.toc2{width:20em}#toc.toc2 #toctitle{font-size:1.375em}#toc.toc2>ul{font-size:0.95em}#toc.toc2 ul ul{padding-left:1.25em}body.toc2.toc-right{padding-left:0;padding-right:20em}}#content #toc{border-style:solid;border-width:1px;border-color:#d9d9d9;margin-bottom:1.25em;padding:1.25em;background:#f2f2f2;-webkit-border-radius:6px;border-radius:6px}#content #toc>:first-child{margin-top:0}#content #toc>:last-child{margin-bottom:0}#footer{max-width:none;background:#000;padding:1.25em}#footer-text{color:#fff;line-height:1.35}#content{margin-bottom:0.625em}.sect1{padding-bottom:0.625em}@media only screen and (min-width: 768px){#content{margin-bottom:1.25em}.sect1{padding-bottom:1.25em}}.sect1:last-child{padding-bottom:0}.sect1+.sect1{border-top:1px solid #ddd}details,.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}details>summary:first-of-type{cursor:pointer;display:list-item;outline:none;margin-bottom:0.75em}.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left}table.tableblock.fit-content>caption.title{white-space:nowrap;width:0}.paragraph.lead>p,#preamble>.sectionbody>[class="paragraph"]:first-of-type p{font-size:1.21875em;line-height:1.6;color:#111}table.tableblock #preamble>.sectionbody>[class="paragraph"]:first-of-type p{font-size:inherit}.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}.admonitionblock>table td.icon{text-align:center;width:80px}.admonitionblock>table td.icon img{max-width:none}.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Roboto Slab",sans-serif;text-transform:uppercase}.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #ddd;color:#748590;word-wrap:anywhere}.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}.exampleblock>.content{border-style:solid;border-width:1px;border-color:#e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;-webkit-border-radius:6px;border-radius:6px}.exampleblock>.content>:first-child{margin-top:0}.exampleblock>.content>:last-child{margin-bottom:0}.sidebarblock{border-style:solid;border-width:1px;border-color:#d4d4d4;margin-bottom:1.25em;padding:1.25em;background:#ededed;-webkit-border-radius:6px;border-radius:6px}.sidebarblock>:first-child{margin-top:0}.sidebarblock>:last-child{margin-bottom:0}.sidebarblock>.content>.title{color:#6c818f;margin-top:0}.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}.literalblock pre,.listingblock>.content>pre{border:1px solid #ccc;-webkit-border-radius:6px;border-radius:6px;overflow-x:auto;padding:0.5em;font-size:0.8125em}@media only screen and (min-width: 768px){.literalblock pre,.listingblock>.content>pre{font-size:0.90625em}}@media only screen and (min-width: 1280px){.literalblock pre,.listingblock>.content>pre{font-size:1em}}.literalblock pre,.listingblock>.content>pre:not(.highlight),.listingblock>.content>pre[class="highlight"],.listingblock>.content>pre[class^="highlight "]{background:#eee}.literalblock.output pre{color:#eee;background-color:inherit}.listingblock>.content{position:relative}.listingblock code[data-lang]:before{display:none;content:attr(data-lang);position:absolute;font-size:0.75em;top:0.425rem;right:0.5rem;line-height:1;text-transform:uppercase;color:inherit;opacity:0.5}.listingblock:hover code[data-lang]:before{display:block}.listingblock.terminal pre .command:before{content:attr(data-prompt);padding-right:0.5em;color:inherit;opacity:0.5}.listingblock.terminal pre .command:not([data-prompt]):before{content:"$"}.listingblock pre.highlightjs{padding:0}.listingblock pre.highlightjs>code{padding:0.5em;-webkit-border-radius:6px;border-radius:6px}.prettyprint{background:#eee}pre.prettyprint .linenums{line-height:1.2;margin-left:2em}pre.prettyprint li{background:none;list-style-type:inherit;padding-left:0}pre.prettyprint li code[data-lang]:before{opacity:1}pre.prettyprint li:not(:first-child) code[data-lang]:before{display:none}table.linenotable{border-collapse:separate;border:0;margin-bottom:0;background:none}table.linenotable td[class]{color:inherit;vertical-align:top;padding:0;line-height:inherit;white-space:normal}table.linenotable td.code{padding-left:0.75em}table.linenotable td.linenos{border-right:1px solid currentColor;opacity:0.35;padding-right:0.5em}pre.pygments .lineno{border-right:1px solid currentColor;opacity:0.35;display:inline-block;margin-right:0.75em}pre.pygments .lineno:before{content:"";margin-right:-0.125em}.quoteblock{margin:0 1em 1.25em 1.5em;display:table}.quoteblock:not(.excerpt)>.title{margin-left:-1.5em;margin-bottom:0.75em}.quoteblock blockquote,.quoteblock p{color:#909ea7;font-size:1.15rem;line-height:1.75;word-spacing:0.1em;letter-spacing:0;font-style:italic;text-align:justify}.quoteblock blockquote{margin:0;padding:0;border:0}.quoteblock blockquote:before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:0.6em;margin-left:-0.6em;color:#6c818f;text-shadow:0 1px 2px rgba(0,0,0,0.1)}.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}.quoteblock .attribution{margin-top:0.75em;margin-right:0.5ex;text-align:right}.verseblock{margin:0 1em 1.25em 1em}.verseblock pre{font-family:"Open Sans", "DejaVu Sans", sans;font-size:1.15rem;color:#909ea7;font-weight:300;text-rendering:optimizeLegibility}.verseblock pre strong{font-weight:400}.verseblock .attribution{margin-top:1.25rem;margin-left:0.5ex}.quoteblock .attribution,.verseblock .attribution{font-size:0.8125em;line-height:1.45;font-style:italic}.quoteblock .attribution br,.verseblock .attribution br{display:none}.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-0.025em;color:#748590}.quoteblock.abstract blockquote:before,.quoteblock.excerpt blockquote:before,.quoteblock .quoteblock blockquote:before{display:none}.quoteblock.abstract blockquote,.quoteblock.abstract p,.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{line-height:1.6;word-spacing:0}.quoteblock.abstract{margin:0 1em 1.25em 1em;display:block}.quoteblock.abstract>.title{margin:0 0 0.375em 0;font-size:1.15em;text-align:center}.quoteblock.excerpt>blockquote,.quoteblock .quoteblock{padding:0 0 0.25em 1em;border-left:0.25em solid #ddd}.quoteblock.excerpt,.quoteblock .quoteblock{margin-left:0}.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{color:inherit;font-size:1.0625rem}.quoteblock.excerpt .attribution,.quoteblock .quoteblock .attribution{color:inherit;text-align:left;margin-right:0}p.tableblock:last-child{margin-bottom:0}td.tableblock>.content{margin-bottom:1.25em;word-wrap:anywhere}td.tableblock>.content>:last-child{margin-bottom:-1.25em}table.tableblock,th.tableblock,td.tableblock{border:0 solid #ddd}table.grid-all>*>tr>*{border-width:0}table.grid-cols>*>tr>*{border-width:0 0}table.grid-rows>*>tr>*{border-width:0 0}table.frame-all{border-width:0}table.frame-ends{border-width:0 0}table.frame-sides{border-width:0 0}table.frame-none>colgroup+*>:first-child>*,table.frame-sides>colgroup+*>:first-child>*{border-top-width:0}table.frame-none>:last-child>:last-child>*,table.frame-sides>:last-child>:last-child>*{border-bottom-width:0}table.frame-none>*>tr>:first-child,table.frame-ends>*>tr>:first-child{border-left-width:0}table.frame-none>*>tr>:last-child,table.frame-ends>*>tr>:last-child{border-right-width:0}table.stripes-all tr,table.stripes-odd tr:nth-of-type(odd),table.stripes-even tr:nth-of-type(even),table.stripes-hover tr:hover{background:none}th.halign-left,td.halign-left{text-align:left}th.halign-right,td.halign-right{text-align:right}th.halign-center,td.halign-center{text-align:center}th.valign-top,td.valign-top{vertical-align:top}th.valign-bottom,td.valign-bottom{vertical-align:bottom}th.valign-middle,td.valign-middle{vertical-align:middle}table thead th,table tfoot th{font-weight:bold}tbody tr th{display:table-cell;line-height:1.5;background:none}tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:#222;font-weight:bold}p.tableblock{font-size:1em}ol{margin-left:0.25em}ul li ol{margin-left:0}dl dd{margin-left:1.125em}dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}ol>li p,ul>li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:0.625em}ul.checklist,ul.none,ol.none,ul.no-bullet,ol.no-bullet,ol.unnumbered,ul.unstyled,ol.unstyled{list-style-type:none}ul.no-bullet,ol.no-bullet,ol.unnumbered{margin-left:0.625em}ul.unstyled,ol.unstyled{margin-left:0}ul.checklist{margin-left:0.625em}ul.checklist li>p:first-child>.fa-square-o:first-child,ul.checklist li>p:first-child>.fa-check-square-o:first-child{width:1.25em;font-size:0.8em;position:relative;bottom:0.125em}ul.checklist li>p:first-child>input[type="checkbox"]:first-child{margin-right:0.25em}ul.inline{display:-ms-flexbox;display:-webkit-box;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap;list-style:none;margin:0 0 0.625em -1.25em}ul.inline>li{margin-left:1.25em}.unstyled dl dt{font-weight:normal;font-style:normal}ol.arabic{list-style-type:decimal}ol.decimal{list-style-type:decimal-leading-zero}ol.loweralpha{list-style-type:lower-alpha}ol.upperalpha{list-style-type:upper-alpha}ol.lowerroman{list-style-type:lower-roman}ol.upperroman{list-style-type:upper-roman}ol.lowergreek{list-style-type:lower-greek}.hdlist>table,.colist>table{border:0;background:none}.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}td.hdlist1,td.hdlist2{vertical-align:top;padding:0 0.625em}td.hdlist1{font-weight:bold;padding-bottom:1.25em}td.hdlist2{word-wrap:anywhere}.literalblock+.colist,.listingblock+.colist{margin-top:-0.5em}.colist td:not([class]):first-child{padding:0.4em 0.75em 0 0.75em;line-height:1;vertical-align:top}.colist td:not([class]):first-child img{max-width:none}.colist td:not([class]):last-child{padding:0.25em 0}.thumb,.th{line-height:0;display:inline-block;border:solid 4px #fff;-webkit-box-shadow:0 0 0 1px #ddd;box-shadow:0 0 0 1px #ddd}.imageblock.left{margin:0.25em 0.625em 1.25em 0}.imageblock.right{margin:0.25em 0 1.25em 0.625em}.imageblock>.title{margin-bottom:0}.imageblock.thumb,.imageblock.th{border-width:6px}.imageblock.thumb>.title,.imageblock.th>.title{padding:0 0.125em}.image.left,.image.right{margin-top:0.25em;margin-bottom:0.25em;display:inline-block;line-height:0}.image.left{margin-right:0.625em}.image.right{margin-left:0.625em}a.image{text-decoration:none;display:inline-block}a.image object{pointer-events:none}sup.footnote,sup.footnoteref{font-size:0.875em;position:static;vertical-align:super}sup.footnote a,sup.footnoteref a{text-decoration:none}sup.footnote a:active,sup.footnoteref a:active{text-decoration:underline}#footnotes{padding-top:0.75em;padding-bottom:0.75em;margin-bottom:0.625em}#footnotes hr{width:20%;min-width:6.25em;margin:-0.25em 0 0.75em 0;border-width:1px 0 0 0}#footnotes .footnote{padding:0 0.375em 0 0.225em;line-height:1.3334;font-size:0.875em;margin-left:1.2em;margin-bottom:0.2em}#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none;margin-left:-1.05em}#footnotes .footnote:last-of-type{margin-bottom:0}#content #footnotes{margin-top:-0.625em;margin-bottom:0;padding:0.75em 0}.gist .file-data>table{border:0;background:#fff;width:100%;margin-bottom:0}.gist .file-data>table td.line-data{width:99%}div.unbreakable{page-break-inside:avoid}.big{font-size:larger}.small{font-size:smaller}.underline{text-decoration:underline}.overline{text-decoration:overline}.line-through{text-decoration:line-through}.aqua{color:#00bfbf}.aqua-background{background-color:#00fafa}.black{color:#000}.black-background{background-color:#000}.blue{color:#0000bf}.blue-background{background-color:#0000fa}.fuchsia{color:#bf00bf}.fuchsia-background{background-color:#fa00fa}.gray{color:#606060}.gray-background{background-color:#7d7d7d}.green{color:#006000}.green-background{background-color:#007d00}.lime{color:#00bf00}.lime-background{background-color:#00fa00}.maroon{color:#600000}.maroon-background{background-color:#7d0000}.navy{color:#000060}.navy-background{background-color:#00007d}.olive{color:#606000}.olive-background{background-color:#7d7d00}.purple{color:#600060}.purple-background{background-color:#7d007d}.red{color:#bf0000}.red-background{background-color:#fa0000}.silver{color:#909090}.silver-background{background-color:#bcbcbc}.teal{color:#006060}.teal-background{background-color:#007d7d}.white{color:#bfbfbf}.white-background{background-color:#fafafa}.yellow{color:#bfbf00}.yellow-background{background-color:#fafa00}span.icon>.fa{cursor:default}a span.icon>.fa{cursor:inherit}.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,0.5);cursor:default}.admonitionblock td.icon .icon-note:before{content:"\f05a";color:#1f608b}.admonitionblock td.icon .icon-tip:before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,0.8);color:#111}.admonitionblock td.icon .icon-warning:before{content:"\f071";color:#bf6900}.admonitionblock td.icon .icon-caution:before{content:"\f06d";color:#bf3400}.admonitionblock td.icon .icon-important:before{content:"\f06a";color:#bf0000}.conum[data-value]{display:inline-block;color:#fff !important;background-color:#000;-webkit-border-radius:50%;border-radius:50%;text-align:center;font-size:0.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans", "DejaVu Sans", sans-serif;font-style:normal;font-weight:bold}.conum[data-value] *{color:#fff !important}.conum[data-value]+b{display:none}.conum[data-value]:after{content:attr(data-value)}pre .conum[data-value]{position:relative;top:-0.125em}b.conum *{color:inherit !important}.conum:not([data-value]):empty{display:none}h4{color:#6c818f}.literalblock>.content>pre,.listingblock>.content>pre{-webkit-border-radius:6px;border-radius:6px;margin-left:2em;margin-right:2em}.admonitionblock{margin-left:2em;margin-right:2em}.admonitionblock>table{border:1px solid #609060;border-top-width:1.5em;background-color:#e9ffe9;border-collapse:separate;-webkit-border-radius:0;border-radius:0}.admonitionblock>table td.icon{padding-top:.5em;padding-bottom:.5em}.admonitionblock>table td.content{padding:.5em 1em;color:#000;font-size:.9em;border-left:none}.sidebarblock{background-color:#e8ecef;border-color:#ccc}.sidebarblock>.content>.title{color:#2980b9}table.tableblock.grid-all{border-collapse:collapse;-webkit-border-radius:0;border-radius:0}table.tableblock.grid-all th.tableblock,table.tableblock.grid-all td.tableblock{border-bottom:1px solid #aaa}#footer{background-color:#465158;padding:2em}#footer-text{color:#eee;font-size:0.8em;text-align:center}#toc.toc2{font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;padding:0;background:#343131}#toc.toc2 #toctitle{padding:1.6em 1em;text-align:center;font-family:"Roboto Slab",sans-serif;color:#fff;background:#2980b9}#toc.toc2 #toctitle::before{vertical-align:middle;content:"\f02d";content:"\f1b2";padding-right:0.3em;margin-left:-1em;font-family:'FontAwesome';font-size:200%}#toc.toc2 a{display:block;color:#d9d9d9;padding:0.25em 1em}#toc.toc2 a:hover,#toc.toc2 a:focus{background:#696262}#toc.toc2 ul{font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif}#toc.toc2 ul.sectlevel1 a{font-weight:bold;color:#55a5d9}#toc.toc2 ul.sectlevel1 a:hover,#toc.toc2 ul.sectlevel1 a:focus{color:#d9d9d9}#toc.toc2 ul.sectlevel2,#toc.toc2 ul.sectlevel3,#toc.toc2 ul.sectlevel4,#toc.toc2 ul.sectlevel5,#toc.toc2 ul.sectlevel6{padding:0}#toc.toc2 ul.sectlevel2 a,#toc.toc2 ul.sectlevel3 a,#toc.toc2 ul.sectlevel4 a,#toc.toc2 ul.sectlevel5 a,#toc.toc2 ul.sectlevel6 a{font-weight:normal;color:#d9d9d9}#toc.toc2 ul.sectlevel2.sectlevel2 a,#toc.toc2 ul.sectlevel3.sectlevel2 a,#toc.toc2 ul.sectlevel4.sectlevel2 a,#toc.toc2 ul.sectlevel5.sectlevel2 a,#toc.toc2 ul.sectlevel6.sectlevel2 a{padding-left:2em}#toc.toc2 ul.sectlevel2.sectlevel3 a,#toc.toc2 ul.sectlevel3.sectlevel3 a,#toc.toc2 ul.sectlevel4.sectlevel3 a,#toc.toc2 ul.sectlevel5.sectlevel3 a,#toc.toc2 ul.sectlevel6.sectlevel3 a{padding-left:3em}#toc.toc2 ul.sectlevel2.sectlevel4 a,#toc.toc2 ul.sectlevel3.sectlevel4 a,#toc.toc2 ul.sectlevel4.sectlevel4 a,#toc.toc2 ul.sectlevel5.sectlevel4 a,#toc.toc2 ul.sectlevel6.sectlevel4 a{padding-left:4em}#toc.toc2 ul.sectlevel2.sectlevel5 a,#toc.toc2 ul.sectlevel3.sectlevel5 a,#toc.toc2 ul.sectlevel4.sectlevel5 a,#toc.toc2 ul.sectlevel5.sectlevel5 a,#toc.toc2 ul.sectlevel6.sectlevel5 a{padding-left:5em}#toc.toc2 ul.sectlevel2.sectlevel6 a,#toc.toc2 ul.sectlevel3.sectlevel6 a,#toc.toc2 ul.sectlevel4.sectlevel6 a,#toc.toc2 ul.sectlevel5.sectlevel6 a,#toc.toc2 ul.sectlevel6.sectlevel6 a{padding-left:6em}:not(pre):not([class^="L"])>code{font-size:0.95em;font-style:normal !important;letter-spacing:0;padding:0px 4px;background-color:#f6f6f6;-webkit-border-radius:4px;border-radius:4px;line-height:inherit;border:solid #ddd7d7 1px;color:#e74c3c}.admonitionblock{margin:0}.admonitionblock.note>table{background-color:#e7f2fa}.admonitionblock.note>table td.icon{background-color:#3e97d7;width:100%;text-align:left;padding-left:2em}.admonitionblock.note>table td.icon i.icon-note::before{color:white}.admonitionblock.note>table td.icon i.icon-note::after{color:white;content:"Note";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.tip>table{background-color:#e9ffe9}.admonitionblock.tip>table td.icon{background-color:#00b600;width:100%;text-align:left;padding-left:2em}.admonitionblock.tip>table td.icon i.icon-tip::before{color:white}.admonitionblock.tip>table td.icon i.icon-tip::after{color:white;content:"Tip";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.caution>table{background-color:#ffe3ca}.admonitionblock.caution>table td.icon{background-color:#fd7700;width:100%;text-align:left;padding-left:2em}.admonitionblock.caution>table td.icon i.icon-caution::before{color:white}.admonitionblock.caution>table td.icon i.icon-caution::after{color:white;content:"Caution";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.important>table{background-color:#ffd6ca}.admonitionblock.important>table td.icon{background-color:#fd3900;width:100%;text-align:left;padding-left:2em}.admonitionblock.important>table td.icon i.icon-important::before{color:white}.admonitionblock.important>table td.icon i.icon-important::after{color:white;content:"Important";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock.warning>table{background-color:#ffedcc}.admonitionblock.warning>table td.icon{background-color:orange;width:100%;text-align:left;padding-left:2em}.admonitionblock.warning>table td.icon i.icon-warning::before{color:white}.admonitionblock.warning>table td.icon i.icon-warning::after{color:white;content:"Warning";padding-left:1em;font-family:"Lato","Roboto","Arial","Helvetica Neue",sans-serif;font-size:0.9em;font-weight:bold}.admonitionblock>table{border:none}.admonitionblock>table td{display:inline-block;width:100%;font-size:8px}.tableblock code{border:none}.literalblock>.content>pre,.listingblock>.content>pre{margin:0}.literalblock pre,.listingblock>.content>pre{background:#f8f8f8}@media only screen and (min-width: 768px){#toc.toc2{padding:0;background:#343131}#toc.toc2 #toctitle::before{margin-left:-0.5em}}.ulist:not(.checklist) ul,.ulist:not(.checklist) ol{margin-left:1.5em}.ulist:not(.checklist) ul li>p,.ulist:not(.checklist) ol li>p{padding-left:0.5em}.ulist:not(.checklist) ul>li::marker,.ulist:not(.checklist) ol>li::marker{content:"\f111";font-family:"FontAwesome";font-size:0.7em;color:#2980b9}.olist ol{margin-left:2em}i.conum[data-value]{background-color:#2980b9}#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#465158;text-decoration:none}#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#3b444a}#content h1>a.link:hover:after,h2>a.link:hover:after,h3>a.link:hover:after,#toctitle>a.link:hover:after,.sidebarblock>.content>.title>a.link:hover:after,h4>a.link:hover:after,h5>a.link:hover:after,h6>a.link:hover:after{content:"\f0c1";font-family:'FontAwesome';font-size:0.65em;display:inline-block;color:#3091d1;margin-left:0.5em}

</style>
</head>
<body class="article toc2 toc-left">
<div id="header">
<h1>RISC-V Instruction Set Specifications</h1>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_rv32i_rv64i_instructions">1. RV32I, RV64I Instructions</a>
<ul class="sectlevel2">
<li><a href="#_lui">1.1. lui</a></li>
<li><a href="#_auipc">1.2. auipc</a></li>
<li><a href="#_addi">1.3. addi</a></li>
<li><a href="#_slti">1.4. slti</a></li>
<li><a href="#_sltiu">1.5. sltiu</a></li>
<li><a href="#_xori">1.6. xori</a></li>
<li><a href="#_ori">1.7. ori</a></li>
<li><a href="#_andi">1.8. andi</a></li>
<li><a href="#_slli">1.9. slli</a></li>
<li><a href="#_srli">1.10. srli</a></li>
<li><a href="#_srai">1.11. srai</a></li>
<li><a href="#_add">1.12. add</a></li>
<li><a href="#_sub">1.13. sub</a></li>
<li><a href="#_sll">1.14. sll</a></li>
<li><a href="#_slt">1.15. slt</a></li>
<li><a href="#_sltu">1.16. sltu</a></li>
<li><a href="#_xor">1.17. xor</a></li>
<li><a href="#_srl">1.18. srl</a></li>
<li><a href="#_sra">1.19. sra</a></li>
<li><a href="#_or">1.20. or</a></li>
<li><a href="#_and">1.21. and</a></li>
<li><a href="#_fence">1.22. fence</a></li>
<li><a href="#_fence_i">1.23. fence.i</a></li>
<li><a href="#_csrrw">1.24. csrrw</a></li>
<li><a href="#_csrrs">1.25. csrrs</a></li>
<li><a href="#_csrrc">1.26. csrrc</a></li>
<li><a href="#_csrrwi">1.27. csrrwi</a></li>
<li><a href="#_csrrsi">1.28. csrrsi</a></li>
<li><a href="#_csrrci">1.29. csrrci</a></li>
<li><a href="#_ecall">1.30. ecall</a></li>
<li><a href="#_ebreak">1.31. ebreak</a></li>
<li><a href="#_sret">1.32. sret</a></li>
<li><a href="#_mret">1.33. mret</a></li>
<li><a href="#_wfi">1.34. wfi</a></li>
<li><a href="#_sfence_vma">1.35. sfence.vma</a></li>
<li><a href="#_lb">1.36. lb</a></li>
<li><a href="#_lh">1.37. lh</a></li>
<li><a href="#_lw">1.38. lw</a></li>
<li><a href="#_lbu">1.39. lbu</a></li>
<li><a href="#_lhu">1.40. lhu</a></li>
<li><a href="#_sb">1.41. sb</a></li>
<li><a href="#_sh">1.42. sh</a></li>
<li><a href="#_sw">1.43. sw</a></li>
<li><a href="#_jal">1.44. jal</a></li>
<li><a href="#_jalr">1.45. jalr</a></li>
<li><a href="#_beq">1.46. beq</a></li>
<li><a href="#_bne">1.47. bne</a></li>
<li><a href="#_blt">1.48. blt</a></li>
<li><a href="#_bge">1.49. bge</a></li>
<li><a href="#_bltu">1.50. bltu</a></li>
<li><a href="#_bgeu">1.51. bgeu</a></li>
</ul>
</li>
<li><a href="#_rv64i_instructions">2. RV64I Instructions</a>
<ul class="sectlevel2">
<li><a href="#_addiw">2.1. addiw</a></li>
<li><a href="#_slliw">2.2. slliw</a></li>
<li><a href="#_srliw">2.3. srliw</a></li>
<li><a href="#_sraiw">2.4. sraiw</a></li>
<li><a href="#_addw">2.5. addw</a></li>
<li><a href="#_subw">2.6. subw</a></li>
<li><a href="#_sllw">2.7. sllw</a></li>
<li><a href="#_srlw">2.8. srlw</a></li>
<li><a href="#_sraw">2.9. sraw</a></li>
<li><a href="#_lwu">2.10. lwu</a></li>
<li><a href="#_ld">2.11. ld</a></li>
<li><a href="#_sd">2.12. sd</a></li>
</ul>
</li>
<li><a href="#_rv32m_rv64m_instructions">3. RV32M, RV64M Instructions</a>
<ul class="sectlevel2">
<li><a href="#_mul">3.1. mul</a></li>
<li><a href="#_mulh">3.2. mulh</a></li>
<li><a href="#_mulhsu">3.3. mulhsu</a></li>
<li><a href="#_mulhu">3.4. mulhu</a></li>
<li><a href="#_div">3.5. div</a></li>
<li><a href="#_divu">3.6. divu</a></li>
<li><a href="#_rem">3.7. rem</a></li>
<li><a href="#_remu">3.8. remu</a></li>
</ul>
</li>
<li><a href="#_rv64m_instructions">4. RV64M Instructions</a>
<ul class="sectlevel2">
<li><a href="#_mulw">4.1. mulw</a></li>
<li><a href="#_divw">4.2. divw</a></li>
<li><a href="#_remw">4.3. remw</a></li>
</ul>
</li>
<li><a href="#_rv32a_rv64a_instructions">5. RV32A, RV64A Instructions</a>
<ul class="sectlevel2">
<li><a href="#_lr_w">5.1. lr.w</a></li>
<li><a href="#_sc_w">5.2. sc.w</a></li>
<li><a href="#_amoswap_w">5.3. amoswap.w</a></li>
<li><a href="#_amoadd_w">5.4. amoadd.w</a></li>
<li><a href="#_amoxor_w">5.5. amoxor.w</a></li>
<li><a href="#_amoand_w">5.6. amoand.w</a></li>
<li><a href="#_amoor_w">5.7. amoor.w</a></li>
<li><a href="#_amomin_w">5.8. amomin.w</a></li>
<li><a href="#_amomax_w">5.9. amomax.w</a></li>
<li><a href="#_amominu_w">5.10. amominu.w</a></li>
<li><a href="#_amomaxu_w">5.11. amomaxu.w</a></li>
</ul>
</li>
<li><a href="#_rv64a_instructions">6. RV64A Instructions</a>
<ul class="sectlevel2">
<li><a href="#_lr_d">6.1. lr.d</a></li>
<li><a href="#_sc_d">6.2. sc.d</a></li>
<li><a href="#_amoswap_d">6.3. amoswap.d</a></li>
<li><a href="#_amoadd_d">6.4. amoadd.d</a></li>
<li><a href="#_amoxor_d">6.5. amoxor.d</a></li>
<li><a href="#_amoand_d">6.6. amoand.d</a></li>
<li><a href="#_amoor_d">6.7. amoor.d</a></li>
<li><a href="#_amomin_d">6.8. amomin.d</a></li>
<li><a href="#_amomax_d">6.9. amomax.d</a></li>
<li><a href="#_amominu_d">6.10. amominu.d</a></li>
<li><a href="#_amomaxu_d">6.11. amomaxu.d</a></li>
</ul>
</li>
<li><a href="#_rv32f_rv64d_instructions">7. RV32F, RV64D Instructions</a>
<ul class="sectlevel2">
<li><a href="#_fmadd_s">7.1. fmadd.s</a></li>
<li><a href="#_fmsub_s">7.2. fmsub.s</a></li>
<li><a href="#_fnmsub_s">7.3. fnmsub.s</a></li>
<li><a href="#_fnmadd_s">7.4. fnmadd.s</a></li>
<li><a href="#_fadd_s">7.5. fadd.s</a></li>
<li><a href="#_fsub_s">7.6. fsub.s</a></li>
<li><a href="#_fmul_s">7.7. fmul.s</a></li>
<li><a href="#_fdiv_s">7.8. fdiv.s</a></li>
<li><a href="#_fsqrt_s">7.9. fsqrt.s</a></li>
<li><a href="#_fsgnj_s">7.10. fsgnj.s</a></li>
<li><a href="#_fsgnjn_s">7.11. fsgnjn.s</a></li>
<li><a href="#_fsgnjx_s">7.12. fsgnjx.s</a></li>
<li><a href="#_fmin_s">7.13. fmin.s</a></li>
<li><a href="#_fmax_s">7.14. fmax.s</a></li>
<li><a href="#_fcvt_w_s">7.15. fcvt.w.s</a></li>
<li><a href="#_fcvt_wu_s">7.16. fcvt.wu.s</a></li>
<li><a href="#_fmv_x_w">7.17. fmv.x.w</a></li>
<li><a href="#_feq_s">7.18. feq.s</a></li>
<li><a href="#_flt_s">7.19. flt.s</a></li>
<li><a href="#_fle_s">7.20. fle.s</a></li>
<li><a href="#_fclass_s">7.21. fclass.s</a></li>
<li><a href="#_fcvt_s_w">7.22. fcvt.s.w</a></li>
<li><a href="#_fcvt_s_wu">7.23. fcvt.s.wu</a></li>
<li><a href="#_fmv_w_x">7.24. fmv.w.x</a></li>
<li><a href="#_fmadd_d">7.25. fmadd.d</a></li>
<li><a href="#_fmsub_d">7.26. fmsub.d</a></li>
<li><a href="#_fnmsub_d">7.27. fnmsub.d</a></li>
<li><a href="#_fnmadd_d">7.28. fnmadd.d</a></li>
<li><a href="#_fadd_d">7.29. fadd.d</a></li>
<li><a href="#_fsub_d">7.30. fsub.d</a></li>
<li><a href="#_fmul_d">7.31. fmul.d</a></li>
<li><a href="#_fdiv_d">7.32. fdiv.d</a></li>
<li><a href="#_fsqrt_d">7.33. fsqrt.d</a></li>
<li><a href="#_fsgnj_d">7.34. fsgnj.d</a></li>
<li><a href="#_fsgnjn_d">7.35. fsgnjn.d</a></li>
<li><a href="#_fsgnjx_d">7.36. fsgnjx.d</a></li>
<li><a href="#_fmin_d">7.37. fmin.d</a></li>
<li><a href="#_fmax_d">7.38. fmax.d</a></li>
<li><a href="#_fcvt_s_d">7.39. fcvt.s.d</a></li>
<li><a href="#_fcvt_d_s">7.40. fcvt.d.s</a></li>
<li><a href="#_feq_d">7.41. feq.d</a></li>
<li><a href="#_flt_d">7.42. flt.d</a></li>
<li><a href="#_fle_d">7.43. fle.d</a></li>
<li><a href="#_fclass_d">7.44. fclass.d</a></li>
<li><a href="#_fcvt_w_d">7.45. fcvt.w.d</a></li>
<li><a href="#_fcvt_wu_d">7.46. fcvt.wu.d</a></li>
<li><a href="#_fcvt_d_w">7.47. fcvt.d.w</a></li>
<li><a href="#_fcvt_d_wu">7.48. fcvt.d.wu</a></li>
<li><a href="#_flw">7.49. flw</a></li>
<li><a href="#_fsw">7.50. fsw</a></li>
<li><a href="#_fld">7.51. fld</a></li>
<li><a href="#_fsd">7.52. fsd</a></li>
</ul>
</li>
<li><a href="#_rv64f_instructions">8. RV64F Instructions</a>
<ul class="sectlevel2">
<li><a href="#_fcvt_l_s">8.1. fcvt.l.s</a></li>
<li><a href="#_fcvt_lu_s">8.2. fcvt.lu.s</a></li>
<li><a href="#_fcvt_s_l">8.3. fcvt.s.l</a></li>
<li><a href="#_fcvt_s_lu">8.4. fcvt.s.lu</a></li>
</ul>
</li>
<li><a href="#_rv64d_instructions">9. RV64D Instructions</a>
<ul class="sectlevel2">
<li><a href="#_fcvt_l_d">9.1. fcvt.l.d</a></li>
<li><a href="#_fcvt_lu_d">9.2. fcvt.lu.d</a></li>
<li><a href="#_fmv_x_d">9.3. fmv.x.d</a></li>
<li><a href="#_fcvt_d_l">9.4. fcvt.d.l</a></li>
<li><a href="#_fcvt_d_lu">9.5. fcvt.d.lu</a></li>
<li><a href="#_fmv_d_x">9.6. fmv.d.x</a></li>
</ul>
</li>
<li><a href="#_rv32c_rv64c_instructions">10. RV32C, RV64C Instructions</a>
<ul class="sectlevel2">
<li><a href="#_c_addi4spn">10.1. c.addi4spn</a></li>
<li><a href="#_c_fld">10.2. c.fld</a></li>
<li><a href="#_c_lw">10.3. c.lw</a></li>
<li><a href="#_c_flw">10.4. c.flw</a></li>
<li><a href="#_c_ld">10.5. c.ld</a></li>
<li><a href="#_c_sw">10.6. c.sw</a></li>
<li><a href="#_c_fsw">10.7. c.fsw</a></li>
<li><a href="#_c_sd">10.8. c.sd</a></li>
<li><a href="#_c_nop">10.9. c.nop</a></li>
<li><a href="#_c_addi">10.10. c.addi</a></li>
<li><a href="#_c_jal">10.11. c.jal</a></li>
<li><a href="#_c_addiw">10.12. c.addiw</a></li>
<li><a href="#_c_li">10.13. c.li</a></li>
<li><a href="#_c_addi16sp">10.14. c.addi16sp</a></li>
<li><a href="#_c_lui">10.15. c.lui</a></li>
<li><a href="#_c_srli">10.16. c.srli</a></li>
<li><a href="#_c_srai">10.17. c.srai</a></li>
<li><a href="#_c_andi">10.18. c.andi</a></li>
<li><a href="#_c_sub">10.19. c.sub</a></li>
<li><a href="#_c_xor">10.20. c.xor</a></li>
<li><a href="#_c_or">10.21. c.or</a></li>
<li><a href="#_c_and">10.22. c.and</a></li>
<li><a href="#_c_subw">10.23. c.subw</a></li>
<li><a href="#_c_addw">10.24. c.addw</a></li>
<li><a href="#_c_j">10.25. c.j</a></li>
<li><a href="#_c_beqz">10.26. c.beqz</a></li>
<li><a href="#_c_bnez">10.27. c.bnez</a></li>
<li><a href="#_c_slli">10.28. c.slli</a></li>
<li><a href="#_c_fldsp">10.29. c.fldsp</a></li>
<li><a href="#_c_lwsp">10.30. c.lwsp</a></li>
<li><a href="#_c_flwsp">10.31. c.flwsp</a></li>
<li><a href="#_c_ldsp">10.32. c.ldsp</a></li>
<li><a href="#_c_jr">10.33. c.jr</a></li>
<li><a href="#_c_mv">10.34. c.mv</a></li>
<li><a href="#_c_ebreak">10.35. c.ebreak</a></li>
<li><a href="#_c_jalr">10.36. c.jalr</a></li>
<li><a href="#_c_add">10.37. c.add</a></li>
<li><a href="#_c_fsdsp">10.38. c.fsdsp</a></li>
<li><a href="#_c_swsp">10.39. c.swsp</a></li>
<li><a href="#_c_fswsp">10.40. c.fswsp</a></li>
<li><a href="#_c_sdsp">10.41. c.sdsp</a></li>
</ul>
</li>
<li><a href="#_rvb_instructions">11. RVB Instructions</a>
<ul class="sectlevel2">
<li><a href="#_add_uw">11.1. add.uw</a></li>
<li><a href="#_sh1add">11.2. sh1add</a></li>
<li><a href="#_sh1add_uw">11.3. sh1add.uw</a></li>
<li><a href="#_sh2add">11.4. sh2add</a></li>
<li><a href="#_sh2add_uw">11.5. sh2add.uw</a></li>
<li><a href="#_sh3add">11.6. sh3add</a></li>
<li><a href="#_sh3add_uw">11.7. sh3add.uw</a></li>
<li><a href="#_slli_uw">11.8. slli.uw</a></li>
<li><a href="#_andn">11.9. andn</a></li>
<li><a href="#_orn">11.10. orn</a></li>
<li><a href="#_xnor">11.11. xnor</a></li>
<li><a href="#_clz">11.12. clz</a></li>
<li><a href="#_clzw">11.13. clzw</a></li>
<li><a href="#_ctzw">11.14. ctzw</a></li>
<li><a href="#_cpop">11.15. cpop</a></li>
<li><a href="#_cpopw">11.16. cpopw</a></li>
<li><a href="#_max">11.17. max</a></li>
<li><a href="#_maxu">11.18. maxu</a></li>
<li><a href="#_min">11.19. min</a></li>
<li><a href="#_minu">11.20. minu</a></li>
<li><a href="#_sext_h">11.21. sext.h</a></li>
<li><a href="#_zext_h">11.22. zext.h</a></li>
<li><a href="#_rol">11.23. rol</a></li>
<li><a href="#_rolw">11.24. rolw</a></li>
<li><a href="#_ror">11.25. ror</a></li>
<li><a href="#_rori">11.26. rori</a></li>
<li><a href="#_roriw">11.27. roriw</a></li>
<li><a href="#_rorw">11.28. rorw</a></li>
<li><a href="#_orc_b">11.29. orc.b</a></li>
<li><a href="#_rev8">11.30. rev8</a></li>
<li><a href="#_clmul">11.31. clmul</a></li>
<li><a href="#_clmulh">11.32. clmulh</a></li>
<li><a href="#_clmulr">11.33. clmulr</a></li>
<li><a href="#_bclr">11.34. bclr</a></li>
<li><a href="#_bclri">11.35. bclri</a></li>
<li><a href="#_bext">11.36. bext</a></li>
<li><a href="#_bexti">11.37. bexti</a></li>
<li><a href="#_binv">11.38. binv</a></li>
<li><a href="#_binvi">11.39. binvi</a></li>
<li><a href="#_bset">11.40. bset</a></li>
<li><a href="#_bseti">11.41. bseti</a></li>
</ul>
</li>
<li><a href="#_rv32zfh_rv64zfh_standard_extension">12. RV32Zfh / RV64Zfh Standard Extension</a>
<ul class="sectlevel2">
<li><a href="#_fmadd_h">12.1. fmadd.h</a></li>
<li><a href="#_fmsub_h">12.2. fmsub.h</a></li>
<li><a href="#_fnmsub_h">12.3. fnmsub.h</a></li>
<li><a href="#_fnmadd_h">12.4. fnmadd.h</a></li>
<li><a href="#_fadd_h">12.5. fadd.h</a></li>
<li><a href="#_fsub_h">12.6. fsub.h</a></li>
<li><a href="#_fmul_h">12.7. fmul.h</a></li>
<li><a href="#_fdiv_h">12.8. fdiv.h</a></li>
<li><a href="#_fsqrt_h">12.9. fsqrt.h</a></li>
<li><a href="#_fsgnj_h">12.10. fsgnj.h</a></li>
<li><a href="#_fsgnjn_h">12.11. fsgnjn.h</a></li>
<li><a href="#_fsgnjx_h">12.12. fsgnjx.h</a></li>
<li><a href="#_fmin_h">12.13. fmin.h</a></li>
<li><a href="#_fmax_h">12.14. fmax.h</a></li>
<li><a href="#_fcvt_s_h">12.15. fcvt.s.h</a></li>
<li><a href="#_fcvt_h_s">12.16. fcvt.h.s</a></li>
<li><a href="#_fcvt_d_h">12.17. fcvt.d.h</a></li>
<li><a href="#_fcvt_h_d">12.18. fcvt.h.d</a></li>
<li><a href="#_fcvt_q_h">12.19. fcvt.q.h</a></li>
<li><a href="#_fcvt_h_q">12.20. fcvt.h.q</a></li>
<li><a href="#_feq_h">12.21. feq.h</a></li>
<li><a href="#_flt_h">12.22. flt.h</a></li>
<li><a href="#_fle_h">12.23. fle.h</a></li>
<li><a href="#_fclass_h">12.24. fclass.h</a></li>
<li><a href="#_fcvt_w_h">12.25. fcvt.w.h</a></li>
<li><a href="#_fcvt_wu_h">12.26. fcvt.wu.h</a></li>
<li><a href="#_fmv_x_h">12.27. fmv.x.h</a></li>
<li><a href="#_fcvt_h_w">12.28. fcvt.h.w</a></li>
<li><a href="#_fcvt_h_wu">12.29. fcvt.h.wu</a></li>
<li><a href="#_fmv_h_x">12.30. fmv.h.x</a></li>
<li><a href="#_flh">12.31. flh</a></li>
<li><a href="#_fsh">12.32. fsh</a></li>
<li><a href="#_fcvt_l_h">12.33. fcvt.l.h</a></li>
<li><a href="#_fcvt_lu_h">12.34. fcvt.lu.h</a></li>
<li><a href="#_fcvt_h_l">12.35. fcvt.h.l</a></li>
<li><a href="#_fcvt_h_lu">12.36. fcvt.h.lu</a></li>
</ul>
</li>
<li><a href="#_zc_extension">13. Zc Extension</a>
<ul class="sectlevel2">
<li><a href="#insns-c_lbu">13.1. c.lbu</a></li>
<li><a href="#insns-c_lhu">13.2. c.lhu</a></li>
<li><a href="#insns-c_lh">13.3. c.lh</a></li>
<li><a href="#insns-c_sb">13.4. c.sb</a></li>
<li><a href="#insns-c_sh">13.5. c.sh</a></li>
<li><a href="#insns-c_zext_b">13.6. c.zext.b</a></li>
<li><a href="#insns-c_sext_b">13.7. c.sext.b</a></li>
<li><a href="#insns-c_zext_h">13.8. c.zext.h</a></li>
<li><a href="#insns-c_sext_h">13.9. c.sext.h</a></li>
<li><a href="#insns-c_zext_w">13.10. c.zext.w</a></li>
<li><a href="#insns-c_not">13.11. c.not</a></li>
<li><a href="#insns-c_mul">13.12. c.mul</a></li>
<li><a href="#insns-cm_push">13.13. cm.push</a></li>
<li><a href="#insns-cm_pop">13.14. cm.pop</a></li>
<li><a href="#insns-cm_popretz">13.15. cm.popretz</a></li>
<li><a href="#insns-cm_popret">13.16. cm.popret</a></li>
<li><a href="#insns-cm_mvsa01">13.17. cm.mvsa01</a></li>
<li><a href="#insns-cm_mva01s">13.18. cm.mva01s</a></li>
<li><a href="#insns-cm_jt">13.19. cm.jt</a></li>
<li><a href="#_cm_jalt">13.20. cm.jalt</a></li>
</ul>
</li>
<li><a href="#_zicond_extension">14. Zicond Extension</a>
<ul class="sectlevel2">
<li><a href="#_czero_eqz">14.1. czero.eqz</a></li>
<li><a href="#_czero_nez">14.2. czero.nez</a></li>
</ul>
</li>
<li><a href="#_register_definitions">15. Register Definitions</a>
<ul class="sectlevel2">
<li><a href="#_integer_registers">15.1. Integer Registers</a></li>
<li><a href="#_floating_point_registers">15.2. Floating Point Registers</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_rv32i_rv64i_instructions">1. RV32I, RV64I Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_lui">1.1. lui</h3>
<div class="paragraph">
<p>load upper immediate.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c5d3178d4440b0e308ed4f4aa6229e95.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lui rd,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(immediate[31:12] &lt;&lt; 12)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_auipc">1.2. auipc</h3>
<div class="paragraph">
<p>add upper immediate to pc</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-30fd8b2ad5ff3b71e6d76dd215f3f920.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>auipc rd,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Build pc-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the pc, then places the result in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = pc + sext(immediate[31:12] &lt;&lt; 12)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_addi">1.3. addi</h3>
<div class="paragraph">
<p>add immediate</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7bba9519f531c93e68e4b180bd1c96f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result. ADDI rd, rs1, 0 is used to implement the MV rd, rs1 assembler pseudo-instruction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] + sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_slti">1.4. slti</h3>
<div class="paragraph">
<p>set less than immediate</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9d84c65418495f315050cfcfa53b993c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slti rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Place the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;s sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sltiu">1.5. sltiu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0cf99f3def4afaff76fabc9e67755b35.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sltiu rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Place the value 1 in register rd if register rs1 is less than the immediate when both are treated as unsigned numbers, else 0 is written to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;u sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_xori">1.6. xori</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e37b65805e7b8262fb0df358ed294d23.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>xori rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rd
  Note, "XORI rd, rs1, -1" performs a bitwise logical inversion of register rs1(assembler pseudo-instruction NOT rd, rs)</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] ^ sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ori">1.7. ori</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b61f9fc96c8050b8e48369111e9dc99a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ori rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise OR on register rs1 and the sign-extended 12-bit immediate and place the result in rd</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] | sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_andi">1.8. andi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1c5cd4d8aab09c7e60ecc16904474ded.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>andi rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise AND on register rs1 and the sign-extended 12-bit immediate and place the result in rd</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &amp; sext(immediate)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_slli">1.9. slli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-91f47339f5a0a744824bb9b86867a141.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slli rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate
  In RV64, bit-25 is used to shamt[5].</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;&lt; shamt</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_srli">1.10. srli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4f6286f0b2fa5beaac6e6779684c9259.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srli rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate
  In RV64, bit-25 is used to shamt[5].</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &gt;&gt;u shamt</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_srai">1.11. srai</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-748fbd6c990be790cea5c3ea8babc093.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srai rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediate
  In RV64, bit-25 is used to shamt[5].</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &gt;&gt;s shamt</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_add">1.12. add</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-acaf336bf76b87f70b7eaa9af27e25ed.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>add rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Adds the registers rs1 and rs2 and stores the result in rd.
  Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] + x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sub">1.13. sub</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-00b994854f7ac505cf5ba95b5405f868.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sub rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Subs the register rs2 from rs1 and stores the result in rd.
  Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] - x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sll">1.14. sll</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-cbbabe95ea284d9820a5449e36af4a87.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sll rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;&lt; x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_slt">1.15. slt</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e7fb99c891fb68508ae52acf334234f8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slt rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as signed numbers, else 0 is written to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;s x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sltu">1.16. sltu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2cbc768345620d5c6bfd3a542094eab3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sltu rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as unsigned numbers, else 0 is written to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &lt;u x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_xor">1.17. xor</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ede58ece2c5e481a5a186193a5297733.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>xor rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise XOR on registers rs1 and rs2 and place the result in rd</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] ^ x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_srl">1.18. srl</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-863100a323f94f1eb34a37508998ff56.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srl rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &gt;&gt;u x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sra">1.19. sra</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-104360c823da88114cb73fe98ca8a014.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sra rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &gt;&gt;s x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_or">1.20. or</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7e2925a9b10a97996c4156693e30a80e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>or rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise OR on registers rs1 and rs2 and place the result in rd</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] | x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_and">1.21. and</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8b1d361817b535e51e7889a751302060.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>and rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs bitwise AND on registers rs1 and rs2 and place the result in rd</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] &amp; x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fence">1.22. fence</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-79fdd7c5a2ba9e177ead9cc373a865ee.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fence pred, succ</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or coprocessors.
  Any combination of device input (I), device output (O), memory reads &#174;, and memory writes (W) may be ordered with respect to any combination of the same.
  Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>Fence(pred, succ)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fence_i">1.23. fence.i</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-221efaf4aa2c00cb4135312c0006bbbe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fence.i</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Provides explicit synchronization between writes to instruction memory and instruction fetches on the same hart.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>Fence(Store, Fetch)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrw">1.24. csrrw</h3>
<div class="paragraph">
<p>atomic read/write CSR.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0b895deab527a16055a0a6135605307f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrw rd,offset,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically swaps values in the CSRs and integer registers.
  CSRRW reads the old value of the CSR, zero-extends the value to XLEN bits, then writes it to integer register rd.
  The initial value in rs1 is written to the CSR.
  If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrs">1.25. csrrs</h3>
<div class="paragraph">
<p>atomic read and set bits in CSR.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9ca056f896abc84165ef1209ef5fe11a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrs rd,offset,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd.
  The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR.
  Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable.
  Other bits in the CSR are unaffected (though CSRs might have side effects when written).</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrc">1.26. csrrc</h3>
<div class="paragraph">
<p>atomic read and clear bits in CSR.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c465525cae7770678dce4829255b0170.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrc rd,offset,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd.
  The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR.
  Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable.
  Other bits in the CSR are unaffected.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = CSRs[csr]; CSRs[csr] = t &amp;∼x[rs1]; x[rd] = t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrwi">1.27. csrrwi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-96d8ef072e552c9e02d4e47697cae478.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrwi rd,offset,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Update the CSR using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = CSRs[csr]; CSRs[csr] = zimm</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrsi">1.28. csrrsi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7af1a7e0a03402800435b2502fa5f1ec.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrsi rd,offset,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Set CSR bit using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_csrrci">1.29. csrrci</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-420484193a6a2a825b170679bf11f200.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>csrrci rd,offset,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Clear CSR bit using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = CSRs[csr]; CSRs[csr] = t &amp;∼zimm; x[rd] = t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ecall">1.30. ecall</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6edd66d52ceea713040729d01fd7bc25.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ecall</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Make a request to the supporting execution environment.
  When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>RaiseException(EnvironmentCall)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ebreak">1.31. ebreak</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dcdc142fe5e86ddfec761e52e549a0b8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ebreak</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Used by debuggers to cause control to be transferred back to a debugging environment.
  It generates a breakpoint exception and performs no other operation.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>RaiseException(Breakpoint)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sret">1.32. sret</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e4abc335197ac54b101044c11857b809.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sret</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Return from traps in S-mode, and SRET copies SPIE into SIE, then sets SPIE.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ExceptionReturn(User)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_mret">1.33. mret</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b7beeca97c8043bdfa0be65884fc1151.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mret</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Return from traps in M-mode, and MRET copies MPIE into MIE, then sets MPIE.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ExceptionReturn(Machine)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_wfi">1.34. wfi</h3>
<div class="paragraph">
<p>wait for interrupt.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6ffdf62f93563f92b09fa653834d9621.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>wfi</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Provides a hint to the implementation that the current hart can be stalled until an interrupt might need servicing.
  Execution of the WFI instruction can also be used to inform the hardware platform that suitable interrupts should preferentially be routed to this hart.
  WFI is available in all privileged modes, and optionally available to U-mode.
  This instruction may raise an illegal instruction exception when TW=1 in mstatus.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>while (noInterruptsPending) idle</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sfence_vma">1.35. sfence.vma</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-07aa252f3733af1d7e22ec7f2051e5f5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sfence.vma rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Guarantees that any previous stores already visible to the current RISC-V hart are ordered before all subsequent implicit references from that hart to the memory-management data structures.
  The SFENCE.VMA is used to flush any local hardware caches related to address translation.
  It is specified as a fence rather than a TLB flush to provide cleaner semantics with respect to which instructions are affected by the flush operation and to support a wider variety of dynamic caching structures and memory-management schemes.
  SFENCE.VMA is also used by higher privilege levels to synchronize page table writes and the address translation hardware.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>Fence(Store, AddressTranslation)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lb">1.36. lb</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2598177a507ea14376e0d201d69971b2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lb rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 8-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(M[x[rs1] + sext(offset)][7:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lh">1.37. lh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2b803d9f1997945a11fda12ec31bf321.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lh rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 16-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(M[x[rs1] + sext(offset)][15:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lw">1.38. lw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-905a744160a8d69c4df23bdbbb23c534.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lw rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 32-bit value from memory and sign-extends this to XLEN bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(M[x[rs1] + sext(offset)][31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lbu">1.39. lbu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-92de7206877d501c101b5f48d68fe27f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lbu rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 8-bit value from memory and zero-extends this to XLEN bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = M[x[rs1] + sext(offset)][7:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lhu">1.40. lhu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-eb920be9bde988109734a386d80b63a2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lhu rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 16-bit value from memory and zero-extends this to XLEN bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = M[x[rs1] + sext(offset)][15:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sb">1.41. sb</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d58e55278f6f6ec5053ef7546c0793c1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sb rs2,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store 8-bit, values from the low bits of register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = x[rs2][7:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh">1.42. sh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-21bfb3a6d5a7c0291343753c48c0adec.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh rs2,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store 16-bit, values from the low bits of register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = x[rs2][15:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sw">1.43. sw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3359c4abdba15c0901a0182154ae8304.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sw rs2,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store 32-bit, values from the low bits of register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = x[rs2][31:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_jal">1.44. jal</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-899e8f24ee532fb46cddc7288e657950.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jal rd,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Jump to address and place return address in rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = pc+4; pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_jalr">1.45. jalr</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7947a4b6b1fe9f93c176eb0e0ab0a2ef.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jalr rd,rs1,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Jump to address and place return address in rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t =pc+4; pc=(x[rs1]+sext(offset))&amp;∼1; x[rd]=t</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_beq">1.46. beq</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-81989167195013a8adb286ad1106925d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>beq rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 and rs2 are equal.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 == rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bne">1.47. bne</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e80a9912771764ae1639369fbad092c3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bne rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 and rs2 are not equal.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 != rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_blt">1.48. blt</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b0983cf000e299d8ad3f1171223f1576.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>blt rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 is less than rs2, using signed comparison.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 &lt;s rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bge">1.49. bge</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-13053f0f8760c8fc1687803302db7d42.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bge rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 is greater than rs2, using signed comparison.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 &gt;=s rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bltu">1.50. bltu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f8bdb0431e5408846512bba7314f8957.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bltu rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 is less than rs2, using unsigned comparison.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 &gt;u rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bgeu">1.51. bgeu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fd2fe58fddd6ea3a3c9f028a9150ba4f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bgeu rs1,rs2,offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if registers rs1 is greater than rs2, using unsigned comparison.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (rs1 &gt;=u rs2) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv64i_instructions">2. RV64I Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_addiw">2.1. addiw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3467341f2e27c589638ab6544655f032.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addiw rd,rs1,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Adds the sign-extended 12-bit immediate to register rs1 and produces the proper sign-extension of a 32-bit result in rd.
Overflows are ignored and the result is the low 32 bits of the result sign-extended to 64 bits.
Note, ADDIW rd, rs1, 0 writes the sign-extension of the lower 32 bits of register rs1 into register rd (assembler pseudoinstruction SEXT.W).</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] + sext(immediate))[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_slliw">2.2. slliw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-bf8ca223391ef6be4183c0c69f592a78.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slliw rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical left shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.
Encodings with $imm[5] neq 0$ are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] &lt;&lt; shamt)[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_srliw">2.3. srliw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2ab665d2f5bf06f465b2b23e82c1aaa7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srliw rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical right shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.
Encodings with $imm[5] neq 0$ are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] &gt;&gt;u shamt)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sraiw">2.4. sraiw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2ab665d2f5bf06f465b2b23e82c1aaa7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sraiw rd,rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs arithmetic right shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.
Encodings with $imm[5] neq 0$ are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] &gt;&gt;s shamt)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_addw">2.5. addw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-36ff5fa55edb163763622bd5aea135bb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Adds the 32-bit of registers rs1 and 32-bit of register rs2 and stores the result in rd.
Arithmetic overflow is ignored and the low 32-bits of the result is sign-extended to 64-bits and written to the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] + x[rs2])[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_subw">2.6. subw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dcdbed52795b4f7414453db0fe0d23cb.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>subw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Subtract the 32-bit of registers rs1 and 32-bit of register rs2 and stores the result in rd.
Arithmetic overflow is ignored and the low 32-bits of the result is sign-extended to 64-bits and written to the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] - x[rs2])[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sllw">2.7. sllw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-816b731d20e218d7ce4ff5391876c771.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sllw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical left shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] &lt;&lt; x[rs2][4:0])[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_srlw">2.8. srlw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f701ef3fbfc53ca04235142011d02e62.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srlw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs logical right shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] &gt;&gt;u x[rs2][4:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sraw">2.9. sraw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f701ef3fbfc53ca04235142011d02e62.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sraw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs arithmetic right shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] &gt;&gt;s x[rs2][4:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_lwu">2.10. lwu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-22b95d0a35728c33ab3edc691239be78.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lwu rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 32-bit value from memory and zero-extends this to 64 bits before storing it in register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = M[x[rs1] + sext(offset)][31:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ld">2.11. ld</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f95fff52d18f8a21ba179fa93ef7632f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ld rd,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Loads a 64-bit value from memory into register rd for RV64I.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = M[x[rs1] + sext(offset)][63:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sd">2.12. sd</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1828b00b763fc0e279d5c86ace087e12.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sd rs2,offset(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store 64-bit, values from register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = x[rs2][63:0]</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv32m_rv64m_instructions">3. RV32M, RV64M Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_mul">3.1. mul</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d15d7a77fbc05daa6c98119a7e287076.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mul rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>performs an XLEN-bit \(\times\) XLEN-bit multiplication of signed rs1 by signed rs2 and places the lower XLEN bits in the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] × x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_mulh">3.2. mulh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-36027fbc3a53e3542e1f1fb73da79dbe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mulh rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>performs an XLEN-bit \(\times\) XLEN-bit multiplication of signed rs1 by signed rs2 and places the upper XLEN bits in the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = (x[rs1] s×s x[rs2]) &gt;&gt;s XLEN</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_mulhsu">3.3. mulhsu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b61153a2617b3c1334b22f7e3ac7a39e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mulhsu rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>performs an XLEN-bit \(\times\) XLEN-bit multiplication of signed rs1 by unsigned rs2 and places the upper XLEN bits in the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = (x[rs1] s latexmath:[$\times$] x[rs2]) &gt;&gt;s XLEN</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_mulhu">3.4. mulhu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-452b86c1d3ee96c93c4272074e8d02fd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mulhu rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>performs an XLEN-bit \(\times\) XLEN-bit multiplication of unsigned rs1 by unsigned rs2 and places the upper XLEN bits in the destination register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = (x[rs1] u latexmath:[$\times$] x[rs2]) &gt;&gt;u XLEN</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_div">3.5. div</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e1302040aad63ed2ae3c54d4008de07c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>div rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an XLEN bits by XLEN bits signed integer division of rs1 by rs2, rounding towards zero.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] /s x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_divu">3.6. divu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6ffd24f5a336f8dd852b51d921bb7555.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>divu rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an XLEN bits by XLEN bits unsigned integer division of rs1 by rs2, rounding towards zero.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] /u x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_rem">3.7. rem</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5d857e39114428d1878b7eed95918926.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rem rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an XLEN bits by XLEN bits signed integer reminder of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] %s x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_remu">3.8. remu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-809d74059ca7daa8057c2acaf7e3f638.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>remu rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an XLEN bits by XLEN bits unsigned integer reminder of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs1] %u x[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv64m_instructions">4. RV64M Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_mulw">4.1. mulw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4c0d476e22ccc65f8a0e49464adb5ad2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>mulw rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rs1] × x[rs2])[31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_divw">4.2. divw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b7b995cff4a80f07dafbfdaeb747eb95.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>divw rd,rs1,rs2</pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an 32 bits by 32 bits signed integer division of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] /s x[rs2][31:0]</pre>
</div>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>=== divuw</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-933cf49570a406d45b5784d331bfa455.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>divuw rd,rs1,rs2</pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an 32 bits by 32 bits unsigned integer division of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] /u x[rs2][31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_remw">4.3. remw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3d30219ed97feeeb507772f9e8da80a2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>remw rd,rs1,rs2</pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an 32 bits by 32 bits signed integer reminder of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] %s x[rs2][31:0])</pre>
</div>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>=== remuw</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6f6addd70e855b48a224664c5fddfdf2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>remuw rd,rs1,rs2</pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>perform an 32 bits by 32 bits unsigned integer reminder of rs1 by rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(x[rs1][31:0] %u x[rs2][31:0])</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv32a_rv64a_instructions">5. RV32A, RV64A Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_lr_w">5.1. lr.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5766a9c1818e496de6c4b42c4eb2e38a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lr.w rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>load a word from the address in rs1, places the sign-extended value in rd, and registers a reservation on the memory address.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = LoadReserved32(M[x[rs1]])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sc_w">5.2. sc.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2a79da5456a45d55efe7690562165e69.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sc.w rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>write a word in rs2 to the address in rs1, provided a valid reservation still exists on that address.
  SC writes zero to rd on success or a nonzero code on failure.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = StoreConditional32(M[x[rs1]], x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoswap_w">5.3. amoswap.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-084623fb76ecdbfb4b051557927aa619.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoswap.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, swap the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] SWAP x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoadd_w">5.4. amoadd.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b8e5de5de9a2fcb26715beb4df425c78.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoadd.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] + x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoxor_w">5.5. amoxor.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b1099d61da4ea6dc49df3874aed3da32.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoxor.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply exclusive or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] ^ x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoand_w">5.6. amoand.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-350fb015391f3f09a5824ddeca11fcde.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoand.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] &amp; x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoor_w">5.7. amoor.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9f0e7ecf931867096935ad890a27729c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoor.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] | x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomin_w">5.8. amomin.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5c5219c7160da7b0bef472bc1273aafd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomin.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply min operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] MIN x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomax_w">5.9. amomax.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1d42e862914d884cdb8d95452671d8c9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomax.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply max operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] MAX x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amominu_w">5.10. amominu.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5b04197072ecdc8ee8bef602b2952c00.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amominu.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] MINU x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomaxu_w">5.11. amomaxu.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6a357bc290a6f31a0b9e4421aaabf96d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomaxu.w rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO32(M[x[rs1]] MAXU x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv64a_instructions">6. RV64A Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_lr_d">6.1. lr.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a21ee55d90b902404de5b2d0ecf073ee.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lr.d rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>load a 64-bit data from the address in rs1, places value in rd, and registers a reservation on the memory address.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = LoadReserved64(M[x[rs1]])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sc_d">6.2. sc.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-10cd2152b34258af5f85af2775534362.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sc.d rd,rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>write a 64-bit data in rs2 to the address in rs1, provided a valid reservation still exists on that address.
  SC writes zero to rd on success or a nonzero code on failure.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = StoreConditional64(M[x[rs1]], x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoswap_d">6.3. amoswap.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-da645e78abec7d15d2b993db64d92011.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoswap.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, swap the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] SWAP x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoadd_d">6.4. amoadd.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e05c6b341cf9244e84a7feb0c8dcb68f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoadd.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] + x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoxor_d">6.5. amoxor.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f843f11e64419f8a41b8c55cb38de3b0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoxor.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply xor the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] ^ x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoand_d">6.6. amoand.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e1938b00752fd2f1e8678da2dbe61e96.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoand.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] &amp; x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amoor_d">6.7. amoor.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4e34ed1eb89482928066e3dd495408fa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amoor.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] | x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomin_d">6.8. amomin.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4da5d987f1f2bc95a9a9f207d8f2938e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomin.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] MIN x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomax_d">6.9. amomax.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dd5cdcaf1ff85976ba4f707dc1d6f7f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomax.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] MAX x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amominu_d">6.10. amominu.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f3120590540eb42c3bb9103de80a58a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amominu.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] MINU x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_amomaxu_d">6.11. amomaxu.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-de845d2cadf4e9d3c98b52f55daa8be9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>amomaxu.d rd,rs2,(rs1)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = AMO64(M[x[rs1]] MAXU x[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv32f_rv64d_instructions">7. RV32F, RV64D Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_fmadd_s">7.1. fmadd.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5f3642e6280673ed7365bed5f180ce0f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmadd.s rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmsub_s">7.2. fmsub.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-92d9f934d47d0d49fa87a6b1041a4425.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmsub.s rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmsub_s">7.3. fnmsub.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-62d6827d09d48b8bc7441c5e97c8ca60.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmsub.s rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated single-precision fused multiply subtraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmadd_s">7.4. fnmadd.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5f0c6eb89e872449f154df99596c3af1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmadd.s rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated single-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fadd_s">7.5. fadd.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a756bc50b39c00c70959b6369d978d07.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fadd.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] + f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsub_s">7.6. fsub.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1e47da472b3c9dc36d5872e8bb3f4e4e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsub.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision floating-point substraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] - f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmul_s">7.7. fmul.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-41abff2ccdbb70928a4db39c1f2feaa9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmul.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision floating-point multiplication.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] × f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fdiv_s">7.8. fdiv.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d3fe1f562c1afd59f9696da9edc31bce.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fdiv.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision floating-point division.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] / f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsqrt_s">7.9. fsqrt.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-879de3d738ae85a4e72e82d8eb7c66a4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsqrt.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform single-precision square root.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = sqrt(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnj_s">7.10. fsgnj.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5a144876ade47607bb738a8aba743542.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnj.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjn_s">7.11. fsgnjn.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5a144876ade47607bb738a8aba743542.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjn.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is opposite of rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {~f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjx_s">7.12. fsgnjx.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5a144876ade47607bb738a8aba743542.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjx.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is XOR of sign bit of rs1 and rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmin_s">7.13. fmin.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9f7b712045f3dcc8dec2e349ee16b21a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmin.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the smaller of single precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = min(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmax_s">7.14. fmax.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9f7b712045f3dcc8dec2e349ee16b21a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmax.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the larger of single precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = max(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_w_s">7.15. fcvt.w.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4acedd615934509099190af3e6f706d8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.w.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a floating-point number in floating-point register rs1 to a signed 32-bit in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f32-&gt;s32(f[rs1]))</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_wu_s">7.16. fcvt.wu.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7e8a51a6eef37ca3334dca82a6ccca2f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.wu.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a floating-point number in floating-point register rs1 to a signed 32-bit in unsigned integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f32-&gt;u32(f[rs1]))</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_x_w">7.17. fmv.x.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7fbff84ecf40d87917f9437640b10481.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.x.w rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Move the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f[rs1][31:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_feq_s">7.18. feq.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e295c120c5b329fcf37e20b28cef5cf8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>feq.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet equal comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] == f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_flt_s">7.19. flt.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2a4e5a296592ffc0613114af19133aca.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>flt.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt; f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fle_s">7.20. fle.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2a4e5a296592ffc0613114af19133aca.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fle.s rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less or equal comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt;= f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fclass_s">7.21. fclass.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4bd29453a9a29e74c576c61f89230137.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fclass.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Examines the value in single-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.
  The format of the mask is described in [classify table]_.
  The corresponding bit in rd will be set if the property is true and clear otherwise.
  All other bits in rd are cleared. Note that exactly one bit in rd will be set.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = classify_s(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_w">7.22. fcvt.s.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ecb7f967df6b9fe0d5e43ef5e4c49908.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.s.w rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit signed integer, in integer register rs1 into a floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = s32-&gt;f32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_wu">7.23. fcvt.s.wu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ecb7f967df6b9fe0d5e43ef5e4c49908.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.s.wu rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit unsigned integer, in integer register rs1 into a floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u32-&gt;f32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_w_x">7.24. fmv.w.x</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e3cf6c673872582a9b569275c28dd89f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.w.x rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Move the single-precision value encoded in IEEE 754-2008 standard encoding from the lower 32 bits of integer register rs1 to the floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = x[rs1][31:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmadd_d">7.25. fmadd.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fb60afcf21a42f5c17d7e37146cb6533.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmadd.d rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmsub_d">7.26. fmsub.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-eb92a012efc1fbf2fa6898df8be0c682.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmsub.d rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision fused multiply subtraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmsub_d">7.27. fnmsub.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-518480e57bcd2eb648962c50fb113281.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmsub.d rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated double-precision fused multiply subtraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmadd_d">7.28. fnmadd.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1c458e33ab3531dfd20e09d537a317d0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmadd.d rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated double-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fadd_d">7.29. fadd.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2c8f303c7611a6b9d165668e370dec43.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fadd.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] + f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsub_d">7.30. fsub.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-74654fbdd5010608c1ee8019a9d1ba27.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsub.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] - f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmul_d">7.31. fmul.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9355c53838d6627e7db54147670670bc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmul.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] × f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fdiv_d">7.32. fdiv.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-519bb0247584aae0238488e6a9ae6a76.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fdiv.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] / f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsqrt_d">7.33. fsqrt.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d23a00286bf04166c8161c44c6de655e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsqrt.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform double-precision square root.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = sqrt(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnj_d">7.34. fsgnj.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-875408efd705b6980a23b9dbf2b0b227.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnj.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs2][63], f[rs1][62:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjn_d">7.35. fsgnjn.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-875408efd705b6980a23b9dbf2b0b227.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjn.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is opposite of rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {~f[rs2][63], f[rs1][62:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjx_d">7.36. fsgnjx.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b938d9549d4511e8f90c705ce6c81ca2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjx.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is XOR of sign bit of rs1 and rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs1][63] ^ f[rs2][63], f[rs1][62:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmin_d">7.37. fmin.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c1f4807beac825242beb964459d69cdd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmin.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the smaller of double precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = min(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmax_d">7.38. fmax.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8f577a30ce32fc38bb0224b6e32ea047.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmax.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the larger of double precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = max(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_d">7.39. fcvt.s.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-363d9f7073b8b4b18538de40aa04065f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.s.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts double floating-point register in rs1 into a floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f64-&gt;f32(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_s">7.40. fcvt.d.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3ae821ea053fef20fd678debe3991c88.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts single floating-point register in rs1 into a double floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f32-&gt;f64(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_feq_d">7.41. feq.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-32929e3d0b507e67a34ea52c5bf1d1dc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>feq.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet equal comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] == f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_flt_d">7.42. flt.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dee15731e0e08bf9d50b9f8cb19d28f6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>flt.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt; f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fle_d">7.43. fle.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-613cc6a1873f4635c573be5c0a7f041c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fle.d rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less or equal comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt;= f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fclass_d">7.44. fclass.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-63cee279da2e9f2264a16dd30e5cfc1f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fclass.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Examines the value in double-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.
  The format of the mask is described in table [classify table]_.
  The corresponding bit in rd will be set if the property is true and clear otherwise.
  All other bits in rd are cleared. Note that exactly one bit in rd will be set.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = classifys(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_w_d">7.45. fcvt.w.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-87d21406725a0ad3c5388d19507817c6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.w.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a double-precision floating-point number in floating-point register rs1 to a signed 32-bit integer, in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f64-&gt;s32(f[rs1]))</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_wu_d">7.46. fcvt.wu.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f82e7bf0e7fd437a0562bcb6840c75b6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.wu.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a double-precision floating-point number in floating-point register rs1 to a unsigned 32-bit integer, in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(u32f64(f[rs1]))</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_w">7.47. fcvt.d.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5b28a1d86cc1c8f00d5b781b6882647f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.w rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit signed integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f64-&gt;s32(f[rs1]))</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_wu">7.48. fcvt.d.wu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dbcc650f560bdb176a5cc022b2ff49b1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.wu rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit unsigned integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u32-&gt;f64(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_flw">7.49. flw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0654e6abfd97160aafadd79103e231fc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>flw rd,offset(rs1)</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a single-precision floating-point value from memory into floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = M[x[rs1] + sext(offset)][31:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsw">7.50. fsw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-59007709521e3f1f16e36a8539159399.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsw rs2,offset(rs1)</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a single-precision value from floating-point register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = f[rs2][31:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fld">7.51. fld</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-706822dedaae4e804773f2acd22f0f30.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fld rd,rs1,offset</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a double-precision floating-point value from memory into floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = M[x[rs1] + sext(offset)][63:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsd">7.52. fsd</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4cdad3bcbde7608011885087d6736f68.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsd rs2,offset(rs1)</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a double-precision value from the floating-point registers to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = f[rs2][63:0]</pre>
</div>
</div>
</div>
</div>
<table class="tableblock frame-all grid-all" style="width: 63%;">
<caption class="title">Table 1. Classify Table:</caption>
<colgroup>
<col style="width: 20%;">
<col style="width: 80%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">rd bit</th>
<th class="tableblock halign-left valign-top">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is -infinity</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a negative normal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a negative subnormal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is −0.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is +0.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a positive subnormal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a positive normal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is +infinity</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a signaling NaN.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1 is a quiet NaN.</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv64f_instructions">8. RV64F Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_fcvt_l_s">8.1. fcvt.l.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-df587b7e7f3acd97faafaba9bf3f76a7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fcvt.l.s rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f32-&gt;s64(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_lu_s">8.2. fcvt.lu.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d429b539b09fb832f5bc44d58a405cf9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fcvt.lu.s rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f32-&gt;u64(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_l">8.3. fcvt.s.l</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2a491ead13b6131dd64fac3863abcc8e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fcvt.s.l rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = s64-&gt;f32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_lu">8.4. fcvt.s.lu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d69ea5f6a260ab05fedce86b2b2e3686.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fcvt.s.lu rd,rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u64-&gt;f32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv64d_instructions">9. RV64D Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_fcvt_l_d">9.1. fcvt.l.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ce0f477b9070e2bef89bf081c1be4e14.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.l.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f64-&gt;s64(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_lu_d">9.2. fcvt.lu.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-bba2cdf25e0da1c3b0f4732f60bbe1c0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.lu.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>x[rd] = f64&#8594;u64(f[rs1])</p>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_x_d">9.3. fmv.x.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ef4488272acde9e46d5a576aa8d355a5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.x.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1][63:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_l">9.4. fcvt.d.l</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-30d804bde49e4e9ab747a3342552aa3d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.l rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = s64-&gt;f64(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_lu">9.5. fcvt.d.lu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-89fcae40ddbc0c7f65da095500dd77f7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.lu rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u64-&gt;f64(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_d_x">9.6. fmv.d.x</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7b921fa829e75b74acfa572258e75538.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.d.x rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
</dl>
</div>
<div class="openblock">
<div class="content">

</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = x[rs1][63:0]</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv32c_rv64c_instructions">10. RV32C, RV64C Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_c_addi4spn">10.1. c.addi4spn</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ad135559f8bbdd26b4c80d3652d70cb0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.addi4spn rd',uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'.
This instruction is used to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[2] + uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi x2,x2,nzimm[9:4]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_fld">10.2. c.fld</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0f474796c3e6a66ee8e1fefbeac4587b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.fld rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a double-precision floating-point value from memory into floating-point register rd'.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[8+rd'] = M[x[8+rs1'] + uimm][63:0]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fld rd',offset[7:3](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_lw">10.3. c.lw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d76825fd341d48245dac5ea8872c70d4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lw rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a 32-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = sext(M[x[8+rs1'] + uimm][31:0])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lw rd',offset[6:2](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_flw">10.4. c.flw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ca0de89d2c1472540d7a8a0ce51f1525.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.flw rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a single-precision floating-point value from memory into floating-point register rd'.
It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[8+rd'] = M[x[8+rs1'] + uimm][31:0]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lw rd',offset[6:2](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_ld">10.5. c.ld</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fc3d08fde23dea518ac0b4542421a39a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.ld rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a 64-bit value from memory into register rd'.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.</p>
</dd>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = M[x[8+rs1'] + uimm][63:0]</pre>
</div>
</div>
<div class="openblock">
<div class="content">
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>ld rd', offset[7:3](rs1')</pre>
</div>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>=== c.fsd</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1315ccd8959449c4038e58e122041839.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>c.fsd rd',uimm(rs1')</pre>
</div>
</div>
<div class="openblock">
<div class="content">
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a double-precision floating-point value in floating-point register rs2' to memory.
It computes an effective address by adding the zeroextended offset, scaled by 8, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>  M[x[8+rs1'] + uimm][63:0] = f[8+rs2']
---</pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fsd rs2',offset[7:3](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_sw">10.6. c.sw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d515b930d215646760a84c5a945b78ed.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sw rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a 32-bit value in register rs2' to memory.
It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[8+rs1'] + uimm][31:0] = x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sw rs2',offset[6:2](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_fsw">10.7. c.fsw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-da168c86dc0ba331746649dd688d8e59.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.fsw rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a single-precision floating-point value in floatingpoint register rs2' to memory.
  It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[8+rs1'] + uimm][31:0] = f[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fsw rs2', offset[6:2](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_sd">10.8. c.sd</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4224b3e708379c3ef3d0e00f11019ae0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sd rd',uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a 64-bit value in register rs2' to memory.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[8+rs1'] + uimm][63:0] = x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sd rs2', offset[7:3](rs1')</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_nop">10.9. c.nop</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-496c639a0383deb469b41e38dcac2313.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.nop</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Does not change any user-visible state, except for advancing the pc.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>None</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi x0, x0, 0</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_addi">10.10. c.addi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-60cc2820b433c5a3f6c809b1abc098dc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.addi rd,u[12:12]|u[6:2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add the non-zero sign-extended 6-bit immediate to the value in register rd then writes the result to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rd] + sext(imm)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi rd, rd, nzimm[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_jal">10.11. c.jal</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7f3c595b4d339ae5bfc1e1a4a5e4578b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.jal offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Jump to address and place return address in rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[1] = pc+2; pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jal x1, offset[11:1]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_addiw">10.12. c.addiw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a0912542cc6d19dcd0d9218a1f4db7a0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.addiw rd,imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add the non-zero sign-extended 6-bit immediate to the value in register rd then produce 32-bit result, then sign-extends result to 64 bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext((x[rd] + sext(imm))[31:0])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addiw rd,rd,imm[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_li">10.13. c.li</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1fbd3eb92025313267c1dc2b75b507f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.li rd,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load the sign-extended 6-bit immediate, imm, into register rd.
C.LI is only valid when rd!=x0.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(imm)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi rd,x0,imm[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_addi16sp">10.14. c.addi16sp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6f2b85325315f1088d6f2c90753897f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.addi16sp imm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[2] = x[2] + sext(imm)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addi x2,x2, nzimm[9:4]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_lui">10.15. c.lui</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-df550fd0c293632688be1b63b1a81d59.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lui rd,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(imm[17:12] &lt;&lt; 12)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lui rd,nzuimm[17:12]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_srli">10.16. c.srli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-534033ea4eea0ff513abe9230efc1e05.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.srli rd',uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform a logical right shift of the value in register rd' then writes the result to rd'.
The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] &gt;&gt;u uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srli rd',rd',64</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_srai">10.17. c.srai</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-209d226030fcf7b4acd97acc2ac6439e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.srai rd',uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform a arithmetic right shift of the value in register rd' then writes the result to rd'.
The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] &gt;&gt;s uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>srai rd',rd',shamt[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_andi">10.18. c.andi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-009f473d9f3efadda339eacab56f10c9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.andi rd',uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compute the bitwise AND of of the value in register rd' and the sign-extended 6-bit immediate, then writes the result to rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] &amp; sext(imm)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>andi rd',rd',imm[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_sub">10.19. c.sub</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-30357f3e558e8e426765272f74da1f2c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sub rd',rd'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Subtract the value in register rs2' from the value in register rd', then writes the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] - x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sub rd',rd',rs2'</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_xor">10.20. c.xor</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-653925050de21a2c8e3acf53ce27a5ed.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.xor rd',rd'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compute the bitwise XOR of the values in registers rd' and rs2', then writes the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] ^ x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>xor rd',rd',rs2'</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_or">10.21. c.or</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-cffd7ef550bddf8bc00a22b33f6718fe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.or rd',rd'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compute the bitwise OR of the values in registers rd' and rs2', then writes the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] | x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre> or rd',rd',rs2</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_and">10.22. c.and</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-98d783348eb0b99ba5717fca5d368905.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.and rd',rd'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Compute the bitwise AND of the values in registers rd' and rs2', then writes the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = x[8+rd'] &amp; x[8+rs2']</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>and rd',rd',rs2'</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_subw">10.23. c.subw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5424b64e58aa61d78605dc2cb6a78861.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.subw rd',rs2'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Subtract the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = sext((x[8+rd'] - x[8+rs2'])[31:0])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>subw rd',rd',rs2'</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_addw">10.24. c.addw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-29136fb2f718d967e77075980ba34a46.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.addw rd',rs2'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[8+rd'] = sext((x[8+rd'] + x[8+rs2'])[31:0])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>addw rd',rd',rs2'</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_j">10.25. c.j</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7f3c595b4d339ae5bfc1e1a4a5e4578b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.j offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Unconditional control transfer.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jal x0,offset[11:1]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_beqz">10.26. c.beqz</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1aecd196ef3f2f558562292529244872.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.beqz rs1',offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if the value in register rs1' is zero.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (x[8+rs1'] == 0) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>beq rs1',x0,offset[8:1]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_bnez">10.27. c.bnez</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8e1d86700ea2fce680ad0586f6fe6dad.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.bnez rs1',offset</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Take the branch if the value in register rs1' is not zero.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>if (x[8+rs1'] != 0) pc += sext(offset)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bne rs1',x0,offset[8:1]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_slli">10.28. c.slli</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-812d102bd16af31a81c319f4bea2b439.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.slli rd,uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform a logical left shift of the value in register rd then writes the result to rd.
The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rd] &lt;&lt; uimm</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slli rd,rd,shamt[5:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_fldsp">10.29. c.fldsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-79a33811047c2924b4cbde615ef3f241.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.fldsp rd,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a double-precision floating-point value from memory into floating-point register rd.
It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = M[x[2] + uimm][63:0]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fld rd,offset[8:3](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_lwsp">10.30. c.lwsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7c8d506a9edd463700fcf699766524a5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lwsp rd,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a 32-bit value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(M[x[2] + uimm][31:0])</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>lw rd,offset[7:2](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_flwsp">10.31. c.flwsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5f88b9fca5806e39e914403438abc82c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.flwsp rd,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a single-precision floating-point value from memory into floating-point register rd.
  It computes its effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = M[x[2] + uimm][31:0]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>flw rd,offset[7:2](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_ldsp">10.32. c.ldsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fba65ba735da96cceaead2f50bece8ce.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.ldsp rd,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a 64-bit value from memory into register rd.
It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = M[x[2] + uimm][63:0]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ld rd,offset[8:3](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_jr">10.33. c.jr</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4d7185ea93de559c719f8ef94bce376f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.jr rs1</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs an unconditional control transfer to the address in register rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>pc = x[rs1]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jalr x0,rs1,0</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_mv">10.34. c.mv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c1e3eb2e686d07eb3fdd33758e68d10f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.mv rd,rs2'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Copy the value in register rs2 into register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>add rd, x0, rs2</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_ebreak">10.35. c.ebreak</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-6163020a8504775e5b162fcfe99e5b07.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.ebreak</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Cause control to be transferred back to the debugging environment.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>RaiseException(Breakpoint)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ebreak</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_jalr">10.36. c.jalr</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-91891830a643805e942dcbae41a251e1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.jalr rd</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Jump to address and place return address in rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>t = pc+2; pc = x[rs1]; x[1] = t</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>jalr x1,rs1,0</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_add">10.37. c.add</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7ca355dec2947c1165894a9135af5825.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.add rd,rs2'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Add the values in registers rd and rs2 and writes the result to register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = x[rd] + x[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>add rd,rd,rs2</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_fsdsp">10.38. c.fsdsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c34152d0c5cae88aadd77e0cd3585daa.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.fsdsp rs2,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a double-precision floating-point value in floating-point register rs2 to memory.
It computes an effective address by adding the zeroextended offset, scaled by 8, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[2] + uimm][63:0] = f[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fsd rs2,offset[8:3](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_swsp">10.39. c.swsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dce1df35cd02f9bf30eb500c3958c098.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.swsp rs2,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a 32-bit value in register rs2 to memory.
  It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[2] + uimm][31:0] = x[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sw rs2,offset[7:2](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_fswsp">10.40. c.fswsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2308a5e343f50de8c28788e497fd291e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.fswsp rs2,uimm(rs2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a single-precision floating-point value in floating-point register rs2 to memory.
  It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[2] + uimm][31:0] = f[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>fsw rs2,offset[7:2](x2)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_c_sdsp">10.41. c.sdsp</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5178cfacaf61e70e2bac43c47cce8621.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sdsp rs2,uimm(x2)</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a 64-bit value in register rs2 to memory.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[2] + uimm][63:0] = x[rs2]</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Expansion</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sd rs2,offset[8:3](x2)</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rvb_instructions">11. RVB Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_add_uw">11.1. add.uw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>add.uw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d539402a8ea56a525d55b68742c6b3f6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs an XLEN-wide addition between rs2 and the zero-extended least-significant word of rs1.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let base = X(rs2);
let index = EXTZ(X(rs1)[31..0]);
X(rd) = base + index;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh1add">11.2. sh1add</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh1add rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4289a32cf89c5f7d607ad809762ca214.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction shifts rs1 to the left by 1 bit and adds it to rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = X(rs2) + (X(rs1) &lt;&lt; 1);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh1add_uw">11.3. sh1add.uw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh1add.uw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c6003bd93671d7b62c41cb827a575790.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs an XLEN-wide addition of two addends.
The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 1 place.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let base = X(rs2);
let index = EXTZ(X(rs1)[31..0]);

X(rd) = base + (index &lt;&lt; 1);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh2add">11.4. sh2add</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh2add rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a0e5959bc00944b8602848b57b54f053.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction shifts rs1 to the left by 2 places and adds it to rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = X(rs2) + (X(rs1) &lt;&lt; 2);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh2add_uw">11.5. sh2add.uw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh2add.uw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-de8a20ec755e812a5ec36a28beeb1f17.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs an XLEN-wide addition of two addends.
The first addend is rs2.
The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 2 places.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let base = X(rs2);
let index = EXTZ(X(rs1)[31..0]);

X(rd) = base + (index &lt;&lt; 2);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh3add">11.6. sh3add</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh3add rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-30075e0901b92f7ce07fb36d87175b61.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction shifts rs1 to the left by 3 places and adds it to rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = X(rs2) + (X(rs1) &lt;&lt; 3);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sh3add_uw">11.7. sh3add.uw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sh3add.uw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2eb52c07bc36bce66ca8317586ebd910.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs an XLEN-wide addition of two addends. The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 3 places.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let base = X(rs2);
let index = EXTZ(X(rs1)[31..0]);

X(rd) = base + (index &lt;&lt; 3);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_slli_uw">11.8. slli.uw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>slli.uw rd, rs1, shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-59731453d744081a94b540df31194db2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes the least-significant word of rs1, zero-extends it, and shifts it left by the immediate.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = (EXTZ(X(rs)[31..0]) &lt;&lt; shamt);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_andn">11.9. andn</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>andn rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7de1b0422261767470df6f9bd3f6797a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs the bitwise logical AND operation between rs1 and the bitwise inversion of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = X(rs1) &amp; ~X(rs2);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_orn">11.10. orn</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>orn rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-efb36e3d30919b6eb5597456297f8ee6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs the bitwise logical OR operation between rs1 and the bitwise inversion of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = X(rs1) | ~X(rs2);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_xnor">11.11. xnor</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>xnor rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f3c1855bbf004dd0f6504c2b82543bb9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs the bit-wise exclusive-NOR operation on rs1 and rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = ~(X(rs1) ^ X(rs2));</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_clz">11.12. clz</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>clz rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9600079af007ac8c061600f36421bf64.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction counts the number of 0&#8217;s before the first 1, starting at the most-significant bit (i.e., XLEN-1) and progressing to bit 0. Accordingly, if the input is 0, the output is XLEN, and if the most-significant bit of the input is a 1, the output is 0.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>val HighestSetBit : forall ('N : Int), 'N &gt;= 0. bits('N) -&gt; int

function HighestSetBit x = {
  foreach (i from (xlen - 1) to 0 by 1 in dec)
    if [x[i]] == 0b1 then return(i) else ();
  return -1;
}

let rs = X(rs);
X[rd] = (xlen - 1) - HighestSetBit(rs);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_clzw">11.13. clzw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>clzw rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d76e84351b4cc9d6b53e0dcd9043fe37.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction counts the number of 0&#8217;s before the first 1 starting at bit 31 and progressing to bit 0.
Accordingly, if the least-significant word is 0, the output is 32, and if the most-significant bit of the word (i.e., bit 31) is a 1, the output is 0.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>val HighestSetBit32 : forall ('N : Int), 'N &gt;= 0. bits('N) -&gt; int

function HighestSetBit32 x = {
  foreach (i from 31 to 0 by 1 in dec)
    if [x[i]] == 0b1 then return(i) else ();
  return -1;
}

let rs = X(rs);
X[rd] = 31 - HighestSetBit(rs);</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
<dd>
<p>=== ctz</p>
</dd>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ctz rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-479d3c124280c32c0f60a44071c1f58d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction counts the number of 0&#8217;s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit (i.e., XLEN-1).
Accordingly, if the input is 0, the output is XLEN, and if the least-significant bit of the input is a 1, the output is 0.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>val LowestSetBit : forall ('N : Int), 'N &gt;= 0. bits('N) -&gt; int

function LowestSetBit x = {
  foreach (i from 0 to (xlen - 1) by 1 in dec)
    if [x[i]] == 0b1 then return(i) else ();
  return xlen;
}

let rs = X(rs);
X[rd] = LowestSetBit(rs);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ctzw">11.14. ctzw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ctzw rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-02c846e1afa878e23890663bcd464552.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction counts the number of 0&#8217;s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit of the least-significant word (i.e., 31). Accordingly, if the least-significant word is 0, the output is 32, and if the least-significant bit of the input is a 1, the output is 0.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>val LowestSetBit32 : forall ('N : Int), 'N &gt;= 0. bits('N) -&gt; int

function LowestSetBit32 x = {
  foreach (i from 0 to 31 by 1 in dec)
    if [x[i]] == 0b1 then return(i) else ();
  return 32;
}

let rs = X(rs);
X[rd] = LowestSetBit32(rs);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_cpop">11.15. cpop</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cpop rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c9a559a0907e99daf26d90ba8970797a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instructions counts the number of 1&#8217;s (i.e., set bits) in the source register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let bitcount = 0;
let rs = X(rs);

foreach (i from 0 to (xlen - 1) in inc)
    if rs[i] == 0b1 then bitcount = bitcount + 1 else ();

X[rd] = bitcount</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="SH"></i>
</td>
<td class="content">
<div class="title">Software Hint</div>
<div class="paragraph">
<p>This operations is known as population count, popcount, sideways sum, bit summation, or Hamming weight.</p>
</div>
<div class="paragraph">
<p>The GCC builtin function <code>__builtin_popcount (unsigned int x)</code> is implemented by cpop on RV32 and by <strong>cpopw</strong> on RV64.
The GCC builtin function <code>__builtin_popcountl (unsigned long x)</code> for LP64 is implemented by <strong>cpop</strong> on RV64.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_cpopw">11.16. cpopw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cpopw rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8a4de7db91b6c4d682f25ef9621c9776.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instructions counts the number of 1&#8217;s (i.e., set bits) in the least-significant word of the source register.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let bitcount = 0;
let val = X(rs);

foreach (i from 0 to 31 in inc)
    if val[i] == 0b1 then bitcount = bitcount + 1 else ();

X[rd] = bitcount</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_max">11.17. max</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>max rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-1028e2ad8c7e78b5905bdf3ac7fe3810.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns the larger of two signed integers.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);

let result = if   rs1_val &lt;_s rs2_val
             then rs2_val
             else rs1_val;

X(rd) = result;</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="SW"></i>
</td>
<td class="content">
<div class="title">Software Hint</div>
<div class="paragraph">
<p>Calculating the absolute value of a signed integer can be performed
using the following sequence: <strong>neg rD,rS</strong> followed by <strong>max
rD,rS,rD</strong>. When using this common sequence, it is suggested that they
are scheduled with no intervening instructions so that
implementations that are so optimized can fuse them together.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_maxu">11.18. maxu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>maxu rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b18a437f73032f18e31f4cfee2675e2c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns the larger of two unsigned integers.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);

let result = if   rs1_val &lt;_u rs2_val
             then rs2_val
             else rs1_val;

X(rd) = result;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_min">11.19. min</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>min rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3745a27826c27919066021ca5edd56e8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns the smaller of two signed integers.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);

let result = if   rs1_val &lt;_s rs2_val
             then rs1_val
             else rs2_val;

X(rd) = result;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_minu">11.20. minu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>minu rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9642994e854e3856935cbaeb6762b066.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns the smaller of two unsigned integers.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);

let result = if   rs1_val &lt;_u rs2_val
             then rs1_val
             else rs2_val;

X(rd) = result;</code></pre>
</div>
</div>
<div class="paragraph">
<p>Implementation::=== sext.b</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sext.b rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-982d61813e427b2d52d6b9efe4653674.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction sign-extends the least-significant byte in the source to XLEN by copying the most-significant bit in the byte (i.e., bit 7) to all of the more-significant bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = EXTS(X(rs)[7..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sext_h">11.21. sext.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>sext.h rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-94321549a5409bc2982e7a3b04c4e1be.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction sign-extends the least-significant halfword in rs to XLEN by copying the most-significant bit in the halfword (i.e., bit 15) to all of the more-significant bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = EXTS(X(rs)[15..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_zext_h">11.22. zext.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>zext.h rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f7ca39c926c1b3ef9febcf6bc14100b5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e023c53c7ce2fa5a196721dd54e1b6f5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction zero-extends the least-significant halfword of the source to XLEN by inserting 0&#8217;s into all of the bits more significant than 15.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>X(rd) = EXTZ(X(rs)[15..0]);</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="A"></i>
</td>
<td class="content">
<div class="title">Note</div>
<div class="paragraph">
<p>The <strong>zext.h</strong> mnemonic corresponds to different instruction encodings in RV32 and RV64.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_rol">11.23. rol</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rol rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-745bdf4729f5cee256ab24b3d87bda85.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate left of rs1 by the amount in least-significant log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let shamt = if   xlen == 32
            then X(rs2)[4..0]
            else X(rs2)[5..0];
let result = (X(rs1) &lt;&lt; shamt) | (X(rs1) &gt;&gt; (xlen - shamt));

X(rd) = result;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_rolw">11.24. rolw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rolw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-da2ac43a87bb566ed332ed459954cddd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate left on the least-significant word of  rs1 by the amount in least-significant 5 bits of rs2.
The resulting word value is sign-extended by copying bit 31 to all of the more-significant bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1 = EXTZ(X(rs1)[31..0])
let shamt = X(rs2)[4..0];
let result = (rs1 &lt;&lt; shamt) | (rs1 &gt;&gt; (32 - shamt));
X(rd) = EXTS(result[31..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ror">11.25. ror</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>ror rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-bb366dd0f5f9c09df94d025b18de860a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate right of rs1 by the amount in least-significant log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>    let shamt = if   xlen == 32
                then X(rs2)[4..0]
                else X(rs2)[5..0];
    let result = (X(rs1) &gt;&gt; shamt) | (X(rs1) &lt;&lt; (xlen - shamt));

    X(rd) = result;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_rori">11.26. rori</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rori rd, rs1, _shamt_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7074328831c1465968d0e1ac1ab8fc15.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fec5109efbde9f40e3f01362dbf1ac54.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate right of rs1 by the amount in the least-significant log2(XLEN) bits of <em>shamt</em>.
For RV32, the encodings corresponding to shamt[5]=1 are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let shamt = if   xlen == 32
            then shamt[4..0]
            else shamt[5..0];
let result = (X(rs1) &gt;&gt; shamt) | (X(rs1) &lt;&lt; (xlen - shamt));

X(rd) = result;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_roriw">11.27. roriw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>roriw rd, rs1, _shamt_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-d6a20e39774db25a312876b6ce141a38.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate right on the least-significant word
of rs1 by the amount in the least-significant log2(XLEN) bits of
<em>shamt</em>.
The resulting word value is sign-extended by copying bit 31 to all of
the more-significant bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_data = EXTZ(X(rs1)[31..0];
let result = (rs1_data &gt;&gt; shamt) | (rs1_data &lt;&lt; (32 - shamt));
X(rd) = EXTS(result[31..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_rorw">11.28. rorw</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rorw rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9ef128fcfb8288fb080f6c9eae0feac7.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction performs a rotate right on the least-significant word of  rs1 by the amount in least-significant 5 bits of rs2.
The resultant word is sign-extended by copying bit 31 to all of the more-significant bits.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1 = EXTZ(X(rs1)[31..0])
let shamt = X(rs2)[4..0];
let result = (rs1 &gt;&gt; shamt) | (rs1 &lt;&lt; (32 - shamt));
X(rd) = EXTS(result);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_orc_b">11.29. orc.b</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>orc.b rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8227d8e54d2bc21fb42efea4338510f2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Combines the bits within each byte using bitwise logical OR.
This sets the bits of each byte in the result rd to all zeros if no bit within the respective byte of rs is set, or to all ones if any bit within the respective byte of rs is set.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let input = X(rs);
let output : xlenbits = 0;

foreach (i from 0 to (xlen - 8) by 8) {
output[(i + 7)..i] = if   input[(i + 7)..i] == 0
                        then 0b00000000
                        else 0b11111111;
}

X[rd] = output;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_rev8">11.30. rev8</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>rev8 rd, rs</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e910f409d8bc984bbd249548f0780bb9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-82bf63c4045705a6fe40b987a8b59e15.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction reverses the order of the bytes in rs.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let input = X(rs);
let output : xlenbits = 0;
let j = xlen - 1;

foreach (i from 0 to (xlen - 8) by 8) {
   output[i..(i + 7)] = input[(j - 7)..j];
   j = j - 8;
}

X[rd] = output</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="A"></i>
</td>
<td class="content">
<div class="title">Note</div>
<div class="paragraph">
<p>The <strong>rev8</strong> mnemonic corresponds to different instruction encodings in RV32 and RV64.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="SH"></i>
</td>
<td class="content">
<div class="title">Software Hint</div>
<div class="paragraph">
<p>The byte-reverse operation is only available for the full register
width.  To emulate word-sized and halfword-sized byte-reversal,
perform a <code>rev8 rd,rs</code> followed by a <code>srai rd,rd,K</code>, where K is
XLEN-32 and XLEN-16, respectively.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_clmul">11.31. clmul</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>clmul rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b4796e7a93925600ec4701787bcbbb5f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>clmul produces the lower half of the 2·XLEN carry-less product.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);
let output : xlenbits = 0;

foreach (i from 0 to (xlen - 1) by 1) {
   output = if   ((rs2_val &gt;&gt; i) &amp; 1)
            then output ^ (rs1_val &lt;&lt; i);
            else output;
}

X[rd] = output</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_clmulh">11.32. clmulh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>clmulh rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e1f0c7abf1fa79ebc2723ef48f14e533.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>clmulh produces the upper half of the 2·XLEN carry-less product.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);
let output : xlenbits = 0;

foreach (i from 1 to xlen by 1) {
   output = if   ((rs2_val &gt;&gt; i) &amp; 1)
            then output ^ (rs1_val &gt;&gt; (xlen - i));
            else output;
}

X[rd] = output</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_clmulr">11.33. clmulr</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>clmulr rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4c0a25c8a5ec7fe664c0f248e99295e9.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p><strong>clmulr</strong> produces bits 2·XLEN−2:XLEN-1 of the 2·XLEN carry-less
product.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let rs1_val = X(rs1);
let rs2_val = X(rs2);
let output : xlenbits = 0;

foreach (i from 0 to (xlen - 1) by 1) {
   output = if   ((rs2_val &gt;&gt; i) &amp; 1)
            then output ^ (rs1_val &gt;&gt; (xlen - i - 1));
            else output;
}

X[rd] = output</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="A"></i>
</td>
<td class="content">
<div class="title">Note</div>
<div class="paragraph">
<p>The <strong>clmulr</strong> instruction is used to accelerate CRC calculations.
The <strong>r</strong> in the instruction&#8217;s mnemonic stands for <em>reversed</em>, as the
instruction is equivalent to bit-reversing the inputs, performing
a <strong>clmul</strong>, then bit-reversing the output.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_bclr">11.34. bclr</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bclr rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-54c4886f784a5bb87a6af1db18ea554b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit cleared at the index specified in rs2.
The index is read from the lower log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = X(rs2) &amp; (XLEN - 1);
X(rd) = X(rs1) &amp; ~(1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bclri">11.35. bclri</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bclri rd, rs1, shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8d22f905ff3a8fe2c433a3a21181e908.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-79a2c6435a3a5647e7d534e3420a2191.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit cleared at the index specified in shamt.
The index is read from the lower log2(XLEN) bits of shamt.
For RV32, the encodings corresponding to shamt[5]=1 are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = shamt &amp; (XLEN - 1);
X(rd) = X(rs1) &amp; ~(1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bext">11.36. bext</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bext rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b643f56fd2d58b7711800beb5afcc28c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns a single bit extracted from rs1 at the index specified in rs2.
The index is read from the lower log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = X(rs2) &amp; (XLEN - 1);
X(rd) = (X(rs1) &gt;&gt; index) &amp; 1;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bexti">11.37. bexti</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bexti rd, rs1, shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8b3a1cc4da46086f9484dc4f877e3ff0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-387f0bf5b69053dc1ca8a758c8da6a2d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns a single bit extracted from rs1 at the index specified in shamt.
The index is read from the lower log2(XLEN) bits of shamt.
For RV32, the encodings corresponding to shamt[5]=1 are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = shamt &amp; (XLEN - 1);
X(rd) = (X(rs1) &gt;&gt; index) &amp; 1;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_binv">11.38. binv</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>binv rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4f9b54709e9a5a5d147b880fde277e5f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit inverted at the index specified in rs2.
The index is read from the lower log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = X(rs2) &amp; (XLEN - 1);
X(rd) = X(rs1) ^ (1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_binvi">11.39. binvi</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>binvi rd, rs1, shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9b711665d5e8f857d0e445ce67b85be0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4ac6adae515d7198ee95e8e3c1c5398e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit inverted at the index specified in shamt.
The index is read from the lower log2(XLEN) bits of shamt.
For RV32, the encodings corresponding to shamt[5]=1 are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = shamt &amp; (XLEN - 1);
X(rd) = X(rs1) ^ (1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bset">11.40. bset</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bset rd, rs1,rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b149b0b9df11b22b5b6e5ac2dd9ffb2b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit set at the index specified in rs2.
The index is read from the lower log2(XLEN) bits of rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = X(rs2) &amp; (XLEN - 1);
X(rd) = X(rs1) | (1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_bseti">11.41. bseti</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>bseti rd, rs1,shamt</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-e120bd823b28d9a763178af47d5119b3.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8caba8f9502e94d9827412fadebb2732.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction returns rs1 with a single bit set at the index specified in shamt.
The index is read from the lower log2(XLEN) bits of shamt.
For RV32, the encodings corresponding to shamt[5]=1 are reserved.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code>let index = shamt &amp; (XLEN - 1);
X(rd) = X(rs1) | (1 &lt;&lt; index)</code></pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_rv32zfh_rv64zfh_standard_extension">12. RV32Zfh / RV64Zfh Standard Extension</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_fmadd_h">12.1. fmadd.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f6a483ea8204300e7389b6e19bc059ec.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmadd.h rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmsub_h">12.2. fmsub.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-67cccc9eace4de515855923ce4474daf.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmsub.h rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmsub_h">12.3. fnmsub.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-06fc9be0fb0f0bbcc14f5ac6ea9be24a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmsub.h rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated half-precision fused multiply subtraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]+f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fnmadd_h">12.4. fnmadd.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a80be7b039cb23e23c131682a8db0c11.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fnmadd.h rd,rs1,rs2,rs3</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform negated half-precision fused multiply addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = -f[rs1]×f[rs2]-f[rs3]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fadd_h">12.5. fadd.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-8083212c732e8df5ccc85cc1bca427d2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fadd.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision floating-point addition.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] + f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsub_h">12.6. fsub.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-90a1fac1e9a112ca92489013398a8473.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsub.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision floating-point substraction.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] - f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmul_h">12.7. fmul.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-06c185903548b04e189ed3fa25afa4b2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmul.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision floating-point multiplication.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] × f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fdiv_h">12.8. fdiv.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5dd07085ff2388d76f79f32d72df5786.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fdiv.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision floating-point division.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f[rs1] / f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsqrt_h">12.9. fsqrt.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-779dc72e0038e809fc01b81f5bc95f6f.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsqrt.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Perform half-precision square root.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = sqrt(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnj_h">12.10. fsgnj.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f3867fe2b46e3ca0246a9befd46c57a5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnj.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjn_h">12.11. fsgnjn.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-aecfb6f622c21185206eedb649ea17cd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjn.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is opposite of rs2’s sign bit.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {~f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsgnjx_h">12.12. fsgnjx.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3ec6e2b3c46d17bcd60953895c65f22c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsgnjx.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Produce a result that takes all bits except the sign bit from rs1.
  The result’s sign bit is XOR of sign bit of rs1 and rs2.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmin_h">12.13. fmin.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0defe55e296284adde6e9527c6fa3d28.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmin.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the smaller of single precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = min(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmax_h">12.14. fmax.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b37b121f0de067ab66ada7adcd5366f4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmax.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Write the larger of single precision data in rs1 and rs2 to rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = max(f[rs1], f[rs2])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_s_h">12.15. fcvt.s.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-90baf1048a496990914578f2e401b6db.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.s.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a half-precision floating-point number in floating-point register rs1 to a single-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;f32(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_s">12.16. fcvt.h.s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-ee0ba476d657a9e5788ed2de72d63cfd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.s rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a single-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f32-&gt;f16(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_d_h">12.17. fcvt.d.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-51c72a9d1497f9106c2213ac8dc20f1c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.d.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a half-precision floating-point number in floating-point register rs1 to a double-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;f64(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_d">12.18. fcvt.h.d</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-deb9f395ad2a7193bb241c3637dcb07a.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.d rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a double-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f64-&gt;f16(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_q_h">12.19. fcvt.q.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4d0ce29cf7d7fb31349d8ec886c73bd5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.q.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a half-precision floating-point number in floating-point register rs1 to a quad-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;f128(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_q">12.20. fcvt.h.q</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-bade5a475c2770dcceaa09d634eb6f85.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.q rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Convert a quad-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f128-&gt;f16(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_feq_h">12.21. feq.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-95a6e29b64cc102d4f03607cf7106ac1.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>feq.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] == f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_flt_h">12.22. flt.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2887e98fd7291b11b3566b75235eb09b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>flt.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt; f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fle_h">12.23. fle.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-88aa3c3972de94e094c4f2698d924450.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fle.h rd,rs1,rs2</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Performs a quiet less or equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.
  Only signaling NaN inputs cause an Invalid Operation exception.
  The result is 0 if either operand is NaN.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = f[rs1] &lt;= f[rs2]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fclass_h">12.24. fclass.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-06d2fc9d6cb6388636a5f66eaff06a04.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fclass.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Examines the value in half-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.
  The format of the mask is described in [classify table]_.
  The corresponding bit in rd will be set if the property is true and clear otherwise.
  All other bits in rd are cleared. Note that exactly one bit in rd will be set.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = classify_s(f[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_w_h">12.25. fcvt.w.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b702182484fd1372503f670cbeaf690e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.w.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts half-precision floating point number in floating point register in rs1 into a sigend integer in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;s32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_wu_h">12.26. fcvt.wu.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-a4a962b7a4f67178cfe09f7e86f92a0d.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.wu.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts half-precision floating point number in floating point register in rs1 into a unsigned integer in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;u32(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_x_h">12.27. fmv.x.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-64d03cc103eb0bf338591c14f050fb8c.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.x.w rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Move the half-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>x[rd] = sext(f[rs1][15:0])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_w">12.28. fcvt.h.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.w rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-5d1542a49038cd726af763054c855088.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u32-&gt;f16(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_wu">12.29. fcvt.h.wu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.wu rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3a1e0cf1a7d4bf4e7e93d7fe9986e236.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 32-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u32-&gt;f16(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fmv_h_x">12.30. fmv.h.x</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fmv.h.x rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-75690efd99f4c06f397fc78c8a28c262.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Move the half-precision value encoded in IEEE 754-2008 standard encoding from the lower 15 bits of integer register rs1 to the floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = x[rs1][15:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_flh">12.31. flh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-935ebacbd72a5f964f69175f6afe5dbc.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>flh rd,offset(rs1)</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Load a half-precision floating-point value from memory into floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = M[x[rs1] + sext(offset)][15:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fsh">12.32. fsh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-dde8034ee4a52210f065dafc28c55e55.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fsw rs2,offset(rs1)</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Store a half-precision value from floating-point register rs2 to memory.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>M[x[rs1] + sext(offset)] = f[rs2][15:0]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_l_h">12.33. fcvt.l.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fb806ba7d37b0d303a9ba563e89efb36.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.l.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts half-precision floating point number in floating point register in rs1 into a 64-bit sigend integer in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;s64(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_lu_h">12.34. fcvt.lu.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-16502a2f86e5447b388548e36f8ae0a2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.lu.h rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts half-precision floating point number in floating point register in rs1 into a 64-bit unsigned integer in integer register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = f16-&gt;s64(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_l">12.35. fcvt.h.l</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.l rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3e5dc4cac8f169e562ce6412360d4e80.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 64-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u64-&gt;f16(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_fcvt_h_lu">12.36. fcvt.h.lu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="paragraph">
<p>fcvt.h.lu rd,rs1</p>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2c53c967e1a64498c27bfe2eaddb6fb4.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>Converts a 64-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>f[rd] = u64-&gt;f16(x[rs1])</pre>
</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_zc_extension">13. Zc Extension</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="insns-c_lbu">13.1. c.lbu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lbu rd', uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-9c3d73e867efa5e6843db2f139bfd071.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="paragraph">
<p>The immediate offset is formed as follows:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">  uimm[31:2] = 0;
  uimm[1]    = encoding[5];
  uimm[0]    = encoding[6];</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction loads a byte from the memory address formed by adding rs1' to the zero extended immediate uimm. The resulting byte is zero extended to XLEN bits and is written to rd'.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd' and rs1' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

X(rdc) = EXTZ(mem[X(rs1c)+EXTZ(uimm)][7..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_lhu">13.2. c.lhu</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lhu rd', uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c440a40856283183dee37760ecb495a8.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="paragraph">
<p>The immediate offset is formed as follows:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">  uimm[31:2] = 0;
  uimm[1]    = encoding[5];
  uimm[0]    = 0;</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction loads a halfword from the memory address formed by adding rs1' to the zero extended immediate uimm. The resulting halfword is zero extended to XLEN bits and is written to rd'.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd' and rs1' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

X(rdc) = EXTZ(load_mem[X(rs1c)+EXTZ(uimm)][15..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_lh">13.3. c.lh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.lh rd', uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fc592289d1e020ae8d74ca5acb7f916b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="paragraph">
<p>The immediate offset is formed as follows:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">  uimm[31:2] = 0;
  uimm[1]    = encoding[5];
  uimm[0]    = 0;</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction loads a halfword from the memory address formed by adding rs1' to the zero extended immediate uimm. The resulting halfword is sign extended to XLEN bits and is written to rd'.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd' and rs1' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

X(rdc) = EXTS(load_mem[X(rs1c)+EXTZ(uimm)][15..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_sb">13.4. c.sb</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sb rs2', uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-628ce03e6e8a94cc6396c4e570e64668.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="paragraph">
<p>The immediate offset is formed as follows:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">  uimm[31:2] = 0;
  uimm[1]    = encoding[5];
  uimm[0]    = encoding[6];</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction stores the least significant byte of rs2' to the memory address formed by adding rs1' to the zero extended immediate uimm.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rs1' and rs2' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

mem[X(rs1c)+EXTZ(uimm)][7..0] = X(rs2c)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_sh">13.5. c.sh</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sh rs2', uimm(rs1')</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3610fec2eedcb8da65f79688d2f0fec2.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="paragraph">
<p>The immediate offset is formed as follows:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">  uimm[31:2] = 0;
  uimm[1]    = encoding[5];
  uimm[0]    = 0;</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction stores the least significant halfword of rs2' to the memory address formed by adding rs1' to the zero extended immediate uimm.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rs1' and rs2' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

mem[X(rs1c)+EXTZ(uimm)][15..0] = X(rs2c)</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_zext_b">13.6. c.zext.b</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.zext.b rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-f34b9a272b6afd7ccd01e26a13c3ccb0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes a single source/destination operand.
It zero-extends the least-significant byte of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 7.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">andi rd'/rs1', rd'/rs1', 0xff</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = EXTZ(X(rsdc)[7..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_sext_b">13.7. c.sext.b</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sext.b rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b3cfba10e5366f8bc67a03a774bf1b6b.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes a single source/destination operand.
It sign-extends the least-significant byte in the operand to XLEN bits by copying the most-significant bit
in the byte (i.e., bit 7) to all of the more-significant bits.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>Zbb is also required.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = EXTS(X(rsdc)[7..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_zext_h">13.8. c.zext.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.zext.h rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-3bf101f3fa6727661140837b30979f72.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes a single source/destination operand.
It zero-extends the least-significant halfword of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 15.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>Zbb is also required.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = EXTZ(X(rsdc)[15..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_sext_h">13.9. c.sext.h</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.sext.h rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-035849eaf61ddc3947d6542494eec1cd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes a single source/destination operand.
It sign-extends the least-significant halfword in the operand to XLEN bits by copying the most-significant bit
in the halfword (i.e., bit 15) to all of the more-significant bits.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>Zbb is also required.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = EXTS(X(rsdc)[15..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_zext_w">13.10. c.zext.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.zext.w rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-4ac5950cdc4f30803c3e6aef2a6fa1b5.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes a single source/destination operand.
It zero-extends the least-significant word of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 31.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>Zba is also required.</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">add.uw rd'/rs1', rd'/rs1', zero</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = EXTZ(X(rsdc)[31..0]);</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_not">13.11. c.not</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.not rd'/rs1'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-34595cdae5db31225f7e786a758554fd.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction takes the one&#8217;s complement of rd'/rs1' and writes the result to the same register.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' is from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">xori rd'/rs1', rd'/rs1', -1</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">X(rsdc) = X(rsdc) XOR -1;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-c_mul">13.12. c.mul</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>c.mul _rsd'_, rs2'</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-0addde110a5d9d7dfda8e68fe2fcdb77.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction multiplies XLEN bits of the source operands from <em>rsd'</em> and rs2' and writes the lowest XLEN bits of the result to <em>rsd'</em>.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>rd'/rs1' and rs2' are from the standard 8-register set x8-x15.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>M or Zmmul must be configured.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The SAIL module variable for rd'/rs1' is called <em>rsdc</em>, and for rs2' is called <em>rs2c</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">let result_wide = to_bits(2 * sizeof(xlen), signed(X(rsdc)) * signed(X(rs2c)));
X(rsdc) = result_wide[(sizeof(xlen) - 1) .. 0];</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_push">13.13. cm.push</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.push _{reg_list}, -stack_adj_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-19c3e786ad2c7b71e2f84b0326557d49.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>rlist</em> values 0 to 3 are reserved for a future EABI variant called <em>cm.push.e</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.push {reg_list},  -stack_adj
cm.push {xreg_list}, -stack_adj</code></pre>
</div>
</div>
<div class="paragraph">
<p>The variables used in the assembly syntax are defined below.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I, RV64:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  case  7: {reg_list="ra, s0-s2";  xreg_list="x1, x8-x9, x18";}
  case  8: {reg_list="ra, s0-s3";  xreg_list="x1, x8-x9, x18-x19";}
  case  9: {reg_list="ra, s0-s4";  xreg_list="x1, x8-x9, x18-x20";}
  case 10: {reg_list="ra, s0-s5";  xreg_list="x1, x8-x9, x18-x21";}
  case 11: {reg_list="ra, s0-s6";  xreg_list="x1, x8-x9, x18-x22";}
  case 12: {reg_list="ra, s0-s7";  xreg_list="x1, x8-x9, x18-x23";}
  case 13: {reg_list="ra, s0-s8";  xreg_list="x1, x8-x9, x18-x24";}
  case 14: {reg_list="ra, s0-s9";  xreg_list="x1, x8-x9, x18-x25";}
  //note - to include s10, s11 must also be included
  case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

stack_adj_base = 16;
Valid values:
stack_adj      = [16|32|48|64];</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I:

switch (rlist) {
  case  4.. 7: stack_adj_base = 16;
  case  8..11: stack_adj_base = 32;
  case 12..14: stack_adj_base = 48;
  case     15: stack_adj_base = 64;
}

Valid values:
switch (rlist) {
  case  4.. 7: stack_adj = [16|32|48| 64];
  case  8..11: stack_adj = [32|48|64| 80];
  case 12..14: stack_adj = [48|64|80| 96];
  case     15: stack_adj = [64|80|96|112];
}</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV64:

switch (rlist) {
  case  4.. 5: stack_adj_base =  16;
  case  6.. 7: stack_adj_base =  32;
  case  8.. 9: stack_adj_base =  48;
  case 10..11: stack_adj_base =  64;
  case 12..13: stack_adj_base =  80;
  case     14: stack_adj_base =  96;
  case     15: stack_adj_base = 112;
}

Valid values:
switch (rlist) {
  case  4.. 5: stack_adj = [ 16| 32| 48| 64];
  case  6.. 7: stack_adj = [ 32| 48| 64| 80];
  case  8.. 9: stack_adj = [ 48| 64| 80| 96];
  case 10..11: stack_adj = [ 64| 80| 96|112];
  case 12..13: stack_adj = [ 80| 96|112|128];
  case     14: stack_adj = [ 96|112|128|144];
  case     15: stack_adj = [112|128|144|160];
}</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction pushes (stores) the registers in <em>reg_list</em> to the memory below the stack pointer,
and then creates the stack frame by decrementing the stack pointer by <em>stack_adj</em>,
including any additional stack space requested by the value of <em>spimm</em>.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-pushpop">[insns-pushpop]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Stack Adjustment Calculation</dt>
<dd>
<p><em>stack_adj_base</em> is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p><em>spimm</em> is the number of additional 16-byte address increments allocated for the stack frame.</p>
</div>
<div class="paragraph">
<p>The total stack adjustment represents the total size of the stack frame, which is <em>stack_adj_base</em> added to <em>spimm</em> scaled by 16,
as defined above.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists</p>
</dd>
<dt class="hdlist1">Implementation</dt>
<dd>
<p>The first section of pseudocode may be executed multiple times before the instruction successfully completes.</p>
</dd>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

if (XLEN==32) bytes=4; else bytes=8;

addr=sp-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1)  {
  //if register i is in xreg_list
  if (xreg_list[i]) {
    switch(bytes) {
      4:  asm("sw x[i], 0(addr)");
      8:  asm("sd x[i], 0(addr)");
    }
    addr-=bytes;
  }
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>The final section of pseudocode executes atomically, and only executes if the section above completes without any exceptions or interrupts.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

sp-=stack_adj;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_pop">13.14. cm.pop</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.pop  _{reg_list}, stack_adj_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2e122ebf0d2f3634d2bd8d1f2b7565da.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>rlist</em> values 0 to 3 are reserved for a future EABI variant called <em>cm.pop.e</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.pop {reg_list},  stack_adj
cm.pop {xreg_list}, stack_adj</code></pre>
</div>
</div>
<div class="paragraph">
<p>The variables used in the assembly syntax are defined below.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I, RV64:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  case  7: {reg_list="ra, s0-s2";  xreg_list="x1, x8-x9, x18";}
  case  8: {reg_list="ra, s0-s3";  xreg_list="x1, x8-x9, x18-x19";}
  case  9: {reg_list="ra, s0-s4";  xreg_list="x1, x8-x9, x18-x20";}
  case 10: {reg_list="ra, s0-s5";  xreg_list="x1, x8-x9, x18-x21";}
  case 11: {reg_list="ra, s0-s6";  xreg_list="x1, x8-x9, x18-x22";}
  case 12: {reg_list="ra, s0-s7";  xreg_list="x1, x8-x9, x18-x23";}
  case 13: {reg_list="ra, s0-s8";  xreg_list="x1, x8-x9, x18-x24";}
  case 14: {reg_list="ra, s0-s9";  xreg_list="x1, x8-x9, x18-x25";}
  //note - to include s10, s11 must also be included
  case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

stack_adj_base = 16;
Valid values:
stack_adj      = [16|32|48|64];</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I:

switch (rlist) {
  case  4.. 7: stack_adj_base = 16;
  case  8..11: stack_adj_base = 32;
  case 12..14: stack_adj_base = 48;
  case     15: stack_adj_base = 64;
}

Valid values:
switch (rlist) {
  case  4.. 7: stack_adj = [16|32|48| 64];
  case  8..11: stack_adj = [32|48|64| 80];
  case 12..14: stack_adj = [48|64|80| 96];
  case     15: stack_adj = [64|80|96|112];
}</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV64:

switch (rlist) {
  case  4.. 5: stack_adj_base =  16;
  case  6.. 7: stack_adj_base =  32;
  case  8.. 9: stack_adj_base =  48;
  case 10..11: stack_adj_base =  64;
  case 12..13: stack_adj_base =  80;
  case     14: stack_adj_base =  96;
  case     15: stack_adj_base = 112;
}

Valid values:
switch (rlist) {
  case  4.. 5: stack_adj = [ 16| 32| 48| 64];
  case  6.. 7: stack_adj = [ 32| 48| 64| 80];
  case  8.. 9: stack_adj = [ 48| 64| 80| 96];
  case 10..11: stack_adj = [ 64| 80| 96|112];
  case 12..13: stack_adj = [ 80| 96|112|128];
  case     14: stack_adj = [ 96|112|128|144];
  case     15: stack_adj = [112|128|144|160];
}</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction pops (loads) the registers in <em>reg_list</em> from stack memory,
and then adjusts the stack pointer by <em>stack_adj</em>.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-pushpop">[insns-pushpop]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Stack Adjustment Calculation</dt>
<dd>
<p><em>stack_adj_base</em> is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p><em>spimm</em> is the number of additional 16-byte address increments allocated for the stack frame.</p>
</div>
<div class="paragraph">
<p>The total stack adjustment represents the total size of the stack frame, which is <em>stack_adj_base</em> added to <em>spimm</em> scaled by 16,
as defined above.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists</p>
</dd>
<dt class="hdlist1">Implementation</dt>
<dd>
<p>The first section of pseudocode may be executed multiple times before the instruction successfully completes.</p>
</dd>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

if (XLEN==32) bytes=4; else bytes=8;

addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1)  {
  //if register i is in xreg_list
  if (xreg_list[i]) {
    switch(bytes) {
      4:  asm("lw x[i], 0(addr)");
      8:  asm("ld x[i], 0(addr)");
    }
    addr-=bytes;
  }
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>The final section of pseudocode executes atomically, and only executes if the section above completes without any exceptions or interrupts.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

sp+=stack_adj;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_popretz">13.15. cm.popretz</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.popretz _{reg_list}, stack_adj_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-656c03a06282a4dd3c8ea8d1a1ac7bb6.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>rlist</em> values 0 to 3 are reserved for a future EABI variant called <em>cm.popretz.e</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.popretz {reg_list},  stack_adj
cm.popretz {xreg_list}, stack_adj</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I, RV64:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  case  7: {reg_list="ra, s0-s2";  xreg_list="x1, x8-x9, x18";}
  case  8: {reg_list="ra, s0-s3";  xreg_list="x1, x8-x9, x18-x19";}
  case  9: {reg_list="ra, s0-s4";  xreg_list="x1, x8-x9, x18-x20";}
  case 10: {reg_list="ra, s0-s5";  xreg_list="x1, x8-x9, x18-x21";}
  case 11: {reg_list="ra, s0-s6";  xreg_list="x1, x8-x9, x18-x22";}
  case 12: {reg_list="ra, s0-s7";  xreg_list="x1, x8-x9, x18-x23";}
  case 13: {reg_list="ra, s0-s8";  xreg_list="x1, x8-x9, x18-x24";}
  case 14: {reg_list="ra, s0-s9";  xreg_list="x1, x8-x9, x18-x25";}
  //note - to include s10, s11 must also be included
  case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

stack_adj_base = 16;
Valid values:
stack_adj      = [16|32|48|64];</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I:

switch (rlist) {
  case  4.. 7: stack_adj_base = 16;
  case  8..11: stack_adj_base = 32;
  case 12..14: stack_adj_base = 48;
  case     15: stack_adj_base = 64;
}

Valid values:
switch (rlist) {
  case  4.. 7: stack_adj = [16|32|48| 64];
  case  8..11: stack_adj = [32|48|64| 80];
  case 12..14: stack_adj = [48|64|80| 96];
  case     15: stack_adj = [64|80|96|112];
}</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV64:

switch (rlist) {
  case  4.. 5: stack_adj_base =  16;
  case  6.. 7: stack_adj_base =  32;
  case  8.. 9: stack_adj_base =  48;
  case 10..11: stack_adj_base =  64;
  case 12..13: stack_adj_base =  80;
  case     14: stack_adj_base =  96;
  case     15: stack_adj_base = 112;
}

Valid values:
switch (rlist) {
  case  4.. 5: stack_adj = [ 16| 32| 48| 64];
  case  6.. 7: stack_adj = [ 32| 48| 64| 80];
  case  8.. 9: stack_adj = [ 48| 64| 80| 96];
  case 10..11: stack_adj = [ 64| 80| 96|112];
  case 12..13: stack_adj = [ 80| 96|112|128];
  case     14: stack_adj = [ 96|112|128|144];
  case     15: stack_adj = [112|128|144|160];
}</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction pops (loads) the registers in <em>reg_list</em> from stack memory, adjusts the stack pointer by <em>stack_adj</em>, moves zero into a0 and then returns to <em>ra</em>.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-pushpop">[insns-pushpop]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Stack Adjustment Calculation</dt>
<dd>
<p><em>stack_adj_base</em> is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p><em>spimm</em> is the number of additional 16-byte address increments allocated for the stack frame.</p>
</div>
<div class="paragraph">
<p>The total stack adjustment represents the total size of the stack frame, which is <em>stack_adj_base</em> added to <em>spimm</em> scaled by 16, as defined above.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists</p>
</dd>
<dt class="hdlist1">Implementation</dt>
<dd>
<p>The first section of pseudocode may be executed multiple times before the instruction successfully completes.</p>
</dd>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

if (XLEN==32) bytes=4; else bytes=8;

addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1)  {
  //if register i is in xreg_list
  if (xreg_list[i]) {
    switch(bytes) {
      4:  asm("lw x[i], 0(addr)");
      8:  asm("ld x[i], 0(addr)");
    }
    addr-=bytes;
  }
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>The final section of pseudocode executes atomically, and only executes if the section above completes without any exceptions or interrupts.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The <em>li a0, 0</em> <strong>could</strong> be executed more than once, but is included in the atomic section for convenience.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

asm("li a0, 0");
sp+=stack_adj;
asm("ret");</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_popret">13.16. cm.popret</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.popret _{reg_list}, stack_adj_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-27fca0003e068a3be8dab3491094b5d0.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>rlist</em> values 0 to 3 are reserved for a future EABI variant called <em>cm.popret.e</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.popret {reg_list},  stack_adj
cm.popret {xreg_list}, stack_adj</code></pre>
</div>
</div>
<div class="paragraph">
<p>The variables used in the assembly syntax are defined below.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I, RV64:

switch (rlist){
  case  4: {reg_list="ra";         xreg_list="x1";}
  case  5: {reg_list="ra, s0";     xreg_list="x1, x8";}
  case  6: {reg_list="ra, s0-s1";  xreg_list="x1, x8-x9";}
  case  7: {reg_list="ra, s0-s2";  xreg_list="x1, x8-x9, x18";}
  case  8: {reg_list="ra, s0-s3";  xreg_list="x1, x8-x9, x18-x19";}
  case  9: {reg_list="ra, s0-s4";  xreg_list="x1, x8-x9, x18-x20";}
  case 10: {reg_list="ra, s0-s5";  xreg_list="x1, x8-x9, x18-x21";}
  case 11: {reg_list="ra, s0-s6";  xreg_list="x1, x8-x9, x18-x22";}
  case 12: {reg_list="ra, s0-s7";  xreg_list="x1, x8-x9, x18-x23";}
  case 13: {reg_list="ra, s0-s8";  xreg_list="x1, x8-x9, x18-x24";}
  case 14: {reg_list="ra, s0-s9";  xreg_list="x1, x8-x9, x18-x25";}
  //note - to include s10, s11 must also be included
  case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
  default: reserved();
}
stack_adj      = stack_adj_base + spimm * 16;</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32E:

stack_adj_base = 16;
Valid values:
stack_adj      = [16|32|48|64];</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV32I:

switch (rlist) {
  case  4.. 7: stack_adj_base = 16;
  case  8..11: stack_adj_base = 32;
  case 12..14: stack_adj_base = 48;
  case     15: stack_adj_base = 64;
}

Valid values:
switch (rlist) {
  case  4.. 7: stack_adj = [16|32|48| 64];
  case  8..11: stack_adj = [32|48|64| 80];
  case 12..14: stack_adj = [48|64|80| 96];
  case     15: stack_adj = [64|80|96|112];
}</code></pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">RV64:

switch (rlist) {
  case  4.. 5: stack_adj_base =  16;
  case  6.. 7: stack_adj_base =  32;
  case  8.. 9: stack_adj_base =  48;
  case 10..11: stack_adj_base =  64;
  case 12..13: stack_adj_base =  80;
  case     14: stack_adj_base =  96;
  case     15: stack_adj_base = 112;
}

Valid values:
switch (rlist) {
  case  4.. 5: stack_adj = [ 16| 32| 48| 64];
  case  6.. 7: stack_adj = [ 32| 48| 64| 80];
  case  8.. 9: stack_adj = [ 48| 64| 80| 96];
  case 10..11: stack_adj = [ 64| 80| 96|112];
  case 12..13: stack_adj = [ 80| 96|112|128];
  case     14: stack_adj = [ 96|112|128|144];
  case     15: stack_adj = [112|128|144|160];
}</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction pops (loads) the registers in <em>reg_list</em> from stack memory, adjusts the stack pointer by <em>stack_adj</em> and then returns to <em>ra</em>.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-pushpop">[insns-pushpop]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Stack Adjustment Calculation</dt>
<dd>
<p><em>stack_adj_base</em> is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p><em>spimm</em> is the number of additional 16-byte address increments allocated for the stack frame.</p>
</div>
<div class="paragraph">
<p>The total stack adjustment represents the total size of the stack frame, which is <em>stack_adj_base</em> added to <em>spimm</em> scaled by 16, as defined above.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists</p>
</dd>
<dt class="hdlist1">Implementation</dt>
<dd>
<p>The first section of pseudocode may be executed multiple times before the instruction successfully completes.</p>
</dd>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

if (XLEN==32) bytes=4; else bytes=8;

addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1)  {
  //if register i is in xreg_list
  if (xreg_list[i]) {
    switch(bytes) {
      4:  asm("lw x[i], 0(addr)");
      8:  asm("ld x[i], 0(addr)");
    }
    addr-=bytes;
  }
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>The final section of pseudocode executes atomically, and only executes if the section above completes without any exceptions or interrupts.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

sp+=stack_adj;
asm("ret");</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_mvsa01">13.17. cm.mvsa01</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.mvsa01 _r1s'_, _r2s'_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-fb1d247188fb8df8b79a62f366d04056.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>For the encoding to be legal <em>r1s'</em> != <em>r2s'</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.mvsa01 r1s', r2s'</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction moves <em>a0</em> into <em>r1s'</em> and <em>a1</em> into <em>r2s'</em>.  <em>r1s'</em> and <em>r2s'</em> must be different.
The execution is atomic, so it is not possible to observe state where only one of <em>r1s'</em> or <em>r2s'</em> has been updated.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>The encoding uses <em>sreg</em> number specifiers instead of <em>xreg</em> number specifiers to save encoding space.
The mapping between them is specified in the pseudocode below.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The <em>s</em> register mapping is taken from the UABI, and may not match the currently unratified EABI. <em>cm.mvsa01.e</em> may be included in the future.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.
if (RV32E &amp;&amp; (r1sc&gt;1 || r2sc&gt;1)) {
  reserved();
}
xreg1 = {r1sc[2:1]&gt;0,r1sc[2:1]==0,r1sc[2:0]};
xreg2 = {r2sc[2:1]&gt;0,r2sc[2:1]==0,r2sc[2:0]};
X[xreg1] = X[10];
X[xreg2] = X[11];</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_mva01s">13.18. cm.mva01s</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.mva01s _r1s'_, _r2s'_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-7a9b4124d1d3bed765f25e5464e73a42.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.mva01s r1s', r2s'</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>This instruction moves <em>r1s'</em> into <em>a0</em> and <em>r2s'</em> into <em>a1</em>.
The execution is atomic, so it is not possible to observe state where only one of <em>a0</em> or <em>a1</em> have been updated.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>The encoding uses <em>sreg</em> number specifiers instead of <em>xreg</em> number specifiers to save encoding space.
The mapping between them is specified in the pseudocode below.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The <em>s</em> register mapping is taken from the UABI, and may not match the currently unratified EABI. <em>cm.mva01s.e</em> may be included in the future.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists.</p>
</dd>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.
if (RV32E &amp;&amp; (r1sc&gt;1 || r2sc&gt;1)) {
  reserved();
}
xreg1 = {r1sc[2:1]&gt;0,r1sc[2:1]==0,r1sc[2:0]};
xreg2 = {r2sc[2:1]&gt;0,r2sc[2:1]==0,r2sc[2:0]};
X[10] = X[xreg1];
X[11] = X[xreg2];</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cm_jt">13.19. cm.jt</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.jt _index_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b8e9e5d4fa9667844a57c174612967ae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>For this encoding to decode as <em>cm.jt</em>, <em>index&lt;32</em>, otherwise it decodes as <em>cm.jalt</em>, see <a href="#insns-cm_jalt">[insns-cm_jalt]</a>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>If jvt.mode = 0 (Jump Table Mode) then <em>cm.jt</em> behaves as specified here. If jvt.mode is a reserved value, then <em>cm.jt</em> is also reserved. In the future other defined values of jvt.mode may change the behaviour of <em>cm.jt</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.jt index</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p><em>cm.jt</em> reads an entry from the jump vector table in memory and jumps to the address that was read.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-tablejump">[insns-tablejump]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists.</p>
</dd>
</dl>
</div>
<div id="insns-cm_jt-SAIL" class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

# target_address is temporary internal state, it doesn't represent a real register
# InstMemory is byte indexed

switch(XLEN) {
  32:  table_address[XLEN-1:0] = jvt.base + (index&lt;&lt;2);
  64:  table_address[XLEN-1:0] = jvt.base + (index&lt;&lt;3);
}

//fetch from the jump table
target_address[XLEN-1:0] = InstMemory[table_address][XLEN-1:0];

j target_address[XLEN-1:0]&amp;~0x1;</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_cm_jalt">13.20. cm.jalt</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Mnemonic</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>cm.jalt _index_</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding (RV32, RV64)</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-b8e9e5d4fa9667844a57c174612967ae.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>For this encoding to decode as <em>cm.jalt</em>, <em>index&gt;=32</em>, otherwise it decodes as <em>cm.jt</em>, see <a href="#insns-cm_jt">Jump via table</a>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>If jvt.mode = 0 (Jump Table Mode) then <em>cm.jalt</em> behaves as specified here. If jvt.mode is a reserved value, then <em>cm.jalt</em> is also reserved. In the future other defined values of jvt.mode may change the behaviour of <em>cm.jalt</em>.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Assembly Syntax</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">cm.jalt index</code></pre>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p><em>cm.jalt</em> reads an entry from the jump vector table in memory and jumps to the address that was read, linking to <em>ra</em>.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>For further information see <a href="#insns-tablejump">[insns-tablejump]</a>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Prerequisites</dt>
<dd>
<p>None</p>
</dd>
<dt class="hdlist1">32-bit equivalent</dt>
<dd>
<p>No direct equivalent encoding exists.</p>
</dd>
</dl>
</div>
<div id="insns-cm_jalt-SAIL" class="dlist">
<dl>
<dt class="hdlist1">Implementation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">//This is not SAIL, it's pseudocode. The SAIL hasn't been written yet.

# target_address is temporary internal state, it doesn't represent a real register
# InstMemory is byte indexed

switch(XLEN) {
  32:  table_address[XLEN-1:0] = jvt.base + (index&lt;&lt;2);
  64:  table_address[XLEN-1:0] = jvt.base + (index&lt;&lt;3);
}

//fetch from the jump table
target_address[XLEN-1:0] = InstMemory[table_address][XLEN-1:0];

jal ra, target_address[XLEN-1:0]&amp;~0x1;</code></pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_zicond_extension">14. Zicond Extension</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_czero_eqz">14.1. czero.eqz</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-c56c162d12f26d6dd8ec2562bd842abe.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>czero.eqz rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>If rs2 contains the value zero, this instruction writes the value zero to rd.  Otherwise, this instruction copies the contents of rs1 to rd.
This instruction carries a syntactic dependency from both rs1 and rs2 to rd.
Furthermore, if the Zkt extension is implemented, this instruction&#8217;s timing is independent of the data values in rs1 and rs2.</p>
</dd>
</dl>
</div>
</div>
<div class="sect2">
<h3 id="_czero_nez">14.2. czero.nez</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock">
<div class="content">
<img src="images/diag-wavedrom-md5-2f5cc0f5d42d815dc2f5563e1626bd9e.svg" alt="Diagram" width="800" height="70">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Format</dt>
</dl>
</div>
<div class="openblock">
<div class="content">
<div class="literalblock">
<div class="content">
<pre>czero.nez rd, rs1, rs2</pre>
</div>
</div>
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>If rs2 contains a nonzero value, this instruction writes the value zero to rd.  Otherwise, this instruction copies the contents of rs1 to rd.
This instruction carries a syntactic dependency from both rs1 and rs2 to rd.
Furthermore, if the Zkt extension is implemented, this instruction&#8217;s timing is independent of the data values in rs1 and rs2.</p>
</dd>
</dl>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_register_definitions">15. Register Definitions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_integer_registers">15.1. Integer Registers</h3>
<table class="tableblock frame-all grid-all" style="width: 91%;">
<colgroup>
<col style="width: 17%;">
<col style="width: 16%;">
<col style="width: 54%;">
<col style="width: 13%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Register</th>
<th class="tableblock halign-left valign-top">ABI Name</th>
<th class="tableblock halign-left valign-top">Description</th>
<th class="tableblock halign-left valign-top">Saver</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">zero</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Hard-wired zero</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ra</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Return address</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">sp</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Stack pointer</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">gp</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Global pointer</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">tp</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Thread pointer</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporary/alternate link register</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s0/fp</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved register/frame pointer</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved register</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x10</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments/return values</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x11</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments/return values</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x12</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x13</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x14</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x15</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x17</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">a7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Function arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x18</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x19</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x20</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x21</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x22</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x23</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x24</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x25</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x26</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s10</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x27</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">s11</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x28</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x29</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x30</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">x31</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">t6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect2">
<h3 id="_floating_point_registers">15.2. Floating Point Registers</h3>
<table class="tableblock frame-all grid-all" style="width: 91%;">
<colgroup>
<col style="width: 17%;">
<col style="width: 16%;">
<col style="width: 54%;">
<col style="width: 13%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Register</th>
<th class="tableblock halign-left valign-top">ABI Name</th>
<th class="tableblock halign-left valign-top">Description</th>
<th class="tableblock halign-left valign-top">Saver</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f10</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments/return values</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f11</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments/return values</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f12</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f13</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f14</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f15</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f17</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fa7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP arguments</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f18</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f19</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f20</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f21</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f22</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f23</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f24</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f25</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f26</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs10</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f27</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fs11</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP saved registers</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Callee</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f28</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f29</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f30</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft10</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">f31</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ft11</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP temporaries</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Caller</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Last updated 2025-07-25 00:54:10 +0900
</div>
</div>
</body>
</html>