Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:47:41 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/10bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 4.494ns (42.068%)  route 6.189ns (57.932%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           1.801     2.737    a_IBUF[2]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.861 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.835     3.696    c_2
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.820 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.644     4.464    c_4
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.150     4.614 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.812     5.426    c_6
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.326     5.752 r  s_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.151     5.903    c_7
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.027 r  s_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.946     7.973    s_OBUF[9]
    W15                  OBUF (Prop_obuf_I_O)         2.710    10.683 r  s_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.683    s[9]
    W15                                                               r  s[9] (OUT)
  -------------------------------------------------------------------    -------------------




