                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:lda     |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:lda     |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:lda     |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:lda     |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r0=0  
   11:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       
   12:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       
   13:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
   14:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       
   15:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r1=8  
   16:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   17:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   18:   12:lda     |  12:-       |  12:-       |  12:-       |  12:-       
   19:   16:-       |  12:lda     |  12:-       |  12:-       |  12:-       
   20:   16:-       |  16:-       |  12:lda     |  12:-       |  12:-       
   21:   16:-       |  16:-       |  16:-       |  12:lda     |  12:-       
   22:   16:-       |  16:-       |  16:-       |  16:-       |  12:lda     r2=16  
   23:   16:lda     |  16:-       |  16:-       |  16:-       |  16:-       
   24:   20:-       |  16:lda     |  16:-       |  16:-       |  16:-       
   25:   20:-       |  20:-       |  16:lda     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   26:   20:-       |  20:-       |  20:-       |  16:lda     |  16:-       
   27:   20:-       |  20:-       |  20:-       |  20:-       |  16:lda     r3=24  
   28:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   29:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   30:   20:lda     |  20:-       |  20:-       |  20:-       |  20:-       
   31:   24:-       |  20:lda     |  20:-       |  20:-       |  20:-       
   32:   24:-       |  24:-       |  20:lda     |  20:-       |  20:-       
   33:   24:-       |  24:-       |  24:-       |  20:lda     |  20:-       
   34:   24:-       |  24:-       |  24:-       |  24:-       |  20:lda     r4=32  
   35:   24:lda     |  24:-       |  24:-       |  24:-       |  24:-       
   36:   28:-       |  24:lda     |  24:-       |  24:-       |  24:-       
   37:   28:-       |  28:-       |  24:lda     |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   38:   28:-       |  28:-       |  28:-       |  24:lda     |  24:-       
   39:   28:-       |  28:-       |  28:-       |  28:-       |  24:lda     r5=40  
   40:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   41:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   42:   28:lda     |  28:-       |  28:-       |  28:-       |  28:-       
   43:   32:-       |  28:lda     |  28:-       |  28:-       |  28:-       
   44:   32:-       |  32:-       |  28:lda     |  28:-       |  28:-       
   45:   32:-       |  32:-       |  32:-       |  28:lda     |  28:-       
   46:   32:-       |  32:-       |  32:-       |  32:-       |  28:lda     r6=48  
   47:   32:lda     |  32:-       |  32:-       |  32:-       |  32:-       
   48:   36:-       |  32:lda     |  32:-       |  32:-       |  32:-       
   49:   36:-       |  36:-       |  32:lda     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   50:   36:-       |  36:-       |  36:-       |  32:lda     |  32:-       
   51:   36:-       |  36:-       |  36:-       |  36:-       |  32:lda     r7=56  
   52:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   53:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   54:   36:lda     |  36:-       |  36:-       |  36:-       |  36:-       
   55:   40:-       |  36:lda     |  36:-       |  36:-       |  36:-       
   56:   40:-       |  40:-       |  36:lda     |  36:-       |  36:-       
   57:   40:-       |  40:-       |  40:-       |  36:lda     |  36:-       
   58:   40:-       |  40:-       |  40:-       |  40:-       |  36:lda     r8=64  
   59:   40:stq     |  40:-       |  40:-       |  40:-       |  40:-       
   60:   44:-       |  40:stq     |  40:-       |  40:-       |  40:-       
   61:   44:-       |  44:-       |  40:stq     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   62:   44:-       |  44:-       |  44:-       |  40:stq     |  40:-       BUS_STORE MEM[4128] = 0 accepted 2
   63:   44:-       |  44:-       |  44:-       |  44:-       |  40:stq     
   64:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   65:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   66:   44:stq     |  44:-       |  44:-       |  44:-       |  44:-       
   67:   48:-       |  44:stq     |  44:-       |  44:-       |  44:-       
   68:   48:-       |  48:-       |  44:stq     |  44:-       |  44:-       
   69:   48:-       |  48:-       |  48:-       |  44:stq     |  44:-       BUS_STORE MEM[4112] = 8 accepted 1
   70:   48:-       |  48:-       |  48:-       |  48:-       |  44:stq     
   71:   48:stq     |  48:-       |  48:-       |  48:-       |  48:-       
   72:   52:-       |  48:stq     |  48:-       |  48:-       |  48:-       
   73:   52:-       |  52:-       |  48:stq     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 2
   74:   52:-       |  52:-       |  52:-       |  48:stq     |  48:-       BUS_STORE MEM[4120] = 16 accepted 1
   75:   52:-       |  52:-       |  52:-       |  52:-       |  48:stq     
   76:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
   77:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
   78:   52:stq     |  52:-       |  52:-       |  52:-       |  52:-       
   79:   56:-       |  52:stq     |  52:-       |  52:-       |  52:-       
   80:   56:-       |  56:-       |  52:stq     |  52:-       |  52:-       
   81:   56:-       |  56:-       |  56:-       |  52:stq     |  52:-       BUS_STORE MEM[4128] = 24 accepted 1
   82:   56:-       |  56:-       |  56:-       |  56:-       |  52:stq     
   83:   56:stq     |  56:-       |  56:-       |  56:-       |  56:-       
   84:   60:-       |  56:stq     |  56:-       |  56:-       |  56:-       
   85:   60:-       |  60:-       |  56:stq     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 2
   86:   60:-       |  60:-       |  60:-       |  56:stq     |  56:-       BUS_STORE MEM[4152] = 32 accepted 1
   87:   60:-       |  60:-       |  60:-       |  60:-       |  56:stq     
   88:   60:-       |  60:-       |  60:-       |  60:-       |  60:-       
   89:   60:-       |  60:-       |  60:-       |  60:-       |  60:-       
   90:   60:stq     |  60:-       |  60:-       |  60:-       |  60:-       
   91:   64:-       |  60:stq     |  60:-       |  60:-       |  60:-       
   92:   64:-       |  64:-       |  60:stq     |  60:-       |  60:-       
   93:   64:-       |  64:-       |  64:-       |  60:stq     |  60:-       BUS_STORE MEM[4176] = 40 accepted 1
   94:   64:-       |  64:-       |  64:-       |  64:-       |  60:stq     
   95:   64:stq     |  64:-       |  64:-       |  64:-       |  64:-       
   96:   68:-       |  64:stq     |  64:-       |  64:-       |  64:-       
   97:   68:-       |  68:-       |  64:stq     |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 2
   98:   68:-       |  68:-       |  68:-       |  64:stq     |  64:-       BUS_STORE MEM[4200] = 48 accepted 1
   99:   68:-       |  68:-       |  68:-       |  68:-       |  64:stq     
  100:   68:-       |  68:-       |  68:-       |  68:-       |  68:-       
  101:   68:-       |  68:-       |  68:-       |  68:-       |  68:-       
  102:   68:stq     |  68:-       |  68:-       |  68:-       |  68:-       
  103:   72:-       |  68:stq     |  68:-       |  68:-       |  68:-       
  104:   72:-       |  72:-       |  68:stq     |  68:-       |  68:-       
  105:   72:-       |  72:-       |  72:-       |  68:stq     |  68:-       BUS_STORE MEM[4224] = 56 accepted 1
  106:   72:-       |  72:-       |  72:-       |  72:-       |  68:stq     
  107:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       
  108:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       
  109:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 2
  110:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4248] = 64 accepted 1
  111:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     
  112:   76:-       |  76:-       |  76:-       |  76:-       |  76:-       
  113:   76:-       |  76:-       |  76:-       |  76:-       |  76:-       
  114:   76:halt    |  76:-       |  76:-       |  76:-       |  76:-       
  115:   80:-       |  76:halt    |  76:-       |  76:-       |  76:-       
  116:   80:-       |  80:-       |  76:halt    |  76:-       |  76:-       
  117:   80:-       |  80:-       |  80:-       |  76:halt    |  76:-       
  118:   80:-       |  80:-       |  80:-       |  80:-       |  76:halt    
