Digital Clock/Alarm System

This is the Digital Clock/Alarm System which is implemented using Verilog. This project was created using the Vivado software interface and implemented on the BASYS-3 FPGA board. This readme file will be a short summary of the project.
