TraceInfo({"top.input":Struct((name:"rhdl_fpga::core::ram::asynchronous::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Green>",fields:[(name:"write",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::WriteI<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(4)),(name:"data",ty:Bits(8)),(name:"enable",ty:Bits(1)),(name:"clock",ty:Clock)])),Red)),(name:"read",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::ReadI",fields:[(name:"addr",ty:Bits(4)),(name:"clock",ty:Clock)])),Green))])),"top.output":Bits(8)})