#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002269c5baa00 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
P_000002269c5ae600 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v000002269c634050_0 .var "Clock", 0 0;
v000002269c633150_0 .net "Data", 0 0, L_000002269c634190;  1 drivers
v000002269c633f10_0 .var "N", 7 0;
v000002269c634c30_0 .var "Reset", 0 0;
S_000002269c5bab90 .scope module, "u_top" "top" 2 25, 3 3 0, S_000002269c5baa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 1 "Data";
    .port_info 3 /INPUT 8 "N";
v000002269c634690_0 .net "Clock", 0 0, v000002269c634050_0;  1 drivers
v000002269c633fb0_0 .net "Data", 0 0, L_000002269c634190;  alias, 1 drivers
v000002269c634410_0 .net "LoadC", 0 0, v000002269c631cb0_0;  1 drivers
v000002269c6338d0_0 .net "LoadN", 0 0, v000002269c634af0_0;  1 drivers
v000002269c634b90_0 .net "MuxC", 0 0, v000002269c631df0_0;  1 drivers
v000002269c6349b0_0 .net "MuxN", 0 0, v000002269c631e90_0;  1 drivers
v000002269c6335b0_0 .net "N", 7 0, v000002269c633f10_0;  1 drivers
v000002269c6333d0_0 .net "N0d0", 0 0, L_000002269c633d30;  1 drivers
v000002269c633ab0_0 .net "Nd0", 0 0, L_000002269c633290;  1 drivers
v000002269c633b50_0 .net "Out", 0 0, v000002269c634910_0;  1 drivers
v000002269c634e10_0 .net "Reset", 0 0, v000002269c634c30_0;  1 drivers
S_000002269c5bad20 .scope module, "dp" "dp" 3 9, 4 6 0, S_000002269c5bab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "MuxN";
    .port_info 3 /INPUT 1 "LoadN";
    .port_info 4 /INPUT 1 "MuxC";
    .port_info 5 /INPUT 1 "LoadC";
    .port_info 6 /INPUT 1 "Out";
    .port_info 7 /INPUT 8 "N";
    .port_info 8 /OUTPUT 1 "Data";
    .port_info 9 /OUTPUT 1 "Nd0";
    .port_info 10 /OUTPUT 1 "N0d0";
v000002269c631a30_0 .net "C4", 0 0, L_000002269c634cd0;  1 drivers
v000002269c6303b0_0 .net "Clock", 0 0, v000002269c634050_0;  alias, 1 drivers
v000002269c6301d0_0 .net "Data", 0 0, L_000002269c634190;  alias, 1 drivers
v000002269c630450_0 .net "LoadC", 0 0, v000002269c631cb0_0;  alias, 1 drivers
v000002269c631ad0_0 .net "LoadN", 0 0, v000002269c634af0_0;  alias, 1 drivers
v000002269c630590_0 .net "MuxC", 0 0, v000002269c631df0_0;  alias, 1 drivers
v000002269c630c70_0 .net "MuxN", 0 0, v000002269c631e90_0;  alias, 1 drivers
v000002269c631710_0 .net "N", 7 0, v000002269c633f10_0;  alias, 1 drivers
v000002269c630630_0 .net "N0d0", 0 0, L_000002269c633d30;  alias, 1 drivers
v000002269c630b30_0 .net "Nd0", 0 0, L_000002269c633290;  alias, 1 drivers
v000002269c631170_0 .net "Out", 0 0, v000002269c634910_0;  alias, 1 drivers
v000002269c6306d0_0 .net "Reset", 0 0, v000002269c634c30_0;  alias, 1 drivers
L_000002269c9f01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002269c630770_0 .net/2u *"_ivl_10", 0 0, L_000002269c9f01a8;  1 drivers
L_000002269c9f01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002269c6308b0_0 .net/2u *"_ivl_12", 0 0, L_000002269c9f01f0;  1 drivers
v000002269c630950_0 .net *"_ivl_16", 31 0, L_000002269c633650;  1 drivers
L_000002269c9f0238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002269c630db0_0 .net *"_ivl_19", 23 0, L_000002269c9f0238;  1 drivers
L_000002269c9f0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002269c6313f0_0 .net/2u *"_ivl_20", 31 0, L_000002269c9f0280;  1 drivers
v000002269c631350_0 .net *"_ivl_22", 0 0, L_000002269c633bf0;  1 drivers
L_000002269c9f02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002269c6309f0_0 .net/2u *"_ivl_24", 0 0, L_000002269c9f02c8;  1 drivers
L_000002269c9f0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002269c630d10_0 .net/2u *"_ivl_26", 0 0, L_000002269c9f0310;  1 drivers
L_000002269c9f0160 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002269c630e50_0 .net/2u *"_ivl_6", 3 0, L_000002269c9f0160;  1 drivers
v000002269c630f90_0 .net *"_ivl_8", 0 0, L_000002269c634d70;  1 drivers
v000002269c6315d0_0 .net "dp_C", 3 0, v000002269c630270_0;  1 drivers
v000002269c6310d0_0 .net "dp_MuxC", 3 0, L_000002269c633830;  1 drivers
v000002269c631210_0 .net "dp_MuxN", 7 0, L_000002269c6331f0;  1 drivers
v000002269c631b70_0 .net "dp_N", 7 0, v000002269c630090_0;  1 drivers
v000002269c631490_0 .net "dp_shift", 7 0, v000002269c6318f0_0;  1 drivers
v000002269c631c10_0 .net "dp_sum", 3 0, L_000002269c634eb0;  1 drivers
L_000002269c634d70 .cmp/eq 4, v000002269c630270_0, L_000002269c9f0160;
L_000002269c634cd0 .functor MUXZ 1, L_000002269c9f01f0, L_000002269c9f01a8, L_000002269c634d70, C4<>;
L_000002269c633650 .concat [ 8 24 0 0], v000002269c630090_0, L_000002269c9f0238;
L_000002269c633bf0 .cmp/eq 32, L_000002269c633650, L_000002269c9f0280;
L_000002269c633290 .functor MUXZ 1, L_000002269c9f0310, L_000002269c9f02c8, L_000002269c633bf0, C4<>;
L_000002269c633d30 .part v000002269c630090_0, 0, 1;
S_000002269c5d1750 .scope module, "buffer" "tri_buffer" 4 55, 5 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Y";
P_000002269c5aed40 .param/l "n" 0 5 2, +C4<00000000000000000000000000000001>;
v000002269c5b0540_0 .net "D", 0 0, L_000002269c634cd0;  alias, 1 drivers
v000002269c5b0f40_0 .net "E", 0 0, v000002269c634910_0;  alias, 1 drivers
v000002269c5b1080_0 .net "Y", 0 0, L_000002269c634190;  alias, 1 drivers
o000002269c5e1038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002269c5b0680_0 name=_ivl_0
L_000002269c634190 .functor MUXZ 1, o000002269c5e1038, L_000002269c634cd0, v000002269c634910_0, C4<>;
S_000002269c5d18e0 .scope module, "muxC" "mux21" 4 22, 6 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 4 "D1";
    .port_info 2 /INPUT 4 "D0";
    .port_info 3 /OUTPUT 4 "Y";
P_000002269c5af000 .param/l "n" 0 6 2, +C4<00000000000000000000000000000100>;
v000002269c5b0720_0 .net "D0", 3 0, L_000002269c634eb0;  alias, 1 drivers
L_000002269c9f0088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002269c5b1120_0 .net "D1", 3 0, L_000002269c9f0088;  1 drivers
v000002269c5b07c0_0 .net "S", 0 0, v000002269c631df0_0;  alias, 1 drivers
v000002269c5b11c0_0 .net "Y", 3 0, L_000002269c633830;  alias, 1 drivers
L_000002269c633830 .functor MUXZ 4, L_000002269c634eb0, L_000002269c9f0088, v000002269c631df0_0, C4<>;
S_000002269c5d1a70 .scope module, "muxN" "mux21" 4 16, 6 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 8 "D1";
    .port_info 2 /INPUT 8 "D0";
    .port_info 3 /OUTPUT 8 "Y";
P_000002269c5af1c0 .param/l "n" 0 6 2, +C4<00000000000000000000000000001000>;
v000002269c5b1260_0 .net "D0", 7 0, v000002269c6318f0_0;  alias, 1 drivers
v000002269c5b0860_0 .net "D1", 7 0, v000002269c633f10_0;  alias, 1 drivers
v000002269c5b0a40_0 .net "S", 0 0, v000002269c631e90_0;  alias, 1 drivers
v000002269c6304f0_0 .net "Y", 7 0, L_000002269c6331f0;  alias, 1 drivers
L_000002269c6331f0 .functor MUXZ 8, v000002269c6318f0_0, v000002269c633f10_0, v000002269c631e90_0, C4<>;
S_000002269c5d47f0 .scope module, "regC" "register" 4 35, 7 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
P_000002269c5af980 .param/l "n" 0 7 2, +C4<00000000000000000000000000000100>;
v000002269c631530_0 .net "D", 3 0, L_000002269c633830;  alias, 1 drivers
v000002269c630270_0 .var "Q", 3 0;
v000002269c630310_0 .net "clear", 0 0, v000002269c634c30_0;  alias, 1 drivers
v000002269c630810_0 .net "clock", 0 0, v000002269c634050_0;  alias, 1 drivers
v000002269c630ef0_0 .net "load", 0 0, v000002269c631cb0_0;  alias, 1 drivers
E_000002269c5af840/0 .event negedge, v000002269c630310_0;
E_000002269c5af840/1 .event posedge, v000002269c630810_0;
E_000002269c5af840 .event/or E_000002269c5af840/0, E_000002269c5af840/1;
S_000002269c5d4980 .scope module, "regN" "register" 4 28, 7 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
P_000002269c5af6c0 .param/l "n" 0 7 2, +C4<00000000000000000000000000001000>;
v000002269c630a90_0 .net "D", 7 0, L_000002269c6331f0;  alias, 1 drivers
v000002269c630090_0 .var "Q", 7 0;
v000002269c6317b0_0 .net "clear", 0 0, v000002269c634c30_0;  alias, 1 drivers
v000002269c631990_0 .net "clock", 0 0, v000002269c634050_0;  alias, 1 drivers
v000002269c630130_0 .net "load", 0 0, v000002269c634af0_0;  alias, 1 drivers
S_000002269c5d4b10 .scope module, "shift" "shifter" 4 42, 8 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "date";
    .port_info 2 /OUTPUT 8 "outdate";
P_000002269c5af940 .param/l "n" 0 8 2, +C4<00000000000000000000000000001000>;
v000002269c631850_0 .net "date", 7 0, v000002269c630090_0;  alias, 1 drivers
v000002269c6318f0_0 .var "outdate", 7 0;
L_000002269c9f00d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002269c631030_0 .net "s", 1 0, L_000002269c9f00d0;  1 drivers
E_000002269c5b0040 .event anyedge, v000002269c630090_0, v000002269c631030_0;
S_000002269c5b72c0 .scope module, "sum" "adder" 4 47, 9 1 0, S_000002269c5bad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
v000002269c631f30_0 .net "a", 3 0, v000002269c630270_0;  alias, 1 drivers
L_000002269c9f0118 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002269c630bd0_0 .net "b", 3 0, L_000002269c9f0118;  1 drivers
v000002269c6312b0_0 .net "sum", 3 0, L_000002269c634eb0;  alias, 1 drivers
L_000002269c634eb0 .arith/sum 4, v000002269c630270_0, L_000002269c9f0118;
S_000002269c5b7560 .scope module, "fsm" "fsm" 3 22, 10 1 0, S_000002269c5bab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "N0d0";
    .port_info 3 /INPUT 1 "Nd0";
    .port_info 4 /OUTPUT 1 "Nload";
    .port_info 5 /OUTPUT 1 "Cload";
    .port_info 6 /OUTPUT 1 "Out";
    .port_info 7 /OUTPUT 1 "MuxC";
    .port_info 8 /OUTPUT 1 "MuxN";
P_000002269c5ac800 .param/l "s0" 0 10 6, +C4<00000000000000000000000000000000>;
P_000002269c5ac838 .param/l "s1" 0 10 6, +C4<00000000000000000000000000000001>;
P_000002269c5ac870 .param/l "s2" 0 10 6, +C4<00000000000000000000000000000010>;
P_000002269c5ac8a8 .param/l "s3" 0 10 6, +C4<00000000000000000000000000000011>;
P_000002269c5ac8e0 .param/l "s4" 0 10 6, +C4<00000000000000000000000000000100>;
v000002269c631cb0_0 .var "Cload", 0 0;
v000002269c631d50_0 .net "Clock", 0 0, v000002269c634050_0;  alias, 1 drivers
v000002269c631df0_0 .var "MuxC", 0 0;
v000002269c631e90_0 .var "MuxN", 0 0;
v000002269c634a50_0 .net "N0d0", 0 0, L_000002269c633d30;  alias, 1 drivers
v000002269c633510_0 .net "Nd0", 0 0, L_000002269c633290;  alias, 1 drivers
v000002269c634af0_0 .var "Nload", 0 0;
v000002269c634910_0 .var "Out", 0 0;
v000002269c6340f0_0 .net "Reset", 0 0, v000002269c634c30_0;  alias, 1 drivers
v000002269c634550_0 .var "state", 2 0;
E_000002269c5af4c0 .event anyedge, v000002269c634550_0;
    .scope S_000002269c5d4980;
T_0 ;
    %wait E_000002269c5af840;
    %load/vec4 v000002269c6317b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002269c630090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002269c630130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002269c630a90_0;
    %assign/vec4 v000002269c630090_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002269c5d47f0;
T_1 ;
    %wait E_000002269c5af840;
    %load/vec4 v000002269c630310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002269c630270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002269c630ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000002269c631530_0;
    %assign/vec4 v000002269c630270_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002269c5d4b10;
T_2 ;
    %wait E_000002269c5b0040;
    %load/vec4 v000002269c631030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000002269c631850_0;
    %store/vec4 v000002269c6318f0_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000002269c631850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002269c6318f0_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002269c631850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002269c6318f0_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002269c631850_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002269c631850_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002269c6318f0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002269c5b7560;
T_3 ;
    %wait E_000002269c5af840;
    %load/vec4 v000002269c6340f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002269c634550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000002269c633510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000002269c634a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
T_3.12 ;
T_3.10 ;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002269c634550_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002269c5b7560;
T_4 ;
    %wait E_000002269c5af4c0;
    %load/vec4 v000002269c634550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c634af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002269c634910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002269c631e90_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002269c5baa00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002269c634050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002269c634c30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002269c633f10_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000002269c5baa00;
T_6 ;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v000002269c634050_0;
    %inv;
    %store/vec4 v000002269c634050_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000002269c5baa00;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002269c5baa00 {0 0 0};
    %pushi/vec4 172, 0, 8;
    %store/vec4 v000002269c633f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002269c634c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002269c634c30_0, 0, 1;
    %delay 10000, 0;
    %delay 10000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "./top.v";
    "./dp.v";
    "./tri_buffer.v";
    "./mux21.v";
    "./register.v";
    "./shifter.v";
    "./adder.v";
    "./fsm.v";
