
---------- Begin Simulation Statistics ----------
final_tick                                 6292762070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260064                       # Simulator instruction rate (inst/s)
host_mem_usage                                 989260                       # Number of bytes of host memory used
host_op_rate                                   764122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.15                       # Real time elapsed on the host
host_tick_rate                             1516359764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1079193                       # Number of instructions simulated
sim_ops                                       3171025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006293                       # Number of seconds simulated
sim_ticks                                  6292762070                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                          179759                       # Number of branches fetched
system.cpu00.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu00.committedInsts                   1079193                       # Number of instructions committed
system.cpu00.committedOps                     3171025                       # Number of ops (including micro ops) committed
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.rdAccesses                    202284                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                    104802                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         362                       # TLB misses on write requests
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                   1416926                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          60                       # TLB misses on write requests
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                        3768121                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                  3768121                       # Number of busy cycles
system.cpu00.num_cc_register_reads            3420590                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           1162668                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts       145090                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                24312                       # Number of float alu accesses
system.cpu00.num_fp_insts                       24312                       # number of float instructions
system.cpu00.num_fp_register_reads              34171                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             19443                       # number of times the floating registers were written
system.cpu00.num_func_calls                     29205                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses             3108764                       # Number of integer alu accesses
system.cpu00.num_int_insts                    3108764                       # number of integer instructions
system.cpu00.num_int_register_reads           7457691                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          3624861                       # number of times the integer registers were written
system.cpu00.num_load_insts                    202283                       # Number of load instructions
system.cpu00.num_mem_refs                      307085                       # number of memory refs
system.cpu00.num_store_insts                   104802                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass               52248      1.65%      1.65% # Class of executed instruction
system.cpu00.op_class::IntAlu                 2402591     75.77%     77.41% # Class of executed instruction
system.cpu00.op_class::IntMult                  30682      0.97%     78.38% # Class of executed instruction
system.cpu00.op_class::IntDiv                  363747     11.47%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatAdd                    12      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     89.85% # Class of executed instruction
system.cpu00.op_class::SimdAlu                     86      0.00%     89.86% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     89.86% # Class of executed instruction
system.cpu00.op_class::SimdCvt                    110      0.00%     89.86% # Class of executed instruction
system.cpu00.op_class::SimdMisc                  4949      0.16%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     90.02% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt              4757      0.15%     90.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv              4754      0.15%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                3      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                1      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     90.32% # Class of executed instruction
system.cpu00.op_class::MemRead                 197452      6.23%     96.54% # Class of executed instruction
system.cpu00.op_class::MemWrite                100045      3.15%     99.70% # Class of executed instruction
system.cpu00.op_class::FloatMemRead              4831      0.15%     99.85% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             4757      0.15%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  3171025                       # Class of executed instruction
system.cpu00.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  41                       # Number of system calls
system.cpu01.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.idle_fraction                          1                       # Percentage of idle cycles
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON    6292762070                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1670                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     956237.19                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44818.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      6515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26068.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        65.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       6.94                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     32733480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32733480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     33455579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33455579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0       722099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               722099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.097332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.528868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.225166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          204     14.71%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          428     30.86%     45.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          236     17.02%     62.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      3.82%     66.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432     31.15%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.58%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.58%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.22%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1387                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 411968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  205984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       205984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             205984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0         4544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4544                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         6437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     44818.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       205984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 32733479.783385485411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    288496250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0          142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0 112414568.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0         1536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 244089.953332686535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0  15962868750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    64                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               13808                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 47                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         6437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0          142                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                142                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002751122750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    412.235518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3181.702532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    6437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      6437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  6437                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        6437                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.81                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     5073                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   32185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    6291084500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               288496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    167802500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  142                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        142                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                29.49                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                      23                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             87248190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5019420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       886913160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            384.217819                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     26437000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     100100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3263244000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    857252000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     100718250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1945010820                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             13807200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  2664090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       329180640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                23269260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         236636400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        832880700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2417791320                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           6061505500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                 172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             88945650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  4898040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       934240260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            392.820167                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     27274500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     107120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3058040500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    953468250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      98044750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2048814070                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             14371200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  2599575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       366133440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                22690920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         253231680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        784734780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2471923845                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           6059228000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                  78300                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement           32      0.00%      0.00%
system.ruby.Directory_Controller.Data             142      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           6437      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         6437      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         6437      0.00%      0.00%
system.ruby.Directory_Controller.M.CleanReplacement           32      0.00%      0.00%
system.ruby.Directory_Controller.M.Data           142      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack          142      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack          142      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         6437      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      1416141                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1416141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      1416141                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.latency_hist_seqr::samples      1416925                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.025437                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.002087                      
system.ruby.IFETCH.latency_hist_seqr::stdev     1.384637                      
system.ruby.IFETCH.latency_hist_seqr     |     1416905    100.00%    100.00% |           1      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      1416925                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          784                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    46.973214                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    43.275981                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    36.801571                      
system.ruby.IFETCH.miss_latency_hist_seqr |         764     97.45%     97.45% |           1      0.13%     97.58% |           8      1.02%     98.60% |           3      0.38%     98.98% |           0      0.00%     98.98% |           8      1.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          784                      
system.ruby.L1Cache_Controller.Ack_all   |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           26                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6500    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         6500                      
system.ruby.L1Cache_Controller.I.Ifetch  |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total            6                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        5582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         5582                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         912    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          912                      
system.ruby.L1Cache_Controller.Ifetch    |     1416925    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      1416925                      
system.ruby.L1Cache_Controller.Inv       |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           32                      
system.ruby.L1Cache_Controller.L1_Replacement |        1637    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1637                      
system.ruby.L1Cache_Controller.Load      |      169382    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       169382                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        1536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         1536                      
system.ruby.L1Cache_Controller.M.Load    |      149153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       149153                      
system.ruby.L1Cache_Controller.M.Store   |      132090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       132090                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         1536                      
system.ruby.L1Cache_Controller.NP.Ifetch |         778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          778                      
system.ruby.L1Cache_Controller.NP.Inv    |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            7                      
system.ruby.L1Cache_Controller.NP.Load   |         128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          128                      
system.ruby.L1Cache_Controller.NP.Store  |        5582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         5582                      
system.ruby.L1Cache_Controller.S.Ifetch  |     1416141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      1416141                      
system.ruby.L1Cache_Controller.S.Inv     |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          101                      
system.ruby.L1Cache_Controller.S.Load    |       20101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        20101                      
system.ruby.L1Cache_Controller.S.Store   |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           32                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           26                      
system.ruby.L1Cache_Controller.SM.Data_all_Acks |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Store     |      137704    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       137704                      
system.ruby.L1Cache_Controller.WB_Ack    |        1536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         1536                      
system.ruby.L2Cache_Controller.Ack_all             32      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock         5614      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         5547      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          890      0.00%      0.00%
system.ruby.L2Cache_Controller.I_I.Ack_all           32      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            128      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           5588      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          784      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1536      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           26      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement          142      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean           32      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           22      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           35      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L2_Replacement          142      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1536      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         5582      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack          174      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack            174      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          6437      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          106      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         5547      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          784      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           26      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean           32      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           32      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       169254                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |      169254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       169254                      
system.ruby.LD.latency_hist_seqr::bucket_size           32                      
system.ruby.LD.latency_hist_seqr::max_bucket          319                      
system.ruby.LD.latency_hist_seqr::samples       169382                      
system.ruby.LD.latency_hist_seqr::mean       1.028220                      
system.ruby.LD.latency_hist_seqr::gmean      1.002638                      
system.ruby.LD.latency_hist_seqr::stdev      1.160789                      
system.ruby.LD.latency_hist_seqr         |      169276     99.94%     99.94% |         105      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        169382                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.LD.miss_latency_hist_seqr::samples          128                      
system.ruby.LD.miss_latency_hist_seqr::mean    38.343750                      
system.ruby.LD.miss_latency_hist_seqr::gmean    32.683111                      
system.ruby.LD.miss_latency_hist_seqr::stdev    19.814270                      
system.ruby.LD.miss_latency_hist_seqr    |          22     17.19%     17.19% |         105     82.03%     99.22% |           0      0.00%     99.22% |           0      0.00%     99.22% |           0      0.00%     99.22% |           0      0.00%     99.22% |           1      0.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          128                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean     5.500000                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     1.641954                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    13.534468                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          10     83.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           12                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean           28                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    19.595918                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev    28.284271                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           12                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        32883                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       32883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        32883                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.latency_hist_seqr::samples        32890                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.005138                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.000606                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     0.455444                      
system.ruby.RMW_Read.latency_hist_seqr   |       32883     99.98%     99.98% |           4      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        32890                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    25.142857                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    17.241831                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    21.380899                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            7                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        99185                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       99185    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        99185                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples       104790                      
system.ruby.ST.latency_hist_seqr::mean       3.723504                      
system.ruby.ST.latency_hist_seqr::gmean      1.223814                      
system.ruby.ST.latency_hist_seqr::stdev     17.539252                      
system.ruby.ST.latency_hist_seqr         |      104548     99.77%     99.77% |           2      0.00%     99.77% |          64      0.06%     99.83% |           3      0.00%     99.83% |           0      0.00%     99.83% |         171      0.16%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        104790                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.miss_latency_hist_seqr::samples         5605                      
system.ruby.ST.miss_latency_hist_seqr::mean    51.918109                      
system.ruby.ST.miss_latency_hist_seqr::gmean    43.642649                      
system.ruby.ST.miss_latency_hist_seqr::stdev    57.426997                      
system.ruby.ST.miss_latency_hist_seqr    |        5363     95.68%     95.68% |           2      0.04%     95.72% |          64      1.14%     96.86% |           3      0.05%     96.91% |           0      0.00%     96.91% |         171      3.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         5605                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                  28413                       # delay histogram for all message
system.ruby.delayHist::mean                  1.133706                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.195648                       # delay histogram for all message
system.ruby.delayHist                    |        7109     25.02%     25.02% |       15577     54.82%     79.84% |        4191     14.75%     94.59% |           0      0.00%     94.59% |          46      0.16%     94.76% |         871      3.07%     97.82% |         619      2.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    28413                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         13676                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         1.775592                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.380308                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         283      2.07%      2.07% |        7684     56.19%     58.26% |        4173     30.51%     88.77% |           0      0.00%     88.77% |          46      0.34%     89.11% |         871      6.37%     95.47% |         619      4.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           13676                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         14705                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.537028                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.501093                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        6826     46.42%     46.42% |        7861     53.46%     99.88% |          18      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           14705                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean                1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean               1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              32                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4054.056787                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.994637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.994676                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1267.326207                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples      1717485                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |     1717485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      1717485                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       307086                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       301344                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5742                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      1416925                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      1416141                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          784                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.457525                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1669.999557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.004279                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  3339.997341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1108.916827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1058.221262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3509.146381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002112                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time  1669.937067                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.001023                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.998490                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.621112                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7146.064138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         6526                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           89                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         6437                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   510.815918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3500.078888                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  4951.360660                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           64                      
system.ruby.latency_hist_seqr::max_bucket          639                      
system.ruby.latency_hist_seqr::samples        1724011                      
system.ruby.latency_hist_seqr::mean          1.189350                      
system.ruby.latency_hist_seqr::gmean         1.014366                      
system.ruby.latency_hist_seqr::stdev         4.563672                      
system.ruby.latency_hist_seqr            |     1723748     99.98%     99.98% |           3      0.00%     99.98% |          72      0.00%     99.99% |           7      0.00%     99.99% |           0      0.00%     99.99% |         179      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total          1724011                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.miss_latency_hist_seqr::samples         6526                      
system.ruby.miss_latency_hist_seqr::mean    51.021759                      
system.ruby.miss_latency_hist_seqr::gmean    43.298061                      
system.ruby.miss_latency_hist_seqr::stdev    54.861367                      
system.ruby.miss_latency_hist_seqr       |        6263     95.97%     95.97% |           3      0.05%     96.02% |          72      1.10%     97.12% |           7      0.11%     97.23% |           0      0.00%     97.23% |         179      2.74%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         6526                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  5146.068623                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  1452.987767                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  2951.438016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  2053.873601                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1510.804397                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time   475.250545                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  1499.983672                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  2509.158538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time   792.083845                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers102.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.int_link_buffers102.avg_stall_time  6146.066539                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  2500.090489                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  3951.399497                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers105.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.network.int_link_buffers105.avg_stall_time  3054.059250                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time   950.495132                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           311112                      
system.ruby.network.msg_byte.Request_Control          768                      
system.ruby.network.msg_byte.Response_Control       177936                      
system.ruby.network.msg_byte.Response_Data      1569480                      
system.ruby.network.msg_byte.Writeback_Data       184320                      
system.ruby.network.msg_count.Control           38889                      
system.ruby.network.msg_count.Request_Control           96                      
system.ruby.network.msg_count.Response_Control        22242                      
system.ruby.network.msg_count.Response_Data        39237                      
system.ruby.network.msg_count.Writeback_Data         4608                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.msg_bytes.Control::0        52208                      
system.ruby.network.routers00.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers00.msg_bytes.Response_Control::1        12752                      
system.ruby.network.routers00.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers00.msg_bytes.Response_Data::1       260000                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers00.msg_count.Control::0         6526                      
system.ruby.network.routers00.msg_count.Request_Control::2           32                      
system.ruby.network.routers00.msg_count.Response_Control::1         1594                      
system.ruby.network.routers00.msg_count.Response_Control::2         5614                      
system.ruby.network.routers00.msg_count.Response_Data::1         6500                      
system.ruby.network.routers00.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers00.percent_links_utilized     0.107159                      
system.ruby.network.routers00.port_buffers01.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers01.avg_stall_time  3009.152499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers02.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers02.avg_stall_time   950.500376                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers03.avg_buf_msgs     0.001101                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers03.avg_stall_time  4646.069545                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers04.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers04.avg_stall_time  1294.571837                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers05.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers05.avg_stall_time  2451.457156                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.throttle0.link_utilization     0.135449                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1        12496                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1       260000                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2           32                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1         1562                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1         6500                      
system.ruby.network.routers00.throttle1.link_utilization     0.078868                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0        52208                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1          256                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers00.throttle1.msg_count.Control::0         6526                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1           32                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2         5614                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers01.percent_links_utilized            0                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.throttle0.link_utilization            0                      
system.ruby.network.routers01.throttle1.link_utilization            0                      
system.ruby.network.routers02.percent_links_utilized            0                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.throttle0.link_utilization            0                      
system.ruby.network.routers02.throttle1.link_utilization            0                      
system.ruby.network.routers03.percent_links_utilized            0                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.throttle0.link_utilization            0                      
system.ruby.network.routers03.throttle1.link_utilization            0                      
system.ruby.network.routers04.percent_links_utilized            0                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.throttle0.link_utilization            0                      
system.ruby.network.routers04.throttle1.link_utilization            0                      
system.ruby.network.routers05.percent_links_utilized            0                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.throttle0.link_utilization            0                      
system.ruby.network.routers05.throttle1.link_utilization            0                      
system.ruby.network.routers06.percent_links_utilized            0                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.throttle0.link_utilization            0                      
system.ruby.network.routers06.throttle1.link_utilization            0                      
system.ruby.network.routers07.percent_links_utilized            0                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.throttle0.link_utilization            0                      
system.ruby.network.routers07.throttle1.link_utilization            0                      
system.ruby.network.routers08.percent_links_utilized            0                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.throttle0.link_utilization            0                      
system.ruby.network.routers08.throttle1.link_utilization            0                      
system.ruby.network.routers09.percent_links_utilized            0                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.throttle0.link_utilization            0                      
system.ruby.network.routers09.throttle1.link_utilization            0                      
system.ruby.network.routers10.percent_links_utilized            0                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.throttle0.link_utilization            0                      
system.ruby.network.routers10.throttle1.link_utilization            0                      
system.ruby.network.routers11.percent_links_utilized            0                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.throttle0.link_utilization            0                      
system.ruby.network.routers11.throttle1.link_utilization            0                      
system.ruby.network.routers12.percent_links_utilized            0                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.throttle0.link_utilization            0                      
system.ruby.network.routers12.throttle1.link_utilization            0                      
system.ruby.network.routers13.percent_links_utilized            0                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.throttle0.link_utilization            0                      
system.ruby.network.routers13.throttle1.link_utilization            0                      
system.ruby.network.routers14.percent_links_utilized            0                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.throttle0.link_utilization            0                      
system.ruby.network.routers14.throttle1.link_utilization            0                      
system.ruby.network.routers15.percent_links_utilized            0                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.throttle0.link_utilization            0                      
system.ruby.network.routers15.throttle1.link_utilization            0                      
system.ruby.network.routers16.msg_bytes.Control::0       103704                      
system.ruby.network.routers16.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers16.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers16.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers16.msg_bytes.Response_Data::1       523160                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers16.msg_count.Control::0        12963                      
system.ruby.network.routers16.msg_count.Request_Control::2           32                      
system.ruby.network.routers16.msg_count.Response_Control::1         1800                      
system.ruby.network.routers16.msg_count.Response_Control::2         5614                      
system.ruby.network.routers16.msg_count.Response_Data::1        13079                      
system.ruby.network.routers16.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers16.percent_links_utilized     0.185697                      
system.ruby.network.routers16.port_buffers00.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers00.avg_stall_time  6646.065378                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers01.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers01.avg_stall_time  3000.084728                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers02.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers02.avg_stall_time  4451.380118                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers03.avg_buf_msgs     0.000534                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers03.avg_stall_time  1553.874554                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers04.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers04.avg_stall_time  1010.810197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers05.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers05.avg_stall_time   316.833776                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.throttle0.link_utilization     0.207425                      
system.ruby.network.routers16.throttle0.msg_bytes.Control::0        52208                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1       257480                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers16.throttle0.msg_count.Control::0         6526                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1          206                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::2         5614                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1         6437                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers16.throttle1.link_utilization     0.163970                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0        51496                      
system.ruby.network.routers16.throttle1.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1        12752                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1       265680                      
system.ruby.network.routers16.throttle1.msg_count.Control::0         6437                      
system.ruby.network.routers16.throttle1.msg_count.Request_Control::2           32                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1         1594                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1         6642                      
system.ruby.network.routers17.msg_bytes.Control::0        51496                      
system.ruby.network.routers17.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers17.msg_bytes.Response_Data::1       263160                      
system.ruby.network.routers17.msg_count.Control::0         6437                      
system.ruby.network.routers17.msg_count.Response_Control::1          206                      
system.ruby.network.routers17.msg_count.Response_Data::1         6579                      
system.ruby.network.routers17.percent_links_utilized     0.078539                      
system.ruby.network.routers17.port_buffers00.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers00.avg_stall_time  3554.058058                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers01.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers01.avg_stall_time  1108.910709                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers03.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers03.avg_stall_time   999.989194                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.throttle0.link_utilization     0.028521                      
system.ruby.network.routers17.throttle0.msg_bytes.Control::0        51496                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1          256                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1         5680                      
system.ruby.network.routers17.throttle0.msg_count.Control::0         6437                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1           32                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1          142                      
system.ruby.network.routers17.throttle1.link_utilization     0.128556                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1         1392                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1       257480                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1          174                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1         6437                      
system.ruby.network.routers18.msg_bytes.Control::0       103704                      
system.ruby.network.routers18.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers18.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers18.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers18.msg_bytes.Response_Data::1       523160                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers18.msg_count.Control::0        12963                      
system.ruby.network.routers18.msg_count.Request_Control::2           32                      
system.ruby.network.routers18.msg_count.Response_Control::1         1800                      
system.ruby.network.routers18.msg_count.Response_Control::2         5614                      
system.ruby.network.routers18.msg_count.Response_Data::1        13079                      
system.ruby.network.routers18.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers18.percent_links_utilized     0.020633                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  2009.164497                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time   633.667235                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers048.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers048.avg_stall_time  5646.067621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers049.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers049.avg_stall_time  2000.096170                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers050.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers050.avg_stall_time  3451.418796                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers051.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers051.avg_stall_time  2554.060363                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers052.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers052.avg_stall_time   792.079475                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.throttle0.link_utilization     0.135449                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1        12496                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1       260000                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2           32                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1         1562                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1         6500                      
system.ruby.network.routers18.throttle1.link_utilization            0                      
system.ruby.network.routers18.throttle10.link_utilization            0                      
system.ruby.network.routers18.throttle11.link_utilization            0                      
system.ruby.network.routers18.throttle12.link_utilization            0                      
system.ruby.network.routers18.throttle13.link_utilization            0                      
system.ruby.network.routers18.throttle14.link_utilization            0                      
system.ruby.network.routers18.throttle15.link_utilization            0                      
system.ruby.network.routers18.throttle16.link_utilization     0.207425                      
system.ruby.network.routers18.throttle16.msg_bytes.Control::0        52208                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::2        44912                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Data::1       257480                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::0        61440                      
system.ruby.network.routers18.throttle16.msg_count.Control::0         6526                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::1          206                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::2         5614                      
system.ruby.network.routers18.throttle16.msg_count.Response_Data::1         6437                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::0         1536                      
system.ruby.network.routers18.throttle17.link_utilization     0.028521                      
system.ruby.network.routers18.throttle17.msg_bytes.Control::0        51496                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Control::1          256                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Data::1         5680                      
system.ruby.network.routers18.throttle17.msg_count.Control::0         6437                      
system.ruby.network.routers18.throttle17.msg_count.Response_Control::1           32                      
system.ruby.network.routers18.throttle17.msg_count.Response_Data::1          142                      
system.ruby.network.routers18.throttle2.link_utilization            0                      
system.ruby.network.routers18.throttle3.link_utilization            0                      
system.ruby.network.routers18.throttle4.link_utilization            0                      
system.ruby.network.routers18.throttle5.link_utilization            0                      
system.ruby.network.routers18.throttle6.link_utilization            0                      
system.ruby.network.routers18.throttle7.link_utilization            0                      
system.ruby.network.routers18.throttle8.link_utilization            0                      
system.ruby.network.routers18.throttle9.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples      1724012                      
system.ruby.outstanding_req_hist_seqr::mean     1.000001                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000762                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |     1724011    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      1724012                      
system.ruby.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   6292762070                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
