Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/quartus/nios/DE2_115/qsys/easy.qsys --block-symbol-file --output-directory=/home/quartus/nios/DE2_115/qsys/easy --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/easy.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding debug [altera_avalon_pio 15.1]
Progress: Parameterizing module debug
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_output [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_output
Progress: Adding pll [altpll 15.1]
Progress: Parameterizing module pll
Progress: Adding sram [altera_up_avalon_sram 15.1]
Progress: Parameterizing module sram
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: easy.debug: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: easy.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: easy.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: easy.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/quartus/nios/DE2_115/qsys/easy.qsys --synthesis=VERILOG --output-directory=/home/quartus/nios/DE2_115/qsys/easy/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/easy.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding debug [altera_avalon_pio 15.1]
Progress: Parameterizing module debug
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_output [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_output
Progress: Adding pll [altpll 15.1]
Progress: Parameterizing module pll
Progress: Adding sram [altera_up_avalon_sram 15.1]
Progress: Parameterizing module sram
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: easy.debug: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: easy.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: easy.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: easy.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: easy: Generating easy "easy" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: cpu: "easy" instantiated altera_nios2_gen2 "cpu"
Info: debug: Starting RTL generation for module 'easy_debug'
Info: debug:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=easy_debug --dir=/tmp/alt6823_2043009243807753395.dir/0001_debug_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6823_2043009243807753395.dir/0001_debug_gen//easy_debug_component_configuration.pl  --do_build_sim=0  ]
Info: debug: Done RTL generation for module 'easy_debug'
Info: debug: "easy" instantiated altera_avalon_pio "debug"
Info: jtag: Starting RTL generation for module 'easy_jtag'
Info: jtag:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=easy_jtag --dir=/tmp/alt6823_2043009243807753395.dir/0002_jtag_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6823_2043009243807753395.dir/0002_jtag_gen//easy_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'easy_jtag'
Info: jtag: "easy" instantiated altera_avalon_jtag_uart "jtag"
Info: onchip_memory: Starting RTL generation for module 'easy_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=easy_onchip_memory --dir=/tmp/alt6823_2043009243807753395.dir/0003_onchip_memory_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6823_2043009243807753395.dir/0003_onchip_memory_gen//easy_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'easy_onchip_memory'
Info: onchip_memory: "easy" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_output: Starting RTL generation for module 'easy_pio_output'
Info: pio_output:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=easy_pio_output --dir=/tmp/alt6823_2043009243807753395.dir/0004_pio_output_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6823_2043009243807753395.dir/0004_pio_output_gen//easy_pio_output_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output: Done RTL generation for module 'easy_pio_output'
Info: pio_output: "easy" instantiated altera_avalon_pio "pio_output"
Info: pll: "easy" instantiated altpll "pll"
Info: sram: Starting Generation of SRAM or SSRAM Controller
Info: sram: "easy" instantiated altera_up_avalon_sram "sram"
Info: timer: Starting RTL generation for module 'easy_timer'
Info: timer:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64//perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64//perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=easy_timer --dir=/tmp/alt6823_2043009243807753395.dir/0008_timer_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6823_2043009243807753395.dir/0008_timer_gen//easy_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'easy_timer'
Info: timer: "easy" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "easy" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "easy" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "easy" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'easy_cpu_cpu'
Info: cpu:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64//eperlcmd -I /home/quartus/altera/15.1/quartus/linux64//perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=easy_cpu_cpu --dir=/tmp/alt6823_2043009243807753395.dir/0011_cpu_gen/ --quartus_bindir=/home/quartus/altera/15.1/quartus/linux64/ --verilog --config=/tmp/alt6823_2043009243807753395.dir/0011_cpu_gen//easy_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.01.23 16:19:58 (*) Starting Nios II generation
Info: cpu: # 2016.01.23 16:19:58 (*)   Checking for plaintext license.
Info: cpu: # 2016.01.23 16:20:21 (*)   Plaintext license not found.
Info: cpu: # 2016.01.23 16:20:21 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.01.23 16:20:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.01.23 16:20:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.01.23 16:20:25 (*)   Creating all objects for CPU
Info: cpu: # 2016.01.23 16:20:25 (*)     Testbench
Info: cpu: # 2016.01.23 16:20:25 (*)     Instruction decoding
Info: cpu: # 2016.01.23 16:20:25 (*)       Instruction fields
Info: cpu: # 2016.01.23 16:20:26 (*)       Instruction decodes
Info: cpu: # 2016.01.23 16:20:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.01.23 16:20:26 (*)       Instruction controls
Info: cpu: # 2016.01.23 16:20:26 (*)     Pipeline frontend
Info: cpu: # 2016.01.23 16:20:26 (*)     Pipeline backend
Info: cpu: # 2016.01.23 16:20:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.01.23 16:20:29 (*)   Creating encrypted RTL
Info: cpu: # 2016.01.23 16:20:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'easy_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_avalon_sram_slave_burst_adapter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: easy: Done "easy" with 39 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
