$date
	Sun Oct 23 06:23:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#466695
b1 !
1"
#466698
b1 &
b1 %
1$
#466699
0"
#466702
1#
#466706
b0 &
b0 %
0#
0$
#1499500
b10011 !
1"
#1499502
b10011 &
b10011 %
1$
#1499503
0"
#1499506
b111010 &
b111010 %
#1499510
b11101 &
b11101 %
#1499514
b1011000 &
b1011000 %
#1499518
b101100 &
b101100 %
#1499522
b10110 &
b10110 %
#1499526
b1011 &
b1011 %
#1499530
b100010 &
b100010 %
#1499534
b10001 &
b10001 %
#1499538
b110100 &
b110100 %
#1499542
b11010 &
b11010 %
#1499546
b1101 &
b1101 %
#1499550
b101000 &
b101000 %
#1499554
b10100 &
b10100 %
#1499558
b1010 &
b1010 %
#1499562
b101 &
b101 %
#1499566
b10000 &
b10000 %
#1499570
b1000 &
b1000 %
#1499574
b100 &
b100 %
#1499578
b10 &
b10 %
#1499582
b1 &
1#
b1 %
#1499586
b0 &
b0 %
0#
0$
#2487942
b1 &
b1 %
1$
b1 !
1"
#2487943
0"
#2487946
1#
#2487950
b0 &
0#
b0 %
0$
#4500012
