   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_pwr.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	__WFI:
  23              	.LFB5:
  24              		.file 1 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
  25              		.loc 1 1211 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              	.LCFI1:
  36              		.cfi_def_cfa_register 7
  37              		.loc 1 1211 0
  38              	@ 1211 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h" 1
  39 0004 30BF     		wfi
  40              	@ 0 "" 2
  41              		.thumb
  42 0006 BD46     		mov	sp, r7
  43 0008 80BC     		pop	{r7}
  44 000a 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE5:
  48              		.align	2
  49              		.thumb
  50              		.thumb_func
  52              	__WFE:
  53              	.LFB6:
1212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
  54              		.loc 1 1212 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 1, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59 000c 80B4     		push	{r7}
  60              	.LCFI2:
  61              		.cfi_def_cfa_offset 4
  62              		.cfi_offset 7, -4
  63 000e 00AF     		add	r7, sp, #0
  64              	.LCFI3:
  65              		.cfi_def_cfa_register 7
  66              		.loc 1 1212 0
  67              	@ 1212 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h" 1
  68 0010 20BF     		wfe
  69              	@ 0 "" 2
  70              		.thumb
  71 0012 BD46     		mov	sp, r7
  72 0014 80BC     		pop	{r7}
  73 0016 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE6:
  77              		.align	2
  78              		.global	PWR_DeInit
  79              		.thumb
  80              		.thumb_func
  82              	PWR_DeInit:
  83              	.LFB29:
  84              		.file 2 "../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c"
   1:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
   2:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @attention
  10:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  11:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  18:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  21:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  22:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  26:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  28:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  29:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  30:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  33:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */ 
  34:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  35:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  37:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  38:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  39:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  40:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  41:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  42:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  43:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  45:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  46:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  47:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  50:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  52:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  57:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  61:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  63:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  68:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  70:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  74:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  75:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  76:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  77:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  78:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  79:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  81:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  82:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  83:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  84:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  85:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  86:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  87:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  89:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  90:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  91:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  92:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  93:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  94:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  95:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  97:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  98:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  99:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 100:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
 101:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 102:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 103:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
 105:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 106:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 107:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 108:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 110:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 111:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 112:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
  85              		.loc 2 113 0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89 0018 80B5     		push	{r7, lr}
  90              	.LCFI4:
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 7, -8
  93              		.cfi_offset 14, -4
  94 001a 00AF     		add	r7, sp, #0
  95              	.LCFI5:
  96              		.cfi_def_cfa_register 7
 114:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  97              		.loc 2 114 0
  98 001c 4FF08050 		mov	r0, #268435456
  99 0020 4FF00101 		mov	r1, #1
 100 0024 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 115:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 101              		.loc 2 115 0
 102 0028 4FF08050 		mov	r0, #268435456
 103 002c 4FF00001 		mov	r1, #0
 104 0030 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 116:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 105              		.loc 2 116 0
 106 0034 80BD     		pop	{r7, pc}
 107              		.cfi_endproc
 108              	.LFE29:
 110 0036 00BF     		.align	2
 111              		.global	PWR_BackupAccessCmd
 112              		.thumb
 113              		.thumb_func
 115              	PWR_BackupAccessCmd:
 116              	.LFB30:
 117:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 118:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 119:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 123:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 124:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 117              		.loc 2 125 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0038 80B4     		push	{r7}
 123              	.LCFI6:
 124              		.cfi_def_cfa_offset 4
 125              		.cfi_offset 7, -4
 126 003a 83B0     		sub	sp, sp, #12
 127              	.LCFI7:
 128              		.cfi_def_cfa_offset 16
 129 003c 00AF     		add	r7, sp, #0
 130              	.LCFI8:
 131              		.cfi_def_cfa_register 7
 132 003e 0346     		mov	r3, r0
 133 0040 FB71     		strb	r3, [r7, #7]
 126:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 128:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 134              		.loc 2 128 0
 135 0042 044B     		ldr	r3, .L5
 136 0044 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 137 0046 1A60     		str	r2, [r3, #0]
 129:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 138              		.loc 2 129 0
 139 0048 07F10C07 		add	r7, r7, #12
 140 004c BD46     		mov	sp, r7
 141 004e 80BC     		pop	{r7}
 142 0050 7047     		bx	lr
 143              	.L6:
 144 0052 00BF     		.align	2
 145              	.L5:
 146 0054 20000E42 		.word	1108213792
 147              		.cfi_endproc
 148              	.LFE30:
 150              		.align	2
 151              		.global	PWR_PVDCmd
 152              		.thumb
 153              		.thumb_func
 155              	PWR_PVDCmd:
 156              	.LFB31:
 130:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 131:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 132:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 136:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 137:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 157              		.loc 2 138 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 8
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0058 80B4     		push	{r7}
 163              	.LCFI9:
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 7, -4
 166 005a 83B0     		sub	sp, sp, #12
 167              	.LCFI10:
 168              		.cfi_def_cfa_offset 16
 169 005c 00AF     		add	r7, sp, #0
 170              	.LCFI11:
 171              		.cfi_def_cfa_register 7
 172 005e 0346     		mov	r3, r0
 173 0060 FB71     		strb	r3, [r7, #7]
 139:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 141:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 174              		.loc 2 141 0
 175 0062 044B     		ldr	r3, .L8
 176 0064 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 177 0066 1A60     		str	r2, [r3, #0]
 142:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 178              		.loc 2 142 0
 179 0068 07F10C07 		add	r7, r7, #12
 180 006c BD46     		mov	sp, r7
 181 006e 80BC     		pop	{r7}
 182 0070 7047     		bx	lr
 183              	.L9:
 184 0072 00BF     		.align	2
 185              	.L8:
 186 0074 10000E42 		.word	1108213776
 187              		.cfi_endproc
 188              	.LFE31:
 190              		.align	2
 191              		.global	PWR_PVDLevelConfig
 192              		.thumb
 193              		.thumb_func
 195              	PWR_PVDLevelConfig:
 196              	.LFB32:
 143:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 144:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 145:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 157:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 158:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 197              		.loc 2 159 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 16
 200              		@ frame_needed = 1, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 202 0078 80B4     		push	{r7}
 203              	.LCFI12:
 204              		.cfi_def_cfa_offset 4
 205              		.cfi_offset 7, -4
 206 007a 85B0     		sub	sp, sp, #20
 207              	.LCFI13:
 208              		.cfi_def_cfa_offset 24
 209 007c 00AF     		add	r7, sp, #0
 210              	.LCFI14:
 211              		.cfi_def_cfa_register 7
 212 007e 7860     		str	r0, [r7, #4]
 160:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 213              		.loc 2 160 0
 214 0080 4FF00003 		mov	r3, #0
 215 0084 FB60     		str	r3, [r7, #12]
 161:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 163:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 216              		.loc 2 163 0
 217 0086 094B     		ldr	r3, .L11
 218 0088 1B68     		ldr	r3, [r3, #0]
 219 008a FB60     		str	r3, [r7, #12]
 164:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 220              		.loc 2 165 0
 221 008c FB68     		ldr	r3, [r7, #12]
 222 008e 23F0E003 		bic	r3, r3, #224
 223 0092 FB60     		str	r3, [r7, #12]
 166:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 224              		.loc 2 167 0
 225 0094 FA68     		ldr	r2, [r7, #12]
 226 0096 7B68     		ldr	r3, [r7, #4]
 227 0098 1343     		orrs	r3, r3, r2
 228 009a FB60     		str	r3, [r7, #12]
 168:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 169:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 229              		.loc 2 169 0
 230 009c 034B     		ldr	r3, .L11
 231 009e FA68     		ldr	r2, [r7, #12]
 232 00a0 1A60     		str	r2, [r3, #0]
 170:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 233              		.loc 2 170 0
 234 00a2 07F11407 		add	r7, r7, #20
 235 00a6 BD46     		mov	sp, r7
 236 00a8 80BC     		pop	{r7}
 237 00aa 7047     		bx	lr
 238              	.L12:
 239              		.align	2
 240              	.L11:
 241 00ac 00700040 		.word	1073770496
 242              		.cfi_endproc
 243              	.LFE32:
 245              		.align	2
 246              		.global	PWR_WakeUpPinCmd
 247              		.thumb
 248              		.thumb_func
 250              	PWR_WakeUpPinCmd:
 251              	.LFB33:
 171:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 172:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 173:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 177:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 178:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 252              		.loc 2 179 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 8
 255              		@ frame_needed = 1, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 257 00b0 80B4     		push	{r7}
 258              	.LCFI15:
 259              		.cfi_def_cfa_offset 4
 260              		.cfi_offset 7, -4
 261 00b2 83B0     		sub	sp, sp, #12
 262              	.LCFI16:
 263              		.cfi_def_cfa_offset 16
 264 00b4 00AF     		add	r7, sp, #0
 265              	.LCFI17:
 266              		.cfi_def_cfa_register 7
 267 00b6 0346     		mov	r3, r0
 268 00b8 FB71     		strb	r3, [r7, #7]
 180:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 182:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 269              		.loc 2 182 0
 270 00ba 044B     		ldr	r3, .L14
 271 00bc FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 272 00be 1A60     		str	r2, [r3, #0]
 183:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 273              		.loc 2 183 0
 274 00c0 07F10C07 		add	r7, r7, #12
 275 00c4 BD46     		mov	sp, r7
 276 00c6 80BC     		pop	{r7}
 277 00c8 7047     		bx	lr
 278              	.L15:
 279 00ca 00BF     		.align	2
 280              	.L14:
 281 00cc A0000E42 		.word	1108213920
 282              		.cfi_endproc
 283              	.LFE33:
 285              		.align	2
 286              		.global	PWR_EnterSTOPMode
 287              		.thumb
 288              		.thumb_func
 290              	PWR_EnterSTOPMode:
 291              	.LFB34:
 184:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 185:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 186:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 196:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 197:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 292              		.loc 2 198 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 16
 295              		@ frame_needed = 1, uses_anonymous_args = 0
 296 00d0 80B5     		push	{r7, lr}
 297              	.LCFI18:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 7, -8
 300              		.cfi_offset 14, -4
 301 00d2 84B0     		sub	sp, sp, #16
 302              	.LCFI19:
 303              		.cfi_def_cfa_offset 24
 304 00d4 00AF     		add	r7, sp, #0
 305              	.LCFI20:
 306              		.cfi_def_cfa_register 7
 307 00d6 7860     		str	r0, [r7, #4]
 308 00d8 0B46     		mov	r3, r1
 309 00da FB70     		strb	r3, [r7, #3]
 199:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 310              		.loc 2 199 0
 311 00dc 4FF00003 		mov	r3, #0
 312 00e0 FB60     		str	r3, [r7, #12]
 200:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 202:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 203:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 204:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 313              		.loc 2 205 0
 314 00e2 134B     		ldr	r3, .L19
 315 00e4 1B68     		ldr	r3, [r3, #0]
 316 00e6 FB60     		str	r3, [r7, #12]
 206:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 317              		.loc 2 207 0
 318 00e8 FB68     		ldr	r3, [r7, #12]
 319 00ea 23F00303 		bic	r3, r3, #3
 320 00ee FB60     		str	r3, [r7, #12]
 208:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 321              		.loc 2 209 0
 322 00f0 FA68     		ldr	r2, [r7, #12]
 323 00f2 7B68     		ldr	r3, [r7, #4]
 324 00f4 1343     		orrs	r3, r3, r2
 325 00f6 FB60     		str	r3, [r7, #12]
 210:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 326              		.loc 2 211 0
 327 00f8 0D4B     		ldr	r3, .L19
 328 00fa FA68     		ldr	r2, [r7, #12]
 329 00fc 1A60     		str	r2, [r3, #0]
 212:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 330              		.loc 2 213 0
 331 00fe 0D4B     		ldr	r3, .L19+4
 332 0100 0C4A     		ldr	r2, .L19+4
 333 0102 1269     		ldr	r2, [r2, #16]
 334 0104 42F00402 		orr	r2, r2, #4
 335 0108 1A61     		str	r2, [r3, #16]
 214:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 215:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 336              		.loc 2 216 0
 337 010a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 338 010c 012B     		cmp	r3, #1
 339 010e 02D1     		bne	.L17
 217:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {   
 218:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFI();
 340              		.loc 2 219 0
 341 0110 FFF776FF 		bl	__WFI
 342 0114 01E0     		b	.L18
 343              	.L17:
 220:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 221:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 222:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 223:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFE();
 344              		.loc 2 224 0
 345 0116 FFF779FF 		bl	__WFE
 346              	.L18:
 225:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 226:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 227:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 347              		.loc 2 228 0
 348 011a 064B     		ldr	r3, .L19+4
 349 011c 054A     		ldr	r2, .L19+4
 350 011e 1269     		ldr	r2, [r2, #16]
 351 0120 22F00402 		bic	r2, r2, #4
 352 0124 1A61     		str	r2, [r3, #16]
 229:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 353              		.loc 2 229 0
 354 0126 07F11007 		add	r7, r7, #16
 355 012a BD46     		mov	sp, r7
 356 012c 80BD     		pop	{r7, pc}
 357              	.L20:
 358 012e 00BF     		.align	2
 359              	.L19:
 360 0130 00700040 		.word	1073770496
 361 0134 00ED00E0 		.word	-536810240
 362              		.cfi_endproc
 363              	.LFE34:
 365              		.align	2
 366              		.global	PWR_EnterSTANDBYMode
 367              		.thumb
 368              		.thumb_func
 370              	PWR_EnterSTANDBYMode:
 371              	.LFB35:
 230:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 231:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 232:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 234:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 235:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 236:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 372              		.loc 2 237 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376 0138 80B5     		push	{r7, lr}
 377              	.LCFI21:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 7, -8
 380              		.cfi_offset 14, -4
 381 013a 00AF     		add	r7, sp, #0
 382              	.LCFI22:
 383              		.cfi_def_cfa_register 7
 238:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 384              		.loc 2 239 0
 385 013c 0A4B     		ldr	r3, .L22
 386 013e 0A4A     		ldr	r2, .L22
 387 0140 1268     		ldr	r2, [r2, #0]
 388 0142 42F00402 		orr	r2, r2, #4
 389 0146 1A60     		str	r2, [r3, #0]
 240:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 390              		.loc 2 241 0
 391 0148 074B     		ldr	r3, .L22
 392 014a 074A     		ldr	r2, .L22
 393 014c 1268     		ldr	r2, [r2, #0]
 394 014e 42F00202 		orr	r2, r2, #2
 395 0152 1A60     		str	r2, [r3, #0]
 242:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 396              		.loc 2 243 0
 397 0154 054B     		ldr	r3, .L22+4
 398 0156 054A     		ldr	r2, .L22+4
 399 0158 1269     		ldr	r2, [r2, #16]
 400 015a 42F00402 		orr	r2, r2, #4
 401 015e 1A61     		str	r2, [r3, #16]
 244:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __force_stores();
 247:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #endif
 248:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __WFI();
 402              		.loc 2 249 0
 403 0160 FFF74EFF 		bl	__WFI
 250:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 404              		.loc 2 250 0
 405 0164 80BD     		pop	{r7, pc}
 406              	.L23:
 407 0166 00BF     		.align	2
 408              	.L22:
 409 0168 00700040 		.word	1073770496
 410 016c 00ED00E0 		.word	-536810240
 411              		.cfi_endproc
 412              	.LFE35:
 414              		.align	2
 415              		.global	PWR_GetFlagStatus
 416              		.thumb
 417              		.thumb_func
 419              	PWR_GetFlagStatus:
 420              	.LFB36:
 251:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 252:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 253:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 261:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 421              		.loc 2 262 0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 16
 424              		@ frame_needed = 1, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 426 0170 80B4     		push	{r7}
 427              	.LCFI23:
 428              		.cfi_def_cfa_offset 4
 429              		.cfi_offset 7, -4
 430 0172 85B0     		sub	sp, sp, #20
 431              	.LCFI24:
 432              		.cfi_def_cfa_offset 24
 433 0174 00AF     		add	r7, sp, #0
 434              	.LCFI25:
 435              		.cfi_def_cfa_register 7
 436 0176 7860     		str	r0, [r7, #4]
 263:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 437              		.loc 2 263 0
 438 0178 4FF00003 		mov	r3, #0
 439 017c FB73     		strb	r3, [r7, #15]
 264:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 266:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 267:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 440              		.loc 2 267 0
 441 017e 0A4B     		ldr	r3, .L28
 442 0180 5A68     		ldr	r2, [r3, #4]
 443 0182 7B68     		ldr	r3, [r7, #4]
 444 0184 1340     		ands	r3, r3, r2
 445 0186 002B     		cmp	r3, #0
 446 0188 03D0     		beq	.L25
 268:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 269:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = SET;
 447              		.loc 2 269 0
 448 018a 4FF00103 		mov	r3, #1
 449 018e FB73     		strb	r3, [r7, #15]
 450 0190 02E0     		b	.L26
 451              	.L25:
 270:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 271:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 272:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 273:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 452              		.loc 2 273 0
 453 0192 4FF00003 		mov	r3, #0
 454 0196 FB73     		strb	r3, [r7, #15]
 455              	.L26:
 274:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 275:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   return bitstatus;
 456              		.loc 2 276 0
 457 0198 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 277:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 458              		.loc 2 277 0
 459 019a 1846     		mov	r0, r3
 460 019c 07F11407 		add	r7, r7, #20
 461 01a0 BD46     		mov	sp, r7
 462 01a2 80BC     		pop	{r7}
 463 01a4 7047     		bx	lr
 464              	.L29:
 465 01a6 00BF     		.align	2
 466              	.L28:
 467 01a8 00700040 		.word	1073770496
 468              		.cfi_endproc
 469              	.LFE36:
 471              		.align	2
 472              		.global	PWR_ClearFlag
 473              		.thumb
 474              		.thumb_func
 476              	PWR_ClearFlag:
 477              	.LFB37:
 278:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 279:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 280:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 286:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 287:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 478              		.loc 2 288 0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 8
 481              		@ frame_needed = 1, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 483 01ac 80B4     		push	{r7}
 484              	.LCFI26:
 485              		.cfi_def_cfa_offset 4
 486              		.cfi_offset 7, -4
 487 01ae 83B0     		sub	sp, sp, #12
 488              	.LCFI27:
 489              		.cfi_def_cfa_offset 16
 490 01b0 00AF     		add	r7, sp, #0
 491              	.LCFI28:
 492              		.cfi_def_cfa_register 7
 493 01b2 7860     		str	r0, [r7, #4]
 289:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 291:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****          
 292:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 494              		.loc 2 292 0
 495 01b4 064B     		ldr	r3, .L31
 496 01b6 064A     		ldr	r2, .L31
 497 01b8 1168     		ldr	r1, [r2, #0]
 498 01ba 7A68     		ldr	r2, [r7, #4]
 499 01bc 4FEA8202 		lsl	r2, r2, #2
 500 01c0 0A43     		orrs	r2, r2, r1
 501 01c2 1A60     		str	r2, [r3, #0]
 293:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 502              		.loc 2 293 0
 503 01c4 07F10C07 		add	r7, r7, #12
 504 01c8 BD46     		mov	sp, r7
 505 01ca 80BC     		pop	{r7}
 506 01cc 7047     		bx	lr
 507              	.L32:
 508 01ce 00BF     		.align	2
 509              	.L31:
 510 01d0 00700040 		.word	1073770496
 511              		.cfi_endproc
 512              	.LFE37:
 514              	.Letext0:
 515              		.file 3 "/home/oni/ARM_EABI/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/s
 516              		.file 4 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
     /tmp/ccrB10Pc.s:18     .text:00000000 $t
     /tmp/ccrB10Pc.s:22     .text:00000000 __WFI
     /tmp/ccrB10Pc.s:52     .text:0000000c __WFE
     /tmp/ccrB10Pc.s:82     .text:00000018 PWR_DeInit
     /tmp/ccrB10Pc.s:115    .text:00000038 PWR_BackupAccessCmd
     /tmp/ccrB10Pc.s:146    .text:00000054 $d
     /tmp/ccrB10Pc.s:150    .text:00000058 $t
     /tmp/ccrB10Pc.s:155    .text:00000058 PWR_PVDCmd
     /tmp/ccrB10Pc.s:186    .text:00000074 $d
     /tmp/ccrB10Pc.s:190    .text:00000078 $t
     /tmp/ccrB10Pc.s:195    .text:00000078 PWR_PVDLevelConfig
     /tmp/ccrB10Pc.s:241    .text:000000ac $d
     /tmp/ccrB10Pc.s:245    .text:000000b0 $t
     /tmp/ccrB10Pc.s:250    .text:000000b0 PWR_WakeUpPinCmd
     /tmp/ccrB10Pc.s:281    .text:000000cc $d
     /tmp/ccrB10Pc.s:285    .text:000000d0 $t
     /tmp/ccrB10Pc.s:290    .text:000000d0 PWR_EnterSTOPMode
     /tmp/ccrB10Pc.s:360    .text:00000130 $d
     /tmp/ccrB10Pc.s:365    .text:00000138 $t
     /tmp/ccrB10Pc.s:370    .text:00000138 PWR_EnterSTANDBYMode
     /tmp/ccrB10Pc.s:409    .text:00000168 $d
     /tmp/ccrB10Pc.s:414    .text:00000170 $t
     /tmp/ccrB10Pc.s:419    .text:00000170 PWR_GetFlagStatus
     /tmp/ccrB10Pc.s:467    .text:000001a8 $d
     /tmp/ccrB10Pc.s:471    .text:000001ac $t
     /tmp/ccrB10Pc.s:476    .text:000001ac PWR_ClearFlag
     /tmp/ccrB10Pc.s:510    .text:000001d0 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.809c0ff785d6d6219236c5d51f444c16
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_pwr.h.58.354f21f5b361fcd5696119ebefe92201

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
