
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83ffffc0; valaddr_reg:x3; val_offset:49920*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49920*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83ffffe0; valaddr_reg:x3; val_offset:49923*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49923*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83fffff0; valaddr_reg:x3; val_offset:49926*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49926*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83fffff8; valaddr_reg:x3; val_offset:49929*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49929*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83fffffc; valaddr_reg:x3; val_offset:49932*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49932*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83fffffe; valaddr_reg:x3; val_offset:49935*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49935*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b98c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b98c; op2val:0x80000000;
op3val:0x83ffffff; valaddr_reg:x3; val_offset:49938*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49938*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:49941*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49941*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:49944*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49944*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:49947*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49947*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:49950*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49950*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:49953*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49953*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:49956*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49956*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:49959*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49959*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:49962*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49962*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:49965*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49965*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:49968*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49968*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:49971*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49971*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:49974*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49974*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:49977*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49977*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:49980*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49980*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:49983*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49983*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:49986*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49986*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa800000; valaddr_reg:x3; val_offset:49989*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49989*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa800001; valaddr_reg:x3; val_offset:49992*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49992*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa800003; valaddr_reg:x3; val_offset:49995*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49995*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa800007; valaddr_reg:x3; val_offset:49998*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49998*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa80000f; valaddr_reg:x3; val_offset:50001*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50001*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa80001f; valaddr_reg:x3; val_offset:50004*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50004*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa80003f; valaddr_reg:x3; val_offset:50007*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50007*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa80007f; valaddr_reg:x3; val_offset:50010*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50010*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa8000ff; valaddr_reg:x3; val_offset:50013*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50013*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa8001ff; valaddr_reg:x3; val_offset:50016*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50016*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa8003ff; valaddr_reg:x3; val_offset:50019*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50019*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa8007ff; valaddr_reg:x3; val_offset:50022*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50022*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa800fff; valaddr_reg:x3; val_offset:50025*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50025*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa801fff; valaddr_reg:x3; val_offset:50028*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50028*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa803fff; valaddr_reg:x3; val_offset:50031*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50031*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa807fff; valaddr_reg:x3; val_offset:50034*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50034*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa80ffff; valaddr_reg:x3; val_offset:50037*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50037*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa81ffff; valaddr_reg:x3; val_offset:50040*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50040*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa83ffff; valaddr_reg:x3; val_offset:50043*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50043*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa87ffff; valaddr_reg:x3; val_offset:50046*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50046*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa8fffff; valaddr_reg:x3; val_offset:50049*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50049*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xa9fffff; valaddr_reg:x3; val_offset:50052*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50052*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xabfffff; valaddr_reg:x3; val_offset:50055*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50055*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xac00000; valaddr_reg:x3; val_offset:50058*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50058*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xae00000; valaddr_reg:x3; val_offset:50061*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50061*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaf00000; valaddr_reg:x3; val_offset:50064*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50064*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaf80000; valaddr_reg:x3; val_offset:50067*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50067*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafc0000; valaddr_reg:x3; val_offset:50070*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50070*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafe0000; valaddr_reg:x3; val_offset:50073*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50073*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaff0000; valaddr_reg:x3; val_offset:50076*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50076*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaff8000; valaddr_reg:x3; val_offset:50079*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50079*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffc000; valaddr_reg:x3; val_offset:50082*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50082*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffe000; valaddr_reg:x3; val_offset:50085*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50085*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafff000; valaddr_reg:x3; val_offset:50088*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50088*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafff800; valaddr_reg:x3; val_offset:50091*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50091*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffc00; valaddr_reg:x3; val_offset:50094*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50094*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffe00; valaddr_reg:x3; val_offset:50097*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50097*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffff00; valaddr_reg:x3; val_offset:50100*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50100*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffff80; valaddr_reg:x3; val_offset:50103*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50103*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffffc0; valaddr_reg:x3; val_offset:50106*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50106*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffffe0; valaddr_reg:x3; val_offset:50109*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50109*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffff0; valaddr_reg:x3; val_offset:50112*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50112*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffff8; valaddr_reg:x3; val_offset:50115*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50115*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffffc; valaddr_reg:x3; val_offset:50118*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50118*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xafffffe; valaddr_reg:x3; val_offset:50121*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50121*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23ca20 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3ca20; op2val:0x0;
op3val:0xaffffff; valaddr_reg:x3; val_offset:50124*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50124*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e800000; valaddr_reg:x3; val_offset:50127*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50127*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e800001; valaddr_reg:x3; val_offset:50130*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50130*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e800003; valaddr_reg:x3; val_offset:50133*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50133*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e800007; valaddr_reg:x3; val_offset:50136*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50136*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e80000f; valaddr_reg:x3; val_offset:50139*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50139*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e80001f; valaddr_reg:x3; val_offset:50142*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50142*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e80003f; valaddr_reg:x3; val_offset:50145*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50145*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e80007f; valaddr_reg:x3; val_offset:50148*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50148*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e8000ff; valaddr_reg:x3; val_offset:50151*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50151*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e8001ff; valaddr_reg:x3; val_offset:50154*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50154*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e8003ff; valaddr_reg:x3; val_offset:50157*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50157*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e8007ff; valaddr_reg:x3; val_offset:50160*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50160*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e800fff; valaddr_reg:x3; val_offset:50163*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50163*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e801fff; valaddr_reg:x3; val_offset:50166*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50166*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e803fff; valaddr_reg:x3; val_offset:50169*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50169*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e807fff; valaddr_reg:x3; val_offset:50172*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50172*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e80ffff; valaddr_reg:x3; val_offset:50175*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50175*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e81ffff; valaddr_reg:x3; val_offset:50178*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50178*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e83ffff; valaddr_reg:x3; val_offset:50181*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50181*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e87ffff; valaddr_reg:x3; val_offset:50184*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50184*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e8fffff; valaddr_reg:x3; val_offset:50187*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50187*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5e9fffff; valaddr_reg:x3; val_offset:50190*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50190*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5ebfffff; valaddr_reg:x3; val_offset:50193*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50193*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5ec00000; valaddr_reg:x3; val_offset:50196*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50196*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5ee00000; valaddr_reg:x3; val_offset:50199*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50199*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5ef00000; valaddr_reg:x3; val_offset:50202*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50202*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5ef80000; valaddr_reg:x3; val_offset:50205*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50205*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efc0000; valaddr_reg:x3; val_offset:50208*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50208*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efe0000; valaddr_reg:x3; val_offset:50211*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50211*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5eff0000; valaddr_reg:x3; val_offset:50214*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50214*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5eff8000; valaddr_reg:x3; val_offset:50217*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50217*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effc000; valaddr_reg:x3; val_offset:50220*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50220*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effe000; valaddr_reg:x3; val_offset:50223*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50223*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efff000; valaddr_reg:x3; val_offset:50226*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50226*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efff800; valaddr_reg:x3; val_offset:50229*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50229*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffc00; valaddr_reg:x3; val_offset:50232*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50232*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffe00; valaddr_reg:x3; val_offset:50235*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50235*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effff00; valaddr_reg:x3; val_offset:50238*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50238*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effff80; valaddr_reg:x3; val_offset:50241*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50241*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effffc0; valaddr_reg:x3; val_offset:50244*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50244*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effffe0; valaddr_reg:x3; val_offset:50247*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50247*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffff0; valaddr_reg:x3; val_offset:50250*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50250*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffff8; valaddr_reg:x3; val_offset:50253*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50253*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffffc; valaddr_reg:x3; val_offset:50256*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50256*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5efffffe; valaddr_reg:x3; val_offset:50259*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50259*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xbd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x5effffff; valaddr_reg:x3; val_offset:50262*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50262*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f000001; valaddr_reg:x3; val_offset:50265*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50265*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f000003; valaddr_reg:x3; val_offset:50268*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50268*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f000007; valaddr_reg:x3; val_offset:50271*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50271*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f199999; valaddr_reg:x3; val_offset:50274*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50274*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f249249; valaddr_reg:x3; val_offset:50277*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50277*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f333333; valaddr_reg:x3; val_offset:50280*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50280*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:50283*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50283*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:50286*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50286*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f444444; valaddr_reg:x3; val_offset:50289*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50289*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:50292*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50292*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:50295*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50295*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f666666; valaddr_reg:x3; val_offset:50298*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50298*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x258981 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x45f314 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea58981; op2val:0x4045f314;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:50301*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50301*0 + 3*130*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592448,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592480,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592496,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592504,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592508,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592510,32,FLEN)
NAN_BOXED(2124659084,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592511,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160768,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160769,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160771,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160775,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160783,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160799,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160831,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160895,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161023,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161279,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161791,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176162815,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176164863,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176168959,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176177151,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176193535,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176226303,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176291839,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176422911,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176685055,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(177209343,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(178257919,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355071,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355072,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(182452224,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(183500800,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184025088,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184287232,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184418304,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184483840,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184516608,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184532992,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184541184,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184545280,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184547328,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548352,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548864,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549120,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549248,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549312,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549344,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549360,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549368,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549372,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549374,32,FLEN)
NAN_BOXED(2124663328,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549375,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446912,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446913,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446915,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446919,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446927,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446943,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585446975,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585447039,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585447167,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585447423,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585447935,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585448959,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585451007,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585455103,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585463295,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585479679,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585512447,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585577983,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585709055,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1585971199,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1586495487,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1587544063,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1589641215,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1589641216,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1591738368,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1592786944,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593311232,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593573376,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593704448,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593769984,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593802752,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593819136,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593827328,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593831424,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593833472,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593834496,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835008,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835264,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835392,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835456,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835488,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835504,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835512,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835516,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835518,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(1593835519,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2124777857,32,FLEN)
NAN_BOXED(1078326036,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
