Library {
  Name			  "xbsMemory_r4"
  Version		  7.1
  MdlSubVersion		  0
  Tag			  "SysGenIndex"
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "warning('off','MATLAB:mex:deprecatedExtension');xlmeta;com.xilinx.sysgen.util.StrategyUtil.loadAllStrategyNames();"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  Created		  "Tue Dec 20 06:11:43 2011"
  Creator		  "sysgengroup"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sysgengroup"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 20 06:15:45 2011"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsMemory_r4"
    Location		    [5, 5, 1405, 750]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "AXI FIFO"
      Ports		      [3, 3]
      Position		      [80, 418, 280, 532]
      SourceBlock	      "xbsIndex_r4/AXI FIFO"
      SourceType	      "Xilinx AXI FIFO Block Block"
      input_depth_axis	      "1K"
      actual_fifo_depth_label "1026"
      enable_tdata	      on
      enable_tdest	      off
      enable_tstrb	      off
      enable_tready	      on
      enable_tid	      off
      enable_tuser	      off
      enable_tkeep	      off
      enable_tlast	      off
      has_aresetn	      off
      underflow_flag_axi      off
      underflow_sense_axi     "Active High"
      overflow_flag_axi	      off
      overflow_sense_axi      "Active High"
      enable_data_counts_axis off
      fifo_implementation_type_axis "Common Clock Block RAM"
      trim_axipin_name	      on
      programmable_full_type_axis "Full"
      full_threshold_assert_value_axis "0"
      programmable_empty_type_axis "Empty"
      empty_threshold_assert_value_axis	"1022"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "axi_fifo"
      sg_icon_stat	      "200,114,3,3,white,blue,0,6408c73b,right,,[2 3 3 ],[2 2 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[111 83 83 111 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([0 0 4 4 ],[71 3 3 71 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([196 196 200 200 ],[111 43 43 111 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([196 196 200 200 ],[31 3 3 31 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 195 195 4 4 ],[0 0 114 114 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 195 195 4 4 ],[0 0 114 114 0 ]);\n\n\npatch([64.4 87.52 103.52 119.52 135.52 103.52 80.4 64.4 ],[74.76 74.76 90.76 74.76 90.76 90.76 90.76 74.76 ],[1 1 1 ]);\npatch([80.4 103.52 87.52 64.4 80.4 ],[58.76 58.76 74.76 74.76 58.76 ],[0.931 0.946 0.973 ]);\npatch([64.4 87.52 103.52 80.4 64.4 ],[42.76 42.76 58.76 58.76 42.76 ],[1 1 1 ]);\npatch([80.4 135.52 119.52 103.52 87.52 64.4 80.4 ],[26.76 26.76 42.76 26.76 42.76 42.76 26.76 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  tready  ');\ncolor('black');port_label('input',2,'  tvalid  ');\ncolor('black');port_label('input',3,'  tdata  ');\ncolor('black');port_label('output',1,'  tvalid  ');\ncolor('black');port_label('output',2,'  tdata  ');\ncolor('black');port_label('output',3,'  tready  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Addressable Shift Register"
      Ports		      [2, 1]
      Position		      [495, 446, 555, 504]
      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
      SourceType	      "Xilinx Addressable Shift Register Block"
      infoedit		      "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the output port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, multiple SRLC16s are cascaded together."
      infer_latency	      off
      depth		      "2"
      initVector	      "[0]"
      en		      off
      dbl_ovrd		      off
      use_behavioral_HDL      off
      Optimization	      "Resource"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "addrsr"
      sg_icon_stat	      "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [840, 447, 900, 503]
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Dual Port RAM"
      Ports		      [6, 2]
      Position		      [1180, 395, 1255, 560]
      SourceBlock	      "xbsIndex_r4/Dual Port RAM"
      SourceType	      "Xilinx Dual Port Random Access Memory Block"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      distributed_mem	      "Block RAM"
      init_a		      "0"
      init_b		      "0"
      rst_a		      off
      rst_b		      off
      en_a		      off
      en_b		      off
      latency		      "1"
      write_mode_A	      "Read After Write"
      write_mode_B	      "Read After Write"
      dbl_ovrd		      off
      optimize		      "Area"
      use_rpm		      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dpram"
      sg_icon_stat	      "75,165,6,2,white,blue,0,28af736d,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 165 165 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 165 165 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[93.1 93.1 103.1 93.1 103.1 103.1 103.1 93.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[83.1 83.1 93.1 93.1 83.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[73.1 73.1 83.1 83.1 73.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[63.1 63.1 73.1 63.1 73.1 73.1 63.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addra');\ncolor('black');port_label('input',2,'dina');\ncolor('black');port_label('input',3,'wea');\ncolor('black');port_label('input',4,'addrb');\ncolor('black');port_label('input',5,'dinb');\ncolor('black');port_label('input',6,'web');\ncolor('black');port_label('output',1,'A');\ncolor('black');port_label('output',2,'B');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO"
      Ports		      [3, 4]
      Position		      [140, 1193, 220, 1307]
      SourceBlock	      "xbsIndex_r4/FIFO"
      SourceType	      "Xilinx FIFO Block Block"
      performance_options     "Standard_FIFO"
      depth		      "16"
      percent_nbits	      "1"
      rst		      off
      en		      off
      use_dcount	      off
      use_percent_full_port   on
      use_almost_empty	      off
      almost_empty_thresh     "2"
      use_almost_full	      off
      almost_full_thresh      "14"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      explicit_period	      "off"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fifo"
      sg_icon_stat	      "80,114,3,4,white,blue,0,2152acb9,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[69.21 69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[58.21 58.21 69.21 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 58.21 58.21 47.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 47.21 47.21 36.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "LFSR"
      Ports		      [0, 1]
      Position		      [495, 1220, 555, 1280]
      SourceBlock	      "xbsIndex_r4/LFSR"
      SourceType	      "Xilinx Linear Feedback Shift Register Block"
      lfsr_type		      "Fibonacci"
      gate_type		      "XOR"
      n_bits		      "6"
      polynomial	      "'11'"
      rst_value		      "'3F'"
      rst		      off
      en		      off
      reloadable_seed	      off
      input_type	      off
      output_type	      off
      arith_type	      "Signed  (2's comp)"
      bin_pt		      "4"
      dbl_ovrd		      off
      explicit_period	      off
      period		      "1"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "lfsr"
      sg_icon_stat	      "60,60,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "ROM"
      Ports		      [1, 1]
      Position		      [840, 1222, 900, 1278]
      SourceBlock	      "xbsIndex_r4/ROM"
      SourceType	      "Xilinx Single Port Read-Only Memory Block"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      distributed_mem	      "Block RAM"
      rst		      off
      init_reg		      "0"
      en		      off
      latency		      "1"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      dbl_ovrd		      off
      optimize		      "Area"
      use_rpm		      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sprom"
      sg_icon_stat	      "60,56,1,1,white,blue,0,bbc23d60,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [1, 1]
      Position		      [1185, 1222, 1245, 1278]
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Shared Memory"
      Ports		      [3, 1]
      Position		      [140, 1980, 220, 2070]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/Shared Memory"
      SourceType	      "Xilinx Shared Memory Random Access Memory Block"
      shared_memory_name      "'Bar'"
      depth		      "16"
      ownership		      "Locally Owned and Initialized"
      initVector	      "sin(pi*(0:15)/16)"
      en		      off
      mutex		      "Unprotected"
      mode		      "Read and Write"
      write_mode	      "Read After Write"
      time_out		      "0"
      latency		      "1"
      explicit_data_type      off
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      implementation	      "Block RAM"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "shmem"
      sg_icon_stat	      "80,90,3,1,white,blue,0,bf435243,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 90 90 0 ],[0.77 0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 90 90 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[57.21 57.21 68.21 57.21 68.21 68.21 68.21 57.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[46.21 46.21 57.21 57.21 46.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[35.21 35.21 46.21 46.21 35.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[24.21 24.21 35.21 24.21 35.21 35.21 24.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Single Port RAM"
      Ports		      [3, 1]
      Position		      [495, 1998, 555, 2052]
      SourceBlock	      "xbsIndex_r4/Single Port RAM"
      SourceType	      "Xilinx Single Port Random Access Memory Block"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      distributed_mem	      "Block RAM"
      write_mode	      "Read After Write"
      rst		      off
      init_reg		      "0"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      optimize		      "Area"
      use_rpm		      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "spram"
      sg_icon_stat	      "60,54,3,1,white,blue,0,afe23399,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 54 54 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\npatch([14.425 24.54 31.54 38.54 45.54 31.54 21.425 14.425 ],[34.77 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([21.425 31.54 24.54 14.425 21.425 ],[27.77 27.77 34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([14.425 24.54 31.54 21.425 14.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1 1 ]);\npatch([21.425 45.54 38.54 31.54 24.54 14.425 21.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "VDMA Interface 4.0 "
      Ports		      [14, 19]
      Position		      [705, 1653, 1040, 2397]
      SourceBlock	      "xbsIndex_r4/VDMA Interface 4.0 "
      SourceType	      "Xilinx VDMA Interface Block"
      infoedit		      "This is a bit-accurate simulation model for multiple AXI VDMA external memory interfaces.  Netlisting will generate the port interface that can be attached to the VDMA IP.  This block is currently in beta."
      c_mem_size	      "64MB"
      c_number_of_vdma_if     "1"
      c_stream_if_configuration_1 "Master/Slave"
      c_no_of_frames_1	      "3"
      c_use_fsync_1	      off
      c_flush_on_fsync_1      off
      c_use_sg_engine_1	      off
      c_video_prm_read_1      on
      c_m_axis_mm2s_data_width_1 "32"
      c_mm2s_linebuffer_depth_1	"0"
      c_mm2s_linebuffer_threshold_1 "1"
      c_s_axis_s2mm_data_width_1 "32"
      c_s2mm_linebuffer_depth_1	"0"
      c_s2mm_linebuffer_threshold_1 "1"
      c_stream_if_configuration_2 "Master/Slave"
      c_no_of_frames_2	      "3"
      c_use_fsync_2	      off
      c_flush_on_fsync_2      off
      c_use_sg_engine_2	      off
      c_video_prm_read_2      on
      c_m_axis_mm2s_data_width_2 "32"
      c_mm2s_linebuffer_depth_2	"0"
      c_mm2s_linebuffer_threshold_2 "1"
      c_s_axis_s2mm_data_width_2 "32"
      c_s2mm_linebuffer_depth_2	"0"
      c_s2mm_linebuffer_threshold_2 "1"
      c_stream_if_configuration_3 "Master/Slave"
      c_no_of_frames_3	      "3"
      c_use_fsync_3	      off
      c_flush_on_fsync_3      off
      c_use_sg_engine_3	      off
      c_video_prm_read_3      on
      c_m_axis_mm2s_data_width_3 "32"
      c_mm2s_linebuffer_depth_3	"0"
      c_mm2s_linebuffer_threshold_3 "1"
      c_s_axis_s2mm_data_width_3 "32"
      c_s2mm_linebuffer_depth_3	"0"
      c_s2mm_linebuffer_threshold_3 "1"
      c_stream_if_configuration_4 "Master/Slave"
      c_no_of_frames_4	      "3"
      c_use_fsync_4	      off
      c_flush_on_fsync_4      off
      c_use_sg_engine_4	      off
      c_video_prm_read_4      on
      c_m_axis_mm2s_data_width_4 "32"
      c_mm2s_linebuffer_depth_4	"0"
      c_mm2s_linebuffer_threshold_4 "1"
      c_s_axis_s2mm_data_width_4 "32"
      c_s2mm_linebuffer_depth_4	"0"
      c_s2mm_linebuffer_threshold_4 "1"
      simulation_model	      "'emi:EMIModel'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "vdma"
      sg_icon_stat	      "335,744,14,19,white,yellow,0,358287e6,right,,[2 2 2 2 2 2 2 2 3 3 3 3 4 1 ],[2 2 2 2 2 2 2 2 3 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 5 5 ],[744 323 323 744 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([0 0 5 5 ],[306 103 103 306 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([0 0 5 5 ],[86 48 48 86 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([0 0 5 5 ],[31 -7 -7 31 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([330 330 335 335 ],[744 438 438 744 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([330 330 335 335 ],[426 398 398 426 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([330 330 335 335 ],[386 238 238 386 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([330 330 335 335 ],[226 -2 -2 226 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([5 329 329 5 5 ],[0 0 744 744 0 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\nplot([5 329 329 5 5 ],[0 0 744 744 0 ]);\n\n\npatch([62.425 130.34 177.34 224.34 271.34 177.34 109.425 62.425 ],[424.17 424.17 471.17 424.17 471.17 471.17 471.17 424.17 ],[1 1 1 ]);\npatch([109.425 177.34 130.34 62.425 109.425 ],[377.17 377.17 424.17 424.17 377.17 ],[0.985 0.979 0.895 ]);\npatch([62.425 130.34 177.34 109.425 62.425 ],[330.17 330.17 377.17 377.17 330.17 ],[1 1 1 ]);\npatch([109.425 271.34 224.34 177.34 130.34 62.425 109.425 ],[283.17 283.17 330.17 283.17 330.17 330.17 283.17 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  vdma_1_s_axi_lite_awvalid  ');\ncolor('black');port_label('input',2,'  vdma_1_s_axi_lite_awaddr  ');\ncolor('black');port_label('input',3,'  vdma_1_s_axi_lite_wvalid  ');\ncolor('black');port_label('input',4,'  vdma_1_s_axi_lite_wdata  ');\ncolor('black');port_label('input',5,'  vdma_1_s_axi_lite_bready  ');\ncolor('black');port_label('input',6,'  vdma_1_s_axi_lite_arvalid  ');\ncolor('black');port_label('input',7,'  vdma_1_s_axi_lite_araddr  ');\ncolor('black');port_label('input',8,'  vdma_1_s_axi_lite_rready  ');\ncolor('black');port_label('input',9,'  vdma_1_s_axis_s2mm_tdata  ');\ncolor('black');port_label('input',10,'  vdma_1_s_axis_s2mm_tkeep  ');\ncolor('black');port_label('input',11,'  vdma_1_s_axis_s2mm_tvalid  ');\ncolor('black');port_label('input',12,'  vdma_1_s_axis_s2mm_tlast  ');\ncolor('black');port_label('input',13,'  vdma_1_m_axis_mm2s_tready  ');\ncolor('black');port_label('input',14,'  vdma_1_axi_resetn  ');\ncolor('black');port_label('output',1,'  vdma_1_s_axi_lite_awready  ');\ncolor('black');port_label('output',2,'  vdma_1_s_axi_lite_wready  ');\ncolor('black');port_label('output',3,'  vdma_1_s_axi_lite_bresp  ');\ncolor('black');port_label('output',4,'  vdma_1_s_axi_lite_bvalid  ');\ncolor('black');port_label('output',5,'  vdma_1_s_axi_lite_arready  ');\ncolor('black');port_label('output',6,'  vdma_1_s_axi_lite_rvalid  ');\ncolor('black');port_label('output',7,'  vdma_1_s_axi_lite_rdata  ');\ncolor('black');port_label('output',8,'  vdma_1_s_axi_lite_rresp  ');\ncolor('black');port_label('output',9,'  vdma_1_s_axis_s2mm_tready  ');\ncolor('black');port_label('output',10,'  vdma_1_m_axis_mm2s_tdata  ');\ncolor('black');port_label('output',11,'  vdma_1_m_axis_mm2s_tkeep  ');\ncolor('black');port_label('output',12,'  vdma_1_m_axis_mm2s_tvalid  ');\ncolor('black');port_label('output',13,'  vdma_1_m_axis_mm2s_tlast  ');\ncolor('black');port_label('output',14,'  vdma_1_mm2s_introut  ');\ncolor('black');port_label('output',15,'  vdma_1_mm2s_fsync_out  ');\ncolor('black');port_label('output',16,'  vdma_1_mm2s_prmtr_update  ');\ncolor('black');port_label('output',17,'  vdma_1_s2mm_introut  ');\ncolor('black');port_label('output',18,'  vdma_1_s2mm_fsync_out  ');\ncolor('black');port_label('output',19,'  vdma_1_s2mm_prmtr_update  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "VDMA Interface 5.0 "
      Ports		      [15, 20]
      Position		      [1050, 1651, 1385, 2394]
      SourceBlock	      "xbsIndex_r4/VDMA Interface 5.0 "
      SourceType	      "Xilinx VDMA Interface 5.0 Block"
      infoedit		      "This is a bit-accurate simulation model for multiple AXI VDMA external memory interfaces.  Netlisting will generate the port interface that can be attached to the VDMA IP.  This block is currently in beta."
      c_mem_size	      "64MB"
      c_number_of_vdma_if     "1"
      c_stream_if_configuration_1 "Master/Slave"
      c_no_of_frames_1	      "3"
      c_use_fsync_1	      off
      c_flush_on_fsync_1      off
      c_use_sg_engine_1	      off
      c_video_prm_read_1      on
      c_m_axis_mm2s_data_width_1 "32"
      c_m_axis_mm2s_frame_sync_tuser_1 off
      c_mm2s_linebuffer_depth_1	"0"
      c_mm2s_linebuffer_threshold_1 "1"
      c_s_axis_s2mm_data_width_1 "32"
      c_s_axis_s2mm_frame_sync_tuser_1 off
      c_s2mm_linebuffer_depth_1	"0"
      c_s2mm_linebuffer_threshold_1 "1"
      c_stream_if_configuration_2 "Master/Slave"
      c_no_of_frames_2	      "3"
      c_use_fsync_2	      off
      c_flush_on_fsync_2      off
      c_use_sg_engine_2	      off
      c_video_prm_read_2      on
      c_m_axis_mm2s_data_width_2 "32"
      c_m_axis_mm2s_frame_sync_tuser_2 off
      c_mm2s_linebuffer_depth_2	"0"
      c_mm2s_linebuffer_threshold_2 "1"
      c_s_axis_s2mm_data_width_2 "32"
      c_s_axis_s2mm_frame_sync_tuser_2 off
      c_s2mm_linebuffer_depth_2	"0"
      c_s2mm_linebuffer_threshold_2 "1"
      c_stream_if_configuration_3 "Master/Slave"
      c_no_of_frames_3	      "3"
      c_use_fsync_3	      off
      c_flush_on_fsync_3      off
      c_use_sg_engine_3	      off
      c_video_prm_read_3      on
      c_m_axis_mm2s_data_width_3 "32"
      c_m_axis_mm2s_frame_sync_tuser_3 off
      c_mm2s_linebuffer_depth_3	"0"
      c_mm2s_linebuffer_threshold_3 "1"
      c_s_axis_s2mm_data_width_3 "32"
      c_s_axis_s2mm_frame_sync_tuser_3 off
      c_s2mm_linebuffer_depth_3	"0"
      c_s2mm_linebuffer_threshold_3 "1"
      c_stream_if_configuration_4 "Master/Slave"
      c_no_of_frames_4	      "3"
      c_use_fsync_4	      off
      c_flush_on_fsync_4      off
      c_use_sg_engine_4	      off
      c_video_prm_read_4      on
      c_m_axis_mm2s_data_width_4 "32"
      c_m_axis_mm2s_frame_sync_tuser_4 off
      c_mm2s_linebuffer_depth_4	"0"
      c_mm2s_linebuffer_threshold_4 "1"
      c_s_axis_s2mm_data_width_4 "32"
      c_s_axis_s2mm_frame_sync_tuser_4 off
      c_s2mm_linebuffer_depth_4	"0"
      c_s2mm_linebuffer_threshold_4 "1"
      simulation_model	      "'emi_v5_0:EMI_v5_0_Model'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "vdma"
      sg_icon_stat	      "335,743,15,20,white,yellow,0,c94a9c3c,right,,[2 2 2 2 2 2 2 2 3 3 3 3 3 4 1 ],[2 2 2 2 2 2 2 2 3 4 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 5 5 ],[736 352 352 736 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([0 0 5 5 ],[336 102 102 336 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([0 0 5 5 ],[86 52 52 86 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([0 0 5 5 ],[36 2 2 36 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([330 330 335 335 ],[716 447 447 716 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([330 330 335 335 ],[436 412 412 436 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([330 330 335 335 ],[401 237 237 401 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([330 330 335 335 ],[226 27 27 226 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([5 329 329 5 5 ],[0 0 743 743 0 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\nplot([5 329 329 5 5 ],[0 0 743 743 0 ]);\n\n\npatch([62.425 130.34 177.34 224.34 271.34 177.34 109.425 62.425 ],[423.17 423.17 470.17 423.17 470.17 470.17 470.17 423.17 ],[1 1 1 ]);\npatch([109.425 177.34 130.34 62.425 109.425 ],[376.17 376.17 423.17 423.17 376.17 ],[0.985 0.979 0.895 ]);\npatch([62.425 130.34 177.34 109.425 62.425 ],[329.17 329.17 376.17 376.17 329.17 ],[1 1 1 ]);\npatch([109.425 271.34 224.34 177.34 130.34 62.425 109.425 ],[282.17 282.17 329.17 282.17 329.17 329.17 282.17 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  vdma_1_s_axi_lite_awvalid  ');\ncolor('black');port_label('input',2,'  vdma_1_s_axi_lite_awaddr  ');\ncolor('black');port_label('input',3,'  vdma_1_s_axi_lite_wvalid  ');\ncolor('black');port_label('input',4,'  vdma_1_s_axi_lite_wdata  ');\ncolor('black');port_label('input',5,'  vdma_1_s_axi_lite_bready  ');\ncolor('black');port_label('input',6,'  vdma_1_s_axi_lite_arvalid  ');\ncolor('black');port_label('input',7,'  vdma_1_s_axi_lite_araddr  ');\ncolor('black');port_label('input',8,'  vdma_1_s_axi_lite_rready  ');\ncolor('black');port_label('input',9,'  vdma_1_s_axis_s2mm_tdata  ');\ncolor('black');port_label('input',10,'  vdma_1_s_axis_s2mm_tkeep  ');\ncolor('black');port_label('input',11,'  vdma_1_s_axis_s2mm_tvalid  ');\ncolor('black');port_label('input',12,'  vdma_1_s_axis_s2mm_tuser  ');\ncolor('black');port_label('input',13,'  vdma_1_s_axis_s2mm_tlast  ');\ncolor('black');port_label('input',14,'  vdma_1_m_axis_mm2s_tready  ');\ncolor('black');port_label('input',15,'  vdma_1_axi_resetn  ');\ncolor('black');port_label('output',1,'  vdma_1_s_axi_lite_awready  ');\ncolor('black');port_label('output',2,'  vdma_1_s_axi_lite_wready  ');\ncolor('black');port_label('output',3,'  vdma_1_s_axi_lite_bresp  ');\ncolor('black');port_label('output',4,'  vdma_1_s_axi_lite_bvalid  ');\ncolor('black');port_label('output',5,'  vdma_1_s_axi_lite_arready  ');\ncolor('black');port_label('output',6,'  vdma_1_s_axi_lite_rvalid  ');\ncolor('black');port_label('output',7,'  vdma_1_s_axi_lite_rdata  ');\ncolor('black');port_label('output',8,'  vdma_1_s_axi_lite_rresp  ');\ncolor('black');port_label('output',9,'  vdma_1_s_axis_s2mm_tready  ');\ncolor('black');port_label('output',10,'  vdma_1_m_axis_mm2s_tdata  ');\ncolor('black');port_label('output',11,'  vdma_1_m_axis_mm2s_tkeep  ');\ncolor('black');port_label('output',12,'  vdma_1_m_axis_mm2s_tvalid  ');\ncolor('black');port_label('output',13,'  vdma_1_m_axis_mm2s_tuser  ');\ncolor('black');port_label('output',14,'  vdma_1_m_axis_mm2s_tlast  ');\ncolor('black');port_label('output',15,'  vdma_1_mm2s_introut  ');\ncolor('black');port_label('output',16,'  vdma_1_mm2s_fsync_out  ');\ncolor('black');port_label('output',17,'  vdma_1_mm2s_prmtr_update  ');\ncolor('black');port_label('output',18,'  vdma_1_s2mm_introut  ');\ncolor('black');port_label('output',19,'  vdma_1_s2mm_fsync_out  ');\ncolor('black');port_label('output',20,'  vdma_1_s2mm_prmtr_update  ');\nfprintf('','COMMENT: end icon text');"
    }
    Annotation {
      Name		      "Xilinx Blockset v\n(c) 2011 Xilinx, Inc.\n\nMemory Library"
      Position		      [700, 25]
      VerticalAlignment	      "top"
      FontSize		      12
    }
  }
}
