module partsel_00190(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [27:0] x4;
  wire signed [30:5] x5;
  wire signed [31:1] x6;
  wire signed [31:5] x7;
  wire [24:6] x8;
  wire [4:29] x9;
  wire signed [6:27] x10;
  wire [25:0] x11;
  wire [6:25] x12;
  wire signed [24:6] x13;
  wire [0:27] x14;
  wire [25:5] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:0] p0 = 999991792;
  localparam signed [28:7] p1 = 538602280;
  localparam [5:27] p2 = 501515778;
  localparam signed [27:4] p3 = 939489531;
  assign x4 = {x1, (p3[27 + s2 +: 4] | x3)};
  assign x5 = ((p3 & (x3[8] ^ {{2{x3[15 +: 1]}}, x2})) ^ (x0[17 -: 4] & (((((p0[13 -: 2] - p3) + (x2[11 +: 4] + p3[9 + s0 -: 7])) - p1[19 + s3 +: 6]) + p2[9]) - {{x4[13 +: 1], (x3 + (p1[26 + s3 -: 6] ^ x0[7 + s1 +: 2]))}, ((x4[9 +: 4] & p2[14 +: 1]) & x4)})));
  assign x6 = x5;
  assign x7 = x3[13 +: 4];
  assign x8 = {(!ctrl[0] && !ctrl[0] || ctrl[3] ? (p1[0 + s3 +: 3] & x6[19 +: 2]) : (p2[18 + s0] & p2[15 + s2 -: 7])), x0[16 +: 2]};
  assign x9 = x1[8 + s2];
  assign x10 = x7[1 + s1 +: 8];
  assign x11 = (x4[20 -: 1] - (x6[30 + s0 -: 8] | (p3 ^ ({2{p2[5 + s2]}} | p3[8 +: 1]))));
  assign x12 = p3[9];
  assign x13 = ({2{{{2{p2}}, {2{x5[17 + s0 -: 1]}}}}} & {p2[15], p2[18 + s3]});
  assign x14 = {{x1[14 +: 4], {(p0[10 +: 4] ^ {((x8 ^ p2[14]) | p0[15]), p2[22]}), ((x3[9 + s2 +: 2] - p3[19]) ^ p3[6 + s2 +: 3])}}, (ctrl[2] || ctrl[1] && ctrl[1] ? x3[8 + s0 +: 5] : (p3[2 + s3 +: 2] + {2{p1}}))};
  assign x15 = {{x13[21], x6}, x1[16]};
  assign y0 = {2{x6[19 +: 2]}};
  assign y1 = p1[7 + s1];
  assign y2 = {p1[19 -: 1], (p1 ^ ((((p2 ^ x4[17 +: 2]) - p1[11 +: 2]) + p0) & x12[8 +: 1]))};
  assign y3 = (x11[11 +: 3] ^ (({x6[29 + s2 -: 3], ((p0[16 +: 3] | x13[30 + s0 -: 3]) & (p0[19] ^ x0[16 -: 1]))} ^ {(p0[27 + s2 +: 2] | p3[8 + s3 +: 3]), {x9, x6}}) + (ctrl[2] || !ctrl[1] && !ctrl[2] ? p3[14] : {2{x10[16 +: 1]}})));
endmodule
