Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100,STORE_PAT...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=100)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
