;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 0
	ADD #112, @200
	SPL 0, 5
	SUB #112, @200
	ADD 10, 5
	SUB 0, 2
	SLT -11, <-20
	SLT -11, <-20
	SUB 0, 2
	JMZ <121, #103
	JMZ <121, #103
	ADD 210, 60
	ADD 12, @-10
	SUB 0, 2
	JMP 0, #2
	SUB 0, 2
	SUB 0, 2
	CMP -207, <-120
	SPL 0, <100
	JMP 0
	SUB -207, <-120
	JMZ 0, 0
	CMP #300, 90
	SUB #0, -10
	SUB #0, -10
	ADD 0, 2
	JMZ <-127, 100
	SUB 0, 3
	ADD -30, 9
	SUB #112, @200
	SUB 0, 3
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	DJN -1, @-20
	SUB 0, 3
	SPL 0, 5
	SPL 210, 35
	SUB 0, 3
	SPL 0, 5
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 190
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
