[2025-09-16 17:36:00] START suite=gap trace=429.mcf-184B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-184B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5109213 heartbeat IPC: 1.957 cumulative IPC: 1.957 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 8362346 heartbeat IPC: 3.074 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 45 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 8362346 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 45 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 8362346 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 74778346 heartbeat IPC: 0.1506 cumulative IPC: 0.1506 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 144993312 heartbeat IPC: 0.1424 cumulative IPC: 0.1464 (Simulation time: 00 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 214690194 heartbeat IPC: 0.1435 cumulative IPC: 0.1454 (Simulation time: 00 hr 19 min 37 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 279324638 heartbeat IPC: 0.1547 cumulative IPC: 0.1476 (Simulation time: 00 hr 24 min 55 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 351198318 heartbeat IPC: 0.1391 cumulative IPC: 0.1458 (Simulation time: 00 hr 31 min 42 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 419220331 heartbeat IPC: 0.147 cumulative IPC: 0.146 (Simulation time: 00 hr 37 min 57 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 481618457 heartbeat IPC: 0.1603 cumulative IPC: 0.1479 (Simulation time: 00 hr 43 min 46 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 546390492 heartbeat IPC: 0.1544 cumulative IPC: 0.1487 (Simulation time: 00 hr 49 min 46 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 610093649 heartbeat IPC: 0.157 cumulative IPC: 0.1496 (Simulation time: 00 hr 55 min 52 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 665423862 cumulative IPC: 0.1503 (Simulation time: 01 hr 02 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 665423862 cumulative IPC: 0.1503 (Simulation time: 01 hr 02 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-184B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1503 instructions: 100000001 cycles: 665423862
CPU 0 Branch Prediction Accuracy: 88.06% MPKI: 28.7 Average ROB Occupancy at Mispredict: 44.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5076
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.19
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2157227
LQ_STALL: 108836
SQ_STALL: 4605


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 151.7297
REPLAY_LOAD: 69.743484
NON_REPLAY_LOAD: 19.337788

== Total ==
ADDR_TRANS: 527109
REPLAY_LOAD: 294457
NON_REPLAY_LOAD: 1335661

== Counts ==
ADDR_TRANS: 3474
REPLAY_LOAD: 4222
NON_REPLAY_LOAD: 69070

cpu0->cpu0_STLB TOTAL        ACCESS:   11322983 HIT:   10562784 MISS:     760199 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   11322983 HIT:   10562784 MISS:     760199 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 259.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15614033 HIT:    4845258 MISS:   10768775 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   12624334 HIT:    3433550 MISS:    9190784 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     123510 HIT:      41768 MISS:      81742 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1209613 HIT:    1209565 MISS:         48 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1656576 HIT:     160375 MISS:    1496201 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1472785 HIT:    1472785 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1472785 HIT:    1472785 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29704793 HIT:   11880758 MISS:   17824035 MSHR_MERGE:    3419595
cpu0->cpu0_L1D LOAD         ACCESS:   25431110 HIT:    9428443 MISS:   16002667 MSHR_MERGE:    3378313
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2473802 HIT:    2339446 MISS:     134356 MSHR_MERGE:      10846
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1799881 HIT:     112869 MISS:    1687012 MSHR_MERGE:      30436
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1182836 HIT:    1182836 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1182836 HIT:    1182836 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27724603 HIT:   12985115 MISS:   14739488 MSHR_MERGE:    3416505
cpu0->cpu0_DTLB LOAD         ACCESS:   27724603 HIT:   12985115 MISS:   14739488 MSHR_MERGE:    3416505
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.22 cycles
cpu0->LLC TOTAL        ACCESS:   11674966 HIT:    3397510 MISS:    8277456 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    9190783 HIT:    2173108 MISS:    7017675 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      81742 HIT:      18520 MISS:      63222 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     906240 HIT:     899965 MISS:       6275 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1496201 HIT:     305917 MISS:    1190284 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4721
  ROW_BUFFER_MISS:    8266324
  AVG DBUS CONGESTED CYCLE: 3.996
Channel 0 WQ ROW_BUFFER_HIT:     200598
  ROW_BUFFER_MISS:     639810
  FULL:          0
Channel 0 REFRESHES ISSUED:      55452

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       868434      2855856      1876778      5405922
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         2191        14742        23162       198906
  STLB miss resolved @ L2C                0         2342        21588        21946       233717
  STLB miss resolved @ LLC                0         2516        31720        66538       341762
  STLB miss resolved @ MEM                0         8419       117474       273267      1094183

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:38:05] END   suite=gap trace=429.mcf-184B (rc=0)
