
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000648c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08006654  08006654  00016654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006690  08006690  00016690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006698  08006698  00016698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800669c  0800669c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000000  080066a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002464  20000078  08006718  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  200024dc  08006718  000224dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002178c  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004577  00000000  00000000  00041834  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00013c17  00000000  00000000  00045dab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001178  00000000  00000000  000599c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000021b8  00000000  00000000  0005ab40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b875  00000000  00000000  0005ccf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006a26  00000000  00000000  0006856d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006ef93  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e4c  00000000  00000000  0006f010  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000078 	.word	0x20000078
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800663c 	.word	0x0800663c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000007c 	.word	0x2000007c
 8000204:	0800663c 	.word	0x0800663c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_ldivmod>:
 8000b78:	b97b      	cbnz	r3, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7a:	b972      	cbnz	r2, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bfbe      	ittt	lt
 8000b80:	2000      	movlt	r0, #0
 8000b82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b86:	e006      	blt.n	8000b96 <__aeabi_ldivmod+0x1e>
 8000b88:	bf08      	it	eq
 8000b8a:	2800      	cmpeq	r0, #0
 8000b8c:	bf1c      	itt	ne
 8000b8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b92:	f04f 30ff 	movne.w	r0, #4294967295
 8000b96:	f000 b9c5 	b.w	8000f24 <__aeabi_idiv0>
 8000b9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	db09      	blt.n	8000bba <__aeabi_ldivmod+0x42>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db1a      	blt.n	8000be0 <__aeabi_ldivmod+0x68>
 8000baa:	f000 f84d 	bl	8000c48 <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4770      	bx	lr
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db1b      	blt.n	8000bfc <__aeabi_ldivmod+0x84>
 8000bc4:	f000 f840 	bl	8000c48 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	f000 f82f 	bl	8000c48 <__udivmoddi4>
 8000bea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf2:	b004      	add	sp, #16
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfa:	4770      	bx	lr
 8000bfc:	4252      	negs	r2, r2
 8000bfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c02:	f000 f821 	bl	8000c48 <__udivmoddi4>
 8000c06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0e:	b004      	add	sp, #16
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b97a 	b.w	8000f24 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d151      	bne.n	8000cfc <__udivmoddi4+0xb4>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d96d      	bls.n	8000d3a <__udivmoddi4+0xf2>
 8000c5e:	fab2 fe82 	clz	lr, r2
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d00b      	beq.n	8000c80 <__udivmoddi4+0x38>
 8000c68:	f1ce 0c20 	rsb	ip, lr, #32
 8000c6c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c70:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c74:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c78:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c7c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c84:	0c25      	lsrs	r5, r4, #16
 8000c86:	fbbc f8fa 	udiv	r8, ip, sl
 8000c8a:	fa1f f987 	uxth.w	r9, r7
 8000c8e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c96:	fb08 f309 	mul.w	r3, r8, r9
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x6c>
 8000c9e:	19ed      	adds	r5, r5, r7
 8000ca0:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca4:	f080 8123 	bcs.w	8000eee <__udivmoddi4+0x2a6>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	f240 8120 	bls.w	8000eee <__udivmoddi4+0x2a6>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	443d      	add	r5, r7
 8000cb4:	1aed      	subs	r5, r5, r3
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cbc:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb00 f909 	mul.w	r9, r0, r9
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x98>
 8000ccc:	19e4      	adds	r4, r4, r7
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 810a 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8107 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	eba4 0409 	sub.w	r4, r4, r9
 8000ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d061      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000cee:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	6034      	str	r4, [r6, #0]
 8000cf6:	6073      	str	r3, [r6, #4]
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xc8>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d054      	beq.n	8000dae <__udivmoddi4+0x166>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	f040 808e 	bne.w	8000e36 <__udivmoddi4+0x1ee>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xdc>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80fa 	bhi.w	8000f18 <__udivmoddi4+0x2d0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb65 0503 	sbc.w	r5, r5, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d03f      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000d32:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b912      	cbnz	r2, 8000d42 <__udivmoddi4+0xfa>
 8000d3c:	2701      	movs	r7, #1
 8000d3e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d42:	fab7 fe87 	clz	lr, r7
 8000d46:	f1be 0f00 	cmp.w	lr, #0
 8000d4a:	d134      	bne.n	8000db6 <__udivmoddi4+0x16e>
 8000d4c:	1beb      	subs	r3, r5, r7
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	2101      	movs	r1, #1
 8000d56:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d5a:	0c25      	lsrs	r5, r4, #16
 8000d5c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d64:	fb0c f308 	mul.w	r3, ip, r8
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x134>
 8000d6c:	19ed      	adds	r5, r5, r7
 8000d6e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x132>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	f200 80d1 	bhi.w	8000f1c <__udivmoddi4+0x2d4>
 8000d7a:	4680      	mov	r8, r0
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d84:	fb02 5510 	mls	r5, r2, r0, r5
 8000d88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d8c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x15c>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x15a>
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	f200 80b8 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 040c 	sub.w	r4, r4, ip
 8000da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dac:	e79d      	b.n	8000cea <__udivmoddi4+0xa2>
 8000dae:	4631      	mov	r1, r6
 8000db0:	4630      	mov	r0, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	f1ce 0420 	rsb	r4, lr, #32
 8000dba:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dc2:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa25 f404 	lsr.w	r4, r5, r4
 8000dcc:	ea48 0803 	orr.w	r8, r8, r3
 8000dd0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd8:	fb02 4411 	mls	r4, r2, r1, r4
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de4:	fb01 f30c 	mul.w	r3, r1, ip
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x1bc>
 8000df0:	19ed      	adds	r5, r5, r7
 8000df2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df6:	f080 808a 	bcs.w	8000f0e <__udivmoddi4+0x2c6>
 8000dfa:	42ab      	cmp	r3, r5
 8000dfc:	f240 8087 	bls.w	8000f0e <__udivmoddi4+0x2c6>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443d      	add	r5, r7
 8000e04:	1aeb      	subs	r3, r5, r3
 8000e06:	fa1f f588 	uxth.w	r5, r8
 8000e0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0e:	fb02 3310 	mls	r3, r2, r0, r3
 8000e12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e16:	fb00 f30c 	mul.w	r3, r0, ip
 8000e1a:	42ab      	cmp	r3, r5
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x1e6>
 8000e1e:	19ed      	adds	r5, r5, r7
 8000e20:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e24:	d26f      	bcs.n	8000f06 <__udivmoddi4+0x2be>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d96d      	bls.n	8000f06 <__udivmoddi4+0x2be>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	443d      	add	r5, r7
 8000e2e:	1aeb      	subs	r3, r5, r3
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	e78f      	b.n	8000d56 <__udivmoddi4+0x10e>
 8000e36:	f1c1 0720 	rsb	r7, r1, #32
 8000e3a:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3e:	408b      	lsls	r3, r1
 8000e40:	fa05 f401 	lsl.w	r4, r5, r1
 8000e44:	ea48 0303 	orr.w	r3, r8, r3
 8000e48:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e56:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e6a:	fb09 f408 	mul.w	r4, r9, r8
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	fa02 f201 	lsl.w	r2, r2, r1
 8000e74:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x244>
 8000e7a:	18ed      	adds	r5, r5, r3
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e80:	d243      	bcs.n	8000f0a <__udivmoddi4+0x2c2>
 8000e82:	42ac      	cmp	r4, r5
 8000e84:	d941      	bls.n	8000f0a <__udivmoddi4+0x2c2>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	441d      	add	r5, r3
 8000e8c:	1b2d      	subs	r5, r5, r4
 8000e8e:	fa1f fe8e 	uxth.w	lr, lr
 8000e92:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e96:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x26e>
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eac:	d229      	bcs.n	8000f02 <__udivmoddi4+0x2ba>
 8000eae:	45a0      	cmp	r8, r4
 8000eb0:	d927      	bls.n	8000f02 <__udivmoddi4+0x2ba>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	441c      	add	r4, r3
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba4 0408 	sub.w	r4, r4, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454c      	cmp	r4, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	464d      	mov	r5, r9
 8000ec8:	d315      	bcc.n	8000ef6 <__udivmoddi4+0x2ae>
 8000eca:	d012      	beq.n	8000ef2 <__udivmoddi4+0x2aa>
 8000ecc:	b156      	cbz	r6, 8000ee4 <__udivmoddi4+0x29c>
 8000ece:	ebba 030e 	subs.w	r3, sl, lr
 8000ed2:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431f      	orrs	r7, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	6037      	str	r7, [r6, #0]
 8000ee2:	6074      	str	r4, [r6, #4]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	4618      	mov	r0, r3
 8000eec:	e6f8      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000eee:	4690      	mov	r8, r2
 8000ef0:	e6e0      	b.n	8000cb4 <__udivmoddi4+0x6c>
 8000ef2:	45c2      	cmp	sl, r8
 8000ef4:	d2ea      	bcs.n	8000ecc <__udivmoddi4+0x284>
 8000ef6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000efa:	eb69 0503 	sbc.w	r5, r9, r3
 8000efe:	3801      	subs	r0, #1
 8000f00:	e7e4      	b.n	8000ecc <__udivmoddi4+0x284>
 8000f02:	4628      	mov	r0, r5
 8000f04:	e7d7      	b.n	8000eb6 <__udivmoddi4+0x26e>
 8000f06:	4640      	mov	r0, r8
 8000f08:	e791      	b.n	8000e2e <__udivmoddi4+0x1e6>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e7be      	b.n	8000e8c <__udivmoddi4+0x244>
 8000f0e:	4601      	mov	r1, r0
 8000f10:	e778      	b.n	8000e04 <__udivmoddi4+0x1bc>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	e745      	b.n	8000da4 <__udivmoddi4+0x15c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xe6>
 8000f1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000f20:	443d      	add	r5, r7
 8000f22:	e72b      	b.n	8000d7c <__udivmoddi4+0x134>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <HAL_InitTick+0x3c>)
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_InitTick+0x40>)
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
{
 8000f32:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f38:	fbb0 f0f2 	udiv	r0, r0, r2
 8000f3c:	fbb3 f0f0 	udiv	r0, r3, r0
 8000f40:	f000 fb8c 	bl	800165c <HAL_SYSTICK_Config>
 8000f44:	b908      	cbnz	r0, 8000f4a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	2d0f      	cmp	r5, #15
 8000f48:	d901      	bls.n	8000f4e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000f4a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f4c:	bd38      	pop	{r3, r4, r5, pc}
 8000f4e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f50:	4602      	mov	r2, r0
 8000f52:	4629      	mov	r1, r5
 8000f54:	f04f 30ff 	mov.w	r0, #4294967295
 8000f58:	f000 fb28 	bl	80015ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f5c:	4b03      	ldr	r3, [pc, #12]	; (8000f6c <HAL_InitTick+0x44>)
 8000f5e:	4620      	mov	r0, r4
 8000f60:	601d      	str	r5, [r3, #0]
 8000f62:	bd38      	pop	{r3, r4, r5, pc}
 8000f64:	20000000 	.word	0x20000000
 8000f68:	2000000c 	.word	0x2000000c
 8000f6c:	20000004 	.word	0x20000004

08000f70 <HAL_Init>:
{
 8000f70:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_Init+0x30>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f7a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f82:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f8a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	f000 fafb 	bl	8001588 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f92:	2000      	movs	r0, #0
 8000f94:	f7ff ffc8 	bl	8000f28 <HAL_InitTick>
  HAL_MspInit();
 8000f98:	f004 ff8c 	bl	8005eb4 <HAL_MspInit>
}
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	bd08      	pop	{r3, pc}
 8000fa0:	40023c00 	.word	0x40023c00

08000fa4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fa4:	4a03      	ldr	r2, [pc, #12]	; (8000fb4 <HAL_IncTick+0x10>)
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <HAL_IncTick+0x14>)
 8000fa8:	6811      	ldr	r1, [r2, #0]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	440b      	add	r3, r1
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	200000c4 	.word	0x200000c4
 8000fb8:	20000000 	.word	0x20000000

08000fbc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fbc:	4b01      	ldr	r3, [pc, #4]	; (8000fc4 <HAL_GetTick+0x8>)
 8000fbe:	6818      	ldr	r0, [r3, #0]
}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	200000c4 	.word	0x200000c4

08000fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc8:	b538      	push	{r3, r4, r5, lr}
 8000fca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000fcc:	f7ff fff6 	bl	8000fbc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000fd2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000fd4:	d002      	beq.n	8000fdc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd6:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <HAL_Delay+0x20>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fdc:	f7ff ffee 	bl	8000fbc <HAL_GetTick>
 8000fe0:	1b40      	subs	r0, r0, r5
 8000fe2:	4284      	cmp	r4, r0
 8000fe4:	d8fa      	bhi.n	8000fdc <HAL_Delay+0x14>
  {
  }
}
 8000fe6:	bd38      	pop	{r3, r4, r5, pc}
 8000fe8:	20000000 	.word	0x20000000

08000fec <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fec:	2800      	cmp	r0, #0
 8000fee:	f000 80a6 	beq.w	800113e <HAL_ADC_Init+0x152>
{
 8000ff2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000ff4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	b13d      	cbz	r5, 800100a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ffa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ffc:	06db      	lsls	r3, r3, #27
 8000ffe:	d50c      	bpl.n	800101a <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001000:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8001002:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001004:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 800100a:	f004 ff73 	bl	8005ef4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800100e:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001010:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8001012:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001016:	06db      	lsls	r3, r3, #27
 8001018:	d4f2      	bmi.n	8001000 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 800101a:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800101c:	4949      	ldr	r1, [pc, #292]	; (8001144 <HAL_ADC_Init+0x158>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800101e:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001020:	4d49      	ldr	r5, [pc, #292]	; (8001148 <HAL_ADC_Init+0x15c>)
    ADC_STATE_CLR_SET(hadc->State,
 8001022:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001026:	f022 0202 	bic.w	r2, r2, #2
 800102a:	f042 0202 	orr.w	r2, r2, #2
 800102e:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001030:	684a      	ldr	r2, [r1, #4]
 8001032:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001036:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001038:	684a      	ldr	r2, [r1, #4]
 800103a:	6860      	ldr	r0, [r4, #4]
 800103c:	4302      	orrs	r2, r0
 800103e:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001040:	6859      	ldr	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001042:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001044:	f8d4 e008 	ldr.w	lr, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001048:	68e7      	ldr	r7, [r4, #12]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800104a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800104c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001050:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001052:	685e      	ldr	r6, [r3, #4]
 8001054:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
 8001058:	605e      	str	r6, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800105a:	685e      	ldr	r6, [r3, #4]
 800105c:	f026 7640 	bic.w	r6, r6, #50331648	; 0x3000000
 8001060:	605e      	str	r6, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001062:	6858      	ldr	r0, [r3, #4]
 8001064:	ea40 000e 	orr.w	r0, r0, lr
 8001068:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800106a:	6898      	ldr	r0, [r3, #8]
 800106c:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8001070:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001072:	6899      	ldr	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001074:	42aa      	cmp	r2, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001076:	ea41 0107 	orr.w	r1, r1, r7
 800107a:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800107c:	d048      	beq.n	8001110 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800107e:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001080:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001082:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001086:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001088:	6899      	ldr	r1, [r3, #8]
 800108a:	430a      	orrs	r2, r1
 800108c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800108e:	6899      	ldr	r1, [r3, #8]
 8001090:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8001094:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001096:	689a      	ldr	r2, [r3, #8]
 8001098:	4302      	orrs	r2, r0
 800109a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800109c:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800109e:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80010a0:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80010a4:	f021 0102 	bic.w	r1, r1, #2
 80010a8:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80010aa:	689a      	ldr	r2, [r3, #8]
 80010ac:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 80010b0:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80010b2:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80010b4:	2800      	cmp	r0, #0
 80010b6:	d134      	bne.n	8001122 <HAL_ADC_Init+0x136>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010bc:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010c0:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80010c2:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010c6:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010c8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80010cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010ce:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80010d0:	3d01      	subs	r5, #1
 80010d2:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 80010d6:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80010d8:	6898      	ldr	r0, [r3, #8]
 80010da:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80010de:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80010e0:	6899      	ldr	r1, [r3, #8]
 80010e2:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 80010e6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80010e8:	6899      	ldr	r1, [r3, #8]
 80010ea:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80010ee:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010f0:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80010f2:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010f4:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 80010f8:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80010fa:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001108:	2300      	movs	r3, #0
 800110a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800110e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001116:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	e7bc      	b.n	800109c <HAL_ADC_Init+0xb0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001122:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001126:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001128:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001130:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001132:	685a      	ldr	r2, [r3, #4]
 8001134:	3901      	subs	r1, #1
 8001136:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	e7bf      	b.n	80010be <HAL_ADC_Init+0xd2>
    return HAL_ERROR;
 800113e:	2001      	movs	r0, #1
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40012300 	.word	0x40012300
 8001148:	0f000001 	.word	0x0f000001

0800114c <HAL_ADC_Start>:
{
 800114c:	b410      	push	{r4}
  __HAL_LOCK(hadc);
 800114e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001152:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8001154:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8001156:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001158:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800115a:	d050      	beq.n	80011fe <HAL_ADC_Start+0xb2>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800115c:	6802      	ldr	r2, [r0, #0]
 800115e:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8001160:	2101      	movs	r1, #1
 8001162:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001166:	07d9      	lsls	r1, r3, #31
 8001168:	d414      	bmi.n	8001194 <HAL_ADC_Start+0x48>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800116a:	4b32      	ldr	r3, [pc, #200]	; (8001234 <HAL_ADC_Start+0xe8>)
 800116c:	4c32      	ldr	r4, [pc, #200]	; (8001238 <HAL_ADC_Start+0xec>)
 800116e:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8001170:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001172:	fba4 4303 	umull	r4, r3, r4, r3
 8001176:	0c9b      	lsrs	r3, r3, #18
 8001178:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800117c:	f041 0101 	orr.w	r1, r1, #1
 8001180:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001182:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 8001184:	9b01      	ldr	r3, [sp, #4]
 8001186:	b12b      	cbz	r3, 8001194 <HAL_ADC_Start+0x48>
      counter--;
 8001188:	9b01      	ldr	r3, [sp, #4]
 800118a:	3b01      	subs	r3, #1
 800118c:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 800118e:	9b01      	ldr	r3, [sp, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1f9      	bne.n	8001188 <HAL_ADC_Start+0x3c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001194:	6893      	ldr	r3, [r2, #8]
 8001196:	07db      	lsls	r3, r3, #31
 8001198:	d52c      	bpl.n	80011f4 <HAL_ADC_Start+0xa8>
    ADC_STATE_CLR_SET(hadc->State,
 800119a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800119c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011a0:	f023 0301 	bic.w	r3, r3, #1
 80011a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a8:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011aa:	6853      	ldr	r3, [r2, #4]
 80011ac:	055c      	lsls	r4, r3, #21
 80011ae:	d505      	bpl.n	80011bc <HAL_ADC_Start+0x70>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011ba:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011bc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011be:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011c2:	bf1c      	itt	ne
 80011c4:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 80011c6:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80011ca:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011cc:	f06f 0122 	mvn.w	r1, #34	; 0x22
    __HAL_UNLOCK(hadc);
 80011d0:	2400      	movs	r4, #0
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011d2:	4b1a      	ldr	r3, [pc, #104]	; (800123c <HAL_ADC_Start+0xf0>)
    __HAL_UNLOCK(hadc);
 80011d4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011d8:	6011      	str	r1, [r2, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011da:	6859      	ldr	r1, [r3, #4]
 80011dc:	06c9      	lsls	r1, r1, #27
 80011de:	d113      	bne.n	8001208 <HAL_ADC_Start+0xbc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011e0:	4917      	ldr	r1, [pc, #92]	; (8001240 <HAL_ADC_Start+0xf4>)
 80011e2:	428a      	cmp	r2, r1
 80011e4:	d013      	beq.n	800120e <HAL_ADC_Start+0xc2>
 80011e6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80011ea:	428a      	cmp	r2, r1
 80011ec:	d01e      	beq.n	800122c <HAL_ADC_Start+0xe0>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011ee:	4915      	ldr	r1, [pc, #84]	; (8001244 <HAL_ADC_Start+0xf8>)
 80011f0:	428a      	cmp	r2, r1
 80011f2:	d015      	beq.n	8001220 <HAL_ADC_Start+0xd4>
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
}
 80011f6:	b003      	add	sp, #12
 80011f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011fc:	4770      	bx	lr
  __HAL_LOCK(hadc);
 80011fe:	2002      	movs	r0, #2
}
 8001200:	b003      	add	sp, #12
 8001202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001206:	4770      	bx	lr
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001208:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <HAL_ADC_Start+0xf4>)
 800120a:	429a      	cmp	r2, r3
 800120c:	d1f2      	bne.n	80011f4 <HAL_ADC_Start+0xa8>
 800120e:	6890      	ldr	r0, [r2, #8]
 8001210:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001214:	d1ee      	bne.n	80011f4 <HAL_ADC_Start+0xa8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001216:	6893      	ldr	r3, [r2, #8]
 8001218:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800121c:	6093      	str	r3, [r2, #8]
 800121e:	e7ea      	b.n	80011f6 <HAL_ADC_Start+0xaa>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 031f 	and.w	r3, r3, #31
 8001226:	2b0f      	cmp	r3, #15
 8001228:	d9f1      	bls.n	800120e <HAL_ADC_Start+0xc2>
 800122a:	e7e3      	b.n	80011f4 <HAL_ADC_Start+0xa8>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	06db      	lsls	r3, r3, #27
 8001230:	d0ed      	beq.n	800120e <HAL_ADC_Start+0xc2>
 8001232:	e7df      	b.n	80011f4 <HAL_ADC_Start+0xa8>
 8001234:	2000000c 	.word	0x2000000c
 8001238:	431bde83 	.word	0x431bde83
 800123c:	40012300 	.word	0x40012300
 8001240:	40012000 	.word	0x40012000
 8001244:	40012200 	.word	0x40012200

08001248 <HAL_ADC_Start_DMA>:
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800124a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800124e:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8001250:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8001252:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001254:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8001256:	d067      	beq.n	8001328 <HAL_ADC_Start_DMA+0xe0>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001258:	6805      	ldr	r5, [r0, #0]
 800125a:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 800125c:	2401      	movs	r4, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800125e:	07df      	lsls	r7, r3, #31
  __HAL_LOCK(hadc);
 8001260:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001264:	d414      	bmi.n	8001290 <HAL_ADC_Start_DMA+0x48>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001266:	4b3d      	ldr	r3, [pc, #244]	; (800135c <HAL_ADC_Start_DMA+0x114>)
 8001268:	4e3d      	ldr	r6, [pc, #244]	; (8001360 <HAL_ADC_Start_DMA+0x118>)
 800126a:	681c      	ldr	r4, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800126c:	68ab      	ldr	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800126e:	fba6 6404 	umull	r6, r4, r6, r4
 8001272:	0ca4      	lsrs	r4, r4, #18
    __HAL_ADC_ENABLE(hadc);
 8001274:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001278:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800127c:	60ab      	str	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800127e:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8001280:	9b01      	ldr	r3, [sp, #4]
 8001282:	b12b      	cbz	r3, 8001290 <HAL_ADC_Start_DMA+0x48>
      counter--;
 8001284:	9c01      	ldr	r4, [sp, #4]
 8001286:	3c01      	subs	r4, #1
 8001288:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800128a:	9c01      	ldr	r4, [sp, #4]
 800128c:	2c00      	cmp	r4, #0
 800128e:	d1f9      	bne.n	8001284 <HAL_ADC_Start_DMA+0x3c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001290:	68ab      	ldr	r3, [r5, #8]
 8001292:	07de      	lsls	r6, r3, #31
 8001294:	d545      	bpl.n	8001322 <HAL_ADC_Start_DMA+0xda>
    ADC_STATE_CLR_SET(hadc->State,
 8001296:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001298:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800129c:	f024 0401 	bic.w	r4, r4, #1
 80012a0:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80012a4:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012a6:	686b      	ldr	r3, [r5, #4]
 80012a8:	055c      	lsls	r4, r3, #21
 80012aa:	d505      	bpl.n	80012b8 <HAL_ADC_Start_DMA+0x70>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012ac:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80012ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012b6:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012b8:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012ba:	4c2a      	ldr	r4, [pc, #168]	; (8001364 <HAL_ADC_Start_DMA+0x11c>)
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80012bc:	4f2a      	ldr	r7, [pc, #168]	; (8001368 <HAL_ADC_Start_DMA+0x120>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012be:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012c2:	bf1c      	itt	ne
 80012c4:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 80012c6:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80012ca:	6443      	str	r3, [r0, #68]	; 0x44
 80012cc:	4606      	mov	r6, r0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012ce:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80012d0:	4613      	mov	r3, r2
    __HAL_UNLOCK(hadc);   
 80012d2:	f04f 0e00 	mov.w	lr, #0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012d6:	4a25      	ldr	r2, [pc, #148]	; (800136c <HAL_ADC_Start_DMA+0x124>)
    __HAL_UNLOCK(hadc);   
 80012d8:	f886 e03c 	strb.w	lr, [r6, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012dc:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80012de:	f06f 0222 	mvn.w	r2, #34	; 0x22
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012e2:	64c4      	str	r4, [r0, #76]	; 0x4c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80012e4:	6407      	str	r7, [r0, #64]	; 0x40
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80012e6:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80012e8:	686c      	ldr	r4, [r5, #4]
 80012ea:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 80012ee:	606c      	str	r4, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80012f0:	68ac      	ldr	r4, [r5, #8]
 80012f2:	f444 7480 	orr.w	r4, r4, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012f6:	460a      	mov	r2, r1
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80012f8:	60ac      	str	r4, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012fa:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 80012fe:	f000 fa61 	bl	80017c4 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001302:	4b1b      	ldr	r3, [pc, #108]	; (8001370 <HAL_ADC_Start_DMA+0x128>)
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	f012 0f1f 	tst.w	r2, #31
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800130a:	6832      	ldr	r2, [r6, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800130c:	d10f      	bne.n	800132e <HAL_ADC_Start_DMA+0xe6>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800130e:	4919      	ldr	r1, [pc, #100]	; (8001374 <HAL_ADC_Start_DMA+0x12c>)
 8001310:	428a      	cmp	r2, r1
 8001312:	d00f      	beq.n	8001334 <HAL_ADC_Start_DMA+0xec>
 8001314:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8001318:	428a      	cmp	r2, r1
 800131a:	d01a      	beq.n	8001352 <HAL_ADC_Start_DMA+0x10a>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800131c:	4916      	ldr	r1, [pc, #88]	; (8001378 <HAL_ADC_Start_DMA+0x130>)
 800131e:	428a      	cmp	r2, r1
 8001320:	d011      	beq.n	8001346 <HAL_ADC_Start_DMA+0xfe>
  return HAL_OK;
 8001322:	2000      	movs	r0, #0
}
 8001324:	b003      	add	sp, #12
 8001326:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8001328:	2002      	movs	r0, #2
}
 800132a:	b003      	add	sp, #12
 800132c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <HAL_ADC_Start_DMA+0x12c>)
 8001330:	429a      	cmp	r2, r3
 8001332:	d1f6      	bne.n	8001322 <HAL_ADC_Start_DMA+0xda>
 8001334:	6890      	ldr	r0, [r2, #8]
 8001336:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800133a:	d1f2      	bne.n	8001322 <HAL_ADC_Start_DMA+0xda>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800133c:	6893      	ldr	r3, [r2, #8]
 800133e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001342:	6093      	str	r3, [r2, #8]
 8001344:	e7ee      	b.n	8001324 <HAL_ADC_Start_DMA+0xdc>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 031f 	and.w	r3, r3, #31
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d9f1      	bls.n	8001334 <HAL_ADC_Start_DMA+0xec>
 8001350:	e7e7      	b.n	8001322 <HAL_ADC_Start_DMA+0xda>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	06db      	lsls	r3, r3, #27
 8001356:	d0ed      	beq.n	8001334 <HAL_ADC_Start_DMA+0xec>
 8001358:	e7e3      	b.n	8001322 <HAL_ADC_Start_DMA+0xda>
 800135a:	bf00      	nop
 800135c:	2000000c 	.word	0x2000000c
 8001360:	431bde83 	.word	0x431bde83
 8001364:	08001395 	.word	0x08001395
 8001368:	08001385 	.word	0x08001385
 800136c:	080013ad 	.word	0x080013ad
 8001370:	40012300 	.word	0x40012300
 8001374:	40012000 	.word	0x40012000
 8001378:	40012200 	.word	0x40012200

0800137c <HAL_ADC_ConvCpltCallback>:
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <HAL_ADC_ConvHalfCpltCallback>:
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop

08001384 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001384:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001386:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001388:	f7ff fffa 	bl	8001380 <HAL_ADC_ConvHalfCpltCallback>
 800138c:	bd08      	pop	{r3, pc}
 800138e:	bf00      	nop

08001390 <HAL_ADC_ErrorCallback>:
{
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001394:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001396:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001398:	2340      	movs	r3, #64	; 0x40
 800139a:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800139c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800139e:	f043 0304 	orr.w	r3, r3, #4
 80013a2:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80013a4:	f7ff fff4 	bl	8001390 <HAL_ADC_ErrorCallback>
 80013a8:	bd08      	pop	{r3, pc}
 80013aa:	bf00      	nop

080013ac <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80013ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80013ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013b0:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80013b4:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80013b8:	d123      	bne.n	8001402 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80013be:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013c0:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80013c2:	688a      	ldr	r2, [r1, #8]
 80013c4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80013c8:	d117      	bne.n	80013fa <ADC_DMAConvCplt+0x4e>
 80013ca:	7e1a      	ldrb	r2, [r3, #24]
 80013cc:	b9aa      	cbnz	r2, 80013fa <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80013ce:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80013d0:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80013d4:	d002      	beq.n	80013dc <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80013d6:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80013d8:	0550      	lsls	r0, r2, #21
 80013da:	d40e      	bmi.n	80013fa <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80013dc:	684a      	ldr	r2, [r1, #4]
 80013de:	f022 0220 	bic.w	r2, r2, #32
 80013e2:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80013e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013ea:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ee:	04d1      	lsls	r1, r2, #19
 80013f0:	d403      	bmi.n	80013fa <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f4:	f042 0201 	orr.w	r2, r2, #1
 80013f8:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff ffbe 	bl	800137c <HAL_ADC_ConvCpltCallback>
 8001400:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001402:	06d2      	lsls	r2, r2, #27
 8001404:	d404      	bmi.n	8001410 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ffbd 	bl	8001390 <HAL_ADC_ErrorCallback>
 8001416:	bd10      	pop	{r4, pc}

08001418 <HAL_ADC_ConfigChannel>:
{
 8001418:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800141a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800141e:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8001420:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8001422:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001424:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001426:	d057      	beq.n	80014d8 <HAL_ADC_ConfigChannel+0xc0>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001428:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800142a:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800142c:	2d09      	cmp	r5, #9
 800142e:	462e      	mov	r6, r5
  __HAL_LOCK(hadc);
 8001430:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001434:	d829      	bhi.n	800148a <HAL_ADC_ConfigChannel+0x72>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001436:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001438:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800143a:	6922      	ldr	r2, [r4, #16]
 800143c:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001440:	2707      	movs	r7, #7
 8001442:	fa07 f70e 	lsl.w	r7, r7, lr
 8001446:	ea22 0207 	bic.w	r2, r2, r7
 800144a:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800144c:	6922      	ldr	r2, [r4, #16]
 800144e:	fa03 f30e 	lsl.w	r3, r3, lr
 8001452:	4313      	orrs	r3, r2
 8001454:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7U)
 8001456:	684b      	ldr	r3, [r1, #4]
 8001458:	2b06      	cmp	r3, #6
 800145a:	d82b      	bhi.n	80014b4 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800145c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001460:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001462:	3b05      	subs	r3, #5
 8001464:	211f      	movs	r1, #31
 8001466:	4099      	lsls	r1, r3
 8001468:	ea22 0201 	bic.w	r2, r2, r1
 800146c:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800146e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001470:	fa06 f303 	lsl.w	r3, r6, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001478:	4b3e      	ldr	r3, [pc, #248]	; (8001574 <HAL_ADC_ConfigChannel+0x15c>)
 800147a:	429c      	cmp	r4, r3
 800147c:	d03e      	beq.n	80014fc <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 800147e:	2300      	movs	r3, #0
 8001480:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001484:	4618      	mov	r0, r3
}
 8001486:	b003      	add	sp, #12
 8001488:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800148a:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800148c:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800148e:	68e7      	ldr	r7, [r4, #12]
 8001490:	b2ae      	uxth	r6, r5
 8001492:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8001496:	3a1e      	subs	r2, #30
 8001498:	f04f 0e07 	mov.w	lr, #7
 800149c:	fa0e fe02 	lsl.w	lr, lr, r2
 80014a0:	ea27 070e 	bic.w	r7, r7, lr
 80014a4:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014a6:	68e7      	ldr	r7, [r4, #12]
 80014a8:	4093      	lsls	r3, r2
 80014aa:	433b      	orrs	r3, r7
 80014ac:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80014ae:	684b      	ldr	r3, [r1, #4]
 80014b0:	2b06      	cmp	r3, #6
 80014b2:	d9d3      	bls.n	800145c <HAL_ADC_ConfigChannel+0x44>
  else if (sConfig->Rank < 13U)
 80014b4:	2b0c      	cmp	r3, #12
 80014b6:	d812      	bhi.n	80014de <HAL_ADC_ConfigChannel+0xc6>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80014bc:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 80014c0:	221f      	movs	r2, #31
 80014c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80014c4:	408a      	lsls	r2, r1
 80014c6:	ea23 0302 	bic.w	r3, r3, r2
 80014ca:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80014ce:	fa06 f101 	lsl.w	r1, r6, r1
 80014d2:	4319      	orrs	r1, r3
 80014d4:	6321      	str	r1, [r4, #48]	; 0x30
 80014d6:	e7cf      	b.n	8001478 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80014d8:	2002      	movs	r0, #2
}
 80014da:	b003      	add	sp, #12
 80014dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014de:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80014e2:	3a41      	subs	r2, #65	; 0x41
 80014e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80014e6:	211f      	movs	r1, #31
 80014e8:	4091      	lsls	r1, r2
 80014ea:	ea23 0301 	bic.w	r3, r3, r1
 80014ee:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80014f2:	fa06 f102 	lsl.w	r1, r6, r2
 80014f6:	4319      	orrs	r1, r3
 80014f8:	62e1      	str	r1, [r4, #44]	; 0x2c
 80014fa:	e7bd      	b.n	8001478 <HAL_ADC_ConfigChannel+0x60>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014fc:	2d12      	cmp	r5, #18
 80014fe:	d02b      	beq.n	8001558 <HAL_ADC_ConfigChannel+0x140>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001500:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <HAL_ADC_ConfigChannel+0x160>)
 8001502:	429d      	cmp	r5, r3
 8001504:	d00b      	beq.n	800151e <HAL_ADC_ConfigChannel+0x106>
 8001506:	2d11      	cmp	r5, #17
 8001508:	d1b9      	bne.n	800147e <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <HAL_ADC_ConfigChannel+0x164>)
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001512:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001514:	685a      	ldr	r2, [r3, #4]
 8001516:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	e7af      	b.n	800147e <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800151e:	4a17      	ldr	r2, [pc, #92]	; (800157c <HAL_ADC_ConfigChannel+0x164>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001520:	4b17      	ldr	r3, [pc, #92]	; (8001580 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001522:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001524:	4c17      	ldr	r4, [pc, #92]	; (8001584 <HAL_ADC_ConfigChannel+0x16c>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001526:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 800152a:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800152c:	6851      	ldr	r1, [r2, #4]
 800152e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8001532:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fba4 2303 	umull	r2, r3, r4, r3
 800153a:	0c9b      	lsrs	r3, r3, #18
 800153c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001544:	9b01      	ldr	r3, [sp, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d099      	beq.n	800147e <HAL_ADC_ConfigChannel+0x66>
        counter--;
 800154a:	9b01      	ldr	r3, [sp, #4]
 800154c:	3b01      	subs	r3, #1
 800154e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001550:	9b01      	ldr	r3, [sp, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1f9      	bne.n	800154a <HAL_ADC_ConfigChannel+0x132>
 8001556:	e792      	b.n	800147e <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001558:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 800155c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001560:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001564:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8001568:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800156c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
 8001570:	e785      	b.n	800147e <HAL_ADC_ConfigChannel+0x66>
 8001572:	bf00      	nop
 8001574:	40012000 	.word	0x40012000
 8001578:	10000012 	.word	0x10000012
 800157c:	40012300 	.word	0x40012300
 8001580:	2000000c 	.word	0x2000000c
 8001584:	431bde83 	.word	0x431bde83

08001588 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001588:	4a07      	ldr	r2, [pc, #28]	; (80015a8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800158a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158c:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001590:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001592:	0200      	lsls	r0, r0, #8
 8001594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001598:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800159c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80015a0:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80015a2:	60d3      	str	r3, [r2, #12]
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ae:	b470      	push	{r4, r5, r6}
 80015b0:	68dc      	ldr	r4, [r3, #12]
 80015b2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b6:	f1c4 0607 	rsb	r6, r4, #7
 80015ba:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015bc:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015c0:	bf28      	it	cs
 80015c2:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c4:	2b06      	cmp	r3, #6
 80015c6:	d917      	bls.n	80015f8 <HAL_NVIC_SetPriority+0x4c>
 80015c8:	3c03      	subs	r4, #3
 80015ca:	2501      	movs	r5, #1
 80015cc:	40a5      	lsls	r5, r4
 80015ce:	3d01      	subs	r5, #1
 80015d0:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d2:	2301      	movs	r3, #1
 80015d4:	40b3      	lsls	r3, r6
 80015d6:	3b01      	subs	r3, #1
 80015d8:	4019      	ands	r1, r3
 80015da:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80015dc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015de:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80015e2:	db0c      	blt.n	80015fe <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80015e8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80015ec:	0109      	lsls	r1, r1, #4
 80015ee:	b2c9      	uxtb	r1, r1
 80015f0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80015f4:	bc70      	pop	{r4, r5, r6}
 80015f6:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f8:	2200      	movs	r2, #0
 80015fa:	4614      	mov	r4, r2
 80015fc:	e7e9      	b.n	80015d2 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fe:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_NVIC_SetPriority+0x68>)
 8001600:	f000 000f 	and.w	r0, r0, #15
 8001604:	0109      	lsls	r1, r1, #4
 8001606:	4403      	add	r3, r0
 8001608:	b2c9      	uxtb	r1, r1
 800160a:	7619      	strb	r1, [r3, #24]
 800160c:	bc70      	pop	{r4, r5, r6}
 800160e:	4770      	bx	lr
 8001610:	e000ed00 	.word	0xe000ed00
 8001614:	e000ecfc 	.word	0xe000ecfc

08001618 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001618:	2800      	cmp	r0, #0
 800161a:	db07      	blt.n	800162c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161c:	f000 011f 	and.w	r1, r0, #31
 8001620:	2301      	movs	r3, #1
 8001622:	0940      	lsrs	r0, r0, #5
 8001624:	4a02      	ldr	r2, [pc, #8]	; (8001630 <HAL_NVIC_EnableIRQ+0x18>)
 8001626:	408b      	lsls	r3, r1
 8001628:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	e000e100 	.word	0xe000e100

08001634 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001634:	2800      	cmp	r0, #0
 8001636:	db0d      	blt.n	8001654 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001638:	0943      	lsrs	r3, r0, #5
 800163a:	3320      	adds	r3, #32
 800163c:	2201      	movs	r2, #1
 800163e:	4906      	ldr	r1, [pc, #24]	; (8001658 <HAL_NVIC_DisableIRQ+0x24>)
 8001640:	f000 001f 	and.w	r0, r0, #31
 8001644:	fa02 f000 	lsl.w	r0, r2, r0
 8001648:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800164c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001650:	f3bf 8f6f 	isb	sy
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100

0800165c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800165c:	3801      	subs	r0, #1
 800165e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001662:	d20e      	bcs.n	8001682 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001666:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	4c08      	ldr	r4, [pc, #32]	; (800168c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166c:	20f0      	movs	r0, #240	; 0xf0
 800166e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001672:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001674:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001676:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800167a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800167c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001680:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	e000e010 	.word	0xe000e010
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001692:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff fc92 	bl	8000fbc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001698:	2c00      	cmp	r4, #0
 800169a:	d073      	beq.n	8001784 <HAL_DMA_Init+0xf4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800169c:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800169e:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80016a0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80016a4:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80016a6:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 80016a8:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 80016ac:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80016b0:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 80016b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016b4:	e005      	b.n	80016c2 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016b6:	f7ff fc81 	bl	8000fbc <HAL_GetTick>
 80016ba:	1b40      	subs	r0, r0, r5
 80016bc:	2805      	cmp	r0, #5
 80016be:	d83b      	bhi.n	8001738 <HAL_DMA_Init+0xa8>
 80016c0:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	07d1      	lsls	r1, r2, #31
 80016c6:	d4f6      	bmi.n	80016b6 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016c8:	68a7      	ldr	r7, [r4, #8]
 80016ca:	6862      	ldr	r2, [r4, #4]
 80016cc:	68e6      	ldr	r6, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ce:	6925      	ldr	r5, [r4, #16]
 80016d0:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016d2:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016d4:	433a      	orrs	r2, r7
 80016d6:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016d8:	432a      	orrs	r2, r5
 80016da:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016dc:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.Mode                | hdma->Init.Priority;
 80016de:	6a25      	ldr	r5, [r4, #32]
  tmp = hdma->Instance->CR;
 80016e0:	681f      	ldr	r7, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016e2:	4e35      	ldr	r6, [pc, #212]	; (80017b8 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016e4:	4302      	orrs	r2, r0
 80016e6:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 80016ea:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016ec:	403e      	ands	r6, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016ee:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016f0:	ea42 0206 	orr.w	r2, r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016f4:	d027      	beq.n	8001746 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016f8:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016fa:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80016fe:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4d2e      	ldr	r5, [pc, #184]	; (80017bc <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8001704:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001706:	3a10      	subs	r2, #16
 8001708:	fba5 1202 	umull	r1, r2, r5, r2
 800170c:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800170e:	482c      	ldr	r0, [pc, #176]	; (80017c0 <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001710:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001714:	5c81      	ldrb	r1, [r0, r2]
 8001716:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001718:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800171c:	2a03      	cmp	r2, #3
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800171e:	bf88      	it	hi
 8001720:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001722:	223f      	movs	r2, #63	; 0x3f
 8001724:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8001726:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001728:	2100      	movs	r1, #0
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800172a:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 800172c:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800172e:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001730:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001732:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8001736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001738:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800173a:	2220      	movs	r2, #32
 800173c:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800173e:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001740:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8001744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001746:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001748:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 800174a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800174c:	4329      	orrs	r1, r5
 800174e:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8001750:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001752:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8001754:	f046 0104 	orr.w	r1, r6, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001758:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 800175c:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800175e:	2d00      	cmp	r5, #0
 8001760:	d0ce      	beq.n	8001700 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001762:	b188      	cbz	r0, 8001788 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001764:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001768:	d018      	beq.n	800179c <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800176a:	2e02      	cmp	r6, #2
 800176c:	d903      	bls.n	8001776 <HAL_DMA_Init+0xe6>
 800176e:	2e03      	cmp	r6, #3
 8001770:	d1c6      	bne.n	8001700 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001772:	01ea      	lsls	r2, r5, #7
 8001774:	d5c4      	bpl.n	8001700 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 8001776:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001778:	2240      	movs	r2, #64	; 0x40
 800177a:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 800177c:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 800177e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001784:	2001      	movs	r0, #1
 8001786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8001788:	2e01      	cmp	r6, #1
 800178a:	d003      	beq.n	8001794 <HAL_DMA_Init+0x104>
 800178c:	d3f1      	bcc.n	8001772 <HAL_DMA_Init+0xe2>
 800178e:	2e02      	cmp	r6, #2
 8001790:	d1b6      	bne.n	8001700 <HAL_DMA_Init+0x70>
 8001792:	e7ee      	b.n	8001772 <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001794:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001798:	d1b2      	bne.n	8001700 <HAL_DMA_Init+0x70>
 800179a:	e7ec      	b.n	8001776 <HAL_DMA_Init+0xe6>
    switch (tmp)
 800179c:	2e03      	cmp	r6, #3
 800179e:	d8af      	bhi.n	8001700 <HAL_DMA_Init+0x70>
 80017a0:	a201      	add	r2, pc, #4	; (adr r2, 80017a8 <HAL_DMA_Init+0x118>)
 80017a2:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 80017a6:	bf00      	nop
 80017a8:	08001777 	.word	0x08001777
 80017ac:	08001773 	.word	0x08001773
 80017b0:	08001777 	.word	0x08001777
 80017b4:	08001795 	.word	0x08001795
 80017b8:	f010803f 	.word	0xf010803f
 80017bc:	aaaaaaab 	.word	0xaaaaaaab
 80017c0:	08006654 	.word	0x08006654

080017c4 <HAL_DMA_Start_IT>:
{
 80017c4:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80017c6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80017ca:	2c01      	cmp	r4, #1
 80017cc:	d00d      	beq.n	80017ea <HAL_DMA_Start_IT+0x26>
  if(HAL_DMA_STATE_READY == hdma->State)
 80017ce:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017d2:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80017d4:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80017d6:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 80017d8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80017dc:	d008      	beq.n	80017f0 <HAL_DMA_Start_IT+0x2c>
    __HAL_UNLOCK(hdma);	  
 80017de:	2300      	movs	r3, #0
 80017e0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 80017e4:	2002      	movs	r0, #2
}
 80017e6:	bcf0      	pop	{r4, r5, r6, r7}
 80017e8:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80017ea:	2002      	movs	r0, #2
}
 80017ec:	bcf0      	pop	{r4, r5, r6, r7}
 80017ee:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80017f0:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80017f2:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f4:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80017f6:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017fa:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80017fc:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017fe:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001800:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001804:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001806:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001808:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 800180a:	bf0a      	itet	eq
 800180c:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800180e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001810:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001812:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 8001814:	bf18      	it	ne
 8001816:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001818:	233f      	movs	r3, #63	; 0x3f
 800181a:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 800181c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800181e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001820:	6823      	ldr	r3, [r4, #0]
 8001822:	f043 0316 	orr.w	r3, r3, #22
 8001826:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001828:	6963      	ldr	r3, [r4, #20]
 800182a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800182e:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001830:	b11a      	cbz	r2, 800183a <HAL_DMA_Start_IT+0x76>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	f043 0308 	orr.w	r3, r3, #8
 8001838:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001842:	2000      	movs	r0, #0
 8001844:	e7cf      	b.n	80017e6 <HAL_DMA_Start_IT+0x22>
 8001846:	bf00      	nop

08001848 <HAL_DMA_IRQHandler>:
{
 8001848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800184a:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800184c:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800184e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8001850:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001852:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001854:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001856:	4962      	ldr	r1, [pc, #392]	; (80019e0 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001858:	2208      	movs	r2, #8
 800185a:	409a      	lsls	r2, r3
 800185c:	4215      	tst	r5, r2
{
 800185e:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001860:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001862:	d003      	beq.n	800186c <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001864:	6801      	ldr	r1, [r0, #0]
 8001866:	6808      	ldr	r0, [r1, #0]
 8001868:	0740      	lsls	r0, r0, #29
 800186a:	d476      	bmi.n	800195a <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800186c:	2201      	movs	r2, #1
 800186e:	409a      	lsls	r2, r3
 8001870:	4215      	tst	r5, r2
 8001872:	d003      	beq.n	800187c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001874:	6821      	ldr	r1, [r4, #0]
 8001876:	6949      	ldr	r1, [r1, #20]
 8001878:	0608      	lsls	r0, r1, #24
 800187a:	d468      	bmi.n	800194e <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800187c:	2204      	movs	r2, #4
 800187e:	409a      	lsls	r2, r3
 8001880:	4215      	tst	r5, r2
 8001882:	d003      	beq.n	800188c <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001884:	6821      	ldr	r1, [r4, #0]
 8001886:	6809      	ldr	r1, [r1, #0]
 8001888:	0789      	lsls	r1, r1, #30
 800188a:	d45a      	bmi.n	8001942 <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800188c:	2210      	movs	r2, #16
 800188e:	409a      	lsls	r2, r3
 8001890:	4215      	tst	r5, r2
 8001892:	d003      	beq.n	800189c <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001894:	6821      	ldr	r1, [r4, #0]
 8001896:	6808      	ldr	r0, [r1, #0]
 8001898:	0700      	lsls	r0, r0, #28
 800189a:	d43f      	bmi.n	800191c <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800189c:	2220      	movs	r2, #32
 800189e:	409a      	lsls	r2, r3
 80018a0:	4215      	tst	r5, r2
 80018a2:	d003      	beq.n	80018ac <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018a4:	6821      	ldr	r1, [r4, #0]
 80018a6:	6808      	ldr	r0, [r1, #0]
 80018a8:	06c0      	lsls	r0, r0, #27
 80018aa:	d425      	bmi.n	80018f8 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80018ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80018ae:	b30b      	cbz	r3, 80018f4 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80018b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80018b2:	07da      	lsls	r2, r3, #31
 80018b4:	d51a      	bpl.n	80018ec <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 80018b6:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80018b8:	6821      	ldr	r1, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80018ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80018be:	680b      	ldr	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80018c0:	4a48      	ldr	r2, [pc, #288]	; (80019e4 <HAL_DMA_IRQHandler+0x19c>)
      __HAL_DMA_DISABLE(hdma);
 80018c2:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80018c6:	fba2 0206 	umull	r0, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 80018ca:	600b      	str	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80018cc:	0a92      	lsrs	r2, r2, #10
 80018ce:	e002      	b.n	80018d6 <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80018d0:	680b      	ldr	r3, [r1, #0]
 80018d2:	07db      	lsls	r3, r3, #31
 80018d4:	d504      	bpl.n	80018e0 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 80018d6:	9b01      	ldr	r3, [sp, #4]
 80018d8:	3301      	adds	r3, #1
 80018da:	429a      	cmp	r2, r3
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	d2f7      	bcs.n	80018d0 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 80018e0:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 80018e2:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80018e4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80018e8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80018ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80018ee:	b10b      	cbz	r3, 80018f4 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 80018f0:	4620      	mov	r0, r4
 80018f2:	4798      	blx	r3
}
 80018f4:	b003      	add	sp, #12
 80018f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018f8:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018fa:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80018fe:	2a05      	cmp	r2, #5
 8001900:	d03b      	beq.n	800197a <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001902:	680b      	ldr	r3, [r1, #0]
 8001904:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001908:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800190a:	d054      	beq.n	80019b6 <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800190c:	0319      	lsls	r1, r3, #12
 800190e:	d55f      	bpl.n	80019d0 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8001910:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0ca      	beq.n	80018ac <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 8001916:	4620      	mov	r0, r4
 8001918:	4798      	blx	r3
 800191a:	e7c7      	b.n	80018ac <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800191c:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800191e:	680a      	ldr	r2, [r1, #0]
 8001920:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001924:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001926:	d122      	bne.n	800196e <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001928:	05d2      	lsls	r2, r2, #23
 800192a:	d403      	bmi.n	8001934 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800192c:	680a      	ldr	r2, [r1, #0]
 800192e:	f022 0208 	bic.w	r2, r2, #8
 8001932:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001934:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001936:	2a00      	cmp	r2, #0
 8001938:	d0b0      	beq.n	800189c <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800193a:	4620      	mov	r0, r4
 800193c:	4790      	blx	r2
 800193e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001940:	e7ac      	b.n	800189c <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001942:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001944:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001946:	f042 0204 	orr.w	r2, r2, #4
 800194a:	6562      	str	r2, [r4, #84]	; 0x54
 800194c:	e79e      	b.n	800188c <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800194e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001950:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001952:	f042 0202 	orr.w	r2, r2, #2
 8001956:	6562      	str	r2, [r4, #84]	; 0x54
 8001958:	e790      	b.n	800187c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800195a:	6808      	ldr	r0, [r1, #0]
 800195c:	f020 0004 	bic.w	r0, r0, #4
 8001960:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001962:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001964:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001966:	f042 0201 	orr.w	r2, r2, #1
 800196a:	6562      	str	r2, [r4, #84]	; 0x54
 800196c:	e77e      	b.n	800186c <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800196e:	0311      	lsls	r1, r2, #12
 8001970:	d5e0      	bpl.n	8001934 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001972:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001974:	2a00      	cmp	r2, #0
 8001976:	d1e0      	bne.n	800193a <HAL_DMA_IRQHandler+0xf2>
 8001978:	e790      	b.n	800189c <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800197a:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800197c:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800197e:	f022 0216 	bic.w	r2, r2, #22
 8001982:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001984:	694a      	ldr	r2, [r1, #20]
 8001986:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800198a:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800198c:	b320      	cbz	r0, 80019d8 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800198e:	680a      	ldr	r2, [r1, #0]
 8001990:	f022 0208 	bic.w	r2, r2, #8
 8001994:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001996:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8001998:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800199e:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 80019a0:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019a2:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 80019a4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80019a8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80019ac:	2900      	cmp	r1, #0
 80019ae:	d0a1      	beq.n	80018f4 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 80019b0:	4620      	mov	r0, r4
 80019b2:	4788      	blx	r1
 80019b4:	e79e      	b.n	80018f4 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019b6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80019ba:	d1a9      	bne.n	8001910 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019bc:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80019be:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019c0:	f022 0210 	bic.w	r2, r2, #16
 80019c4:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 80019c6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80019ca:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 80019ce:	e79f      	b.n	8001910 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 80019d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d19f      	bne.n	8001916 <HAL_DMA_IRQHandler+0xce>
 80019d6:	e769      	b.n	80018ac <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019d8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80019da:	2a00      	cmp	r2, #0
 80019dc:	d1d7      	bne.n	800198e <HAL_DMA_IRQHandler+0x146>
 80019de:	e7da      	b.n	8001996 <HAL_DMA_IRQHandler+0x14e>
 80019e0:	2000000c 	.word	0x2000000c
 80019e4:	1b4e81b5 	.word	0x1b4e81b5

080019e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019ec:	f8d1 c000 	ldr.w	ip, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f0:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8001bf0 <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f4:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8001bf4 <HAL_GPIO_Init+0x20c>
{
 80019f8:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019fa:	2500      	movs	r5, #0
 80019fc:	e003      	b.n	8001a06 <HAL_GPIO_Init+0x1e>
 80019fe:	3501      	adds	r5, #1
 8001a00:	2d10      	cmp	r5, #16
 8001a02:	f000 8093 	beq.w	8001b2c <HAL_GPIO_Init+0x144>
    ioposition = 0x01U << position;
 8001a06:	2301      	movs	r3, #1
 8001a08:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a0a:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d1f5      	bne.n	80019fe <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a12:	684e      	ldr	r6, [r1, #4]
 8001a14:	f026 0a10 	bic.w	sl, r6, #16
 8001a18:	f1ba 0f02 	cmp.w	sl, #2
 8001a1c:	f000 8089 	beq.w	8001b32 <HAL_GPIO_Init+0x14a>
 8001a20:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a24:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001a26:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a2a:	fa04 f409 	lsl.w	r4, r4, r9
 8001a2e:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a30:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a34:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a38:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a3c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a40:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a44:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001a48:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a4a:	f240 8098 	bls.w	8001b7e <HAL_GPIO_Init+0x196>
      temp = GPIOx->PUPDR;
 8001a4e:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a50:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a52:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a54:	fa03 f309 	lsl.w	r3, r3, r9
 8001a58:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8001a5a:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a5c:	00f3      	lsls	r3, r6, #3
 8001a5e:	d5ce      	bpl.n	80019fe <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a60:	f04f 0900 	mov.w	r9, #0
 8001a64:	f8cd 9004 	str.w	r9, [sp, #4]
 8001a68:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a70:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 8001a74:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8001a78:	f025 0303 	bic.w	r3, r5, #3
 8001a7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a80:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8001a84:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8001a88:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a8a:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8e:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a90:	f8d3 a008 	ldr.w	sl, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a94:	00a4      	lsls	r4, r4, #2
 8001a96:	270f      	movs	r7, #15
 8001a98:	40a7      	lsls	r7, r4
 8001a9a:	ea2a 0a07 	bic.w	sl, sl, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a9e:	4f4e      	ldr	r7, [pc, #312]	; (8001bd8 <HAL_GPIO_Init+0x1f0>)
 8001aa0:	42b8      	cmp	r0, r7
 8001aa2:	d01a      	beq.n	8001ada <HAL_GPIO_Init+0xf2>
 8001aa4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001aa8:	42b8      	cmp	r0, r7
 8001aaa:	d07b      	beq.n	8001ba4 <HAL_GPIO_Init+0x1bc>
 8001aac:	4f4b      	ldr	r7, [pc, #300]	; (8001bdc <HAL_GPIO_Init+0x1f4>)
 8001aae:	42b8      	cmp	r0, r7
 8001ab0:	d07d      	beq.n	8001bae <HAL_GPIO_Init+0x1c6>
 8001ab2:	4f4b      	ldr	r7, [pc, #300]	; (8001be0 <HAL_GPIO_Init+0x1f8>)
 8001ab4:	42b8      	cmp	r0, r7
 8001ab6:	d07f      	beq.n	8001bb8 <HAL_GPIO_Init+0x1d0>
 8001ab8:	4f4a      	ldr	r7, [pc, #296]	; (8001be4 <HAL_GPIO_Init+0x1fc>)
 8001aba:	42b8      	cmp	r0, r7
 8001abc:	f000 8081 	beq.w	8001bc2 <HAL_GPIO_Init+0x1da>
 8001ac0:	4f49      	ldr	r7, [pc, #292]	; (8001be8 <HAL_GPIO_Init+0x200>)
 8001ac2:	42b8      	cmp	r0, r7
 8001ac4:	f000 8082 	beq.w	8001bcc <HAL_GPIO_Init+0x1e4>
 8001ac8:	4f48      	ldr	r7, [pc, #288]	; (8001bec <HAL_GPIO_Init+0x204>)
 8001aca:	42b8      	cmp	r0, r7
 8001acc:	bf0c      	ite	eq
 8001ace:	f04f 0906 	moveq.w	r9, #6
 8001ad2:	f04f 0907 	movne.w	r9, #7
 8001ad6:	fa09 f904 	lsl.w	r9, r9, r4
 8001ada:	ea4a 0709 	orr.w	r7, sl, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ade:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 8001ae0:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001ae4:	43d4      	mvns	r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ae6:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	bf54      	ite	pl
 8001aea:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001aec:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 8001aee:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001af2:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001af6:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001af8:	bf54      	ite	pl
 8001afa:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001afc:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 8001afe:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b02:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b06:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001b08:	bf54      	ite	pl
 8001b0a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001b0c:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8001b0e:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001b12:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b16:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b18:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8001b1c:	bf54      	ite	pl
 8001b1e:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001b20:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b22:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8001b24:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b28:	f47f af6d 	bne.w	8001a06 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001b2c:	b003      	add	sp, #12
 8001b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 8001b32:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001b36:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b3a:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 8001b3e:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b42:	00bf      	lsls	r7, r7, #2
 8001b44:	f04f 0b0f 	mov.w	fp, #15
 8001b48:	fa0b fb07 	lsl.w	fp, fp, r7
 8001b4c:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b50:	690c      	ldr	r4, [r1, #16]
 8001b52:	40bc      	lsls	r4, r7
 8001b54:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001b58:	f8c9 4020 	str.w	r4, [r9, #32]
 8001b5c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b60:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001b62:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b66:	fa04 f409 	lsl.w	r4, r4, r9
 8001b6a:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b6c:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b70:	ea04 0a0a 	and.w	sl, r4, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b74:	fa07 f709 	lsl.w	r7, r7, r9
 8001b78:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8001b7c:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001b7e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b80:	ea07 0a04 	and.w	sl, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b84:	68cf      	ldr	r7, [r1, #12]
 8001b86:	fa07 f709 	lsl.w	r7, r7, r9
 8001b8a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001b8e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001b90:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b94:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b98:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b9c:	40af      	lsls	r7, r5
 8001b9e:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8001ba0:	6047      	str	r7, [r0, #4]
 8001ba2:	e754      	b.n	8001a4e <HAL_GPIO_Init+0x66>
 8001ba4:	f04f 0901 	mov.w	r9, #1
 8001ba8:	fa09 f904 	lsl.w	r9, r9, r4
 8001bac:	e795      	b.n	8001ada <HAL_GPIO_Init+0xf2>
 8001bae:	f04f 0902 	mov.w	r9, #2
 8001bb2:	fa09 f904 	lsl.w	r9, r9, r4
 8001bb6:	e790      	b.n	8001ada <HAL_GPIO_Init+0xf2>
 8001bb8:	f04f 0903 	mov.w	r9, #3
 8001bbc:	fa09 f904 	lsl.w	r9, r9, r4
 8001bc0:	e78b      	b.n	8001ada <HAL_GPIO_Init+0xf2>
 8001bc2:	f04f 0904 	mov.w	r9, #4
 8001bc6:	fa09 f904 	lsl.w	r9, r9, r4
 8001bca:	e786      	b.n	8001ada <HAL_GPIO_Init+0xf2>
 8001bcc:	f04f 0905 	mov.w	r9, #5
 8001bd0:	fa09 f904 	lsl.w	r9, r9, r4
 8001bd4:	e781      	b.n	8001ada <HAL_GPIO_Init+0xf2>
 8001bd6:	bf00      	nop
 8001bd8:	40020000 	.word	0x40020000
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020c00 	.word	0x40020c00
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40021400 	.word	0x40021400
 8001bec:	40021800 	.word	0x40021800
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40013c00 	.word	0x40013c00

08001bf8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bf8:	6903      	ldr	r3, [r0, #16]
 8001bfa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001bfc:	bf14      	ite	ne
 8001bfe:	2001      	movne	r0, #1
 8001c00:	2000      	moveq	r0, #0
 8001c02:	4770      	bx	lr

08001c04 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c04:	b902      	cbnz	r2, 8001c08 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c06:	0409      	lsls	r1, r1, #16
 8001c08:	6181      	str	r1, [r0, #24]
 8001c0a:	4770      	bx	lr

08001c0c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop

08001c10 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001c12:	6951      	ldr	r1, [r2, #20]
 8001c14:	4201      	tst	r1, r0
 8001c16:	d100      	bne.n	8001c1a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001c18:	4770      	bx	lr
{
 8001c1a:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c1c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c1e:	f7ff fff5 	bl	8001c0c <HAL_GPIO_EXTI_Callback>
 8001c22:	bd08      	pop	{r3, pc}
 8001c24:	40013c00 	.word	0x40013c00

08001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c2c:	4680      	mov	r8, r0
 8001c2e:	4617      	mov	r7, r2
 8001c30:	4699      	mov	r9, r3
 8001c32:	f3c1 4607 	ubfx	r6, r1, #16, #8
 8001c36:	b28d      	uxth	r5, r1
 8001c38:	f8d8 4000 	ldr.w	r4, [r8]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c3c:	2e01      	cmp	r6, #1
 8001c3e:	d026      	beq.n	8001c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x66>
 8001c40:	69a0      	ldr	r0, [r4, #24]
 8001c42:	ea35 0300 	bics.w	r3, r5, r0
 8001c46:	bf14      	ite	ne
 8001c48:	2001      	movne	r0, #1
 8001c4a:	2000      	moveq	r0, #0
 8001c4c:	b338      	cbz	r0, 8001c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c4e:	6960      	ldr	r0, [r4, #20]
 8001c50:	0542      	lsls	r2, r0, #21
 8001c52:	d426      	bmi.n	8001ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c54:	1c7b      	adds	r3, r7, #1
 8001c56:	d0f1      	beq.n	8001c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x14>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c58:	f7ff f9b0 	bl	8000fbc <HAL_GetTick>
 8001c5c:	eba0 0009 	sub.w	r0, r0, r9
 8001c60:	4287      	cmp	r7, r0
 8001c62:	d301      	bcc.n	8001c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>
 8001c64:	2f00      	cmp	r7, #0
 8001c66:	d1e7      	bne.n	8001c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c68:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c6a:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c6c:	f8c8 2030 	str.w	r2, [r8, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c70:	f888 303d 	strb.w	r3, [r8, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c74:	f888 203e 	strb.w	r2, [r8, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c78:	f8d8 3040 	ldr.w	r3, [r8, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c7c:	f888 203c 	strb.w	r2, [r8, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c80:	f043 0320 	orr.w	r3, r3, #32
 8001c84:	f8c8 3040 	str.w	r3, [r8, #64]	; 0x40

        return HAL_ERROR;
 8001c88:	2001      	movs	r0, #1
 8001c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c8e:	6962      	ldr	r2, [r4, #20]
 8001c90:	ea35 0302 	bics.w	r3, r5, r2
 8001c94:	bf14      	ite	ne
 8001c96:	2001      	movne	r0, #1
 8001c98:	2000      	moveq	r0, #0
 8001c9a:	2800      	cmp	r0, #0
 8001c9c:	d1d7      	bne.n	8001c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x26>
      }
    }
  }
  return HAL_OK;
}
 8001c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ca2:	6823      	ldr	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ca4:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ca6:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      hi2c->State               = HAL_I2C_STATE_READY;
 8001cae:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb0:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cb2:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001cb4:	f8c8 2030 	str.w	r2, [r8, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001cb8:	f888 103d 	strb.w	r1, [r8, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cbc:	f888 203e 	strb.w	r2, [r8, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cc0:	f8d8 3040 	ldr.w	r3, [r8, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001cc4:	f888 203c 	strb.w	r2, [r8, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	f8c8 3040 	str.w	r3, [r8, #64]	; 0x40
      return HAL_ERROR;
 8001cd0:	2001      	movs	r0, #1
 8001cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001cd6:	bf00      	nop

08001cd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cd8:	b570      	push	{r4, r5, r6, lr}
 8001cda:	4605      	mov	r5, r0
 8001cdc:	460c      	mov	r4, r1
 8001cde:	4616      	mov	r6, r2

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ce0:	e008      	b.n	8001cf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001ce2:	6951      	ldr	r1, [r2, #20]
 8001ce4:	06c9      	lsls	r1, r1, #27
 8001ce6:	d41b      	bmi.n	8001d20 <I2C_WaitOnRXNEFlagUntilTimeout+0x48>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ce8:	f7ff f968 	bl	8000fbc <HAL_GetTick>
 8001cec:	1b80      	subs	r0, r0, r6
 8001cee:	42a0      	cmp	r0, r4
 8001cf0:	d807      	bhi.n	8001d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8001cf2:	b134      	cbz	r4, 8001d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001cf4:	682a      	ldr	r2, [r5, #0]
 8001cf6:	6953      	ldr	r3, [r2, #20]
 8001cf8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001cfc:	d0f1      	beq.n	8001ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001cfe:	2000      	movs	r0, #0
}
 8001d00:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d02:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d04:	2320      	movs	r3, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d06:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d08:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d0c:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d10:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001d12:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d16:	f043 0320 	orr.w	r3, r3, #32
 8001d1a:	642b      	str	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d20:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d24:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d26:	6150      	str	r0, [r2, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d28:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d2a:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d2e:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001d32:	6c2a      	ldr	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001d34:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001d38:	642a      	str	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
 8001d3e:	bf00      	nop

08001d40 <I2C_WaitOnFlagUntilTimeout>:
{
 8001d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d44:	4680      	mov	r8, r0
 8001d46:	4617      	mov	r7, r2
 8001d48:	461d      	mov	r5, r3
 8001d4a:	f3c1 4607 	ubfx	r6, r1, #16, #8
 8001d4e:	b28c      	uxth	r4, r1
 8001d50:	f8d8 1000 	ldr.w	r1, [r8]
 8001d54:	e009      	b.n	8001d6a <I2C_WaitOnFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d56:	6988      	ldr	r0, [r1, #24]
 8001d58:	ea34 0300 	bics.w	r3, r4, r0
 8001d5c:	bf0c      	ite	eq
 8001d5e:	2001      	moveq	r0, #1
 8001d60:	2000      	movne	r0, #0
 8001d62:	42b8      	cmp	r0, r7
 8001d64:	d10b      	bne.n	8001d7e <I2C_WaitOnFlagUntilTimeout+0x3e>
    if (Timeout != HAL_MAX_DELAY)
 8001d66:	1c6b      	adds	r3, r5, #1
 8001d68:	d10c      	bne.n	8001d84 <I2C_WaitOnFlagUntilTimeout+0x44>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d6a:	2e01      	cmp	r6, #1
 8001d6c:	d1f3      	bne.n	8001d56 <I2C_WaitOnFlagUntilTimeout+0x16>
 8001d6e:	694b      	ldr	r3, [r1, #20]
 8001d70:	ea34 0303 	bics.w	r3, r4, r3
 8001d74:	bf0c      	ite	eq
 8001d76:	2001      	moveq	r0, #1
 8001d78:	2000      	movne	r0, #0
 8001d7a:	42b8      	cmp	r0, r7
 8001d7c:	d0f3      	beq.n	8001d66 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001d7e:	2000      	movs	r0, #0
}
 8001d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d84:	f7ff f91a 	bl	8000fbc <HAL_GetTick>
 8001d88:	9b06      	ldr	r3, [sp, #24]
 8001d8a:	1ac0      	subs	r0, r0, r3
 8001d8c:	4285      	cmp	r5, r0
 8001d8e:	d301      	bcc.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0x54>
 8001d90:	2d00      	cmp	r5, #0
 8001d92:	d1dd      	bne.n	8001d50 <I2C_WaitOnFlagUntilTimeout+0x10>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d94:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d96:	2320      	movs	r3, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d98:	f8c8 2030 	str.w	r2, [r8, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d9c:	f888 303d 	strb.w	r3, [r8, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001da0:	f888 203e 	strb.w	r2, [r8, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001da4:	f8d8 3040 	ldr.w	r3, [r8, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001da8:	f888 203c 	strb.w	r2, [r8, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dac:	f043 0320 	orr.w	r3, r3, #32
 8001db0:	f8c8 3040 	str.w	r3, [r8, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001db4:	2001      	movs	r0, #1
 8001db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dba:	bf00      	nop

08001dbc <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	f000 80a9 	beq.w	8001f14 <HAL_I2C_Init+0x158>
{
 8001dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dc4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001dc8:	4604      	mov	r4, r0
 8001dca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 808b 	beq.w	8001eea <HAL_I2C_Init+0x12e>
  __HAL_I2C_DISABLE(hi2c);
 8001dd4:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dd6:	2324      	movs	r3, #36	; 0x24
 8001dd8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001ddc:	6813      	ldr	r3, [r2, #0]
 8001dde:	f023 0301 	bic.w	r3, r3, #1
 8001de2:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001de4:	f000 faac 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001de8:	6861      	ldr	r1, [r4, #4]
 8001dea:	4b4b      	ldr	r3, [pc, #300]	; (8001f18 <HAL_I2C_Init+0x15c>)
 8001dec:	4299      	cmp	r1, r3
 8001dee:	d84b      	bhi.n	8001e88 <HAL_I2C_Init+0xcc>
 8001df0:	4b4a      	ldr	r3, [pc, #296]	; (8001f1c <HAL_I2C_Init+0x160>)
 8001df2:	4298      	cmp	r0, r3
 8001df4:	d977      	bls.n	8001ee6 <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001df6:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001df8:	4b49      	ldr	r3, [pc, #292]	; (8001f20 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dfa:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001dfc:	fba3 6300 	umull	r6, r3, r3, r0
 8001e00:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e02:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001e06:	431d      	orrs	r5, r3
 8001e08:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e0a:	6a15      	ldr	r5, [r2, #32]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001e12:	432b      	orrs	r3, r5
 8001e14:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e16:	69d5      	ldr	r5, [r2, #28]
 8001e18:	0049      	lsls	r1, r1, #1
 8001e1a:	3801      	subs	r0, #1
 8001e1c:	fbb0 f0f1 	udiv	r0, r0, r1
 8001e20:	3001      	adds	r0, #1
 8001e22:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001e26:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001e2a:	2804      	cmp	r0, #4
 8001e2c:	bf38      	it	cc
 8001e2e:	2004      	movcc	r0, #4
 8001e30:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001e34:	4328      	orrs	r0, r5
 8001e36:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e38:	6815      	ldr	r5, [r2, #0]
 8001e3a:	69e0      	ldr	r0, [r4, #28]
 8001e3c:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e3e:	6921      	ldr	r1, [r4, #16]
 8001e40:	68e7      	ldr	r7, [r4, #12]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e42:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e44:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8001e48:	4330      	orrs	r0, r6
 8001e4a:	4328      	orrs	r0, r5
 8001e4c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e4e:	6890      	ldr	r0, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e50:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e52:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 8001e56:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8001e5a:	4339      	orrs	r1, r7
 8001e5c:	4301      	orrs	r1, r0
 8001e5e:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e60:	68d1      	ldr	r1, [r2, #12]
 8001e62:	432b      	orrs	r3, r5
 8001e64:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001e68:	430b      	orrs	r3, r1
 8001e6a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001e6c:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e6e:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8001e70:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8001e74:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8001e76:	6011      	str	r1, [r2, #0]
  return HAL_OK;
 8001e78:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e7a:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e7c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e80:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e82:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8001e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e88:	4b26      	ldr	r3, [pc, #152]	; (8001f24 <HAL_I2C_Init+0x168>)
 8001e8a:	4298      	cmp	r0, r3
 8001e8c:	d92b      	bls.n	8001ee6 <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e8e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001e90:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e92:	6857      	ldr	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e94:	f8df e090 	ldr.w	lr, [pc, #144]	; 8001f28 <HAL_I2C_Init+0x16c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e98:	68a6      	ldr	r6, [r4, #8]
  freqrange = I2C_FREQRANGE(pclk1);
 8001e9a:	fba3 5300 	umull	r5, r3, r3, r0
 8001e9e:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ea0:	f027 073f 	bic.w	r7, r7, #63	; 0x3f
 8001ea4:	432f      	orrs	r7, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ea6:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001eaa:	6057      	str	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eac:	fb03 f305 	mul.w	r3, r3, r5
 8001eb0:	fbae 5303 	umull	r5, r3, lr, r3
 8001eb4:	6a15      	ldr	r5, [r2, #32]
 8001eb6:	099b      	lsrs	r3, r3, #6
 8001eb8:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	432b      	orrs	r3, r5
 8001ec0:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ec2:	69d5      	ldr	r5, [r2, #28]
 8001ec4:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001ec8:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001ecc:	b996      	cbnz	r6, 8001ef4 <HAL_I2C_Init+0x138>
 8001ece:	1e43      	subs	r3, r0, #1
 8001ed0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001ed4:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ede:	b1bb      	cbz	r3, 8001f10 <HAL_I2C_Init+0x154>
 8001ee0:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8001ee4:	e7a6      	b.n	8001e34 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001eea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001eee:	f004 f895 	bl	800601c <HAL_I2C_MspInit>
 8001ef2:	e76f      	b.n	8001dd4 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ef4:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8001ef8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001efc:	1e43      	subs	r3, r0, #1
 8001efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f02:	3301      	adds	r3, #1
 8001f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f08:	b113      	cbz	r3, 8001f10 <HAL_I2C_Init+0x154>
 8001f0a:	f443 4040 	orr.w	r0, r3, #49152	; 0xc000
 8001f0e:	e791      	b.n	8001e34 <HAL_I2C_Init+0x78>
 8001f10:	2001      	movs	r0, #1
 8001f12:	e78f      	b.n	8001e34 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8001f14:	2001      	movs	r0, #1
}
 8001f16:	4770      	bx	lr
 8001f18:	000186a0 	.word	0x000186a0
 8001f1c:	001e847f 	.word	0x001e847f
 8001f20:	431bde83 	.word	0x431bde83
 8001f24:	003d08ff 	.word	0x003d08ff
 8001f28:	10624dd3 	.word	0x10624dd3

08001f2c <HAL_I2C_Master_Receive>:
{
 8001f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f30:	4604      	mov	r4, r0
 8001f32:	b088      	sub	sp, #32
 8001f34:	4698      	mov	r8, r3
 8001f36:	460d      	mov	r5, r1
 8001f38:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 8001f3a:	f7ff f83f 	bl	8000fbc <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f3e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	d004      	beq.n	8001f50 <HAL_I2C_Master_Receive+0x24>
    return HAL_BUSY;
 8001f46:	2502      	movs	r5, #2
}
 8001f48:	4628      	mov	r0, r5
 8001f4a:	b008      	add	sp, #32
 8001f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f50:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f52:	9000      	str	r0, [sp, #0]
 8001f54:	2319      	movs	r3, #25
 8001f56:	2201      	movs	r2, #1
 8001f58:	49a0      	ldr	r1, [pc, #640]	; (80021dc <HAL_I2C_Master_Receive+0x2b0>)
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	f7ff fef0 	bl	8001d40 <I2C_WaitOnFlagUntilTimeout>
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d1f0      	bne.n	8001f46 <HAL_I2C_Master_Receive+0x1a>
    __HAL_LOCK(hi2c);
 8001f64:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d0ec      	beq.n	8001f46 <HAL_I2C_Master_Receive+0x1a>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f6c:	6823      	ldr	r3, [r4, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
    __HAL_LOCK(hi2c);
 8001f70:	2101      	movs	r1, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f72:	07d0      	lsls	r0, r2, #31
    __HAL_LOCK(hi2c);
 8001f74:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f78:	d402      	bmi.n	8001f80 <HAL_I2C_Master_Receive+0x54>
      __HAL_I2C_ENABLE(hi2c);
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f80:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f82:	4997      	ldr	r1, [pc, #604]	; (80021e0 <HAL_I2C_Master_Receive+0x2b4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f88:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f8a:	2222      	movs	r2, #34	; 0x22
 8001f8c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f90:	2210      	movs	r2, #16
 8001f92:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f96:	2200      	movs	r2, #0
 8001f98:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001f9a:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f9e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fa0:	62e1      	str	r1, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001fa2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fa4:	681a      	ldr	r2, [r3, #0]
    hi2c->pBuffPtr    = pData;
 8001fa6:	6267      	str	r7, [r4, #36]	; 0x24
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fa8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001fac:	2908      	cmp	r1, #8
    hi2c->XferSize    = hi2c->XferCount;
 8001fae:	8520      	strh	r0, [r4, #40]	; 0x28
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fb0:	601a      	str	r2, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001fb2:	d03a      	beq.n	800202a <HAL_I2C_Master_Receive+0xfe>
 8001fb4:	2901      	cmp	r1, #1
 8001fb6:	d038      	beq.n	800202a <HAL_I2C_Master_Receive+0xfe>
 8001fb8:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001fbc:	d035      	beq.n	800202a <HAL_I2C_Master_Receive+0xfe>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001fbe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001fc0:	2a11      	cmp	r2, #17
 8001fc2:	d032      	beq.n	800202a <HAL_I2C_Master_Receive+0xfe>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fc4:	9600      	str	r6, [sp, #0]
 8001fc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fce:	4620      	mov	r0, r4
 8001fd0:	f7ff feb6 	bl	8001d40 <I2C_WaitOnFlagUntilTimeout>
 8001fd4:	bb38      	cbnz	r0, 8002026 <HAL_I2C_Master_Receive+0xfa>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fd6:	6923      	ldr	r3, [r4, #16]
 8001fd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001fdc:	d12a      	bne.n	8002034 <HAL_I2C_Master_Receive+0x108>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001fde:	f045 0301 	orr.w	r3, r5, #1
 8001fe2:	6822      	ldr	r2, [r4, #0]
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001fe8:	4633      	mov	r3, r6
 8001fea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001fec:	497d      	ldr	r1, [pc, #500]	; (80021e4 <HAL_I2C_Master_Receive+0x2b8>)
 8001fee:	4620      	mov	r0, r4
 8001ff0:	f7ff fe1a 	bl	8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ff4:	4605      	mov	r5, r0
 8001ff6:	b9b0      	cbnz	r0, 8002026 <HAL_I2C_Master_Receive+0xfa>
    if (hi2c->XferSize == 0U)
 8001ff8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d14e      	bne.n	800209c <HAL_I2C_Master_Receive+0x170>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	9503      	str	r5, [sp, #12]
 8002002:	695a      	ldr	r2, [r3, #20]
 8002004:	9203      	str	r2, [sp, #12]
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	9203      	str	r2, [sp, #12]
 800200a:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002012:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002014:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002016:	2220      	movs	r2, #32
 8002018:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 800201c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002020:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8002024:	e790      	b.n	8001f48 <HAL_I2C_Master_Receive+0x1c>
      return HAL_ERROR;
 8002026:	2501      	movs	r5, #1
 8002028:	e78e      	b.n	8001f48 <HAL_I2C_Master_Receive+0x1c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	e7c7      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x98>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002034:	11ef      	asrs	r7, r5, #7
 8002036:	6823      	ldr	r3, [r4, #0]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002038:	496b      	ldr	r1, [pc, #428]	; (80021e8 <HAL_I2C_Master_Receive+0x2bc>)
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800203a:	f007 0706 	and.w	r7, r7, #6
 800203e:	f047 02f0 	orr.w	r2, r7, #240	; 0xf0
 8002042:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002044:	4620      	mov	r0, r4
 8002046:	4633      	mov	r3, r6
 8002048:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800204a:	f7ff fded 	bl	8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800204e:	2800      	cmp	r0, #0
 8002050:	d1e9      	bne.n	8002026 <HAL_I2C_Master_Receive+0xfa>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002052:	6823      	ldr	r3, [r4, #0]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002054:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002056:	4963      	ldr	r1, [pc, #396]	; (80021e4 <HAL_I2C_Master_Receive+0x2b8>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002058:	b2ed      	uxtb	r5, r5
 800205a:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800205c:	4620      	mov	r0, r4
 800205e:	4633      	mov	r3, r6
 8002060:	f7ff fde2 	bl	8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002064:	4602      	mov	r2, r0
 8002066:	2800      	cmp	r0, #0
 8002068:	d1dd      	bne.n	8002026 <HAL_I2C_Master_Receive+0xfa>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800206a:	6823      	ldr	r3, [r4, #0]
 800206c:	9007      	str	r0, [sp, #28]
 800206e:	6959      	ldr	r1, [r3, #20]
 8002070:	9107      	str	r1, [sp, #28]
 8002072:	6999      	ldr	r1, [r3, #24]
 8002074:	9107      	str	r1, [sp, #28]
 8002076:	9907      	ldr	r1, [sp, #28]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800207e:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002080:	4620      	mov	r0, r4
 8002082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002084:	9600      	str	r6, [sp, #0]
 8002086:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800208a:	f7ff fe59 	bl	8001d40 <I2C_WaitOnFlagUntilTimeout>
 800208e:	2800      	cmp	r0, #0
 8002090:	d1c9      	bne.n	8002026 <HAL_I2C_Master_Receive+0xfa>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	f047 07f1 	orr.w	r7, r7, #241	; 0xf1
 8002098:	611f      	str	r7, [r3, #16]
 800209a:	e7a5      	b.n	8001fe8 <HAL_I2C_Master_Receive+0xbc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800209c:	6822      	ldr	r2, [r4, #0]
    else if (hi2c->XferSize == 1U)
 800209e:	2b01      	cmp	r3, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020a0:	6811      	ldr	r1, [r2, #0]
    else if (hi2c->XferSize == 1U)
 80020a2:	f000 808c 	beq.w	80021be <HAL_I2C_Master_Receive+0x292>
    else if (hi2c->XferSize == 2U)
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	f000 80a2 	beq.w	80021f0 <HAL_I2C_Master_Receive+0x2c4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020ac:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80020b0:	6011      	str	r1, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020b2:	9506      	str	r5, [sp, #24]
 80020b4:	6951      	ldr	r1, [r2, #20]
 80020b6:	9106      	str	r1, [sp, #24]
 80020b8:	6992      	ldr	r2, [r2, #24]
 80020ba:	9206      	str	r2, [sp, #24]
 80020bc:	9a06      	ldr	r2, [sp, #24]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020be:	4f4b      	ldr	r7, [pc, #300]	; (80021ec <HAL_I2C_Master_Receive+0x2c0>)
      if (hi2c->XferSize <= 3U)
 80020c0:	2b03      	cmp	r3, #3
 80020c2:	d84f      	bhi.n	8002164 <HAL_I2C_Master_Receive+0x238>
        if (hi2c->XferSize == 1U)
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d06d      	beq.n	80021a4 <HAL_I2C_Master_Receive+0x278>
        else if (hi2c->XferSize == 2U)
 80020c8:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020ca:	9600      	str	r6, [sp, #0]
 80020cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	4639      	mov	r1, r7
 80020d4:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 80020d6:	d01c      	beq.n	8002112 <HAL_I2C_Master_Receive+0x1e6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020d8:	f7ff fe32 	bl	8001d40 <I2C_WaitOnFlagUntilTimeout>
 80020dc:	2800      	cmp	r0, #0
 80020de:	d1a2      	bne.n	8002026 <HAL_I2C_Master_Receive+0xfa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020e0:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020e4:	6819      	ldr	r1, [r3, #0]
 80020e6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80020ea:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	7013      	strb	r3, [r2, #0]
          hi2c->XferCount--;
 80020f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80020f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80020f4:	8d21      	ldrh	r1, [r4, #40]	; 0x28
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020f6:	9600      	str	r6, [sp, #0]
          hi2c->XferCount--;
 80020f8:	3b01      	subs	r3, #1
 80020fa:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80020fc:	f102 0e01 	add.w	lr, r2, #1
          hi2c->XferSize--;
 8002100:	3901      	subs	r1, #1
          hi2c->XferCount--;
 8002102:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002104:	9b0e      	ldr	r3, [sp, #56]	; 0x38
          hi2c->XferSize--;
 8002106:	8521      	strh	r1, [r4, #40]	; 0x28
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002108:	4602      	mov	r2, r0
          hi2c->pBuffPtr++;
 800210a:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800210e:	4639      	mov	r1, r7
 8002110:	4620      	mov	r0, r4
 8002112:	f7ff fe15 	bl	8001d40 <I2C_WaitOnFlagUntilTimeout>
 8002116:	2800      	cmp	r0, #0
 8002118:	d185      	bne.n	8002026 <HAL_I2C_Master_Receive+0xfa>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211a:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800211c:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002124:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800212a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800212c:	6a60      	ldr	r0, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800212e:	8d21      	ldrh	r1, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002130:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 8002132:	3b01      	subs	r3, #1
 8002134:	b29b      	uxth	r3, r3
 8002136:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002138:	6912      	ldr	r2, [r2, #16]
          hi2c->pBuffPtr++;
 800213a:	f100 0e01 	add.w	lr, r0, #1
          hi2c->XferSize--;
 800213e:	1e4b      	subs	r3, r1, #1
          hi2c->pBuffPtr++;
 8002140:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002144:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002146:	7042      	strb	r2, [r0, #1]
          hi2c->XferSize--;
 8002148:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800214a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800214c:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800214e:	3b01      	subs	r3, #1
          hi2c->XferCount--;
 8002150:	3a01      	subs	r2, #1
          hi2c->XferSize--;
 8002152:	b29b      	uxth	r3, r3
          hi2c->XferCount--;
 8002154:	b292      	uxth	r2, r2
          hi2c->pBuffPtr++;
 8002156:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8002158:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800215a:	8562      	strh	r2, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800215c:	6261      	str	r1, [r4, #36]	; 0x24
    while (hi2c->XferSize > 0U)
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1ae      	bne.n	80020c0 <HAL_I2C_Master_Receive+0x194>
 8002162:	e757      	b.n	8002014 <HAL_I2C_Master_Receive+0xe8>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002164:	4632      	mov	r2, r6
 8002166:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002168:	4620      	mov	r0, r4
 800216a:	f7ff fdb5 	bl	8001cd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800216e:	2800      	cmp	r0, #0
 8002170:	f47f af59 	bne.w	8002026 <HAL_I2C_Master_Receive+0xfa>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002174:	6822      	ldr	r2, [r4, #0]
 8002176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002178:	6912      	ldr	r2, [r2, #16]
 800217a:	701a      	strb	r2, [r3, #0]
        hi2c->XferCount--;
 800217c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800217e:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 8002180:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8002182:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002184:	3a01      	subs	r2, #1
 8002186:	b292      	uxth	r2, r2
 8002188:	8562      	strh	r2, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800218a:	6942      	ldr	r2, [r0, #20]
        hi2c->XferSize--;
 800218c:	3b01      	subs	r3, #1
 800218e:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 8002190:	f101 0e01 	add.w	lr, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002194:	0752      	lsls	r2, r2, #29
        hi2c->XferSize--;
 8002196:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8002198:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800219c:	d5df      	bpl.n	800215e <HAL_I2C_Master_Receive+0x232>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800219e:	6903      	ldr	r3, [r0, #16]
 80021a0:	704b      	strb	r3, [r1, #1]
 80021a2:	e7d1      	b.n	8002148 <HAL_I2C_Master_Receive+0x21c>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021a4:	4632      	mov	r2, r6
 80021a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80021a8:	4620      	mov	r0, r4
 80021aa:	f7ff fd95 	bl	8001cd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021ae:	2800      	cmp	r0, #0
 80021b0:	f47f af39 	bne.w	8002026 <HAL_I2C_Master_Receive+0xfa>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021b4:	6822      	ldr	r2, [r4, #0]
 80021b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021b8:	6912      	ldr	r2, [r2, #16]
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	e7c4      	b.n	8002148 <HAL_I2C_Master_Receive+0x21c>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021be:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80021c2:	6011      	str	r1, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c4:	9504      	str	r5, [sp, #16]
 80021c6:	6951      	ldr	r1, [r2, #20]
 80021c8:	9104      	str	r1, [sp, #16]
 80021ca:	6991      	ldr	r1, [r2, #24]
 80021cc:	9104      	str	r1, [sp, #16]
 80021ce:	9904      	ldr	r1, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d0:	6811      	ldr	r1, [r2, #0]
 80021d2:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80021d6:	6011      	str	r1, [r2, #0]
 80021d8:	e771      	b.n	80020be <HAL_I2C_Master_Receive+0x192>
 80021da:	bf00      	nop
 80021dc:	00100002 	.word	0x00100002
 80021e0:	ffff0000 	.word	0xffff0000
 80021e4:	00010002 	.word	0x00010002
 80021e8:	00010008 	.word	0x00010008
 80021ec:	00010004 	.word	0x00010004
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021f0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80021f4:	6011      	str	r1, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021f6:	6811      	ldr	r1, [r2, #0]
 80021f8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80021fc:	6011      	str	r1, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021fe:	9505      	str	r5, [sp, #20]
 8002200:	6951      	ldr	r1, [r2, #20]
 8002202:	9105      	str	r1, [sp, #20]
 8002204:	6992      	ldr	r2, [r2, #24]
 8002206:	9205      	str	r2, [sp, #20]
 8002208:	9a05      	ldr	r2, [sp, #20]
 800220a:	e758      	b.n	80020be <HAL_I2C_Master_Receive+0x192>

0800220c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800220c:	b160      	cbz	r0, 8002228 <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800220e:	4a48      	ldr	r2, [pc, #288]	; (8002330 <HAL_RCC_ClockConfig+0x124>)
 8002210:	6813      	ldr	r3, [r2, #0]
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	428b      	cmp	r3, r1
 8002218:	d208      	bcs.n	800222c <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	b2cb      	uxtb	r3, r1
 800221c:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800221e:	6813      	ldr	r3, [r2, #0]
 8002220:	f003 030f 	and.w	r3, r3, #15
 8002224:	4299      	cmp	r1, r3
 8002226:	d001      	beq.n	800222c <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8002228:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 800222a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800222c:	6803      	ldr	r3, [r0, #0]
{
 800222e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002232:	079d      	lsls	r5, r3, #30
 8002234:	d514      	bpl.n	8002260 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002236:	075c      	lsls	r4, r3, #29
 8002238:	d504      	bpl.n	8002244 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800223a:	4c3e      	ldr	r4, [pc, #248]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 800223c:	68a2      	ldr	r2, [r4, #8]
 800223e:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002242:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002244:	071a      	lsls	r2, r3, #28
 8002246:	d504      	bpl.n	8002252 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002248:	4c3a      	ldr	r4, [pc, #232]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 800224a:	68a2      	ldr	r2, [r4, #8]
 800224c:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002250:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002252:	4c38      	ldr	r4, [pc, #224]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 8002254:	6885      	ldr	r5, [r0, #8]
 8002256:	68a2      	ldr	r2, [r4, #8]
 8002258:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800225c:	432a      	orrs	r2, r5
 800225e:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002260:	07df      	lsls	r7, r3, #31
 8002262:	4604      	mov	r4, r0
 8002264:	460d      	mov	r5, r1
 8002266:	d522      	bpl.n	80022ae <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002268:	6842      	ldr	r2, [r0, #4]
 800226a:	2a01      	cmp	r2, #1
 800226c:	d05b      	beq.n	8002326 <HAL_RCC_ClockConfig+0x11a>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800226e:	1e93      	subs	r3, r2, #2
 8002270:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002272:	4b30      	ldr	r3, [pc, #192]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 8002274:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002276:	d950      	bls.n	800231a <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002278:	0799      	lsls	r1, r3, #30
 800227a:	d525      	bpl.n	80022c8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800227c:	4e2d      	ldr	r6, [pc, #180]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 800227e:	68b3      	ldr	r3, [r6, #8]
 8002280:	f023 0303 	bic.w	r3, r3, #3
 8002284:	4313      	orrs	r3, r2
 8002286:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002288:	f7fe fe98 	bl	8000fbc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228c:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002290:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002292:	e005      	b.n	80022a0 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002294:	f7fe fe92 	bl	8000fbc <HAL_GetTick>
 8002298:	eba0 0008 	sub.w	r0, r0, r8
 800229c:	42b8      	cmp	r0, r7
 800229e:	d83f      	bhi.n	8002320 <HAL_RCC_ClockConfig+0x114>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a0:	68b3      	ldr	r3, [r6, #8]
 80022a2:	6862      	ldr	r2, [r4, #4]
 80022a4:	f003 030c 	and.w	r3, r3, #12
 80022a8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80022ac:	d1f2      	bne.n	8002294 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022ae:	4a20      	ldr	r2, [pc, #128]	; (8002330 <HAL_RCC_ClockConfig+0x124>)
 80022b0:	6813      	ldr	r3, [r2, #0]
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	429d      	cmp	r5, r3
 80022b8:	d209      	bcs.n	80022ce <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ba:	b2eb      	uxtb	r3, r5
 80022bc:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022be:	6813      	ldr	r3, [r2, #0]
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	429d      	cmp	r5, r3
 80022c6:	d002      	beq.n	80022ce <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 80022c8:	2001      	movs	r0, #1
 80022ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	075a      	lsls	r2, r3, #29
 80022d2:	d506      	bpl.n	80022e2 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022d4:	4917      	ldr	r1, [pc, #92]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 80022d6:	68e0      	ldr	r0, [r4, #12]
 80022d8:	688a      	ldr	r2, [r1, #8]
 80022da:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80022de:	4302      	orrs	r2, r0
 80022e0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e2:	071b      	lsls	r3, r3, #28
 80022e4:	d507      	bpl.n	80022f6 <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022e6:	4a13      	ldr	r2, [pc, #76]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 80022e8:	6921      	ldr	r1, [r4, #16]
 80022ea:	6893      	ldr	r3, [r2, #8]
 80022ec:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80022f0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80022f4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022f6:	f000 fa4f 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 80022fc:	490e      	ldr	r1, [pc, #56]	; (8002338 <HAL_RCC_ClockConfig+0x12c>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4a0e      	ldr	r2, [pc, #56]	; (800233c <HAL_RCC_ClockConfig+0x130>)
 8002302:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002306:	5ccb      	ldrb	r3, [r1, r3]
 8002308:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 800230c:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800230e:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002310:	f7fe fe0a 	bl	8000f28 <HAL_InitTick>
  return HAL_OK;
 8002314:	2000      	movs	r0, #0
 8002316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800231a:	0198      	lsls	r0, r3, #6
 800231c:	d4ae      	bmi.n	800227c <HAL_RCC_ClockConfig+0x70>
 800231e:	e7d3      	b.n	80022c8 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8002320:	2003      	movs	r0, #3
}
 8002322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	4b03      	ldr	r3, [pc, #12]	; (8002334 <HAL_RCC_ClockConfig+0x128>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	039e      	lsls	r6, r3, #14
 800232c:	d4a6      	bmi.n	800227c <HAL_RCC_ClockConfig+0x70>
 800232e:	e7cb      	b.n	80022c8 <HAL_RCC_ClockConfig+0xbc>
 8002330:	40023c00 	.word	0x40023c00
 8002334:	40023800 	.word	0x40023800
 8002338:	08006670 	.word	0x08006670
 800233c:	2000000c 	.word	0x2000000c

08002340 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002340:	4b04      	ldr	r3, [pc, #16]	; (8002354 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002344:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002346:	4905      	ldr	r1, [pc, #20]	; (800235c <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002348:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800234c:	6808      	ldr	r0, [r1, #0]
 800234e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002350:	40d8      	lsrs	r0, r3
 8002352:	4770      	bx	lr
 8002354:	40023800 	.word	0x40023800
 8002358:	08006680 	.word	0x08006680
 800235c:	2000000c 	.word	0x2000000c

08002360 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002364:	6803      	ldr	r3, [r0, #0]
 8002366:	f013 0601 	ands.w	r6, r3, #1
{
 800236a:	b083      	sub	sp, #12
 800236c:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800236e:	d00b      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002370:	49a7      	ldr	r1, [pc, #668]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002372:	6b86      	ldr	r6, [r0, #56]	; 0x38
 8002374:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8002378:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 800237c:	4332      	orrs	r2, r6
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800237e:	fab6 f686 	clz	r6, r6
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002382:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002386:	0976      	lsrs	r6, r6, #5
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002388:	079a      	lsls	r2, r3, #30
 800238a:	d50b      	bpl.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800238c:	49a0      	ldr	r1, [pc, #640]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800238e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002390:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8002394:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 8002398:	4302      	orrs	r2, r0
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
 800239a:	2800      	cmp	r0, #0
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800239c:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      plli2sused = 1U;
 80023a0:	bf08      	it	eq
 80023a2:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80023a4:	f013 0504 	ands.w	r5, r3, #4
 80023a8:	d012      	beq.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023aa:	4999      	ldr	r1, [pc, #612]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80023ac:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80023ae:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80023b2:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023b6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80023ba:	ea42 0205 	orr.w	r2, r2, r5
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80023be:	bf18      	it	ne
 80023c0:	fab5 f585 	clzne	r5, r5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023c4:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80023c8:	bf12      	itee	ne
 80023ca:	096d      	lsrne	r5, r5, #5
  uint32_t pllsaiused = 0U;
 80023cc:	2500      	moveq	r5, #0
      plli2sused = 1U;
 80023ce:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80023d0:	071f      	lsls	r7, r3, #28
 80023d2:	d50f      	bpl.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023d4:	488e      	ldr	r0, [pc, #568]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80023d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023d8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 80023dc:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80023e0:	430a      	orrs	r2, r1

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80023e2:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023e6:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80023ea:	f000 8107 	beq.w	80025fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
 80023ee:	2900      	cmp	r1, #0
 80023f0:	bf08      	it	eq
 80023f2:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023f4:	0698      	lsls	r0, r3, #26
 80023f6:	f100 80b9 	bmi.w	800256c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80023fa:	06df      	lsls	r7, r3, #27
 80023fc:	d504      	bpl.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80023fe:	4b85      	ldr	r3, [pc, #532]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8002400:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	6823      	ldr	r3, [r4, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002408:	0618      	lsls	r0, r3, #24
 800240a:	d508      	bpl.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800240c:	4980      	ldr	r1, [pc, #512]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800240e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002410:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8002414:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8002418:	4302      	orrs	r2, r0
 800241a:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800241e:	0659      	lsls	r1, r3, #25
 8002420:	d508      	bpl.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002422:	497b      	ldr	r1, [pc, #492]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002424:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002426:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800242a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800242e:	4302      	orrs	r2, r0
 8002430:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002434:	05da      	lsls	r2, r3, #23
 8002436:	d50c      	bpl.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002438:	4975      	ldr	r1, [pc, #468]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800243a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800243c:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8002440:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8002444:	4302      	orrs	r2, r0

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U;
 8002446:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800244a:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      pllsaiused = 1U;
 800244e:	bf08      	it	eq
 8002450:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002452:	059f      	lsls	r7, r3, #22
 8002454:	d508      	bpl.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002456:	496e      	ldr	r1, [pc, #440]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002458:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800245a:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800245e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002462:	4302      	orrs	r2, r0
 8002464:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002468:	0558      	lsls	r0, r3, #21
 800246a:	d40b      	bmi.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x124>
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800246c:	2e01      	cmp	r6, #1
 800246e:	d015      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002470:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002474:	d012      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002476:	2d01      	cmp	r5, #1
 8002478:	f000 80c2 	beq.w	8002600 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800247c:	2000      	movs	r0, #0
}
 800247e:	b003      	add	sp, #12
 8002480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002484:	4862      	ldr	r0, [pc, #392]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002486:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002488:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 800248c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002490:	430a      	orrs	r2, r1
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002492:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002496:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800249a:	d1e7      	bne.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_PLLI2S_DISABLE();
 800249c:	4b5e      	ldr	r3, [pc, #376]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800249e:	4e5c      	ldr	r6, [pc, #368]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
    __HAL_RCC_PLLI2S_DISABLE();
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80024a4:	f7fe fd8a 	bl	8000fbc <HAL_GetTick>
 80024a8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80024aa:	e004      	b.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80024ac:	f7fe fd86 	bl	8000fbc <HAL_GetTick>
 80024b0:	1bc0      	subs	r0, r0, r7
 80024b2:	2802      	cmp	r0, #2
 80024b4:	d856      	bhi.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80024b6:	6833      	ldr	r3, [r6, #0]
 80024b8:	0119      	lsls	r1, r3, #4
 80024ba:	d4f7      	bmi.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80024bc:	6823      	ldr	r3, [r4, #0]
 80024be:	07da      	lsls	r2, r3, #31
 80024c0:	f140 80f2 	bpl.w	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80024c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80024c6:	2a00      	cmp	r2, #0
 80024c8:	f040 80ee 	bne.w	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x348>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80024cc:	4e50      	ldr	r6, [pc, #320]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80024ce:	6860      	ldr	r0, [r4, #4]
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80024d0:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80024d4:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80024d8:	68a1      	ldr	r1, [r4, #8]
 80024da:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80024de:	f007 6770 	and.w	r7, r7, #251658240	; 0xf000000
 80024e2:	433a      	orrs	r2, r7
 80024e4:	4302      	orrs	r2, r0
 80024e6:	6960      	ldr	r0, [r4, #20]
 80024e8:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 80024ec:	ea42 7200 	orr.w	r2, r2, r0, lsl #28
 80024f0:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80024f4:	075e      	lsls	r6, r3, #29
 80024f6:	d504      	bpl.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80024f8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80024fa:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80024fe:	f000 80f1 	beq.w	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8002502:	0718      	lsls	r0, r3, #28
 8002504:	d504      	bpl.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002506:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002508:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800250c:	f000 80ea 	beq.w	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002510:	0559      	lsls	r1, r3, #21
 8002512:	d504      	bpl.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002514:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002516:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800251a:	f000 810c 	beq.w	8002736 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800251e:	051a      	lsls	r2, r3, #20
 8002520:	d511      	bpl.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002522:	6923      	ldr	r3, [r4, #16]
 8002524:	68a6      	ldr	r6, [r4, #8]
 8002526:	6860      	ldr	r0, [r4, #4]
 8002528:	68e2      	ldr	r2, [r4, #12]
 800252a:	6961      	ldr	r1, [r4, #20]
 800252c:	4f38      	ldr	r7, [pc, #224]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800252e:	061b      	lsls	r3, r3, #24
 8002530:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8002534:	4303      	orrs	r3, r0
 8002536:	0852      	lsrs	r2, r2, #1
 8002538:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800253c:	3a01      	subs	r2, #1
 800253e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002542:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002546:	4b34      	ldr	r3, [pc, #208]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002548:	4e31      	ldr	r6, [pc, #196]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
    __HAL_RCC_PLLI2S_ENABLE();
 800254a:	2201      	movs	r2, #1
 800254c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800254e:	f7fe fd35 	bl	8000fbc <HAL_GetTick>
 8002552:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002554:	6833      	ldr	r3, [r6, #0]
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	d48d      	bmi.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x116>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800255a:	f7fe fd2f 	bl	8000fbc <HAL_GetTick>
 800255e:	1bc0      	subs	r0, r0, r7
 8002560:	2802      	cmp	r0, #2
 8002562:	d9f7      	bls.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
        return HAL_TIMEOUT;
 8002564:	2003      	movs	r0, #3
}
 8002566:	b003      	add	sp, #12
 8002568:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800256c:	4b28      	ldr	r3, [pc, #160]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
    PWR->CR |= PWR_CR_DBP;
 800256e:	4f2b      	ldr	r7, [pc, #172]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002570:	2200      	movs	r2, #0
 8002572:	9201      	str	r2, [sp, #4]
 8002574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002576:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800257a:	641a      	str	r2, [r3, #64]	; 0x40
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258c:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800258e:	f7fe fd15 	bl	8000fbc <HAL_GetTick>
 8002592:	4680      	mov	r8, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002594:	e005      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002596:	f7fe fd11 	bl	8000fbc <HAL_GetTick>
 800259a:	eba0 0008 	sub.w	r0, r0, r8
 800259e:	2802      	cmp	r0, #2
 80025a0:	d8e0      	bhi.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	05d9      	lsls	r1, r3, #23
 80025a6:	d5f6      	bpl.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x236>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025a8:	4919      	ldr	r1, [pc, #100]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025ac:	6f0a      	ldr	r2, [r1, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025ae:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 80025b2:	f403 7040 	and.w	r0, r3, #768	; 0x300
 80025b6:	d010      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80025b8:	4282      	cmp	r2, r0
 80025ba:	d00e      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x27a>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025bc:	6f0b      	ldr	r3, [r1, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80025be:	4a18      	ldr	r2, [pc, #96]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80025c4:	2701      	movs	r7, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025c6:	2000      	movs	r0, #0
      __HAL_RCC_BACKUPRESET_FORCE();
 80025c8:	6017      	str	r7, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025ca:	6010      	str	r0, [r2, #0]
      RCC->BDCR = tmpreg1;
 80025cc:	670b      	str	r3, [r1, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025ce:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80025d0:	07da      	lsls	r2, r3, #31
 80025d2:	d475      	bmi.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80025d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025d6:	f403 7040 	and.w	r0, r3, #768	; 0x300
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025da:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 80025de:	f000 809f 	beq.w	8002720 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80025e2:	490b      	ldr	r1, [pc, #44]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80025e4:	688a      	ldr	r2, [r1, #8]
 80025e6:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80025ea:	608a      	str	r2, [r1, #8]
 80025ec:	4a08      	ldr	r2, [pc, #32]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80025ee:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80025f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f4:	430b      	orrs	r3, r1
 80025f6:	6713      	str	r3, [r2, #112]	; 0x70
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	e6fe      	b.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
      plli2sused = 1U;
 80025fc:	2601      	movs	r6, #1
 80025fe:	e6f9      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    __HAL_RCC_PLLSAI_DISABLE();
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002602:	4d03      	ldr	r5, [pc, #12]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
    __HAL_RCC_PLLSAI_DISABLE();
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002608:	f7fe fcd8 	bl	8000fbc <HAL_GetTick>
 800260c:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800260e:	e010      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002610:	40023800 	.word	0x40023800
 8002614:	424711e0 	.word	0x424711e0
 8002618:	42470068 	.word	0x42470068
 800261c:	40007000 	.word	0x40007000
 8002620:	42470e40 	.word	0x42470e40
 8002624:	42470070 	.word	0x42470070
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002628:	f7fe fcc8 	bl	8000fbc <HAL_GetTick>
 800262c:	1b80      	subs	r0, r0, r6
 800262e:	2802      	cmp	r0, #2
 8002630:	d898      	bhi.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002632:	682b      	ldr	r3, [r5, #0]
 8002634:	009f      	lsls	r7, r3, #2
 8002636:	d4f7      	bmi.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002638:	6822      	ldr	r2, [r4, #0]
 800263a:	0750      	lsls	r0, r2, #29
 800263c:	d43c      	bmi.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x358>
 800263e:	0711      	lsls	r1, r2, #28
 8002640:	d51a      	bpl.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x318>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002642:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002644:	b9c3      	cbnz	r3, 8002678 <HAL_RCCEx_PeriphCLKConfig+0x318>
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002646:	4952      	ldr	r1, [pc, #328]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002648:	69a6      	ldr	r6, [r4, #24]
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800264a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800264e:	69e5      	ldr	r5, [r4, #28]
 8002650:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002652:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002656:	4333      	orrs	r3, r6
 8002658:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800265c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002660:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002664:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8002668:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800266a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800266e:	3801      	subs	r0, #1
 8002670:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002678:	05d2      	lsls	r2, r2, #23
 800267a:	d503      	bpl.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800267c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800267e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002682:	d072      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    __HAL_RCC_PLLSAI_ENABLE();
 8002684:	4b43      	ldr	r3, [pc, #268]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002686:	4c42      	ldr	r4, [pc, #264]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
    __HAL_RCC_PLLSAI_ENABLE();
 8002688:	2201      	movs	r2, #1
 800268a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800268c:	f7fe fc96 	bl	8000fbc <HAL_GetTick>
 8002690:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002692:	e005      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x340>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002694:	f7fe fc92 	bl	8000fbc <HAL_GetTick>
 8002698:	1b40      	subs	r0, r0, r5
 800269a:	2802      	cmp	r0, #2
 800269c:	f63f af62 	bhi.w	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	d5f6      	bpl.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x334>
 80026a6:	e6e9      	b.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80026a8:	079f      	lsls	r7, r3, #30
 80026aa:	f57f af23 	bpl.w	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80026ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	f47f af1f 	bne.w	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80026b6:	e709      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80026b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0c3      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 80026be:	e7be      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x2de>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c0:	460f      	mov	r7, r1
        tickstart = HAL_GetTick();
 80026c2:	f7fe fc7b 	bl	8000fbc <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80026ca:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026cc:	e006      	b.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x37c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7fe fc75 	bl	8000fbc <HAL_GetTick>
 80026d2:	eba0 0009 	sub.w	r0, r0, r9
 80026d6:	4540      	cmp	r0, r8
 80026d8:	f63f af44 	bhi.w	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026de:	079b      	lsls	r3, r3, #30
 80026e0:	d5f5      	bpl.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80026e2:	e777      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80026e4:	4e2a      	ldr	r6, [pc, #168]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80026e6:	6860      	ldr	r0, [r4, #4]
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80026e8:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026ec:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80026f0:	68a1      	ldr	r1, [r4, #8]
 80026f2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80026f6:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 80026fa:	433a      	orrs	r2, r7
 80026fc:	4302      	orrs	r2, r0
 80026fe:	6920      	ldr	r0, [r4, #16]
 8002700:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8002704:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8002708:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800270c:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8002710:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002712:	f021 011f 	bic.w	r1, r1, #31
 8002716:	3a01      	subs	r2, #1
 8002718:	430a      	orrs	r2, r1
 800271a:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 800271e:	e6f7      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002720:	481b      	ldr	r0, [pc, #108]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8002722:	6882      	ldr	r2, [r0, #8]
 8002724:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8002728:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800272c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002730:	430a      	orrs	r2, r1
 8002732:	6082      	str	r2, [r0, #8]
 8002734:	e75a      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x28c>
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002736:	4f16      	ldr	r7, [pc, #88]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002738:	6866      	ldr	r6, [r4, #4]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800273a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800273e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002742:	68e1      	ldr	r1, [r4, #12]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002744:	f3c0 4e01 	ubfx	lr, r0, #16, #2
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002748:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800274c:	68a0      	ldr	r0, [r4, #8]
 800274e:	4332      	orrs	r2, r6
 8002750:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002754:	f10e 0601 	add.w	r6, lr, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002758:	0849      	lsrs	r1, r1, #1
 800275a:	ea42 6246 	orr.w	r2, r2, r6, lsl #25
 800275e:	3901      	subs	r1, #1
 8002760:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002764:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002768:	e6d9      	b.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x1be>
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800276a:	4909      	ldr	r1, [pc, #36]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x430>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800276c:	69a5      	ldr	r5, [r4, #24]
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800276e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002772:	6a22      	ldr	r2, [r4, #32]
 8002774:	69e0      	ldr	r0, [r4, #28]
 8002776:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800277a:	432b      	orrs	r3, r5
 800277c:	0852      	lsrs	r2, r2, #1
 800277e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002782:	3a01      	subs	r2, #1
 8002784:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800278c:	e77a      	b.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800
 8002794:	42470070 	.word	0x42470070

08002798 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002798:	4928      	ldr	r1, [pc, #160]	; (800283c <HAL_RCC_GetSysClockFreq+0xa4>)
{
 800279a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800279c:	688b      	ldr	r3, [r1, #8]
 800279e:	f003 030c 	and.w	r3, r3, #12
 80027a2:	2b08      	cmp	r3, #8
 80027a4:	d007      	beq.n	80027b6 <HAL_RCC_GetSysClockFreq+0x1e>
 80027a6:	2b0c      	cmp	r3, #12
 80027a8:	d01d      	beq.n	80027e6 <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027aa:	4a25      	ldr	r2, [pc, #148]	; (8002840 <HAL_RCC_GetSysClockFreq+0xa8>)
 80027ac:	4825      	ldr	r0, [pc, #148]	; (8002844 <HAL_RCC_GetSysClockFreq+0xac>)
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	bf18      	it	ne
 80027b2:	4610      	movne	r0, r2
 80027b4:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027b6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027b8:	684b      	ldr	r3, [r1, #4]
 80027ba:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027be:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027c2:	d130      	bne.n	8002826 <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027c4:	6849      	ldr	r1, [r1, #4]
 80027c6:	481e      	ldr	r0, [pc, #120]	; (8002840 <HAL_RCC_GetSysClockFreq+0xa8>)
 80027c8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80027cc:	fba1 0100 	umull	r0, r1, r1, r0
 80027d0:	f7fe fa22 	bl	8000c18 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027d4:	4b19      	ldr	r3, [pc, #100]	; (800283c <HAL_RCC_GetSysClockFreq+0xa4>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80027dc:	3301      	adds	r3, #1
 80027de:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80027e0:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80027e4:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027e6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027e8:	684b      	ldr	r3, [r1, #4]
 80027ea:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027f2:	d10e      	bne.n	8002812 <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027f4:	6849      	ldr	r1, [r1, #4]
 80027f6:	4812      	ldr	r0, [pc, #72]	; (8002840 <HAL_RCC_GetSysClockFreq+0xa8>)
 80027f8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80027fc:	fba1 0100 	umull	r0, r1, r1, r0
 8002800:	f7fe fa0a 	bl	8000c18 <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002804:	4b0d      	ldr	r3, [pc, #52]	; (800283c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 800280c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002810:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002812:	684b      	ldr	r3, [r1, #4]
 8002814:	480b      	ldr	r0, [pc, #44]	; (8002844 <HAL_RCC_GetSysClockFreq+0xac>)
 8002816:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800281a:	fba3 0100 	umull	r0, r1, r3, r0
 800281e:	2300      	movs	r3, #0
 8002820:	f7fe f9fa 	bl	8000c18 <__aeabi_uldivmod>
 8002824:	e7ee      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002826:	684b      	ldr	r3, [r1, #4]
 8002828:	4806      	ldr	r0, [pc, #24]	; (8002844 <HAL_RCC_GetSysClockFreq+0xac>)
 800282a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800282e:	fba3 0100 	umull	r0, r1, r3, r0
 8002832:	2300      	movs	r3, #0
 8002834:	f7fe f9f0 	bl	8000c18 <__aeabi_uldivmod>
 8002838:	e7cc      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x3c>
 800283a:	bf00      	nop
 800283c:	40023800 	.word	0x40023800
 8002840:	00f42400 	.word	0x00f42400
 8002844:	017d7840 	.word	0x017d7840

08002848 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284c:	6803      	ldr	r3, [r0, #0]
 800284e:	07da      	lsls	r2, r3, #31
{
 8002850:	b082      	sub	sp, #8
 8002852:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002854:	d536      	bpl.n	80028c4 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002856:	49aa      	ldr	r1, [pc, #680]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002858:	688a      	ldr	r2, [r1, #8]
 800285a:	f002 020c 	and.w	r2, r2, #12
 800285e:	2a04      	cmp	r2, #4
 8002860:	f000 80d6 	beq.w	8002a10 <HAL_RCC_OscConfig+0x1c8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002864:	688a      	ldr	r2, [r1, #8]
 8002866:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800286a:	2a08      	cmp	r2, #8
 800286c:	f000 80cc 	beq.w	8002a08 <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002870:	49a3      	ldr	r1, [pc, #652]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002872:	688a      	ldr	r2, [r1, #8]
 8002874:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002878:	2a0c      	cmp	r2, #12
 800287a:	f000 8158 	beq.w	8002b2e <HAL_RCC_OscConfig+0x2e6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800287e:	6863      	ldr	r3, [r4, #4]
 8002880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002884:	f000 8105 	beq.w	8002a92 <HAL_RCC_OscConfig+0x24a>
 8002888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800288c:	f000 816b 	beq.w	8002b66 <HAL_RCC_OscConfig+0x31e>
 8002890:	4d9b      	ldr	r5, [pc, #620]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002892:	682a      	ldr	r2, [r5, #0]
 8002894:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002898:	602a      	str	r2, [r5, #0]
 800289a:	682a      	ldr	r2, [r5, #0]
 800289c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028a0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f040 80fa 	bne.w	8002a9c <HAL_RCC_OscConfig+0x254>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7fe fb88 	bl	8000fbc <HAL_GetTick>
 80028ac:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ae:	e005      	b.n	80028bc <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028b0:	f7fe fb84 	bl	8000fbc <HAL_GetTick>
 80028b4:	1b80      	subs	r0, r0, r6
 80028b6:	2864      	cmp	r0, #100	; 0x64
 80028b8:	f200 810e 	bhi.w	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028bc:	682b      	ldr	r3, [r5, #0]
 80028be:	0399      	lsls	r1, r3, #14
 80028c0:	d4f6      	bmi.n	80028b0 <HAL_RCC_OscConfig+0x68>
 80028c2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028c4:	079a      	lsls	r2, r3, #30
 80028c6:	d52f      	bpl.n	8002928 <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80028c8:	4a8d      	ldr	r2, [pc, #564]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 80028ca:	6891      	ldr	r1, [r2, #8]
 80028cc:	f011 0f0c 	tst.w	r1, #12
 80028d0:	f000 80ac 	beq.w	8002a2c <HAL_RCC_OscConfig+0x1e4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80028d4:	6891      	ldr	r1, [r2, #8]
 80028d6:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80028da:	2908      	cmp	r1, #8
 80028dc:	f000 80a2 	beq.w	8002a24 <HAL_RCC_OscConfig+0x1dc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028e0:	4987      	ldr	r1, [pc, #540]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 80028e2:	688a      	ldr	r2, [r1, #8]
 80028e4:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80028e8:	2a0c      	cmp	r2, #12
 80028ea:	f000 8177 	beq.w	8002bdc <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028ee:	68e3      	ldr	r3, [r4, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 8121 	beq.w	8002b38 <HAL_RCC_OscConfig+0x2f0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f6:	4b83      	ldr	r3, [pc, #524]	; (8002b04 <HAL_RCC_OscConfig+0x2bc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f8:	4d81      	ldr	r5, [pc, #516]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80028fe:	f7fe fb5d 	bl	8000fbc <HAL_GetTick>
 8002902:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002904:	e005      	b.n	8002912 <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7fe fb59 	bl	8000fbc <HAL_GetTick>
 800290a:	1b80      	subs	r0, r0, r6
 800290c:	2802      	cmp	r0, #2
 800290e:	f200 80e3 	bhi.w	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002912:	682b      	ldr	r3, [r5, #0]
 8002914:	0798      	lsls	r0, r3, #30
 8002916:	d5f6      	bpl.n	8002906 <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002918:	682b      	ldr	r3, [r5, #0]
 800291a:	6922      	ldr	r2, [r4, #16]
 800291c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002920:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002924:	602b      	str	r3, [r5, #0]
 8002926:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002928:	071a      	lsls	r2, r3, #28
 800292a:	d515      	bpl.n	8002958 <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800292c:	6963      	ldr	r3, [r4, #20]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 8087 	beq.w	8002a42 <HAL_RCC_OscConfig+0x1fa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002934:	4b74      	ldr	r3, [pc, #464]	; (8002b08 <HAL_RCC_OscConfig+0x2c0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002936:	4d72      	ldr	r5, [pc, #456]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 8002938:	2201      	movs	r2, #1
 800293a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800293c:	f7fe fb3e 	bl	8000fbc <HAL_GetTick>
 8002940:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002942:	e005      	b.n	8002950 <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002944:	f7fe fb3a 	bl	8000fbc <HAL_GetTick>
 8002948:	1b80      	subs	r0, r0, r6
 800294a:	2802      	cmp	r0, #2
 800294c:	f200 80c4 	bhi.w	8002ad8 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002950:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002952:	079b      	lsls	r3, r3, #30
 8002954:	d5f6      	bpl.n	8002944 <HAL_RCC_OscConfig+0xfc>
 8002956:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002958:	0758      	lsls	r0, r3, #29
 800295a:	d420      	bmi.n	800299e <HAL_RCC_OscConfig+0x156>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800295c:	69a3      	ldr	r3, [r4, #24]
 800295e:	b1d3      	cbz	r3, 8002996 <HAL_RCC_OscConfig+0x14e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002960:	4d67      	ldr	r5, [pc, #412]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002962:	68aa      	ldr	r2, [r5, #8]
 8002964:	f002 020c 	and.w	r2, r2, #12
 8002968:	2a08      	cmp	r2, #8
 800296a:	d066      	beq.n	8002a3a <HAL_RCC_OscConfig+0x1f2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800296c:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296e:	4b67      	ldr	r3, [pc, #412]	; (8002b0c <HAL_RCC_OscConfig+0x2c4>)
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002976:	f000 8100 	beq.w	8002b7a <HAL_RCC_OscConfig+0x332>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297a:	f7fe fb1f 	bl	8000fbc <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800297e:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8002980:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002982:	e005      	b.n	8002990 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002984:	f7fe fb1a 	bl	8000fbc <HAL_GetTick>
 8002988:	1b40      	subs	r0, r0, r5
 800298a:	2802      	cmp	r0, #2
 800298c:	f200 80a4 	bhi.w	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002990:	6823      	ldr	r3, [r4, #0]
 8002992:	019b      	lsls	r3, r3, #6
 8002994:	d4f6      	bmi.n	8002984 <HAL_RCC_OscConfig+0x13c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002996:	2000      	movs	r0, #0
}
 8002998:	b002      	add	sp, #8
 800299a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800299e:	4a58      	ldr	r2, [pc, #352]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 80029a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80029a2:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 80029a6:	d068      	beq.n	8002a7a <HAL_RCC_OscConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 80029a8:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029aa:	4d59      	ldr	r5, [pc, #356]	; (8002b10 <HAL_RCC_OscConfig+0x2c8>)
 80029ac:	682b      	ldr	r3, [r5, #0]
 80029ae:	05d9      	lsls	r1, r3, #23
 80029b0:	f140 8082 	bpl.w	8002ab8 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b4:	68a3      	ldr	r3, [r4, #8]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	f000 80cf 	beq.w	8002b5a <HAL_RCC_OscConfig+0x312>
 80029bc:	2b05      	cmp	r3, #5
 80029be:	f000 808f 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x298>
 80029c2:	4d4f      	ldr	r5, [pc, #316]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 80029c4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	672a      	str	r2, [r5, #112]	; 0x70
 80029cc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80029ce:	f022 0204 	bic.w	r2, r2, #4
 80029d2:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f040 808c 	bne.w	8002af2 <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 80029da:	f7fe faef 	bl	8000fbc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029de:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80029e2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e4:	e005      	b.n	80029f2 <HAL_RCC_OscConfig+0x1aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e6:	f7fe fae9 	bl	8000fbc <HAL_GetTick>
 80029ea:	eba0 0008 	sub.w	r0, r0, r8
 80029ee:	42b8      	cmp	r0, r7
 80029f0:	d872      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80029f4:	0798      	lsls	r0, r3, #30
 80029f6:	d4f6      	bmi.n	80029e6 <HAL_RCC_OscConfig+0x19e>
    if(pwrclkchanged == SET)
 80029f8:	2e00      	cmp	r6, #0
 80029fa:	d0af      	beq.n	800295c <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_PWR_CLK_DISABLE();
 80029fc:	4a40      	ldr	r2, [pc, #256]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 80029fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a04:	6413      	str	r3, [r2, #64]	; 0x40
 8002a06:	e7a9      	b.n	800295c <HAL_RCC_OscConfig+0x114>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a08:	684a      	ldr	r2, [r1, #4]
 8002a0a:	0257      	lsls	r7, r2, #9
 8002a0c:	f57f af30 	bpl.w	8002870 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	4a3b      	ldr	r2, [pc, #236]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	0395      	lsls	r5, r2, #14
 8002a16:	f57f af55 	bpl.w	80028c4 <HAL_RCC_OscConfig+0x7c>
 8002a1a:	6862      	ldr	r2, [r4, #4]
 8002a1c:	2a00      	cmp	r2, #0
 8002a1e:	f47f af51 	bne.w	80028c4 <HAL_RCC_OscConfig+0x7c>
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_OscConfig+0x1f2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a24:	6852      	ldr	r2, [r2, #4]
 8002a26:	0257      	lsls	r7, r2, #9
 8002a28:	f53f af5a 	bmi.w	80028e0 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a2c:	4a34      	ldr	r2, [pc, #208]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	0795      	lsls	r5, r2, #30
 8002a32:	d516      	bpl.n	8002a62 <HAL_RCC_OscConfig+0x21a>
 8002a34:	68e2      	ldr	r2, [r4, #12]
 8002a36:	2a01      	cmp	r2, #1
 8002a38:	d013      	beq.n	8002a62 <HAL_RCC_OscConfig+0x21a>
        return HAL_ERROR;
 8002a3a:	2001      	movs	r0, #1
}
 8002a3c:	b002      	add	sp, #8
 8002a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002a42:	4a31      	ldr	r2, [pc, #196]	; (8002b08 <HAL_RCC_OscConfig+0x2c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a44:	4d2e      	ldr	r5, [pc, #184]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 8002a46:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a48:	f7fe fab8 	bl	8000fbc <HAL_GetTick>
 8002a4c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a4e:	e004      	b.n	8002a5a <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a50:	f7fe fab4 	bl	8000fbc <HAL_GetTick>
 8002a54:	1b80      	subs	r0, r0, r6
 8002a56:	2802      	cmp	r0, #2
 8002a58:	d83e      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002a5c:	079f      	lsls	r7, r3, #30
 8002a5e:	d4f7      	bmi.n	8002a50 <HAL_RCC_OscConfig+0x208>
 8002a60:	e779      	b.n	8002956 <HAL_RCC_OscConfig+0x10e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4927      	ldr	r1, [pc, #156]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002a64:	6920      	ldr	r0, [r4, #16]
 8002a66:	680a      	ldr	r2, [r1, #0]
 8002a68:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002a6c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002a70:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a72:	071a      	lsls	r2, r3, #28
 8002a74:	f57f af70 	bpl.w	8002958 <HAL_RCC_OscConfig+0x110>
 8002a78:	e758      	b.n	800292c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	9301      	str	r3, [sp, #4]
 8002a7c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a82:	6413      	str	r3, [r2, #64]	; 0x40
 8002a84:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002a8e:	2601      	movs	r6, #1
 8002a90:	e78b      	b.n	80029aa <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a92:	4a1b      	ldr	r2, [pc, #108]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002a94:	6813      	ldr	r3, [r2, #0]
 8002a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a9a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a9c:	f7fe fa8e 	bl	8000fbc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa0:	4d17      	ldr	r5, [pc, #92]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8002aa2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa4:	e004      	b.n	8002ab0 <HAL_RCC_OscConfig+0x268>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aa6:	f7fe fa89 	bl	8000fbc <HAL_GetTick>
 8002aaa:	1b80      	subs	r0, r0, r6
 8002aac:	2864      	cmp	r0, #100	; 0x64
 8002aae:	d813      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab0:	682b      	ldr	r3, [r5, #0]
 8002ab2:	0398      	lsls	r0, r3, #14
 8002ab4:	d5f7      	bpl.n	8002aa6 <HAL_RCC_OscConfig+0x25e>
 8002ab6:	e704      	b.n	80028c2 <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002abe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002ac0:	f7fe fa7c 	bl	8000fbc <HAL_GetTick>
 8002ac4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac6:	682b      	ldr	r3, [r5, #0]
 8002ac8:	05da      	lsls	r2, r3, #23
 8002aca:	f53f af73 	bmi.w	80029b4 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe fa75 	bl	8000fbc <HAL_GetTick>
 8002ad2:	1bc0      	subs	r0, r0, r7
 8002ad4:	2802      	cmp	r0, #2
 8002ad6:	d9f6      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 8002ad8:	2003      	movs	r0, #3
}
 8002ada:	b002      	add	sp, #8
 8002adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae0:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
 8002ae2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ae4:	f042 0204 	orr.w	r2, r2, #4
 8002ae8:	671a      	str	r2, [r3, #112]	; 0x70
 8002aea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002aec:	f042 0201 	orr.w	r2, r2, #1
 8002af0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002af2:	f7fe fa63 	bl	8000fbc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af6:	4d02      	ldr	r5, [pc, #8]	; (8002b00 <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 8002af8:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002afa:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afe:	e00f      	b.n	8002b20 <HAL_RCC_OscConfig+0x2d8>
 8002b00:	40023800 	.word	0x40023800
 8002b04:	42470000 	.word	0x42470000
 8002b08:	42470e80 	.word	0x42470e80
 8002b0c:	42470060 	.word	0x42470060
 8002b10:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7fe fa52 	bl	8000fbc <HAL_GetTick>
 8002b18:	eba0 0008 	sub.w	r0, r0, r8
 8002b1c:	42b8      	cmp	r0, r7
 8002b1e:	d8db      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b20:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002b22:	079b      	lsls	r3, r3, #30
 8002b24:	d5f6      	bpl.n	8002b14 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 8002b26:	2e00      	cmp	r6, #0
 8002b28:	f43f af18 	beq.w	800295c <HAL_RCC_OscConfig+0x114>
 8002b2c:	e766      	b.n	80029fc <HAL_RCC_OscConfig+0x1b4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b2e:	684a      	ldr	r2, [r1, #4]
 8002b30:	0256      	lsls	r6, r2, #9
 8002b32:	f57f aea4 	bpl.w	800287e <HAL_RCC_OscConfig+0x36>
 8002b36:	e76b      	b.n	8002a10 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 8002b38:	4a2b      	ldr	r2, [pc, #172]	; (8002be8 <HAL_RCC_OscConfig+0x3a0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3a:	4d2c      	ldr	r5, [pc, #176]	; (8002bec <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_HSI_DISABLE();
 8002b3c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b3e:	f7fe fa3d 	bl	8000fbc <HAL_GetTick>
 8002b42:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b44:	e004      	b.n	8002b50 <HAL_RCC_OscConfig+0x308>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b46:	f7fe fa39 	bl	8000fbc <HAL_GetTick>
 8002b4a:	1b80      	subs	r0, r0, r6
 8002b4c:	2802      	cmp	r0, #2
 8002b4e:	d8c3      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b50:	682b      	ldr	r3, [r5, #0]
 8002b52:	0799      	lsls	r1, r3, #30
 8002b54:	d4f7      	bmi.n	8002b46 <HAL_RCC_OscConfig+0x2fe>
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	e6e6      	b.n	8002928 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b5a:	4a24      	ldr	r2, [pc, #144]	; (8002bec <HAL_RCC_OscConfig+0x3a4>)
 8002b5c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	6713      	str	r3, [r2, #112]	; 0x70
 8002b64:	e7c5      	b.n	8002af2 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b66:	4b21      	ldr	r3, [pc, #132]	; (8002bec <HAL_RCC_OscConfig+0x3a4>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	e790      	b.n	8002a9c <HAL_RCC_OscConfig+0x254>
        tickstart = HAL_GetTick();
 8002b7a:	f7fe fa1f 	bl	8000fbc <HAL_GetTick>
 8002b7e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b80:	e004      	b.n	8002b8c <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b82:	f7fe fa1b 	bl	8000fbc <HAL_GetTick>
 8002b86:	1b80      	subs	r0, r0, r6
 8002b88:	2802      	cmp	r0, #2
 8002b8a:	d8a5      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8c:	682b      	ldr	r3, [r5, #0]
 8002b8e:	0199      	lsls	r1, r3, #6
 8002b90:	d4f7      	bmi.n	8002b82 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b92:	69e3      	ldr	r3, [r4, #28]
 8002b94:	f8d4 e020 	ldr.w	lr, [r4, #32]
 8002b98:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8002b9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b9c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002b9e:	6b20      	ldr	r0, [r4, #48]	; 0x30
        __HAL_RCC_PLL_ENABLE();
 8002ba0:	4913      	ldr	r1, [pc, #76]	; (8002bf0 <HAL_RCC_OscConfig+0x3a8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba2:	4c12      	ldr	r4, [pc, #72]	; (8002bec <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ba4:	ea43 030e 	orr.w	r3, r3, lr
 8002ba8:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8002bac:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8002bb0:	0852      	lsrs	r2, r2, #1
 8002bb2:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8002bb6:	3a01      	subs	r2, #1
 8002bb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002bbc:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bbe:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002bc0:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8002bc2:	f7fe f9fb 	bl	8000fbc <HAL_GetTick>
 8002bc6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc8:	e004      	b.n	8002bd4 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bca:	f7fe f9f7 	bl	8000fbc <HAL_GetTick>
 8002bce:	1b40      	subs	r0, r0, r5
 8002bd0:	2802      	cmp	r0, #2
 8002bd2:	d881      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	019a      	lsls	r2, r3, #6
 8002bd8:	d5f7      	bpl.n	8002bca <HAL_RCC_OscConfig+0x382>
 8002bda:	e6dc      	b.n	8002996 <HAL_RCC_OscConfig+0x14e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bdc:	684a      	ldr	r2, [r1, #4]
 8002bde:	0256      	lsls	r6, r2, #9
 8002be0:	f53f ae85 	bmi.w	80028ee <HAL_RCC_OscConfig+0xa6>
 8002be4:	e722      	b.n	8002a2c <HAL_RCC_OscConfig+0x1e4>
 8002be6:	bf00      	nop
 8002be8:	42470000 	.word	0x42470000
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	42470060 	.word	0x42470060

08002bf4 <HAL_RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002bf4:	6803      	ldr	r3, [r0, #0]
{
 8002bf6:	b5f0      	push	{r4, r5, r6, r7, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002bf8:	6a9d      	ldr	r5, [r3, #40]	; 0x28

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002bfa:	691c      	ldr	r4, [r3, #16]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002bfc:	681b      	ldr	r3, [r3, #0]
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002bfe:	604d      	str	r5, [r1, #4]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002c00:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002c04:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002c08:	0c18      	lsrs	r0, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002c0a:	f3c3 2706 	ubfx	r7, r3, #8, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002c0e:	f3c4 040e 	ubfx	r4, r4, #0, #15
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002c12:	b2db      	uxtb	r3, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002c14:	f000 0e40 	and.w	lr, r0, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002c18:	f000 063f 	and.w	r6, r0, #63	; 0x3f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002c1c:	608c      	str	r4, [r1, #8]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002c1e:	f881 e003 	strb.w	lr, [r1, #3]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002c22:	700e      	strb	r6, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002c24:	704f      	strb	r7, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002c26:	708b      	strb	r3, [r1, #2]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002c28:	b9ba      	cbnz	r2, 8002c5a <HAL_RTC_GetTime+0x66>
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002c2a:	093d      	lsrs	r5, r7, #4
 8002c2c:	091c      	lsrs	r4, r3, #4
 8002c2e:	0936      	lsrs	r6, r6, #4
 8002c30:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8002c34:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002c38:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8002c3c:	f000 000f 	and.w	r0, r0, #15
 8002c40:	f007 070f 	and.w	r7, r7, #15
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8002c4c:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 8002c50:	eb03 0444 	add.w	r4, r3, r4, lsl #1
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002c54:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002c56:	704d      	strb	r5, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002c58:	708c      	strb	r4, [r1, #2]
}
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c5e:	bf00      	nop

08002c60 <HAL_RTC_WaitForSynchro>:
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002c60:	6802      	ldr	r2, [r0, #0]
{
 8002c62:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002c64:	68d3      	ldr	r3, [r2, #12]
 8002c66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c6a:	60d3      	str	r3, [r2, #12]
{
 8002c6c:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8002c6e:	f7fe f9a5 	bl	8000fbc <HAL_GetTick>
 8002c72:	4605      	mov	r5, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002c74:	e005      	b.n	8002c82 <HAL_RTC_WaitForSynchro+0x22>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002c76:	f7fe f9a1 	bl	8000fbc <HAL_GetTick>
 8002c7a:	1b40      	subs	r0, r0, r5
 8002c7c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002c80:	d805      	bhi.n	8002c8e <HAL_RTC_WaitForSynchro+0x2e>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	069b      	lsls	r3, r3, #26
 8002c88:	d5f5      	bpl.n	8002c76 <HAL_RTC_WaitForSynchro+0x16>
  return HAL_OK;
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8002c8e:	2003      	movs	r0, #3
}
 8002c90:	bd38      	pop	{r3, r4, r5, pc}
 8002c92:	bf00      	nop

08002c94 <RTC_EnterInitMode>:
{
 8002c94:	b538      	push	{r3, r4, r5, lr}
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002c96:	6803      	ldr	r3, [r0, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	0652      	lsls	r2, r2, #25
 8002c9c:	d501      	bpl.n	8002ca2 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca6:	60da      	str	r2, [r3, #12]
 8002ca8:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8002caa:	f7fe f987 	bl	8000fbc <HAL_GetTick>
 8002cae:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	065b      	lsls	r3, r3, #25
 8002cb6:	d4f2      	bmi.n	8002c9e <RTC_EnterInitMode+0xa>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002cb8:	f7fe f980 	bl	8000fbc <HAL_GetTick>
 8002cbc:	1b40      	subs	r0, r0, r5
 8002cbe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002cc2:	d9f5      	bls.n	8002cb0 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8002cc4:	2003      	movs	r0, #3
}
 8002cc6:	bd38      	pop	{r3, r4, r5, pc}

08002cc8 <HAL_RTC_Init>:
{
 8002cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hrtc == NULL)
 8002cca:	2800      	cmp	r0, #0
 8002ccc:	d050      	beq.n	8002d70 <HAL_RTC_Init+0xa8>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002cce:	7f43      	ldrb	r3, [r0, #29]
 8002cd0:	4604      	mov	r4, r0
 8002cd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d03f      	beq.n	8002d5a <HAL_RTC_Init+0x92>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cda:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cdc:	2002      	movs	r0, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cde:	21ca      	movs	r1, #202	; 0xca
 8002ce0:	2253      	movs	r2, #83	; 0x53
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ce2:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ce4:	6259      	str	r1, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002ce6:	4620      	mov	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ce8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002cea:	f7ff ffd3 	bl	8002c94 <RTC_EnterInitMode>
 8002cee:	4605      	mov	r5, r0
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	d12a      	bne.n	8002d4a <HAL_RTC_Init+0x82>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002cf4:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002cf6:	6862      	ldr	r2, [r4, #4]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002cf8:	6899      	ldr	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002cfa:	6927      	ldr	r7, [r4, #16]
 8002cfc:	6966      	ldr	r6, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002cfe:	68e0      	ldr	r0, [r4, #12]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d00:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8002d04:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002d08:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002d0a:	6899      	ldr	r1, [r3, #8]
 8002d0c:	433a      	orrs	r2, r7
 8002d0e:	4332      	orrs	r2, r6
 8002d10:	430a      	orrs	r2, r1
 8002d12:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002d14:	6118      	str	r0, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	68a1      	ldr	r1, [r4, #8]
 8002d1a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002d1e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d26:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	0692      	lsls	r2, r2, #26
 8002d2c:	d519      	bpl.n	8002d62 <HAL_RTC_Init+0x9a>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002d2e:	6c19      	ldr	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002d30:	69a6      	ldr	r6, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002d32:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8002d36:	6419      	str	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002d38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d3a:	20ff      	movs	r0, #255	; 0xff
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002d3c:	4332      	orrs	r2, r6
    hrtc->State = HAL_RTC_STATE_READY;
 8002d3e:	2101      	movs	r1, #1
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002d40:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d42:	6258      	str	r0, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8002d44:	7761      	strb	r1, [r4, #29]
}
 8002d46:	4628      	mov	r0, r5
 8002d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d4a:	6822      	ldr	r2, [r4, #0]
 8002d4c:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d4e:	2304      	movs	r3, #4
        return HAL_ERROR;
 8002d50:	2501      	movs	r5, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d52:	6251      	str	r1, [r2, #36]	; 0x24
}
 8002d54:	4628      	mov	r0, r5
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d56:	7763      	strb	r3, [r4, #29]
}
 8002d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8002d5a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8002d5c:	f003 f998 	bl	8006090 <HAL_RTC_MspInit>
 8002d60:	e7bb      	b.n	8002cda <HAL_RTC_Init+0x12>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d62:	4620      	mov	r0, r4
 8002d64:	f7ff ff7c 	bl	8002c60 <HAL_RTC_WaitForSynchro>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d1ee      	bne.n	8002d4a <HAL_RTC_Init+0x82>
 8002d6c:	6823      	ldr	r3, [r4, #0]
 8002d6e:	e7de      	b.n	8002d2e <HAL_RTC_Init+0x66>
     return HAL_ERROR;
 8002d70:	2501      	movs	r5, #1
}
 8002d72:	4628      	mov	r0, r5
 8002d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d76:	bf00      	nop

08002d78 <HAL_RTC_SetTime>:
{
 8002d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002d7a:	7f03      	ldrb	r3, [r0, #28]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d07b      	beq.n	8002e78 <HAL_RTC_SetTime+0x100>
 8002d80:	460e      	mov	r6, r1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d82:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 8002d84:	2101      	movs	r1, #1
 8002d86:	7701      	strb	r1, [r0, #28]
 8002d88:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d8a:	7743      	strb	r3, [r0, #29]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d8c:	6801      	ldr	r1, [r0, #0]
  if(Format == RTC_FORMAT_BIN)
 8002d8e:	2a00      	cmp	r2, #0
 8002d90:	d039      	beq.n	8002e06 <HAL_RTC_SetTime+0x8e>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d92:	688c      	ldr	r4, [r1, #8]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002d94:	7870      	ldrb	r0, [r6, #1]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002d96:	7832      	ldrb	r2, [r6, #0]
              ((uint32_t)sTime->Seconds) | \
 8002d98:	78b3      	ldrb	r3, [r6, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d9a:	f014 0440 	ands.w	r4, r4, #64	; 0x40
 8002d9e:	bf14      	ite	ne
 8002da0:	78f4      	ldrbne	r4, [r6, #3]
      sTime->TimeFormat = 0x00U;
 8002da2:	70f4      	strbeq	r4, [r6, #3]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002da4:	ea4f 2000 	mov.w	r0, r0, lsl #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002da8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002dac:	bf18      	it	ne
 8002dae:	0424      	lslne	r4, r4, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002db0:	4318      	orrs	r0, r3
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002db2:	4304      	orrs	r4, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002db4:	22ca      	movs	r2, #202	; 0xca
 8002db6:	2353      	movs	r3, #83	; 0x53
 8002db8:	624a      	str	r2, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002dba:	4628      	mov	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002dbc:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002dbe:	f7ff ff69 	bl	8002c94 <RTC_EnterInitMode>
 8002dc2:	4607      	mov	r7, r0
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	d15a      	bne.n	8002e7e <HAL_RTC_SetTime+0x106>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002dc8:	682b      	ldr	r3, [r5, #0]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002dca:	68f2      	ldr	r2, [r6, #12]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002dcc:	f004 307f 	and.w	r0, r4, #2139062143	; 0x7f7f7f7f
 8002dd0:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002dd4:	6934      	ldr	r4, [r6, #16]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002dd6:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002dd8:	6899      	ldr	r1, [r3, #8]
 8002dda:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8002dde:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002de0:	6899      	ldr	r1, [r3, #8]
 8002de2:	4322      	orrs	r2, r4
 8002de4:	430a      	orrs	r2, r1
 8002de6:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dee:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	0692      	lsls	r2, r2, #26
 8002df4:	d54d      	bpl.n	8002e92 <HAL_RTC_SetTime+0x11a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002df6:	20ff      	movs	r0, #255	; 0xff
   hrtc->State = HAL_RTC_STATE_READY;
 8002df8:	2101      	movs	r1, #1
   __HAL_UNLOCK(hrtc);
 8002dfa:	2200      	movs	r2, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dfc:	6258      	str	r0, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002dfe:	7769      	strb	r1, [r5, #29]
   __HAL_UNLOCK(hrtc);
 8002e00:	772a      	strb	r2, [r5, #28]
}
 8002e02:	4638      	mov	r0, r7
 8002e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002e06:	688f      	ldr	r7, [r1, #8]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002e08:	7830      	ldrb	r0, [r6, #0]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002e0a:	f017 0740 	ands.w	r7, r7, #64	; 0x40
 8002e0e:	bf16      	itet	ne
 8002e10:	78f7      	ldrbne	r7, [r6, #3]
      sTime->TimeFormat = 0x00U;
 8002e12:	70f7      	strbeq	r7, [r6, #3]
 8002e14:	043f      	lslne	r7, r7, #16
  while(Value >= 10U)
 8002e16:	2809      	cmp	r0, #9
 8002e18:	f04f 0400 	mov.w	r4, #0
 8002e1c:	d907      	bls.n	8002e2e <HAL_RTC_SetTime+0xb6>
    Value -= 10U;
 8002e1e:	380a      	subs	r0, #10
 8002e20:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8002e22:	2809      	cmp	r0, #9
    bcdhigh++;
 8002e24:	f104 0401 	add.w	r4, r4, #1
  while(Value >= 10U)
 8002e28:	d8f9      	bhi.n	8002e1e <HAL_RTC_SetTime+0xa6>
 8002e2a:	0124      	lsls	r4, r4, #4
 8002e2c:	b2e4      	uxtb	r4, r4
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002e2e:	7873      	ldrb	r3, [r6, #1]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002e30:	4320      	orrs	r0, r4
  while(Value >= 10U)
 8002e32:	2b09      	cmp	r3, #9
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002e34:	ea4f 4400 	mov.w	r4, r0, lsl #16
  while(Value >= 10U)
 8002e38:	d939      	bls.n	8002eae <HAL_RTC_SetTime+0x136>
 8002e3a:	2000      	movs	r0, #0
    Value -= 10U;
 8002e3c:	3b0a      	subs	r3, #10
 8002e3e:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8002e40:	2b09      	cmp	r3, #9
    bcdhigh++;
 8002e42:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8002e46:	d8f9      	bhi.n	8002e3c <HAL_RTC_SetTime+0xc4>
 8002e48:	0100      	lsls	r0, r0, #4
 8002e4a:	fa5f fe80 	uxtb.w	lr, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002e4e:	78b0      	ldrb	r0, [r6, #2]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002e50:	ea43 030e 	orr.w	r3, r3, lr
  while(Value >= 10U)
 8002e54:	2809      	cmp	r0, #9
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002e56:	ea4f 2303 	mov.w	r3, r3, lsl #8
  while(Value >= 10U)
 8002e5a:	d92b      	bls.n	8002eb4 <HAL_RTC_SetTime+0x13c>
    Value -= 10U;
 8002e5c:	380a      	subs	r0, #10
 8002e5e:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8002e60:	2809      	cmp	r0, #9
    bcdhigh++;
 8002e62:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8002e66:	d8f9      	bhi.n	8002e5c <HAL_RTC_SetTime+0xe4>
 8002e68:	0112      	lsls	r2, r2, #4
 8002e6a:	b2d2      	uxtb	r2, r2
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002e6c:	433c      	orrs	r4, r7
 8002e6e:	4323      	orrs	r3, r4
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002e70:	4310      	orrs	r0, r2
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002e72:	ea43 0400 	orr.w	r4, r3, r0
 8002e76:	e79d      	b.n	8002db4 <HAL_RTC_SetTime+0x3c>
  __HAL_LOCK(hrtc);
 8002e78:	2702      	movs	r7, #2
}
 8002e7a:	4638      	mov	r0, r7
 8002e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e7e:	6829      	ldr	r1, [r5, #0]
 8002e80:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e82:	2204      	movs	r2, #4
    __HAL_UNLOCK(hrtc);
 8002e84:	2300      	movs	r3, #0
    return HAL_ERROR;
 8002e86:	2701      	movs	r7, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e88:	6248      	str	r0, [r1, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e8a:	776a      	strb	r2, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8002e8c:	772b      	strb	r3, [r5, #28]
}
 8002e8e:	4638      	mov	r0, r7
 8002e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e92:	4628      	mov	r0, r5
 8002e94:	f7ff fee4 	bl	8002c60 <HAL_RTC_WaitForSynchro>
 8002e98:	b908      	cbnz	r0, 8002e9e <HAL_RTC_SetTime+0x126>
 8002e9a:	682b      	ldr	r3, [r5, #0]
 8002e9c:	e7ab      	b.n	8002df6 <HAL_RTC_SetTime+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e9e:	682a      	ldr	r2, [r5, #0]
 8002ea0:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ea2:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ea4:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8002ea6:	772f      	strb	r7, [r5, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ea8:	776b      	strb	r3, [r5, #29]
        return HAL_ERROR;
 8002eaa:	2701      	movs	r7, #1
 8002eac:	e7a9      	b.n	8002e02 <HAL_RTC_SetTime+0x8a>
  while(Value >= 10U)
 8002eae:	f04f 0e00 	mov.w	lr, #0
 8002eb2:	e7cc      	b.n	8002e4e <HAL_RTC_SetTime+0xd6>
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	e7d9      	b.n	8002e6c <HAL_RTC_SetTime+0xf4>

08002eb8 <HAL_RTC_SetDate>:
 __HAL_LOCK(hrtc);
 8002eb8:	7f03      	ldrb	r3, [r0, #28]
 8002eba:	2b01      	cmp	r3, #1
{
 8002ebc:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 8002ebe:	d063      	beq.n	8002f88 <HAL_RTC_SetDate+0xd0>
 8002ec0:	4604      	mov	r4, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ec2:	2302      	movs	r3, #2
 __HAL_LOCK(hrtc);
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	7720      	strb	r0, [r4, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ec8:	7763      	strb	r3, [r4, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002eca:	b34a      	cbz	r2, 8002f20 <HAL_RTC_SetDate+0x68>
                  (((uint32_t)sDate->Month) << 8U) | \
 8002ecc:	7848      	ldrb	r0, [r1, #1]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002ece:	78ca      	ldrb	r2, [r1, #3]
                  ((uint32_t)sDate->Date) | \
 8002ed0:	788b      	ldrb	r3, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002ed2:	780d      	ldrb	r5, [r1, #0]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002ed4:	0200      	lsls	r0, r0, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002ed6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002eda:	4318      	orrs	r0, r3
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002edc:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	21ca      	movs	r1, #202	; 0xca
 8002ee4:	2253      	movs	r2, #83	; 0x53
 8002ee6:	6259      	str	r1, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002ee8:	4620      	mov	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002eea:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002eec:	f7ff fed2 	bl	8002c94 <RTC_EnterInitMode>
 8002ef0:	4606      	mov	r6, r0
 8002ef2:	2800      	cmp	r0, #0
 8002ef4:	d14b      	bne.n	8002f8e <HAL_RTC_SetDate+0xd6>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8002efc:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8002f00:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f08:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	0692      	lsls	r2, r2, #26
 8002f0e:	d54e      	bpl.n	8002fae <HAL_RTC_SetDate+0xf6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f10:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_READY ;
 8002f12:	2101      	movs	r1, #1
    __HAL_UNLOCK(hrtc);
 8002f14:	2200      	movs	r2, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f16:	6258      	str	r0, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8002f18:	7761      	strb	r1, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8002f1a:	7722      	strb	r2, [r4, #28]
}
 8002f1c:	4630      	mov	r0, r6
 8002f1e:	bd70      	pop	{r4, r5, r6, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002f20:	784e      	ldrb	r6, [r1, #1]
 8002f22:	06f0      	lsls	r0, r6, #27
 8002f24:	d43d      	bmi.n	8002fa2 <HAL_RTC_SetDate+0xea>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f26:	78cb      	ldrb	r3, [r1, #3]
  while(Value >= 10U)
 8002f28:	2b09      	cmp	r3, #9
 8002f2a:	f04f 0000 	mov.w	r0, #0
 8002f2e:	d907      	bls.n	8002f40 <HAL_RTC_SetDate+0x88>
    Value -= 10U;
 8002f30:	3b0a      	subs	r3, #10
 8002f32:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8002f34:	2b09      	cmp	r3, #9
    bcdhigh++;
 8002f36:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8002f3a:	d8f9      	bhi.n	8002f30 <HAL_RTC_SetDate+0x78>
 8002f3c:	0100      	lsls	r0, r0, #4
 8002f3e:	b2c0      	uxtb	r0, r0
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f40:	4303      	orrs	r3, r0
  while(Value >= 10U)
 8002f42:	2e09      	cmp	r6, #9
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f44:	ea4f 4303 	mov.w	r3, r3, lsl #16
  while(Value >= 10U)
 8002f48:	d93f      	bls.n	8002fca <HAL_RTC_SetDate+0x112>
 8002f4a:	2000      	movs	r0, #0
    Value -= 10U;
 8002f4c:	f1a6 050a 	sub.w	r5, r6, #10
 8002f50:	b2ee      	uxtb	r6, r5
  while(Value >= 10U)
 8002f52:	2e09      	cmp	r6, #9
    bcdhigh++;
 8002f54:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8002f58:	d8f8      	bhi.n	8002f4c <HAL_RTC_SetDate+0x94>
 8002f5a:	0105      	lsls	r5, r0, #4
 8002f5c:	b2ed      	uxtb	r5, r5
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002f5e:	7888      	ldrb	r0, [r1, #2]
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002f60:	4335      	orrs	r5, r6
  while(Value >= 10U)
 8002f62:	2809      	cmp	r0, #9
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002f64:	ea4f 2505 	mov.w	r5, r5, lsl #8
  while(Value >= 10U)
 8002f68:	d931      	bls.n	8002fce <HAL_RTC_SetDate+0x116>
    Value -= 10U;
 8002f6a:	380a      	subs	r0, #10
 8002f6c:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8002f6e:	2809      	cmp	r0, #9
    bcdhigh++;
 8002f70:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8002f74:	d8f9      	bhi.n	8002f6a <HAL_RTC_SetDate+0xb2>
 8002f76:	0112      	lsls	r2, r2, #4
 8002f78:	b2d2      	uxtb	r2, r2
                 ((uint32_t)sDate->WeekDay << 13U));
 8002f7a:	7809      	ldrb	r1, [r1, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f7c:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8002f80:	431d      	orrs	r5, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002f82:	4310      	orrs	r0, r2
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f84:	4305      	orrs	r5, r0
 8002f86:	e7ab      	b.n	8002ee0 <HAL_RTC_SetDate+0x28>
 __HAL_LOCK(hrtc);
 8002f88:	2602      	movs	r6, #2
}
 8002f8a:	4630      	mov	r0, r6
 8002f8c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f8e:	6821      	ldr	r1, [r4, #0]
 8002f90:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f92:	2204      	movs	r2, #4
    __HAL_UNLOCK(hrtc);
 8002f94:	2300      	movs	r3, #0
    return HAL_ERROR;
 8002f96:	2601      	movs	r6, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f98:	6248      	str	r0, [r1, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f9a:	7762      	strb	r2, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8002f9c:	7723      	strb	r3, [r4, #28]
}
 8002f9e:	4630      	mov	r0, r6
 8002fa0:	bd70      	pop	{r4, r5, r6, pc}
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002fa2:	f026 0510 	bic.w	r5, r6, #16
 8002fa6:	350a      	adds	r5, #10
 8002fa8:	b2ee      	uxtb	r6, r5
 8002faa:	704e      	strb	r6, [r1, #1]
 8002fac:	e7bb      	b.n	8002f26 <HAL_RTC_SetDate+0x6e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002fae:	4620      	mov	r0, r4
 8002fb0:	f7ff fe56 	bl	8002c60 <HAL_RTC_WaitForSynchro>
 8002fb4:	b908      	cbnz	r0, 8002fba <HAL_RTC_SetDate+0x102>
 8002fb6:	6823      	ldr	r3, [r4, #0]
 8002fb8:	e7aa      	b.n	8002f10 <HAL_RTC_SetDate+0x58>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002fbe:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fc0:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8002fc2:	7726      	strb	r6, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002fc4:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8002fc6:	2601      	movs	r6, #1
 8002fc8:	e7a8      	b.n	8002f1c <HAL_RTC_SetDate+0x64>
  while(Value >= 10U)
 8002fca:	2500      	movs	r5, #0
 8002fcc:	e7c7      	b.n	8002f5e <HAL_RTC_SetDate+0xa6>
 8002fce:	2200      	movs	r2, #0
 8002fd0:	e7d3      	b.n	8002f7a <HAL_RTC_SetDate+0xc2>
 8002fd2:	bf00      	nop

08002fd4 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8002fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fd8:	b089      	sub	sp, #36	; 0x24
 8002fda:	4605      	mov	r5, r0
 8002fdc:	4688      	mov	r8, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8002fde:	f7fd ffed 	bl	8000fbc <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8002fe2:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8002fe4:	4606      	mov	r6, r0
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002fee:	f001 fb7f 	bl	80046f0 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	b118      	cbz	r0, 8002ffe <SD_FindSCR+0x2a>
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 8002ff6:	4620      	mov	r0, r4
 8002ff8:	b009      	add	sp, #36	; 0x24
 8002ffa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8002ffe:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8003000:	6828      	ldr	r0, [r5, #0]
 8003002:	0409      	lsls	r1, r1, #16
 8003004:	f001 fc40 	bl	8004888 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 8003008:	4604      	mov	r4, r0
 800300a:	2800      	cmp	r0, #0
 800300c:	d1f3      	bne.n	8002ff6 <SD_FindSCR+0x22>
  config.DataLength    = 8U;
 800300e:	2008      	movs	r0, #8
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003010:	f04f 31ff 	mov.w	r1, #4294967295
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003014:	2202      	movs	r2, #2
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003016:	2301      	movs	r3, #1
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003018:	9102      	str	r1, [sp, #8]
  config.DataLength    = 8U;
 800301a:	9003      	str	r0, [sp, #12]
  SDIO_ConfigData(hsd->Instance, &config);
 800301c:	eb0d 0100 	add.w	r1, sp, r0
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8003020:	2730      	movs	r7, #48	; 0x30
  SDIO_ConfigData(hsd->Instance, &config);
 8003022:	6828      	ldr	r0, [r5, #0]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003024:	9406      	str	r4, [sp, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003026:	9205      	str	r2, [sp, #20]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003028:	9307      	str	r3, [sp, #28]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800302a:	9704      	str	r7, [sp, #16]
  SDIO_ConfigData(hsd->Instance, &config);
 800302c:	f001 fb4c 	bl	80046c8 <SDIO_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8003030:	6828      	ldr	r0, [r5, #0]
 8003032:	f001 fc4b 	bl	80048cc <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 8003036:	4604      	mov	r4, r0
 8003038:	2800      	cmp	r0, #0
 800303a:	d1dc      	bne.n	8002ff6 <SD_FindSCR+0x22>
 800303c:	4681      	mov	r9, r0
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800303e:	f240 472a 	movw	r7, #1066	; 0x42a
 8003042:	e004      	b.n	800304e <SD_FindSCR+0x7a>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8003044:	f7fd ffba 	bl	8000fbc <HAL_GetTick>
 8003048:	1b80      	subs	r0, r0, r6
 800304a:	3001      	adds	r0, #1
 800304c:	d015      	beq.n	800307a <SD_FindSCR+0xa6>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800304e:	6828      	ldr	r0, [r5, #0]
 8003050:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003052:	423b      	tst	r3, r7
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8003054:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8003056:	d10b      	bne.n	8003070 <SD_FindSCR+0x9c>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8003058:	029b      	lsls	r3, r3, #10
 800305a:	d5f3      	bpl.n	8003044 <SD_FindSCR+0x70>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800305c:	f001 fb18 	bl	8004690 <SDIO_ReadFIFO>
 8003060:	ab08      	add	r3, sp, #32
 8003062:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8003066:	f109 0901 	add.w	r9, r9, #1
 800306a:	f843 0c20 	str.w	r0, [r3, #-32]
 800306e:	e7e9      	b.n	8003044 <SD_FindSCR+0x70>
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003070:	0719      	lsls	r1, r3, #28
 8003072:	d505      	bpl.n	8003080 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8003074:	2408      	movs	r4, #8
 8003076:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8003078:	e7bd      	b.n	8002ff6 <SD_FindSCR+0x22>
      return HAL_SD_ERROR_TIMEOUT;
 800307a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800307e:	e7ba      	b.n	8002ff6 <SD_FindSCR+0x22>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003080:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003082:	079a      	lsls	r2, r3, #30
 8003084:	d502      	bpl.n	800308c <SD_FindSCR+0xb8>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8003086:	2402      	movs	r4, #2
 8003088:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800308a:	e7b4      	b.n	8002ff6 <SD_FindSCR+0x22>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800308c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800308e:	069b      	lsls	r3, r3, #26
 8003090:	d502      	bpl.n	8003098 <SD_FindSCR+0xc4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8003092:	2420      	movs	r4, #32
 8003094:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8003096:	e7ae      	b.n	8002ff6 <SD_FindSCR+0x22>
 8003098:	e89d 000c 	ldmia.w	sp, {r2, r3}
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800309c:	f240 51ff 	movw	r1, #1535	; 0x5ff
 80030a0:	ba12      	rev	r2, r2
 80030a2:	ba1b      	rev	r3, r3
 80030a4:	6381      	str	r1, [r0, #56]	; 0x38
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80030a6:	f8c8 2004 	str.w	r2, [r8, #4]
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80030aa:	f8c8 3000 	str.w	r3, [r8]
  return HAL_SD_ERROR_NONE;
 80030ae:	e7a2      	b.n	8002ff6 <SD_FindSCR+0x22>

080030b0 <HAL_SD_ReadBlocks>:
{
 80030b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030b4:	460d      	mov	r5, r1
 80030b6:	b086      	sub	sp, #24
 80030b8:	4604      	mov	r4, r0
 80030ba:	4690      	mov	r8, r2
 80030bc:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 80030be:	f7fd ff7d 	bl	8000fbc <HAL_GetTick>
  if(NULL == pData)
 80030c2:	2d00      	cmp	r5, #0
 80030c4:	d036      	beq.n	8003134 <HAL_SD_ReadBlocks+0x84>
 80030c6:	4606      	mov	r6, r0
  if(hsd->State == HAL_SD_STATE_READY)
 80030c8:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 80030cc:	b2c0      	uxtb	r0, r0
 80030ce:	2801      	cmp	r0, #1
 80030d0:	d007      	beq.n	80030e2 <HAL_SD_ReadBlocks+0x32>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80030d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80030d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80030d8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80030da:	2001      	movs	r0, #1
}
 80030dc:	b006      	add	sp, #24
 80030de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80030e2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80030e4:	eb08 0307 	add.w	r3, r8, r7
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e8:	2100      	movs	r1, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80030ea:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ec:	63a1      	str	r1, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80030ee:	d81c      	bhi.n	800312a <HAL_SD_ReadBlocks+0x7a>
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 80030f2:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 80030f4:	2203      	movs	r2, #3
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030f6:	2b01      	cmp	r3, #1
    hsd->State = HAL_SD_STATE_BUSY;
 80030f8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80030fc:	62c1      	str	r1, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80030fe:	f44f 7100 	mov.w	r1, #512	; 0x200
      BlockAdd *= 512U;
 8003102:	bf18      	it	ne
 8003104:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003108:	f001 faf2 	bl	80046f0 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800310c:	b1d0      	cbz	r0, 8003144 <HAL_SD_ReadBlocks+0x94>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800310e:	6823      	ldr	r3, [r4, #0]
 8003110:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003114:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003116:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003118:	2301      	movs	r3, #1
          hsd->ErrorCode |= errorstate;
 800311a:	4310      	orrs	r0, r2
 800311c:	63a0      	str	r0, [r4, #56]	; 0x38
          return HAL_ERROR;
 800311e:	4618      	mov	r0, r3
          hsd->State = HAL_SD_STATE_READY;
 8003120:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8003124:	b006      	add	sp, #24
 8003126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800312a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800312c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003130:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003132:	e7d3      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003134:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003136:	2001      	movs	r0, #1
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003138:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800313c:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800313e:	b006      	add	sp, #24
 8003140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003144:	f04f 31ff 	mov.w	r1, #4294967295
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003148:	027a      	lsls	r2, r7, #9
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800314a:	2390      	movs	r3, #144	; 0x90
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800314c:	9004      	str	r0, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800314e:	f04f 0a01 	mov.w	sl, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003152:	9100      	str	r1, [sp, #0]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003154:	f04f 0902 	mov.w	r9, #2
    SDIO_ConfigData(hsd->Instance, &config);
 8003158:	4669      	mov	r1, sp
 800315a:	6820      	ldr	r0, [r4, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800315c:	9201      	str	r2, [sp, #4]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800315e:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003160:	f8cd 900c 	str.w	r9, [sp, #12]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003164:	f8cd a014 	str.w	sl, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8003168:	f001 faae 	bl	80046c8 <SDIO_ConfigData>
    if(NumberOfBlocks > 1U)
 800316c:	4557      	cmp	r7, sl
 800316e:	d934      	bls.n	80031da <HAL_SD_ReadBlocks+0x12a>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003170:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003174:	4641      	mov	r1, r8
 8003176:	6820      	ldr	r0, [r4, #0]
 8003178:	f001 fad8 	bl	800472c <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 800317c:	2800      	cmp	r0, #0
 800317e:	d1c6      	bne.n	800310e <HAL_SD_ReadBlocks+0x5e>
 8003180:	46a8      	mov	r8, r5
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8003182:	6822      	ldr	r2, [r4, #0]
 8003184:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003186:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 800318a:	6b53      	ldr	r3, [r2, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800318c:	d12c      	bne.n	80031e8 <HAL_SD_ReadBlocks+0x138>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	d50e      	bpl.n	80031b0 <HAL_SD_ReadBlocks+0x100>
 8003192:	f1a8 0504 	sub.w	r5, r8, #4
 8003196:	f108 091c 	add.w	r9, r8, #28
 800319a:	e000      	b.n	800319e <HAL_SD_ReadBlocks+0xee>
 800319c:	6822      	ldr	r2, [r4, #0]
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 800319e:	4610      	mov	r0, r2
 80031a0:	f001 fa76 	bl	8004690 <SDIO_ReadFIFO>
 80031a4:	f845 0f04 	str.w	r0, [r5, #4]!
        for(count = 0U; count < 8U; count++)
 80031a8:	454d      	cmp	r5, r9
 80031aa:	d1f7      	bne.n	800319c <HAL_SD_ReadBlocks+0xec>
        tempbuff += 8U;
 80031ac:	f108 0820 	add.w	r8, r8, #32
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80031b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031b2:	b12b      	cbz	r3, 80031c0 <HAL_SD_ReadBlocks+0x110>
 80031b4:	f7fd ff02 	bl	8000fbc <HAL_GetTick>
 80031b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031ba:	1b80      	subs	r0, r0, r6
 80031bc:	4283      	cmp	r3, r0
 80031be:	d8e0      	bhi.n	8003182 <HAL_SD_ReadBlocks+0xd2>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80031c0:	6823      	ldr	r3, [r4, #0]
 80031c2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80031c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80031c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80031ca:	2201      	movs	r2, #1
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80031cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031d0:	63a3      	str	r3, [r4, #56]	; 0x38
        return HAL_TIMEOUT;
 80031d2:	2003      	movs	r0, #3
        hsd->State= HAL_SD_STATE_READY;
 80031d4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80031d8:	e780      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80031da:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80031de:	4641      	mov	r1, r8
 80031e0:	6820      	ldr	r0, [r4, #0]
 80031e2:	f001 fa93 	bl	800470c <SDMMC_CmdReadSingleBlock>
 80031e6:	e7c9      	b.n	800317c <HAL_SD_ReadBlocks+0xcc>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80031e8:	05dd      	lsls	r5, r3, #23
 80031ea:	d50a      	bpl.n	8003202 <HAL_SD_ReadBlocks+0x152>
 80031ec:	2f01      	cmp	r7, #1
 80031ee:	d908      	bls.n	8003202 <HAL_SD_ReadBlocks+0x152>
      if(hsd->SdCard.CardType != CARD_SECURED)
 80031f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d005      	beq.n	8003202 <HAL_SD_ReadBlocks+0x152>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80031f6:	4610      	mov	r0, r2
 80031f8:	f001 fac6 	bl	8004788 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80031fc:	2800      	cmp	r0, #0
 80031fe:	d186      	bne.n	800310e <HAL_SD_ReadBlocks+0x5e>
 8003200:	6822      	ldr	r2, [r4, #0]
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003202:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003204:	0718      	lsls	r0, r3, #28
 8003206:	d420      	bmi.n	800324a <HAL_SD_ReadBlocks+0x19a>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003208:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800320a:	0799      	lsls	r1, r3, #30
 800320c:	d429      	bmi.n	8003262 <HAL_SD_ReadBlocks+0x1b2>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800320e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003210:	069b      	lsls	r3, r3, #26
 8003212:	d50d      	bpl.n	8003230 <HAL_SD_ReadBlocks+0x180>
 8003214:	e03e      	b.n	8003294 <HAL_SD_ReadBlocks+0x1e4>
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8003216:	f001 fa3b 	bl	8004690 <SDIO_ReadFIFO>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800321a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 800321c:	f848 0b04 	str.w	r0, [r8], #4
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8003220:	b35b      	cbz	r3, 800327a <HAL_SD_ReadBlocks+0x1ca>
 8003222:	f7fd fecb 	bl	8000fbc <HAL_GetTick>
 8003226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003228:	1b80      	subs	r0, r0, r6
 800322a:	4283      	cmp	r3, r0
 800322c:	d925      	bls.n	800327a <HAL_SD_ReadBlocks+0x1ca>
 800322e:	6822      	ldr	r2, [r4, #0]
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8003230:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003232:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8003236:	4610      	mov	r0, r2
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8003238:	d1ed      	bne.n	8003216 <HAL_SD_ReadBlocks+0x166>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800323a:	f240 55ff 	movw	r5, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 800323e:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003240:	6395      	str	r5, [r2, #56]	; 0x38
    return HAL_OK;
 8003242:	4618      	mov	r0, r3
    hsd->State = HAL_SD_STATE_READY;
 8003244:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    return HAL_OK;
 8003248:	e748      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800324a:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800324e:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003250:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003252:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003254:	f043 0308 	orr.w	r3, r3, #8
 8003258:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800325a:	4610      	mov	r0, r2
      hsd->State = HAL_SD_STATE_READY;
 800325c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003260:	e73c      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003262:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8003266:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003268:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800326a:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800326c:	f043 0302 	orr.w	r3, r3, #2
 8003270:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003272:	4610      	mov	r0, r2
      hsd->State = HAL_SD_STATE_READY;
 8003274:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003278:	e730      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003280:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003282:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003284:	2201      	movs	r2, #1
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003286:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800328a:	63a3      	str	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 800328c:	4610      	mov	r0, r2
        hsd->State= HAL_SD_STATE_READY;
 800328e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        return HAL_ERROR;
 8003292:	e723      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003294:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8003298:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800329a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800329c:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800329e:	f043 0320 	orr.w	r3, r3, #32
 80032a2:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80032a4:	4610      	mov	r0, r2
      hsd->State = HAL_SD_STATE_READY;
 80032a6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 80032aa:	e717      	b.n	80030dc <HAL_SD_ReadBlocks+0x2c>

080032ac <HAL_SD_WriteBlocks>:
{
 80032ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b0:	460e      	mov	r6, r1
 80032b2:	b086      	sub	sp, #24
 80032b4:	4604      	mov	r4, r0
 80032b6:	4615      	mov	r5, r2
 80032b8:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 80032ba:	f7fd fe7f 	bl	8000fbc <HAL_GetTick>
  if(NULL == pData)
 80032be:	2e00      	cmp	r6, #0
 80032c0:	d043      	beq.n	800334a <HAL_SD_WriteBlocks+0x9e>
  if(hsd->State == HAL_SD_STATE_READY)
 80032c2:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d008      	beq.n	80032de <HAL_SD_WriteBlocks+0x32>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80032cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80032d2:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	b006      	add	sp, #24
 80032da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80032de:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80032e0:	eb05 0208 	add.w	r2, r5, r8
 80032e4:	4607      	mov	r7, r0
 80032e6:	428a      	cmp	r2, r1
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e8:	f04f 0000 	mov.w	r0, #0
 80032ec:	63a0      	str	r0, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80032ee:	d827      	bhi.n	8003340 <HAL_SD_WriteBlocks+0x94>
    hsd->Instance->DCTRL = 0U;
 80032f0:	6823      	ldr	r3, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80032f2:	6c62      	ldr	r2, [r4, #68]	; 0x44
    hsd->State = HAL_SD_STATE_BUSY;
 80032f4:	2103      	movs	r1, #3
 80032f6:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80032fa:	2a01      	cmp	r2, #1
    hsd->Instance->DCTRL = 0U;
 80032fc:	62d8      	str	r0, [r3, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80032fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003302:	4618      	mov	r0, r3
      BlockAdd *= 512U;
 8003304:	bf18      	it	ne
 8003306:	026d      	lslne	r5, r5, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003308:	f001 f9f2 	bl	80046f0 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800330c:	b948      	cbnz	r0, 8003322 <HAL_SD_WriteBlocks+0x76>
    if(NumberOfBlocks > 1U)
 800330e:	f1b8 0f01 	cmp.w	r8, #1
 8003312:	d958      	bls.n	80033c6 <HAL_SD_WriteBlocks+0x11a>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003314:	2320      	movs	r3, #32
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003316:	4629      	mov	r1, r5
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003318:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800331a:	6820      	ldr	r0, [r4, #0]
 800331c:	f001 fa24 	bl	8004768 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003320:	b1e0      	cbz	r0, 800335c <HAL_SD_WriteBlocks+0xb0>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8003322:	6823      	ldr	r3, [r4, #0]
 8003324:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003328:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800332a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800332c:	2201      	movs	r2, #1
          hsd->ErrorCode |= errorstate;
 800332e:	4318      	orrs	r0, r3
          return HAL_ERROR;
 8003330:	4613      	mov	r3, r2
          hsd->ErrorCode |= errorstate;
 8003332:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8003334:	4618      	mov	r0, r3
          hsd->State = HAL_SD_STATE_READY;
 8003336:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 800333a:	b006      	add	sp, #24
 800333c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003340:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003342:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003346:	63a2      	str	r2, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003348:	e7c5      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800334a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800334c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003350:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
}
 8003354:	4618      	mov	r0, r3
 8003356:	b006      	add	sp, #24
 8003358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800335c:	f04f 31ff 	mov.w	r1, #4294967295
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003360:	ea4f 2548 	mov.w	r5, r8, lsl #9
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003364:	2290      	movs	r2, #144	; 0x90
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003366:	9003      	str	r0, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003368:	9004      	str	r0, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800336a:	2301      	movs	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800336c:	9100      	str	r1, [sp, #0]
    SDIO_ConfigData(hsd->Instance, &config);
 800336e:	6820      	ldr	r0, [r4, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003370:	9501      	str	r5, [sp, #4]
    SDIO_ConfigData(hsd->Instance, &config);
 8003372:	4669      	mov	r1, sp
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003374:	9202      	str	r2, [sp, #8]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003376:	9305      	str	r3, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8003378:	f001 f9a6 	bl	80046c8 <SDIO_ConfigData>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800337c:	6820      	ldr	r0, [r4, #0]
 800337e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003380:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8003384:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8003386:	d125      	bne.n	80033d4 <HAL_SD_WriteBlocks+0x128>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8003388:	045d      	lsls	r5, r3, #17
 800338a:	d509      	bpl.n	80033a0 <HAL_SD_WriteBlocks+0xf4>
 800338c:	4635      	mov	r5, r6
 800338e:	3620      	adds	r6, #32
 8003390:	e000      	b.n	8003394 <HAL_SD_WriteBlocks+0xe8>
 8003392:	6820      	ldr	r0, [r4, #0]
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8003394:	4629      	mov	r1, r5
 8003396:	3504      	adds	r5, #4
 8003398:	f001 f97e 	bl	8004698 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800339c:	42b5      	cmp	r5, r6
 800339e:	d1f8      	bne.n	8003392 <HAL_SD_WriteBlocks+0xe6>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80033a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80033a2:	b12b      	cbz	r3, 80033b0 <HAL_SD_WriteBlocks+0x104>
 80033a4:	f7fd fe0a 	bl	8000fbc <HAL_GetTick>
 80033a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80033aa:	1bc0      	subs	r0, r0, r7
 80033ac:	4283      	cmp	r3, r0
 80033ae:	d8e5      	bhi.n	800337c <HAL_SD_WriteBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80033b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80033b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033ba:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80033bc:	2301      	movs	r3, #1
 80033be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e787      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80033c6:	2310      	movs	r3, #16
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 80033c8:	4629      	mov	r1, r5
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80033ca:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 80033cc:	6820      	ldr	r0, [r4, #0]
 80033ce:	f001 f9bd 	bl	800474c <SDMMC_CmdWriteSingleBlock>
 80033d2:	e7a5      	b.n	8003320 <HAL_SD_WriteBlocks+0x74>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80033d4:	05d9      	lsls	r1, r3, #23
 80033d6:	d50a      	bpl.n	80033ee <HAL_SD_WriteBlocks+0x142>
 80033d8:	f1b8 0f01 	cmp.w	r8, #1
 80033dc:	d907      	bls.n	80033ee <HAL_SD_WriteBlocks+0x142>
      if(hsd->SdCard.CardType != CARD_SECURED)
 80033de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d004      	beq.n	80033ee <HAL_SD_WriteBlocks+0x142>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80033e4:	f001 f9d0 	bl	8004788 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d19a      	bne.n	8003322 <HAL_SD_WriteBlocks+0x76>
 80033ec:	6820      	ldr	r0, [r4, #0]
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80033ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033f0:	071a      	lsls	r2, r3, #28
 80033f2:	d412      	bmi.n	800341a <HAL_SD_WriteBlocks+0x16e>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80033f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033f6:	079b      	lsls	r3, r3, #30
 80033f8:	d41b      	bmi.n	8003432 <HAL_SD_WriteBlocks+0x186>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80033fa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033fc:	f013 0310 	ands.w	r3, r3, #16
 8003400:	d023      	beq.n	800344a <HAL_SD_WriteBlocks+0x19e>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003402:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8003406:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003408:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800340a:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800340c:	f043 0310 	orr.w	r3, r3, #16
 8003410:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003412:	4613      	mov	r3, r2
      hsd->State = HAL_SD_STATE_READY;
 8003414:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003418:	e75d      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800341a:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800341e:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003420:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003422:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003424:	f043 0308 	orr.w	r3, r3, #8
 8003428:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800342a:	4613      	mov	r3, r2
      hsd->State = HAL_SD_STATE_READY;
 800342c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003430:	e751      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003432:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8003436:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8003438:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800343a:	2201      	movs	r2, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 800343c:	f043 0302 	orr.w	r3, r3, #2
 8003440:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003442:	4613      	mov	r3, r2
      hsd->State = HAL_SD_STATE_READY;
 8003444:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003448:	e745      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800344a:	f240 51ff 	movw	r1, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 800344e:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003450:	6381      	str	r1, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003452:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8003456:	e73e      	b.n	80032d6 <HAL_SD_WriteBlocks+0x2a>

08003458 <HAL_SD_GetCardCSD>:
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8003458:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 800345a:	b5f0      	push	{r4, r5, r6, r7, lr}
  pCSD->NSAC = (uint8_t)tmp;
 800345c:	f3c3 2207 	ubfx	r2, r3, #8, #8
{
 8003460:	4604      	mov	r4, r0
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8003462:	0f9f      	lsrs	r7, r3, #30
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8003464:	f3c3 6683 	ubfx	r6, r3, #26, #4
  pCSD->Reserved1      = tmp & 0x03U;
 8003468:	f3c3 6501 	ubfx	r5, r3, #24, #2
  pCSD->TAAC = (uint8_t)tmp;
 800346c:	f3c3 4007 	ubfx	r0, r3, #16, #8
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8003470:	b2db      	uxtb	r3, r3
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8003472:	700f      	strb	r7, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8003474:	704e      	strb	r6, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8003476:	708d      	strb	r5, [r1, #2]
  pCSD->TAAC = (uint8_t)tmp;
 8003478:	70c8      	strb	r0, [r1, #3]
  pCSD->NSAC = (uint8_t)tmp;
 800347a:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 800347c:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 800347e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003480:	0e1a      	lsrs	r2, r3, #24
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8003482:	0112      	lsls	r2, r2, #4
 8003484:	80ca      	strh	r2, [r1, #6]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8003486:	88c8      	ldrh	r0, [r1, #6]
 8003488:	f3c3 5503 	ubfx	r5, r3, #20, #4
 800348c:	b280      	uxth	r0, r0
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 800348e:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8003492:	4328      	orrs	r0, r5
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8003494:	f3c3 4503 	ubfx	r5, r3, #16, #4
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8003498:	80c8      	strh	r0, [r1, #6]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 800349a:	ea4f 1ed2 	mov.w	lr, r2, lsr #7
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 800349e:	720d      	strb	r5, [r1, #8]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 80034a0:	2000      	movs	r0, #0
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80034a2:	f3c2 1780 	ubfx	r7, r2, #6, #1
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 80034a6:	f3c2 1640 	ubfx	r6, r2, #5, #1
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 80034aa:	f3c2 1500 	ubfx	r5, r2, #4, #1
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 80034ae:	f881 e009 	strb.w	lr, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80034b2:	728f      	strb	r7, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 80034b4:	72ce      	strb	r6, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 80034b6:	730d      	strb	r5, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 80034b8:	7348      	strb	r0, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80034ba:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80034bc:	2800      	cmp	r0, #0
 80034be:	f040 8083 	bne.w	80035c8 <HAL_SD_GetCardCSD+0x170>
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 80034c2:	0292      	lsls	r2, r2, #10
 80034c4:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80034c8:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp) << 2U;
 80034ca:	6908      	ldr	r0, [r1, #16]
 80034cc:	009a      	lsls	r2, r3, #2
 80034ce:	f402 727f 	and.w	r2, r2, #1020	; 0x3fc
 80034d2:	4302      	orrs	r2, r0
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80034d4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp) << 2U;
 80034d6:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80034d8:	6908      	ldr	r0, [r1, #16]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80034da:	0bda      	lsrs	r2, r3, #15
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80034dc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80034e0:	6108      	str	r0, [r1, #16]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80034e2:	f002 0206 	and.w	r2, r2, #6
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80034e6:	f3c3 5542 	ubfx	r5, r3, #21, #3
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80034ea:	f3c3 4082 	ubfx	r0, r3, #18, #3
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80034ee:	f3c3 67c2 	ubfx	r7, r3, #27, #3
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80034f2:	f3c3 6602 	ubfx	r6, r3, #24, #3
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80034f6:	750f      	strb	r7, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80034f8:	754e      	strb	r6, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80034fa:	758d      	strb	r5, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80034fc:	75c8      	strb	r0, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80034fe:	760a      	strb	r2, [r1, #24]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8003500:	7e0a      	ldrb	r2, [r1, #24]
 8003502:	f3c3 30c0 	ubfx	r0, r3, #15, #1
 8003506:	4302      	orrs	r2, r0
 8003508:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800350a:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 800350c:	7e08      	ldrb	r0, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800350e:	3201      	adds	r2, #1
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8003510:	3002      	adds	r0, #2
 8003512:	4082      	lsls	r2, r0
 8003514:	6562      	str	r2, [r4, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8003516:	7a0d      	ldrb	r5, [r1, #8]
 8003518:	2001      	movs	r0, #1
 800351a:	40a8      	lsls	r0, r5
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 800351c:	0a45      	lsrs	r5, r0, #9
 800351e:	fb02 f205 	mul.w	r2, r2, r5
    hsd->SdCard.LogBlockSize = 512U;
 8003522:	f44f 7500 	mov.w	r5, #512	; 0x200
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8003526:	65e2      	str	r2, [r4, #92]	; 0x5c
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8003528:	65a0      	str	r0, [r4, #88]	; 0x58
 800352a:	f3c3 2207 	ubfx	r2, r3, #8, #8
    hsd->SdCard.LogBlockSize = 512U;
 800352e:	6625      	str	r5, [r4, #96]	; 0x60
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8003530:	0050      	lsls	r0, r2, #1
 8003532:	f000 007e 	and.w	r0, r0, #126	; 0x7e
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8003536:	f3c2 1280 	ubfx	r2, r2, #6, #1
 800353a:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 800353c:	7688      	strb	r0, [r1, #26]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800353e:	7e8a      	ldrb	r2, [r1, #26]
 8003540:	f3c3 10c0 	ubfx	r0, r3, #7, #1
 8003544:	4302      	orrs	r2, r0
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8003546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800354a:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800354c:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 800354e:	6f23      	ldr	r3, [r4, #112]	; 0x70
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8003550:	0d9a      	lsrs	r2, r3, #22
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8003552:	0fdd      	lsrs	r5, r3, #31
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8003554:	f3c3 7441 	ubfx	r4, r3, #29, #2
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8003558:	f3c3 6082 	ubfx	r0, r3, #26, #3
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 800355c:	f002 020c 	and.w	r2, r2, #12
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8003560:	770d      	strb	r5, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8003562:	774c      	strb	r4, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8003564:	7788      	strb	r0, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8003566:	77ca      	strb	r2, [r1, #31]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8003568:	7fca      	ldrb	r2, [r1, #31]
 800356a:	f3c3 5081 	ubfx	r0, r3, #22, #2
 800356e:	4302      	orrs	r2, r0
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8003570:	f3c3 5640 	ubfx	r6, r3, #21, #1
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8003574:	f3c3 4500 	ubfx	r5, r3, #16, #1
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8003578:	f3c3 34c0 	ubfx	r4, r3, #15, #1
  pCSD->Reserved3           = 0U;
 800357c:	2000      	movs	r0, #0
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 800357e:	77ca      	strb	r2, [r1, #31]
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8003580:	f3c3 3e80 	ubfx	lr, r3, #14, #1
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8003584:	f881 6020 	strb.w	r6, [r1, #32]
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8003588:	f3c3 3740 	ubfx	r7, r3, #13, #1
  pCSD->Reserved3           = 0U;
 800358c:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8003590:	f3c3 3600 	ubfx	r6, r3, #12, #1
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8003594:	f881 5022 	strb.w	r5, [r1, #34]	; 0x22
  pCSD->Reserved4 = 1U;
 8003598:	2201      	movs	r2, #1
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 800359a:	f881 4023 	strb.w	r4, [r1, #35]	; 0x23
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 800359e:	f3c3 2581 	ubfx	r5, r3, #10, #2
  pCSD->ECC              = (tmp & 0x03U);
 80035a2:	f3c3 2401 	ubfx	r4, r3, #8, #2
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 80035a6:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80035aa:	f881 e024 	strb.w	lr, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80035ae:	f881 7025 	strb.w	r7, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80035b2:	f881 6026 	strb.w	r6, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 80035b6:	f881 5027 	strb.w	r5, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 80035ba:	f881 4028 	strb.w	r4, [r1, #40]	; 0x28
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 80035be:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 80035c2:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
}
 80035c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80035c8:	2801      	cmp	r0, #1
 80035ca:	d00c      	beq.n	80035e6 <HAL_SD_GetCardCSD+0x18e>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80035d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80035d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80035d6:	2201      	movs	r2, #1
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80035d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035dc:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80035de:	4610      	mov	r0, r2
    hsd->State = HAL_SD_STATE_READY;
 80035e0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_ERROR;
 80035e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80035ec:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80035ee:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp << 8U);
 80035f0:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80035f2:	0e18      	lsrs	r0, r3, #24
    pCSD->DeviceSize |= (tmp << 8U);
 80035f4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80035f8:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp);
 80035fa:	6908      	ldr	r0, [r1, #16]
 80035fc:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003600:	4302      	orrs	r2, r0
 8003602:	610a      	str	r2, [r1, #16]
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8003604:	690a      	ldr	r2, [r1, #16]
 8003606:	0292      	lsls	r2, r2, #10
 8003608:	f502 6280 	add.w	r2, r2, #1024	; 0x400
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800360c:	f44f 7000 	mov.w	r0, #512	; 0x200
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8003610:	6562      	str	r2, [r4, #84]	; 0x54
 8003612:	65e2      	str	r2, [r4, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8003614:	65a0      	str	r0, [r4, #88]	; 0x58
 8003616:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800361a:	6620      	str	r0, [r4, #96]	; 0x60
 800361c:	e788      	b.n	8003530 <HAL_SD_GetCardCSD+0xd8>
 800361e:	bf00      	nop

08003620 <HAL_SD_InitCard>:
{
 8003620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003622:	b099      	sub	sp, #100	; 0x64
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003624:	2500      	movs	r5, #0
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003626:	2376      	movs	r3, #118	; 0x76
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003628:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800362a:	950b      	str	r5, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800362c:	930c      	str	r3, [sp, #48]	; 0x30
  SDIO_Init(hsd->Instance, Init);
 800362e:	ab0a      	add	r3, sp, #40	; 0x28
{
 8003630:	4604      	mov	r4, r0
  SDIO_Init(hsd->Instance, Init);
 8003632:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003636:	6827      	ldr	r7, [r4, #0]
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003638:	9507      	str	r5, [sp, #28]
  SDIO_Init(hsd->Instance, Init);
 800363a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800363e:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003640:	9509      	str	r5, [sp, #36]	; 0x24
  __HAL_SD_DISABLE(hsd); 
 8003642:	4e72      	ldr	r6, [pc, #456]	; (800380c <HAL_SD_InitCard+0x1ec>)
  SDIO_Init(hsd->Instance, Init);
 8003644:	ab07      	add	r3, sp, #28
 8003646:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003648:	4638      	mov	r0, r7
 800364a:	f001 f805 	bl	8004658 <SDIO_Init>
  __HAL_SD_ENABLE(hsd);
 800364e:	2701      	movs	r7, #1
  __HAL_SD_DISABLE(hsd); 
 8003650:	6035      	str	r5, [r6, #0]
  SDIO_PowerState_ON(hsd->Instance);
 8003652:	6820      	ldr	r0, [r4, #0]
 8003654:	f001 f826 	bl	80046a4 <SDIO_PowerState_ON>
  HAL_Delay(2U);
 8003658:	2002      	movs	r0, #2
  __HAL_SD_ENABLE(hsd);
 800365a:	6037      	str	r7, [r6, #0]
  HAL_Delay(2U);
 800365c:	f7fd fcb4 	bl	8000fc8 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003660:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8003662:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003664:	f001 f8b2 	bl	80047cc <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003668:	4605      	mov	r5, r0
 800366a:	b138      	cbz	r0, 800367c <HAL_SD_InitCard+0x5c>
    hsd->State = HAL_SD_STATE_READY;
 800366c:	2001      	movs	r0, #1
 800366e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003672:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003674:	431d      	orrs	r5, r3
 8003676:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8003678:	b019      	add	sp, #100	; 0x64
 800367a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800367c:	6820      	ldr	r0, [r4, #0]
 800367e:	f001 f8cd 	bl	800481c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003682:	b1d8      	cbz	r0, 80036bc <HAL_SD_InitCard+0x9c>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003684:	64a5      	str	r5, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8003686:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800368a:	9b06      	ldr	r3, [sp, #24]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	42ab      	cmp	r3, r5
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8003690:	f04f 0100 	mov.w	r1, #0
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8003694:	9206      	str	r2, [sp, #24]
 8003696:	d068      	beq.n	800376a <HAL_SD_InitCard+0x14a>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8003698:	6820      	ldr	r0, [r4, #0]
 800369a:	f001 f8f5 	bl	8004888 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800369e:	4601      	mov	r1, r0
 80036a0:	2800      	cmp	r0, #0
 80036a2:	d165      	bne.n	8003770 <HAL_SD_InitCard+0x150>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80036a4:	6820      	ldr	r0, [r4, #0]
 80036a6:	f001 f8ff 	bl	80048a8 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80036aa:	4601      	mov	r1, r0
 80036ac:	2800      	cmp	r0, #0
 80036ae:	d15f      	bne.n	8003770 <HAL_SD_InitCard+0x150>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036b0:	6820      	ldr	r0, [r4, #0]
 80036b2:	f000 ffff 	bl	80046b4 <SDIO_GetResponse>
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80036b6:	2800      	cmp	r0, #0
 80036b8:	dae7      	bge.n	800368a <HAL_SD_InitCard+0x6a>
 80036ba:	e020      	b.n	80036fe <HAL_SD_InitCard+0xde>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80036bc:	64a7      	str	r7, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80036be:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80036c2:	9b06      	ldr	r3, [sp, #24]
 80036c4:	1c5a      	adds	r2, r3, #1
 80036c6:	42b3      	cmp	r3, r6
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80036c8:	f04f 0100 	mov.w	r1, #0
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80036cc:	9206      	str	r2, [sp, #24]
 80036ce:	d04c      	beq.n	800376a <HAL_SD_InitCard+0x14a>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80036d0:	6820      	ldr	r0, [r4, #0]
 80036d2:	f001 f8d9 	bl	8004888 <SDMMC_CmdAppCommand>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80036d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      if(errorstate != HAL_SD_ERROR_NONE)
 80036da:	4605      	mov	r5, r0
 80036dc:	2800      	cmp	r0, #0
 80036de:	d1c5      	bne.n	800366c <HAL_SD_InitCard+0x4c>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80036e0:	6820      	ldr	r0, [r4, #0]
 80036e2:	f001 f8e1 	bl	80048a8 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80036e6:	4605      	mov	r5, r0
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036e8:	4601      	mov	r1, r0
      if(errorstate != HAL_SD_ERROR_NONE)
 80036ea:	2800      	cmp	r0, #0
 80036ec:	d1be      	bne.n	800366c <HAL_SD_InitCard+0x4c>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036ee:	6820      	ldr	r0, [r4, #0]
 80036f0:	f000 ffe0 	bl	80046b4 <SDIO_GetResponse>
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80036f4:	0fc3      	lsrs	r3, r0, #31
 80036f6:	d0e4      	beq.n	80036c2 <HAL_SD_InitCard+0xa2>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80036f8:	0042      	lsls	r2, r0, #1
 80036fa:	f100 8084 	bmi.w	8003806 <HAL_SD_InitCard+0x1e6>
    hsd->SdCard.CardType = CARD_SDSC;
 80036fe:	2300      	movs	r3, #0
 8003700:	6463      	str	r3, [r4, #68]	; 0x44
  uint16_t sd_rca = 1U;
 8003702:	2301      	movs	r3, #1
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8003704:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8003706:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 800370a:	f000 ffcf 	bl	80046ac <SDIO_GetPowerState>
 800370e:	b948      	cbnz	r0, 8003724 <HAL_SD_InitCard+0x104>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003710:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 8003714:	2001      	movs	r0, #1
 8003716:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800371a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800371c:	432b      	orrs	r3, r5
 800371e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8003720:	b019      	add	sp, #100	; 0x64
 8003722:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003724:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003726:	2b03      	cmp	r3, #3
 8003728:	d125      	bne.n	8003776 <HAL_SD_InitCard+0x156>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800372a:	2104      	movs	r1, #4
 800372c:	6820      	ldr	r0, [r4, #0]
 800372e:	f000 ffc1 	bl	80046b4 <SDIO_GetResponse>
 8003732:	0d00      	lsrs	r0, r0, #20
 8003734:	64e0      	str	r0, [r4, #76]	; 0x4c
  HAL_SD_GetCardCSD(hsd, &CSD);
 8003736:	a90d      	add	r1, sp, #52	; 0x34
 8003738:	4620      	mov	r0, r4
 800373a:	f7ff fe8d 	bl	8003458 <HAL_SD_GetCardCSD>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800373e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003740:	6820      	ldr	r0, [r4, #0]
 8003742:	0412      	lsls	r2, r2, #16
 8003744:	2300      	movs	r3, #0
 8003746:	f001 f831 	bl	80047ac <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800374a:	4605      	mov	r5, r0
 800374c:	2800      	cmp	r0, #0
 800374e:	d1e1      	bne.n	8003714 <HAL_SD_InitCard+0xf4>
  SDIO_Init(hsd->Instance, hsd->Init);
 8003750:	1d23      	adds	r3, r4, #4
 8003752:	f854 6b10 	ldr.w	r6, [r4], #16
 8003756:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800375a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800375e:	4630      	mov	r0, r6
 8003760:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003762:	f000 ff79 	bl	8004658 <SDIO_Init>
  return HAL_OK;
 8003766:	4628      	mov	r0, r5
 8003768:	e786      	b.n	8003678 <HAL_SD_InitCard+0x58>
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800376a:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 800376e:	e77d      	b.n	800366c <HAL_SD_InitCard+0x4c>
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003770:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003774:	e77a      	b.n	800366c <HAL_SD_InitCard+0x4c>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003776:	6820      	ldr	r0, [r4, #0]
 8003778:	f001 f8ba 	bl	80048f0 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800377c:	4605      	mov	r5, r0
 800377e:	2800      	cmp	r0, #0
 8003780:	d1c8      	bne.n	8003714 <HAL_SD_InitCard+0xf4>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003782:	4601      	mov	r1, r0
 8003784:	6820      	ldr	r0, [r4, #0]
 8003786:	f000 ff95 	bl	80046b4 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800378a:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800378c:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800378e:	6820      	ldr	r0, [r4, #0]
 8003790:	f000 ff90 	bl	80046b4 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003794:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003796:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003798:	6820      	ldr	r0, [r4, #0]
 800379a:	f000 ff8b 	bl	80046b4 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800379e:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80037a0:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80037a2:	6820      	ldr	r0, [r4, #0]
 80037a4:	f000 ff86 	bl	80046b4 <SDIO_GetResponse>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80037a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80037aa:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d0bb      	beq.n	800372a <HAL_SD_InitCard+0x10a>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80037b2:	f10d 0116 	add.w	r1, sp, #22
 80037b6:	6820      	ldr	r0, [r4, #0]
 80037b8:	f001 f8b6 	bl	8004928 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80037bc:	4605      	mov	r5, r0
 80037be:	2800      	cmp	r0, #0
 80037c0:	d1a8      	bne.n	8003714 <HAL_SD_InitCard+0xf4>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80037c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80037c4:	2b03      	cmp	r3, #3
 80037c6:	d0b0      	beq.n	800372a <HAL_SD_InitCard+0x10a>
    hsd->SdCard.RelCardAdd = sd_rca;
 80037c8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 80037cc:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80037ce:	6820      	ldr	r0, [r4, #0]
 80037d0:	0409      	lsls	r1, r1, #16
 80037d2:	f001 f89b 	bl	800490c <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 80037d6:	4605      	mov	r5, r0
 80037d8:	2800      	cmp	r0, #0
 80037da:	d19b      	bne.n	8003714 <HAL_SD_InitCard+0xf4>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80037dc:	4601      	mov	r1, r0
 80037de:	6820      	ldr	r0, [r4, #0]
 80037e0:	f000 ff68 	bl	80046b4 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80037e4:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80037e6:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80037e8:	6820      	ldr	r0, [r4, #0]
 80037ea:	f000 ff63 	bl	80046b4 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80037ee:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80037f0:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80037f2:	6820      	ldr	r0, [r4, #0]
 80037f4:	f000 ff5e 	bl	80046b4 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80037f8:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80037fa:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80037fc:	6820      	ldr	r0, [r4, #0]
 80037fe:	f000 ff59 	bl	80046b4 <SDIO_GetResponse>
 8003802:	6720      	str	r0, [r4, #112]	; 0x70
 8003804:	e791      	b.n	800372a <HAL_SD_InitCard+0x10a>
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003806:	6463      	str	r3, [r4, #68]	; 0x44
 8003808:	e77b      	b.n	8003702 <HAL_SD_InitCard+0xe2>
 800380a:	bf00      	nop
 800380c:	422580a0 	.word	0x422580a0

08003810 <HAL_SD_Init>:
  if(hsd == NULL)
 8003810:	b1c0      	cbz	r0, 8003844 <HAL_SD_Init+0x34>
  if(hsd->State == HAL_SD_STATE_RESET)
 8003812:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 8003816:	b510      	push	{r4, lr}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003818:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800381c:	4604      	mov	r4, r0
 800381e:	b16b      	cbz	r3, 800383c <HAL_SD_Init+0x2c>
  hsd->State = HAL_SD_STATE_BUSY;
 8003820:	2303      	movs	r3, #3
 8003822:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_InitCard(hsd);
 8003826:	4620      	mov	r0, r4
 8003828:	f7ff fefa 	bl	8003620 <HAL_SD_InitCard>
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800382c:	2300      	movs	r3, #0
  hsd->State = HAL_SD_STATE_READY;
 800382e:	2201      	movs	r2, #1
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003830:	63a3      	str	r3, [r4, #56]	; 0x38
  return HAL_OK;
 8003832:	4618      	mov	r0, r3
  hsd->Context = SD_CONTEXT_NONE;
 8003834:	6323      	str	r3, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8003836:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  return HAL_OK;
 800383a:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 800383c:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 800383e:	f002 fc35 	bl	80060ac <HAL_SD_MspInit>
 8003842:	e7ed      	b.n	8003820 <HAL_SD_Init+0x10>
    return HAL_ERROR;
 8003844:	2001      	movs	r0, #1
 8003846:	4770      	bx	lr

08003848 <HAL_SD_GetCardInfo>:
{
 8003848:	b4f0      	push	{r4, r5, r6, r7}
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800384a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800384c:	6c87      	ldr	r7, [r0, #72]	; 0x48
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800384e:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003850:	6d05      	ldr	r5, [r0, #80]	; 0x50
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003852:	6d44      	ldr	r4, [r0, #84]	; 0x54
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003854:	6d82      	ldr	r2, [r0, #88]	; 0x58
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003856:	600b      	str	r3, [r1, #0]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003858:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800385a:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800385c:	61c8      	str	r0, [r1, #28]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800385e:	604f      	str	r7, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003860:	608e      	str	r6, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003862:	60cd      	str	r5, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003864:	610c      	str	r4, [r1, #16]
}
 8003866:	2000      	movs	r0, #0
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003868:	614a      	str	r2, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800386a:	618b      	str	r3, [r1, #24]
}
 800386c:	bcf0      	pop	{r4, r5, r6, r7}
 800386e:	4770      	bx	lr

08003870 <HAL_SD_ConfigWideBusOperation>:
{
 8003870:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003872:	6c43      	ldr	r3, [r0, #68]	; 0x44
  hsd->State = HAL_SD_STATE_BUSY;
 8003874:	2203      	movs	r2, #3
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003876:	4293      	cmp	r3, r2
{
 8003878:	b08b      	sub	sp, #44	; 0x2c
 800387a:	4604      	mov	r4, r0
  hsd->State = HAL_SD_STATE_BUSY;
 800387c:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
{
 8003880:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003882:	d017      	beq.n	80038b4 <HAL_SD_ConfigWideBusOperation+0x44>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003884:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003888:	d014      	beq.n	80038b4 <HAL_SD_ConfigWideBusOperation+0x44>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800388a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800388e:	d034      	beq.n	80038fa <HAL_SD_ConfigWideBusOperation+0x8a>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8003890:	2900      	cmp	r1, #0
 8003892:	d040      	beq.n	8003916 <HAL_SD_ConfigWideBusOperation+0xa6>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003894:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003896:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800389a:	6383      	str	r3, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800389c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800389e:	b185      	cbz	r5, 80038c2 <HAL_SD_ConfigWideBusOperation+0x52>
    hsd->State = HAL_SD_STATE_READY;
 80038a0:	2301      	movs	r3, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038a2:	6822      	ldr	r2, [r4, #0]
 80038a4:	f240 51ff 	movw	r1, #1535	; 0x5ff
    return HAL_ERROR;
 80038a8:	4618      	mov	r0, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038aa:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80038ac:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80038b0:	b00b      	add	sp, #44	; 0x2c
 80038b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80038b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80038b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ba:	63a3      	str	r3, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80038bc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80038be:	2d00      	cmp	r5, #0
 80038c0:	d1ee      	bne.n	80038a0 <HAL_SD_ConfigWideBusOperation+0x30>
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80038c2:	6962      	ldr	r2, [r4, #20]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80038c4:	69a3      	ldr	r3, [r4, #24]
    Init.BusWide             = WideMode;
 80038c6:	9607      	str	r6, [sp, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80038c8:	9309      	str	r3, [sp, #36]	; 0x24
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80038ca:	9208      	str	r2, [sp, #32]
    SDIO_Init(hsd->Instance, Init);
 80038cc:	ab0a      	add	r3, sp, #40	; 0x28
 80038ce:	e913 0007 	ldmdb	r3, {r0, r1, r2}
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80038d2:	6866      	ldr	r6, [r4, #4]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80038d4:	68e3      	ldr	r3, [r4, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80038d6:	68a7      	ldr	r7, [r4, #8]
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80038d8:	9604      	str	r6, [sp, #16]
    SDIO_Init(hsd->Instance, Init);
 80038da:	6826      	ldr	r6, [r4, #0]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80038dc:	9306      	str	r3, [sp, #24]
    SDIO_Init(hsd->Instance, Init);
 80038de:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80038e2:	9705      	str	r7, [sp, #20]
    SDIO_Init(hsd->Instance, Init);
 80038e4:	ab04      	add	r3, sp, #16
 80038e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038e8:	4630      	mov	r0, r6
 80038ea:	f000 feb5 	bl	8004658 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 80038ee:	2301      	movs	r3, #1
  return HAL_OK;
 80038f0:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 80038f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80038f6:	b00b      	add	sp, #44	; 0x2c
 80038f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t scr[2U] = {0U, 0U};
 80038fa:	2300      	movs	r3, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80038fc:	4619      	mov	r1, r3
 80038fe:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8003900:	9304      	str	r3, [sp, #16]
 8003902:	9305      	str	r3, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003904:	f000 fed6 	bl	80046b4 <SDIO_GetResponse>
 8003908:	0180      	lsls	r0, r0, #6
 800390a:	d51d      	bpl.n	8003948 <HAL_SD_ConfigWideBusOperation+0xd8>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800390c:	4630      	mov	r0, r6
      hsd->ErrorCode |= errorstate;
 800390e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003910:	4318      	orrs	r0, r3
 8003912:	63a0      	str	r0, [r4, #56]	; 0x38
 8003914:	e7c2      	b.n	800389c <HAL_SD_ConfigWideBusOperation+0x2c>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003916:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8003918:	9104      	str	r1, [sp, #16]
 800391a:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800391c:	f000 feca 	bl	80046b4 <SDIO_GetResponse>
 8003920:	0182      	lsls	r2, r0, #6
 8003922:	d505      	bpl.n	8003930 <HAL_SD_ConfigWideBusOperation+0xc0>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003924:	f44f 6000 	mov.w	r0, #2048	; 0x800
      hsd->ErrorCode |= errorstate;
 8003928:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800392a:	4308      	orrs	r0, r1
 800392c:	63a0      	str	r0, [r4, #56]	; 0x38
 800392e:	e7b5      	b.n	800389c <HAL_SD_ConfigWideBusOperation+0x2c>
  errorstate = SD_FindSCR(hsd, scr);
 8003930:	a904      	add	r1, sp, #16
 8003932:	4620      	mov	r0, r4
 8003934:	f7ff fb4e 	bl	8002fd4 <SD_FindSCR>
  if(errorstate != HAL_OK)
 8003938:	2800      	cmp	r0, #0
 800393a:	d1f5      	bne.n	8003928 <HAL_SD_ConfigWideBusOperation+0xb8>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800393c:	9b05      	ldr	r3, [sp, #20]
 800393e:	03db      	lsls	r3, r3, #15
 8003940:	d40e      	bmi.n	8003960 <HAL_SD_ConfigWideBusOperation+0xf0>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003942:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003946:	e7ef      	b.n	8003928 <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 8003948:	a904      	add	r1, sp, #16
 800394a:	4620      	mov	r0, r4
 800394c:	f7ff fb42 	bl	8002fd4 <SD_FindSCR>
  if(errorstate != HAL_OK)
 8003950:	2800      	cmp	r0, #0
 8003952:	d1dc      	bne.n	800390e <HAL_SD_ConfigWideBusOperation+0x9e>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003954:	9b05      	ldr	r3, [sp, #20]
 8003956:	0359      	lsls	r1, r3, #13
 8003958:	d40e      	bmi.n	8003978 <HAL_SD_ConfigWideBusOperation+0x108>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800395a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800395e:	e7d6      	b.n	800390e <HAL_SD_ConfigWideBusOperation+0x9e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003960:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003962:	6820      	ldr	r0, [r4, #0]
 8003964:	0409      	lsls	r1, r1, #16
 8003966:	f000 ff8f 	bl	8004888 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 800396a:	2800      	cmp	r0, #0
 800396c:	d1dc      	bne.n	8003928 <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800396e:	4601      	mov	r1, r0
 8003970:	6820      	ldr	r0, [r4, #0]
 8003972:	f001 f857 	bl	8004a24 <SDMMC_CmdBusWidth>
 8003976:	e7d7      	b.n	8003928 <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003978:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800397a:	6820      	ldr	r0, [r4, #0]
 800397c:	0409      	lsls	r1, r1, #16
 800397e:	f000 ff83 	bl	8004888 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8003982:	2800      	cmp	r0, #0
 8003984:	d1c3      	bne.n	800390e <HAL_SD_ConfigWideBusOperation+0x9e>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003986:	2102      	movs	r1, #2
 8003988:	6820      	ldr	r0, [r4, #0]
 800398a:	f001 f84b 	bl	8004a24 <SDMMC_CmdBusWidth>
 800398e:	e7be      	b.n	800390e <HAL_SD_ConfigWideBusOperation+0x9e>

08003990 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003990:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8003992:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003994:	0409      	lsls	r1, r1, #16
{
 8003996:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003998:	6800      	ldr	r0, [r0, #0]
 800399a:	f001 f823 	bl	80049e4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 800399e:	b120      	cbz	r0, 80039aa <HAL_SD_GetCardState+0x1a>
    hsd->ErrorCode |= errorstate;
 80039a0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80039a2:	4308      	orrs	r0, r1
 80039a4:	63a0      	str	r0, [r4, #56]	; 0x38
 80039a6:	2000      	movs	r0, #0
}
 80039a8:	bd10      	pop	{r4, pc}
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80039aa:	4601      	mov	r1, r0
 80039ac:	6820      	ldr	r0, [r4, #0]
 80039ae:	f000 fe81 	bl	80046b4 <SDIO_GetResponse>
 80039b2:	f3c0 2043 	ubfx	r0, r0, #9, #4
 80039b6:	bd10      	pop	{r4, pc}

080039b8 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80039b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039bc:	4607      	mov	r7, r0
 80039be:	460d      	mov	r5, r1
 80039c0:	4616      	mov	r6, r2
 80039c2:	4698      	mov	r8, r3
 80039c4:	683c      	ldr	r4, [r7, #0]
 80039c6:	e001      	b.n	80039cc <SPI_WaitFlagStateUntilTimeout.constprop.9+0x14>
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
  {
    if (Timeout != HAL_MAX_DELAY)
 80039c8:	1c73      	adds	r3, r6, #1
 80039ca:	d106      	bne.n	80039da <SPI_WaitFlagStateUntilTimeout.constprop.9+0x22>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039cc:	68a0      	ldr	r0, [r4, #8]
 80039ce:	ea35 0300 	bics.w	r3, r5, r0
 80039d2:	d0f9      	beq.n	80039c8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80039d4:	2000      	movs	r0, #0
}
 80039d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80039da:	f7fd faef 	bl	8000fbc <HAL_GetTick>
 80039de:	eba0 0008 	sub.w	r0, r0, r8
 80039e2:	4286      	cmp	r6, r0
 80039e4:	d8ee      	bhi.n	80039c4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039e6:	683b      	ldr	r3, [r7, #0]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039e8:	6879      	ldr	r1, [r7, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039ea:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039ec:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039f4:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039f6:	d015      	beq.n	8003a24 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x6c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039fa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80039fe:	d008      	beq.n	8003a12 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x5a>
        hspi->State = HAL_SPI_STATE_READY;
 8003a00:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8003a02:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8003a04:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003a08:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8003a0c:	2003      	movs	r0, #3
 8003a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SPI_RESET_CRC(hspi);
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	e7ed      	b.n	8003a00 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x48>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003a2a:	d002      	beq.n	8003a32 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x7a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a2c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003a30:	d1e2      	bne.n	80039f8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x40>
          __HAL_SPI_DISABLE(hspi);
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	e7dd      	b.n	80039f8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x40>

08003a3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a3e:	6845      	ldr	r5, [r0, #4]
 8003a40:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 8003a44:	4604      	mov	r4, r0
 8003a46:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a48:	d018      	beq.n	8003a7c <SPI_EndRxTransaction+0x40>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4a:	460a      	mov	r2, r1
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	f7ff ffb3 	bl	80039b8 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8003a52:	b188      	cbz	r0, 8003a78 <SPI_EndRxTransaction+0x3c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a54:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a56:	f043 0320 	orr.w	r3, r3, #32
 8003a5a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a5c:	2003      	movs	r0, #3
 8003a5e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_SPI_DISABLE(hspi);
 8003a60:	6800      	ldr	r0, [r0, #0]
 8003a62:	6802      	ldr	r2, [r0, #0]
 8003a64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a68:	6002      	str	r2, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a6a:	460a      	mov	r2, r1
 8003a6c:	4620      	mov	r0, r4
 8003a6e:	2180      	movs	r1, #128	; 0x80
 8003a70:	f7ff ffa2 	bl	80039b8 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	d1ed      	bne.n	8003a54 <SPI_EndRxTransaction+0x18>
    }
  }
  return HAL_OK;
 8003a78:	2000      	movs	r0, #0
 8003a7a:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a7c:	6882      	ldr	r2, [r0, #8]
 8003a7e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003a82:	d0ed      	beq.n	8003a60 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a84:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003a88:	d1ef      	bne.n	8003a6a <SPI_EndRxTransaction+0x2e>
    __HAL_SPI_DISABLE(hspi);
 8003a8a:	6806      	ldr	r6, [r0, #0]
 8003a8c:	6835      	ldr	r5, [r6, #0]
 8003a8e:	f025 0540 	bic.w	r5, r5, #64	; 0x40
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a92:	460a      	mov	r2, r1
    __HAL_SPI_DISABLE(hspi);
 8003a94:	6035      	str	r5, [r6, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a96:	2101      	movs	r1, #1
 8003a98:	f7ff ff8e 	bl	80039b8 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	d1d9      	bne.n	8003a54 <SPI_EndRxTransaction+0x18>
 8003aa0:	e7ea      	b.n	8003a78 <SPI_EndRxTransaction+0x3c>
 8003aa2:	bf00      	nop

08003aa4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b570      	push	{r4, r5, r6, lr}
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003aa6:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <SPI_EndRxTxTransaction+0x5c>)
 8003aa8:	4d16      	ldr	r5, [pc, #88]	; (8003b04 <SPI_EndRxTxTransaction+0x60>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003aac:	6846      	ldr	r6, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003aae:	fba5 5303 	umull	r5, r3, r5, r3
{
 8003ab2:	b082      	sub	sp, #8
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ab4:	0d5b      	lsrs	r3, r3, #21
 8003ab6:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8003aba:	fb05 f303 	mul.w	r3, r5, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003abe:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
{
 8003ac2:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ac4:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ac6:	d107      	bne.n	8003ad8 <SPI_EndRxTxTransaction+0x34>
 8003ac8:	e00c      	b.n	8003ae4 <SPI_EndRxTxTransaction+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8003aca:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003acc:	6822      	ldr	r2, [r4, #0]
      count--;
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003ad2:	6893      	ldr	r3, [r2, #8]
 8003ad4:	061b      	lsls	r3, r3, #24
 8003ad6:	d502      	bpl.n	8003ade <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 8003ad8:	9b01      	ldr	r3, [sp, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f5      	bne.n	8003aca <SPI_EndRxTxTransaction+0x26>
  }

  return HAL_OK;
 8003ade:	2000      	movs	r0, #0
}
 8003ae0:	b002      	add	sp, #8
 8003ae2:	bd70      	pop	{r4, r5, r6, pc}
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	460a      	mov	r2, r1
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae8:	2180      	movs	r1, #128	; 0x80
 8003aea:	f7ff ff65 	bl	80039b8 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8003aee:	2800      	cmp	r0, #0
 8003af0:	d0f5      	beq.n	8003ade <SPI_EndRxTxTransaction+0x3a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003af2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003af4:	f043 0320 	orr.w	r3, r3, #32
 8003af8:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8003afa:	2003      	movs	r0, #3
 8003afc:	e7f0      	b.n	8003ae0 <SPI_EndRxTxTransaction+0x3c>
 8003afe:	bf00      	nop
 8003b00:	2000000c 	.word	0x2000000c
 8003b04:	165e9f81 	.word	0x165e9f81

08003b08 <HAL_SPI_TransmitReceive.part.3>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 8003b08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b0c:	4604      	mov	r4, r0
 8003b0e:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 8003b10:	2001      	movs	r0, #1
 8003b12:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 8003b16:	460f      	mov	r7, r1
 8003b18:	4690      	mov	r8, r2
 8003b1a:	4699      	mov	r9, r3
 8003b1c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  tickstart = HAL_GetTick();
 8003b1e:	f7fd fa4d 	bl	8000fbc <HAL_GetTick>
  tmp_state           = hspi->State;
 8003b22:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8003b26:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8003b28:	b2d2      	uxtb	r2, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b2a:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8003b2c:	4606      	mov	r6, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b2e:	d011      	beq.n	8003b54 <HAL_SPI_TransmitReceive.part.3+0x4c>
 8003b30:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8003b34:	d009      	beq.n	8003b4a <HAL_SPI_TransmitReceive.part.3+0x42>
    errorcode = HAL_BUSY;
 8003b36:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003b38:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8003b3a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8003b3c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003b40:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003b44:	b003      	add	sp, #12
 8003b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b4a:	68a3      	ldr	r3, [r4, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1f2      	bne.n	8003b36 <HAL_SPI_TransmitReceive.part.3+0x2e>
 8003b50:	2a04      	cmp	r2, #4
 8003b52:	d1f0      	bne.n	8003b36 <HAL_SPI_TransmitReceive.part.3+0x2e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b54:	2f00      	cmp	r7, #0
 8003b56:	d05c      	beq.n	8003c12 <HAL_SPI_TransmitReceive.part.3+0x10a>
 8003b58:	f1b8 0f00 	cmp.w	r8, #0
 8003b5c:	d059      	beq.n	8003c12 <HAL_SPI_TransmitReceive.part.3+0x10a>
 8003b5e:	f1b9 0f00 	cmp.w	r9, #0
 8003b62:	d056      	beq.n	8003c12 <HAL_SPI_TransmitReceive.part.3+0x10a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b64:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b68:	6822      	ldr	r2, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b6a:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b6e:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b70:	bf1c      	itt	ne
 8003b72:	2305      	movne	r3, #5
 8003b74:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8003b7c:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003b80:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b84:	6810      	ldr	r0, [r2, #0]
  hspi->RxXferSize  = Size;
 8003b86:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b8a:	0640      	lsls	r0, r0, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003b8c:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b8e:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8003b92:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003b94:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b96:	d403      	bmi.n	8003ba0 <HAL_SPI_TransmitReceive.part.3+0x98>
    __HAL_SPI_ENABLE(hspi);
 8003b98:	6813      	ldr	r3, [r2, #0]
 8003b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b9e:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ba0:	68e3      	ldr	r3, [r4, #12]
 8003ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ba6:	d052      	beq.n	8003c4e <HAL_SPI_TransmitReceive.part.3+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ba8:	2900      	cmp	r1, #0
 8003baa:	d141      	bne.n	8003c30 <HAL_SPI_TransmitReceive.part.3+0x128>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bac:	783b      	ldrb	r3, [r7, #0]
 8003bae:	7313      	strb	r3, [r2, #12]
      hspi->TxXferCount--;
 8003bb0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bb2:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bb8:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8003bba:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bbc:	6322      	str	r2, [r4, #48]	; 0x30
        txallowed = 1U;
 8003bbe:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bc0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	b91b      	cbnz	r3, 8003bce <HAL_SPI_TransmitReceive.part.3+0xc6>
 8003bc6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d034      	beq.n	8003c38 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	0791      	lsls	r1, r2, #30
 8003bd4:	d503      	bpl.n	8003bde <HAL_SPI_TransmitReceive.part.3+0xd6>
 8003bd6:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003bd8:	b292      	uxth	r2, r2
 8003bda:	b102      	cbz	r2, 8003bde <HAL_SPI_TransmitReceive.part.3+0xd6>
 8003bdc:	b9df      	cbnz	r7, 8003c16 <HAL_SPI_TransmitReceive.part.3+0x10e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	07d2      	lsls	r2, r2, #31
 8003be2:	d50d      	bpl.n	8003c00 <HAL_SPI_TransmitReceive.part.3+0xf8>
 8003be4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003be6:	b292      	uxth	r2, r2
 8003be8:	b152      	cbz	r2, 8003c00 <HAL_SPI_TransmitReceive.part.3+0xf8>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003bea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8003bf0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8003bf2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8003bf8:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8003bfa:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8003bfc:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 8003bfe:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c00:	f7fd f9dc 	bl	8000fbc <HAL_GetTick>
 8003c04:	1b80      	subs	r0, r0, r6
 8003c06:	4285      	cmp	r5, r0
 8003c08:	d8da      	bhi.n	8003bc0 <HAL_SPI_TransmitReceive.part.3+0xb8>
 8003c0a:	1c6b      	adds	r3, r5, #1
 8003c0c:	d0d8      	beq.n	8003bc0 <HAL_SPI_TransmitReceive.part.3+0xb8>
        errorcode = HAL_TIMEOUT;
 8003c0e:	2003      	movs	r0, #3
 8003c10:	e792      	b.n	8003b38 <HAL_SPI_TransmitReceive.part.3+0x30>
    errorcode = HAL_ERROR;
 8003c12:	2001      	movs	r0, #1
 8003c14:	e790      	b.n	8003b38 <HAL_SPI_TransmitReceive.part.3+0x30>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c16:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003c18:	7812      	ldrb	r2, [r2, #0]
 8003c1a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003c1c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8003c1e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003c20:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 8003c22:	3a01      	subs	r2, #1
 8003c24:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 8003c26:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8003c28:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8003c2a:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8003c2c:	2700      	movs	r7, #0
 8003c2e:	e7d6      	b.n	8003bde <HAL_SPI_TransmitReceive.part.3+0xd6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c30:	f1b9 0f01 	cmp.w	r9, #1
 8003c34:	d1c3      	bne.n	8003bbe <HAL_SPI_TransmitReceive.part.3+0xb6>
 8003c36:	e7b9      	b.n	8003bac <HAL_SPI_TransmitReceive.part.3+0xa4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c38:	4632      	mov	r2, r6
 8003c3a:	4629      	mov	r1, r5
 8003c3c:	4620      	mov	r0, r4
 8003c3e:	f7ff ff31 	bl	8003aa4 <SPI_EndRxTxTransaction>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d044      	beq.n	8003cd0 <HAL_SPI_TransmitReceive.part.3+0x1c8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c46:	2320      	movs	r3, #32
 8003c48:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003c4a:	2001      	movs	r0, #1
 8003c4c:	e774      	b.n	8003b38 <HAL_SPI_TransmitReceive.part.3+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c4e:	2900      	cmp	r1, #0
 8003c50:	d035      	beq.n	8003cbe <HAL_SPI_TransmitReceive.part.3+0x1b6>
 8003c52:	f1b9 0f01 	cmp.w	r9, #1
 8003c56:	d032      	beq.n	8003cbe <HAL_SPI_TransmitReceive.part.3+0x1b6>
        txallowed = 1U;
 8003c58:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c5a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	b91b      	cbnz	r3, 8003c68 <HAL_SPI_TransmitReceive.part.3+0x160>
 8003c60:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0e7      	beq.n	8003c38 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c68:	6823      	ldr	r3, [r4, #0]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	0791      	lsls	r1, r2, #30
 8003c6e:	d503      	bpl.n	8003c78 <HAL_SPI_TransmitReceive.part.3+0x170>
 8003c70:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003c72:	b292      	uxth	r2, r2
 8003c74:	b102      	cbz	r2, 8003c78 <HAL_SPI_TransmitReceive.part.3+0x170>
 8003c76:	b9bf      	cbnz	r7, 8003ca8 <HAL_SPI_TransmitReceive.part.3+0x1a0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	07d2      	lsls	r2, r2, #31
 8003c7c:	d50c      	bpl.n	8003c98 <HAL_SPI_TransmitReceive.part.3+0x190>
 8003c7e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003c80:	b292      	uxth	r2, r2
 8003c82:	b14a      	cbz	r2, 8003c98 <HAL_SPI_TransmitReceive.part.3+0x190>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c84:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 8003c8c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c8e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003c96:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c98:	f7fd f990 	bl	8000fbc <HAL_GetTick>
 8003c9c:	1b80      	subs	r0, r0, r6
 8003c9e:	42a8      	cmp	r0, r5
 8003ca0:	d3db      	bcc.n	8003c5a <HAL_SPI_TransmitReceive.part.3+0x152>
 8003ca2:	1c68      	adds	r0, r5, #1
 8003ca4:	d0d9      	beq.n	8003c5a <HAL_SPI_TransmitReceive.part.3+0x152>
 8003ca6:	e7b2      	b.n	8003c0e <HAL_SPI_TransmitReceive.part.3+0x106>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ca8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003caa:	f831 2b02 	ldrh.w	r2, [r1], #2
 8003cae:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8003cb0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cb2:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003cb4:	3a01      	subs	r2, #1
 8003cb6:	b292      	uxth	r2, r2
 8003cb8:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 8003cba:	2700      	movs	r7, #0
 8003cbc:	e7dc      	b.n	8003c78 <HAL_SPI_TransmitReceive.part.3+0x170>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cbe:	f837 3b02 	ldrh.w	r3, [r7], #2
 8003cc2:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8003cc4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cc6:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003cce:	e7c3      	b.n	8003c58 <HAL_SPI_TransmitReceive.part.3+0x150>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cd0:	68a3      	ldr	r3, [r4, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f47f af30 	bne.w	8003b38 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	9001      	str	r0, [sp, #4]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	9201      	str	r2, [sp, #4]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	9301      	str	r3, [sp, #4]
 8003ce4:	9b01      	ldr	r3, [sp, #4]
 8003ce6:	e727      	b.n	8003b38 <HAL_SPI_TransmitReceive.part.3+0x30>

08003ce8 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003ce8:	2800      	cmp	r0, #0
 8003cea:	d03a      	beq.n	8003d62 <HAL_SPI_Init+0x7a>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cec:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
{
 8003cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cf2:	2500      	movs	r5, #0
 8003cf4:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cf6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cfa:	6285      	str	r5, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cfc:	b35a      	cbz	r2, 8003d56 <HAL_SPI_Init+0x6e>
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003cfe:	68a7      	ldr	r7, [r4, #8]
 8003d00:	6863      	ldr	r3, [r4, #4]
 8003d02:	68e6      	ldr	r6, [r4, #12]
 8003d04:	6920      	ldr	r0, [r4, #16]
 8003d06:	6962      	ldr	r2, [r4, #20]
 8003d08:	69e1      	ldr	r1, [r4, #28]
 8003d0a:	433b      	orrs	r3, r7
 8003d0c:	4333      	orrs	r3, r6
 8003d0e:	4303      	orrs	r3, r0
 8003d10:	4313      	orrs	r3, r2
 8003d12:	6a26      	ldr	r6, [r4, #32]
 8003d14:	69a0      	ldr	r0, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8003d16:	6827      	ldr	r7, [r4, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d18:	6a62      	ldr	r2, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d1a:	430b      	orrs	r3, r1
  hspi->State = HAL_SPI_STATE_BUSY;
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8003d22:	6839      	ldr	r1, [r7, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d24:	4333      	orrs	r3, r6
 8003d26:	f400 7600 	and.w	r6, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d2a:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d2c:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d2e:	f000 0004 	and.w	r0, r0, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d32:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d34:	4302      	orrs	r2, r0
  __HAL_SPI_DISABLE(hspi);
 8003d36:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003d3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d3c:	603b      	str	r3, [r7, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d3e:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d40:	69fb      	ldr	r3, [r7, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d42:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8003d48:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d4a:	61fb      	str	r3, [r7, #28]
  return HAL_OK;
 8003d4c:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d4e:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d50:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 8003d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003d56:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8003d5a:	f002 f9f7 	bl	800614c <HAL_SPI_MspInit>
 8003d5e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8003d60:	e7cd      	b.n	8003cfe <HAL_SPI_Init+0x16>
    return HAL_ERROR;
 8003d62:	2001      	movs	r0, #1
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop

08003d68 <HAL_SPI_Transmit>:
{
 8003d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 8003d6c:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8003d70:	2c01      	cmp	r4, #1
{
 8003d72:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8003d74:	d103      	bne.n	8003d7e <HAL_SPI_Transmit+0x16>
 8003d76:	2002      	movs	r0, #2
}
 8003d78:	b002      	add	sp, #8
 8003d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d7e:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8003d80:	2301      	movs	r3, #1
 8003d82:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8003d86:	4604      	mov	r4, r0
 8003d88:	4617      	mov	r7, r2
 8003d8a:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8003d8c:	f7fd f916 	bl	8000fbc <HAL_GetTick>
 8003d90:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003d92:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8003d96:	b2c0      	uxtb	r0, r0
 8003d98:	2801      	cmp	r0, #1
 8003d9a:	d009      	beq.n	8003db0 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 8003d9c:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003d9e:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8003da0:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8003da2:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003da6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003daa:	b002      	add	sp, #8
 8003dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8003db0:	f1b8 0f00 	cmp.w	r8, #0
 8003db4:	d0f3      	beq.n	8003d9e <HAL_SPI_Transmit+0x36>
 8003db6:	2f00      	cmp	r7, #0
 8003db8:	d0f1      	beq.n	8003d9e <HAL_SPI_Transmit+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dba:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dbc:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dc0:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dc2:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dc8:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dcc:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dce:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferSize  = 0U;
 8003dd0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8003dd2:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003dd4:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8003dd6:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003dd8:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxXferCount = 0U;
 8003dda:	87e3      	strh	r3, [r4, #62]	; 0x3e
    SPI_1LINE_TX(hspi);
 8003ddc:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dde:	d04e      	beq.n	8003e7e <HAL_SPI_Transmit+0x116>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	0652      	lsls	r2, r2, #25
 8003de4:	d403      	bmi.n	8003dee <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dec:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003dee:	68e2      	ldr	r2, [r4, #12]
 8003df0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003df4:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003df6:	d047      	beq.n	8003e88 <HAL_SPI_Transmit+0x120>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003df8:	2a00      	cmp	r2, #0
 8003dfa:	d035      	beq.n	8003e68 <HAL_SPI_Transmit+0x100>
 8003dfc:	2f01      	cmp	r7, #1
 8003dfe:	d033      	beq.n	8003e68 <HAL_SPI_Transmit+0x100>
    while (hspi->TxXferCount > 0U)
 8003e00:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8003e02:	b289      	uxth	r1, r1
 8003e04:	b189      	cbz	r1, 8003e2a <HAL_SPI_Transmit+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e06:	6823      	ldr	r3, [r4, #0]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	0792      	lsls	r2, r2, #30
 8003e0c:	d523      	bpl.n	8003e56 <HAL_SPI_Transmit+0xee>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003e10:	7812      	ldrb	r2, [r2, #0]
 8003e12:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003e14:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e16:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003e18:	3901      	subs	r1, #1
 8003e1a:	b289      	uxth	r1, r1
 8003e1c:	86e1      	strh	r1, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003e1e:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e20:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8003e22:	b289      	uxth	r1, r1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e24:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8003e26:	2900      	cmp	r1, #0
 8003e28:	d1ed      	bne.n	8003e06 <HAL_SPI_Transmit+0x9e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e2a:	4632      	mov	r2, r6
 8003e2c:	4629      	mov	r1, r5
 8003e2e:	4620      	mov	r0, r4
 8003e30:	f7ff fe38 	bl	8003aa4 <SPI_EndRxTxTransaction>
 8003e34:	b108      	cbz	r0, 8003e3a <HAL_SPI_Transmit+0xd2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e36:	2320      	movs	r3, #32
 8003e38:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e3a:	68a3      	ldr	r3, [r4, #8]
 8003e3c:	b933      	cbnz	r3, 8003e4c <HAL_SPI_Transmit+0xe4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e3e:	6822      	ldr	r2, [r4, #0]
 8003e40:	9301      	str	r3, [sp, #4]
 8003e42:	68d3      	ldr	r3, [r2, #12]
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	6893      	ldr	r3, [r2, #8]
 8003e48:	9301      	str	r3, [sp, #4]
 8003e4a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8003e4e:	3000      	adds	r0, #0
 8003e50:	bf18      	it	ne
 8003e52:	2001      	movne	r0, #1
 8003e54:	e7a3      	b.n	8003d9e <HAL_SPI_Transmit+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e56:	f7fd f8b1 	bl	8000fbc <HAL_GetTick>
 8003e5a:	1b80      	subs	r0, r0, r6
 8003e5c:	4285      	cmp	r5, r0
 8003e5e:	d8cf      	bhi.n	8003e00 <HAL_SPI_Transmit+0x98>
 8003e60:	1c6b      	adds	r3, r5, #1
 8003e62:	d0cd      	beq.n	8003e00 <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8003e64:	2003      	movs	r0, #3
 8003e66:	e79a      	b.n	8003d9e <HAL_SPI_Transmit+0x36>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e68:	f898 2000 	ldrb.w	r2, [r8]
 8003e6c:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8003e6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e70:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e76:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8003e78:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e7a:	6322      	str	r2, [r4, #48]	; 0x30
 8003e7c:	e7c0      	b.n	8003e00 <HAL_SPI_Transmit+0x98>
    SPI_1LINE_TX(hspi);
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	e7ab      	b.n	8003de0 <HAL_SPI_Transmit+0x78>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e88:	b1fa      	cbz	r2, 8003eca <HAL_SPI_Transmit+0x162>
 8003e8a:	2f01      	cmp	r7, #1
 8003e8c:	d01d      	beq.n	8003eca <HAL_SPI_Transmit+0x162>
    while (hspi->TxXferCount > 0U)
 8003e8e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0c9      	beq.n	8003e2a <HAL_SPI_Transmit+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	0790      	lsls	r0, r2, #30
 8003e9c:	d50d      	bpl.n	8003eba <HAL_SPI_Transmit+0x152>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e9e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003ea0:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003ea4:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8003ea6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea8:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003eb0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1ee      	bne.n	8003e96 <HAL_SPI_Transmit+0x12e>
 8003eb8:	e7b7      	b.n	8003e2a <HAL_SPI_Transmit+0xc2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eba:	f7fd f87f 	bl	8000fbc <HAL_GetTick>
 8003ebe:	1b80      	subs	r0, r0, r6
 8003ec0:	42a8      	cmp	r0, r5
 8003ec2:	d3e4      	bcc.n	8003e8e <HAL_SPI_Transmit+0x126>
 8003ec4:	1c69      	adds	r1, r5, #1
 8003ec6:	d0e2      	beq.n	8003e8e <HAL_SPI_Transmit+0x126>
 8003ec8:	e7cc      	b.n	8003e64 <HAL_SPI_Transmit+0xfc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eca:	4641      	mov	r1, r8
 8003ecc:	f831 2b02 	ldrh.w	r2, [r1], #2
 8003ed0:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003ed2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ed4:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003edc:	e7d7      	b.n	8003e8e <HAL_SPI_Transmit+0x126>
 8003ede:	bf00      	nop

08003ee0 <HAL_SPI_Receive>:
{
 8003ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ee4:	6845      	ldr	r5, [r0, #4]
 8003ee6:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 8003eea:	b082      	sub	sp, #8
 8003eec:	4604      	mov	r4, r0
 8003eee:	4617      	mov	r7, r2
 8003ef0:	461e      	mov	r6, r3
 8003ef2:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ef4:	d01c      	beq.n	8003f30 <HAL_SPI_Receive+0x50>
  __HAL_LOCK(hspi);
 8003ef6:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 8003efa:	2901      	cmp	r1, #1
 8003efc:	d103      	bne.n	8003f06 <HAL_SPI_Receive+0x26>
  __HAL_LOCK(hspi);
 8003efe:	2002      	movs	r0, #2
}
 8003f00:	b002      	add	sp, #8
 8003f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8003f06:	2301      	movs	r3, #1
 8003f08:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003f0c:	f7fd f856 	bl	8000fbc <HAL_GetTick>
 8003f10:	4605      	mov	r5, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003f12:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8003f16:	b2c0      	uxtb	r0, r0
 8003f18:	2801      	cmp	r0, #1
 8003f1a:	d019      	beq.n	8003f50 <HAL_SPI_Receive+0x70>
    errorcode = HAL_BUSY;
 8003f1c:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003f1e:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8003f20:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8003f22:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f26:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003f2a:	b002      	add	sp, #8
 8003f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003f30:	6883      	ldr	r3, [r0, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1df      	bne.n	8003ef6 <HAL_SPI_Receive+0x16>
  __HAL_LOCK(hspi);
 8003f36:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f3a:	2204      	movs	r2, #4
  __HAL_LOCK(hspi);
 8003f3c:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f3e:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
  __HAL_LOCK(hspi);
 8003f42:	d0dc      	beq.n	8003efe <HAL_SPI_Receive+0x1e>
 8003f44:	9600      	str	r6, [sp, #0]
 8003f46:	463b      	mov	r3, r7
 8003f48:	460a      	mov	r2, r1
 8003f4a:	f7ff fddd 	bl	8003b08 <HAL_SPI_TransmitReceive.part.3>
 8003f4e:	e7d7      	b.n	8003f00 <HAL_SPI_Receive+0x20>
  if ((pData == NULL) || (Size == 0U))
 8003f50:	f1b8 0f00 	cmp.w	r8, #0
 8003f54:	d0e3      	beq.n	8003f1e <HAL_SPI_Receive+0x3e>
 8003f56:	2f00      	cmp	r7, #0
 8003f58:	d0e1      	beq.n	8003f1e <HAL_SPI_Receive+0x3e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f5a:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003f5c:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f60:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003f62:	2104      	movs	r1, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f64:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003f68:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003f6c:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f6e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxXferSize  = 0U;
 8003f70:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8003f72:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003f74:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003f76:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003f78:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003f7a:	86e3      	strh	r3, [r4, #54]	; 0x36
    SPI_1LINE_RX(hspi);
 8003f7c:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f7e:	d050      	beq.n	8004022 <HAL_SPI_Receive+0x142>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	0652      	lsls	r2, r2, #25
 8003f84:	d403      	bmi.n	8003f8e <HAL_SPI_Receive+0xae>
    __HAL_SPI_ENABLE(hspi);
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f8c:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003f8e:	68e3      	ldr	r3, [r4, #12]
 8003f90:	bb43      	cbnz	r3, 8003fe4 <HAL_SPI_Receive+0x104>
    while (hspi->RxXferCount > 0U)
 8003f92:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	b18b      	cbz	r3, 8003fbc <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f98:	6823      	ldr	r3, [r4, #0]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	07d7      	lsls	r7, r2, #31
 8003f9e:	d537      	bpl.n	8004010 <HAL_SPI_Receive+0x130>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003fa0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003fa2:	7b1b      	ldrb	r3, [r3, #12]
 8003fa4:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8003fa6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003fa8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003faa:	3b01      	subs	r3, #1
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8003fb0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003fb2:	3201      	adds	r2, #1
    while (hspi->RxXferCount > 0U)
 8003fb4:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003fb6:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1ed      	bne.n	8003f98 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fbc:	462a      	mov	r2, r5
 8003fbe:	4631      	mov	r1, r6
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	f7ff fd3b 	bl	8003a3c <SPI_EndRxTransaction>
 8003fc6:	b108      	cbz	r0, 8003fcc <HAL_SPI_Receive+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fc8:	2320      	movs	r3, #32
 8003fca:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fcc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8003fce:	3000      	adds	r0, #0
 8003fd0:	bf18      	it	ne
 8003fd2:	2001      	movne	r0, #1
 8003fd4:	e7a3      	b.n	8003f1e <HAL_SPI_Receive+0x3e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fd6:	f7fc fff1 	bl	8000fbc <HAL_GetTick>
 8003fda:	1b40      	subs	r0, r0, r5
 8003fdc:	4286      	cmp	r6, r0
 8003fde:	d801      	bhi.n	8003fe4 <HAL_SPI_Receive+0x104>
 8003fe0:	1c73      	adds	r3, r6, #1
 8003fe2:	d11c      	bne.n	800401e <HAL_SPI_Receive+0x13e>
    while (hspi->RxXferCount > 0U)
 8003fe4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0e7      	beq.n	8003fbc <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003fec:	6822      	ldr	r2, [r4, #0]
 8003fee:	6893      	ldr	r3, [r2, #8]
 8003ff0:	07d9      	lsls	r1, r3, #31
 8003ff2:	d5f0      	bpl.n	8003fd6 <HAL_SPI_Receive+0xf6>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ff4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ff6:	68d2      	ldr	r2, [r2, #12]
 8003ff8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 8003ffc:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ffe:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004000:	3901      	subs	r1, #1
 8004002:	b289      	uxth	r1, r1
 8004004:	87e1      	strh	r1, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8004006:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004008:	b29b      	uxth	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1ee      	bne.n	8003fec <HAL_SPI_Receive+0x10c>
 800400e:	e7d5      	b.n	8003fbc <HAL_SPI_Receive+0xdc>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004010:	f7fc ffd4 	bl	8000fbc <HAL_GetTick>
 8004014:	1b40      	subs	r0, r0, r5
 8004016:	4286      	cmp	r6, r0
 8004018:	d8bb      	bhi.n	8003f92 <HAL_SPI_Receive+0xb2>
 800401a:	1c70      	adds	r0, r6, #1
 800401c:	d0b9      	beq.n	8003f92 <HAL_SPI_Receive+0xb2>
          errorcode = HAL_TIMEOUT;
 800401e:	2003      	movs	r0, #3
 8004020:	e77d      	b.n	8003f1e <HAL_SPI_Receive+0x3e>
    SPI_1LINE_RX(hspi);
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	e7a9      	b.n	8003f80 <HAL_SPI_Receive+0xa0>

0800402c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800402c:	6803      	ldr	r3, [r0, #0]
 800402e:	68da      	ldr	r2, [r3, #12]
 8004030:	f042 0201 	orr.w	r2, r2, #1
 8004034:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403c:	2a06      	cmp	r2, #6
 800403e:	d003      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x1c>
  {
    __HAL_TIM_ENABLE(htim);
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	f042 0201 	orr.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8004048:	2000      	movs	r0, #0
 800404a:	4770      	bx	lr

0800404c <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800404c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d031      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0x6c>

  htim->State = HAL_TIM_STATE_BUSY;
 8004054:	2202      	movs	r2, #2

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004056:	6803      	ldr	r3, [r0, #0]
{
 8004058:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 800405a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800405e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8004060:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004062:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004066:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  __HAL_LOCK(htim);
 800406a:	2501      	movs	r5, #1
  switch (sClockSourceConfig->ClockSource)
 800406c:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 800406e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8004072:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004074:	d03c      	beq.n	80040f0 <HAL_TIM_ConfigClockSource+0xa4>
 8004076:	d953      	bls.n	8004120 <HAL_TIM_ConfigClockSource+0xd4>
 8004078:	2c60      	cmp	r4, #96	; 0x60
 800407a:	d070      	beq.n	800415e <HAL_TIM_ConfigClockSource+0x112>
 800407c:	d91e      	bls.n	80040bc <HAL_TIM_ConfigClockSource+0x70>
 800407e:	2c70      	cmp	r4, #112	; 0x70
 8004080:	d05d      	beq.n	800413e <HAL_TIM_ConfigClockSource+0xf2>
 8004082:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8004086:	d10e      	bne.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004088:	688a      	ldr	r2, [r1, #8]
 800408a:	684d      	ldr	r5, [r1, #4]
 800408c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800408e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004090:	432a      	orrs	r2, r5
 8004092:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004096:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800409a:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800409c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800409e:	689a      	ldr	r2, [r3, #8]
 80040a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040a4:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 80040a6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80040a8:	2201      	movs	r2, #1
 80040aa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80040ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80040b2:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80040b4:	4618      	mov	r0, r3
}
 80040b6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80040b8:	2002      	movs	r0, #2
 80040ba:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80040bc:	2c50      	cmp	r4, #80	; 0x50
 80040be:	d1f2      	bne.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 80040c0:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040c2:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040c4:	684c      	ldr	r4, [r1, #4]
 80040c6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040c8:	f026 0601 	bic.w	r6, r6, #1
 80040cc:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ce:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040d0:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040d4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040d8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80040dc:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80040de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e0:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80040e2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80040e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040e8:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80040ec:	609a      	str	r2, [r3, #8]
 80040ee:	e7da      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 80040f0:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040f2:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040f4:	684c      	ldr	r4, [r1, #4]
 80040f6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040f8:	f026 0601 	bic.w	r6, r6, #1
 80040fc:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040fe:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004100:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004104:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004108:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800410c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800410e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004110:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004112:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004114:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004118:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800411c:	609a      	str	r2, [r3, #8]
 800411e:	e7c2      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8004120:	2c10      	cmp	r4, #16
 8004122:	d004      	beq.n	800412e <HAL_TIM_ConfigClockSource+0xe2>
 8004124:	d934      	bls.n	8004190 <HAL_TIM_ConfigClockSource+0x144>
 8004126:	2c20      	cmp	r4, #32
 8004128:	d001      	beq.n	800412e <HAL_TIM_ConfigClockSource+0xe2>
 800412a:	2c30      	cmp	r4, #48	; 0x30
 800412c:	d1bb      	bne.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 800412e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004130:	f044 0407 	orr.w	r4, r4, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004134:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004138:	4314      	orrs	r4, r2
  TIMx->SMCR = tmpsmcr;
 800413a:	609c      	str	r4, [r3, #8]
 800413c:	e7b3      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800413e:	688a      	ldr	r2, [r1, #8]
 8004140:	684d      	ldr	r5, [r1, #4]
 8004142:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004144:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004146:	432a      	orrs	r2, r5
 8004148:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800414c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004150:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8004152:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004154:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004156:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800415a:	609a      	str	r2, [r3, #8]
      break;
 800415c:	e7a3      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800415e:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004160:	684d      	ldr	r5, [r1, #4]
 8004162:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004164:	f024 0410 	bic.w	r4, r4, #16
 8004168:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800416a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800416c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800416e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004172:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004176:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800417a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800417e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004180:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004182:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004184:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004188:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800418c:	609a      	str	r2, [r3, #8]
 800418e:	e78a      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8004190:	2c00      	cmp	r4, #0
 8004192:	d0cc      	beq.n	800412e <HAL_TIM_ConfigClockSource+0xe2>
 8004194:	e787      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x5a>
 8004196:	bf00      	nop

08004198 <HAL_TIM_PeriodElapsedCallback>:
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop

0800419c <HAL_TIM_OC_DelayElapsedCallback>:
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop

080041a0 <HAL_TIM_IC_CaptureCallback>:
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop

080041a4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop

080041a8 <HAL_TIM_TriggerCallback>:
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop

080041ac <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041ac:	6803      	ldr	r3, [r0, #0]
 80041ae:	691a      	ldr	r2, [r3, #16]
 80041b0:	0791      	lsls	r1, r2, #30
{
 80041b2:	b510      	push	{r4, lr}
 80041b4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041b6:	d502      	bpl.n	80041be <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	0792      	lsls	r2, r2, #30
 80041bc:	d462      	bmi.n	8004284 <HAL_TIM_IRQHandler+0xd8>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	0750      	lsls	r0, r2, #29
 80041c2:	d502      	bpl.n	80041ca <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	0751      	lsls	r1, r2, #29
 80041c8:	d449      	bmi.n	800425e <HAL_TIM_IRQHandler+0xb2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041ca:	691a      	ldr	r2, [r3, #16]
 80041cc:	0712      	lsls	r2, r2, #28
 80041ce:	d502      	bpl.n	80041d6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	0710      	lsls	r0, r2, #28
 80041d4:	d431      	bmi.n	800423a <HAL_TIM_IRQHandler+0x8e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	06d2      	lsls	r2, r2, #27
 80041da:	d502      	bpl.n	80041e2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	06d0      	lsls	r0, r2, #27
 80041e0:	d418      	bmi.n	8004214 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	07d1      	lsls	r1, r2, #31
 80041e6:	d502      	bpl.n	80041ee <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041e8:	68da      	ldr	r2, [r3, #12]
 80041ea:	07d2      	lsls	r2, r2, #31
 80041ec:	d46b      	bmi.n	80042c6 <HAL_TIM_IRQHandler+0x11a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	0610      	lsls	r0, r2, #24
 80041f2:	d502      	bpl.n	80041fa <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	0611      	lsls	r1, r2, #24
 80041f8:	d46d      	bmi.n	80042d6 <HAL_TIM_IRQHandler+0x12a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	0652      	lsls	r2, r2, #25
 80041fe:	d502      	bpl.n	8004206 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004200:	68da      	ldr	r2, [r3, #12]
 8004202:	0650      	lsls	r0, r2, #25
 8004204:	d457      	bmi.n	80042b6 <HAL_TIM_IRQHandler+0x10a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	0691      	lsls	r1, r2, #26
 800420a:	d502      	bpl.n	8004212 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	0692      	lsls	r2, r2, #26
 8004210:	d449      	bmi.n	80042a6 <HAL_TIM_IRQHandler+0xfa>
 8004212:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004214:	f06f 0210 	mvn.w	r2, #16
 8004218:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800421a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800421c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800421e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004222:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004224:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004226:	d161      	bne.n	80042ec <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004228:	f7ff ffb8 	bl	800419c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422c:	4620      	mov	r0, r4
 800422e:	f7ff ffb9 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004232:	2200      	movs	r2, #0
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	7722      	strb	r2, [r4, #28]
 8004238:	e7d3      	b.n	80041e2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800423a:	f06f 0208 	mvn.w	r2, #8
 800423e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004240:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004242:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004244:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004246:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004248:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800424a:	d155      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424c:	f7ff ffa6 	bl	800419c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004250:	4620      	mov	r0, r4
 8004252:	f7ff ffa7 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004256:	2200      	movs	r2, #0
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	7722      	strb	r2, [r4, #28]
 800425c:	e7bb      	b.n	80041d6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800425e:	f06f 0204 	mvn.w	r2, #4
 8004262:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004264:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004266:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004268:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800426c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800426e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004270:	d13f      	bne.n	80042f2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004272:	f7ff ff93 	bl	800419c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004276:	4620      	mov	r0, r4
 8004278:	f7ff ff94 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427c:	2200      	movs	r2, #0
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	7722      	strb	r2, [r4, #28]
 8004282:	e7a2      	b.n	80041ca <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004284:	f06f 0202 	mvn.w	r2, #2
 8004288:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800428a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800428c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800428e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004290:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004292:	d128      	bne.n	80042e6 <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004294:	f7ff ff82 	bl	800419c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004298:	4620      	mov	r0, r4
 800429a:	f7ff ff83 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800429e:	2200      	movs	r2, #0
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	7722      	strb	r2, [r4, #28]
 80042a4:	e78b      	b.n	80041be <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042a6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80042aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042ac:	611a      	str	r2, [r3, #16]
}
 80042ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80042b2:	f000 b8e1 	b.w	8004478 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80042bc:	4620      	mov	r0, r4
 80042be:	f7ff ff73 	bl	80041a8 <HAL_TIM_TriggerCallback>
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	e79f      	b.n	8004206 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042c6:	f06f 0201 	mvn.w	r2, #1
 80042ca:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80042cc:	4620      	mov	r0, r4
 80042ce:	f7ff ff63 	bl	8004198 <HAL_TIM_PeriodElapsedCallback>
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	e78b      	b.n	80041ee <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80042dc:	4620      	mov	r0, r4
 80042de:	f000 f8cd 	bl	800447c <HAL_TIMEx_BreakCallback>
 80042e2:	6823      	ldr	r3, [r4, #0]
 80042e4:	e789      	b.n	80041fa <HAL_TIM_IRQHandler+0x4e>
          HAL_TIM_IC_CaptureCallback(htim);
 80042e6:	f7ff ff5b 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 80042ea:	e7d8      	b.n	800429e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80042ec:	f7ff ff58 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 80042f0:	e79f      	b.n	8004232 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_IC_CaptureCallback(htim);
 80042f2:	f7ff ff55 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 80042f6:	e7c1      	b.n	800427c <HAL_TIM_IRQHandler+0xd0>
        HAL_TIM_IC_CaptureCallback(htim);
 80042f8:	f7ff ff52 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 80042fc:	e7ab      	b.n	8004256 <HAL_TIM_IRQHandler+0xaa>
 80042fe:	bf00      	nop

08004300 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004300:	4a3c      	ldr	r2, [pc, #240]	; (80043f4 <TIM_Base_SetConfig+0xf4>)
  tmpcr1 = TIMx->CR1;
 8004302:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004304:	4290      	cmp	r0, r2
{
 8004306:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004308:	d059      	beq.n	80043be <TIM_Base_SetConfig+0xbe>
 800430a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800430e:	d068      	beq.n	80043e2 <TIM_Base_SetConfig+0xe2>
 8004310:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004314:	4290      	cmp	r0, r2
 8004316:	d027      	beq.n	8004368 <TIM_Base_SetConfig+0x68>
 8004318:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800431c:	4290      	cmp	r0, r2
 800431e:	d023      	beq.n	8004368 <TIM_Base_SetConfig+0x68>
 8004320:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004324:	4290      	cmp	r0, r2
 8004326:	d01f      	beq.n	8004368 <TIM_Base_SetConfig+0x68>
 8004328:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800432c:	4290      	cmp	r0, r2
 800432e:	d01b      	beq.n	8004368 <TIM_Base_SetConfig+0x68>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004330:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004334:	4290      	cmp	r0, r2
 8004336:	d031      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
 8004338:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800433c:	4290      	cmp	r0, r2
 800433e:	d02d      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
 8004340:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004344:	4290      	cmp	r0, r2
 8004346:	d029      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
 8004348:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800434c:	4290      	cmp	r0, r2
 800434e:	d025      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
 8004350:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004354:	4290      	cmp	r0, r2
 8004356:	d021      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
 8004358:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800435c:	4290      	cmp	r0, r2
 800435e:	d01d      	beq.n	800439c <TIM_Base_SetConfig+0x9c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004360:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004362:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8004364:	680a      	ldr	r2, [r1, #0]
 8004366:	e020      	b.n	80043aa <TIM_Base_SetConfig+0xaa>
    tmpcr1 |= Structure->CounterMode;
 8004368:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800436a:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800436c:	694c      	ldr	r4, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800436e:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8004370:	680d      	ldr	r5, [r1, #0]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004376:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8004378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800437c:	4a1e      	ldr	r2, [pc, #120]	; (80043f8 <TIM_Base_SetConfig+0xf8>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800437e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004380:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004384:	4323      	orrs	r3, r4
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004386:	4290      	cmp	r0, r2
  TIMx->CR1 = tmpcr1;
 8004388:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800438a:	62c7      	str	r7, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800438c:	6285      	str	r5, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800438e:	d101      	bne.n	8004394 <TIM_Base_SetConfig+0x94>
    TIMx->RCR = Structure->RepetitionCounter;
 8004390:	690b      	ldr	r3, [r1, #16]
 8004392:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004394:	2301      	movs	r3, #1
 8004396:	6143      	str	r3, [r0, #20]
}
 8004398:	bcf0      	pop	{r4, r5, r6, r7}
 800439a:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800439c:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800439e:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a0:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 80043a2:	680a      	ldr	r2, [r1, #0]
    tmpcr1 &= ~TIM_CR1_CKD;
 80043a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043a8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043ae:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80043b0:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80043b2:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043b4:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80043b6:	6282      	str	r2, [r0, #40]	; 0x28
}
 80043b8:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 80043ba:	6143      	str	r3, [r0, #20]
}
 80043bc:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80043be:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043c0:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c2:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80043c8:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ce:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043d4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80043d6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d8:	688b      	ldr	r3, [r1, #8]
 80043da:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80043dc:	680b      	ldr	r3, [r1, #0]
 80043de:	6283      	str	r3, [r0, #40]	; 0x28
 80043e0:	e7d6      	b.n	8004390 <TIM_Base_SetConfig+0x90>
    tmpcr1 |= Structure->CounterMode;
 80043e2:	684f      	ldr	r7, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043e4:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043e6:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043e8:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 80043ea:	680a      	ldr	r2, [r1, #0]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80043f0:	433b      	orrs	r3, r7
 80043f2:	e7d7      	b.n	80043a4 <TIM_Base_SetConfig+0xa4>
 80043f4:	40010000 	.word	0x40010000
 80043f8:	40010400 	.word	0x40010400

080043fc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80043fc:	b1b8      	cbz	r0, 800442e <HAL_TIM_Base_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 80043fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8004402:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004404:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004408:	4604      	mov	r4, r0
 800440a:	b15b      	cbz	r3, 8004424 <HAL_TIM_Base_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 800440c:	2302      	movs	r3, #2
 800440e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004412:	6820      	ldr	r0, [r4, #0]
 8004414:	1d21      	adds	r1, r4, #4
 8004416:	f7ff ff73 	bl	8004300 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800441a:	2301      	movs	r3, #1
 800441c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004420:	2000      	movs	r0, #0
 8004422:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004424:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004428:	f001 feea 	bl	8006200 <HAL_TIM_Base_MspInit>
 800442c:	e7ee      	b.n	800440c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800442e:	2001      	movs	r0, #1
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop

08004434 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004434:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8004438:	2a01      	cmp	r2, #1
 800443a:	d01a      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 800443c:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443e:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004440:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004442:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
 8004446:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 8004448:	6860      	ldr	r0, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800444a:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800444c:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800444e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004450:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 8004454:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004458:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800445a:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800445c:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 800445e:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8004460:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 8004462:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8004464:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8004466:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800446a:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 800446e:	bc70      	pop	{r4, r5, r6}
 8004470:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004472:	2002      	movs	r0, #2
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop

08004478 <HAL_TIMEx_CommutCallback>:
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop

0800447c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop

08004480 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <SDMMC_GetCmdResp2+0x4c>)
 8004482:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <SDMMC_GetCmdResp2+0x50>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	0a5a      	lsrs	r2, r3, #9
 800448c:	f241 3388 	movw	r3, #5000	; 0x1388
{
 8004490:	4601      	mov	r1, r0
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004492:	fb03 f302 	mul.w	r3, r3, r2
 8004496:	e003      	b.n	80044a0 <SDMMC_GetCmdResp2+0x20>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004498:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800449a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800449e:	d105      	bne.n	80044ac <SDMMC_GetCmdResp2+0x2c>
    if (count-- == 0U)
 80044a0:	f113 33ff 	adds.w	r3, r3, #4294967295
 80044a4:	d2f8      	bcs.n	8004498 <SDMMC_GetCmdResp2+0x18>
      return SDMMC_ERROR_TIMEOUT;
 80044a6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80044aa:	4770      	bx	lr
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80044ac:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80044ae:	075b      	lsls	r3, r3, #29
 80044b0:	d502      	bpl.n	80044b8 <SDMMC_GetCmdResp2+0x38>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80044b2:	2004      	movs	r0, #4
 80044b4:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80044b6:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80044b8:	6b48      	ldr	r0, [r1, #52]	; 0x34
 80044ba:	f010 0001 	ands.w	r0, r0, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80044be:	bf15      	itete	ne
 80044c0:	2001      	movne	r0, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80044c2:	f240 53ff 	movweq	r3, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80044c6:	6388      	strne	r0, [r1, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80044c8:	638b      	streq	r3, [r1, #56]	; 0x38
 80044ca:	4770      	bx	lr
 80044cc:	2000000c 	.word	0x2000000c
 80044d0:	10624dd3 	.word	0x10624dd3

080044d4 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80044d4:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <SDMMC_GetCmdResp3+0x40>)
 80044d6:	4a10      	ldr	r2, [pc, #64]	; (8004518 <SDMMC_GetCmdResp3+0x44>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	fba2 2303 	umull	r2, r3, r2, r3
 80044de:	0a5a      	lsrs	r2, r3, #9
 80044e0:	f241 3388 	movw	r3, #5000	; 0x1388
{
 80044e4:	4601      	mov	r1, r0
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80044e6:	fb03 f302 	mul.w	r3, r3, r2
 80044ea:	e003      	b.n	80044f4 <SDMMC_GetCmdResp3+0x20>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80044ec:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 80044ee:	f012 0f45 	tst.w	r2, #69	; 0x45
 80044f2:	d105      	bne.n	8004500 <SDMMC_GetCmdResp3+0x2c>
    if (count-- == 0U)
 80044f4:	f113 33ff 	adds.w	r3, r3, #4294967295
 80044f8:	d2f8      	bcs.n	80044ec <SDMMC_GetCmdResp3+0x18>
      return SDMMC_ERROR_TIMEOUT;
 80044fa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }
  
  return SDMMC_ERROR_NONE;
}
 80044fe:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004500:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8004502:	f010 0004 	ands.w	r0, r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004506:	bf15      	itete	ne
 8004508:	2004      	movne	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800450a:	f240 53ff 	movweq	r3, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800450e:	6388      	strne	r0, [r1, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004510:	638b      	streq	r3, [r1, #56]	; 0x38
 8004512:	4770      	bx	lr
 8004514:	2000000c 	.word	0x2000000c
 8004518:	10624dd3 	.word	0x10624dd3

0800451c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800451c:	4b4b      	ldr	r3, [pc, #300]	; (800464c <SDMMC_GetCmdResp1+0x130>)
{
 800451e:	b410      	push	{r4}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4c4b      	ldr	r4, [pc, #300]	; (8004650 <SDMMC_GetCmdResp1+0x134>)
 8004524:	fba4 4303 	umull	r4, r3, r4, r3
 8004528:	0a5b      	lsrs	r3, r3, #9
{
 800452a:	b083      	sub	sp, #12
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800452c:	fb02 f203 	mul.w	r2, r2, r3
    if (count-- == 0U)
 8004530:	b17a      	cbz	r2, 8004552 <SDMMC_GetCmdResp1+0x36>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004532:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004534:	f013 0f45 	tst.w	r3, #69	; 0x45
 8004538:	f102 32ff 	add.w	r2, r2, #4294967295
 800453c:	d0f8      	beq.n	8004530 <SDMMC_GetCmdResp1+0x14>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800453e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004540:	075c      	lsls	r4, r3, #29
 8004542:	d50c      	bpl.n	800455e <SDMMC_GetCmdResp1+0x42>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004544:	2304      	movs	r3, #4
 8004546:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004548:	4618      	mov	r0, r3
}
 800454a:	b003      	add	sp, #12
 800454c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004550:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004552:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8004556:	b003      	add	sp, #12
 8004558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800455c:	4770      	bx	lr
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800455e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004560:	f013 0301 	ands.w	r3, r3, #1
 8004564:	d105      	bne.n	8004572 <SDMMC_GetCmdResp1+0x56>
  return (uint8_t)(SDIOx->RESPCMD);
 8004566:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004568:	b2d2      	uxtb	r2, r2
 800456a:	4291      	cmp	r1, r2
 800456c:	d005      	beq.n	800457a <SDMMC_GetCmdResp1+0x5e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800456e:	2001      	movs	r0, #1
 8004570:	e7f1      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004572:	2301      	movs	r3, #1
 8004574:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004576:	4618      	mov	r0, r3
 8004578:	e7ed      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 800457a:	f100 0214 	add.w	r2, r0, #20
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800457e:	f240 51ff 	movw	r1, #1535	; 0x5ff
 8004582:	6381      	str	r1, [r0, #56]	; 0x38
  __IO uint32_t tmp = 0U;
 8004584:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8004586:	9201      	str	r2, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 8004588:	9b01      	ldr	r3, [sp, #4]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800458a:	4832      	ldr	r0, [pc, #200]	; (8004654 <SDMMC_GetCmdResp1+0x138>)
  return (*(__IO uint32_t *) tmp);
 800458c:	681b      	ldr	r3, [r3, #0]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800458e:	4018      	ands	r0, r3
 8004590:	2800      	cmp	r0, #0
 8004592:	d0e0      	beq.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004594:	2b00      	cmp	r3, #0
 8004596:	db03      	blt.n	80045a0 <SDMMC_GetCmdResp1+0x84>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004598:	005a      	lsls	r2, r3, #1
 800459a:	d504      	bpl.n	80045a6 <SDMMC_GetCmdResp1+0x8a>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800459c:	2040      	movs	r0, #64	; 0x40
 800459e:	e7da      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80045a0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80045a4:	e7d7      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80045a6:	009c      	lsls	r4, r3, #2
 80045a8:	d501      	bpl.n	80045ae <SDMMC_GetCmdResp1+0x92>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80045aa:	2080      	movs	r0, #128	; 0x80
 80045ac:	e7d3      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80045ae:	00d9      	lsls	r1, r3, #3
 80045b0:	d502      	bpl.n	80045b8 <SDMMC_GetCmdResp1+0x9c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80045b2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045b6:	e7ce      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80045b8:	011a      	lsls	r2, r3, #4
 80045ba:	d502      	bpl.n	80045c2 <SDMMC_GetCmdResp1+0xa6>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80045bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80045c0:	e7c9      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80045c2:	015c      	lsls	r4, r3, #5
 80045c4:	d502      	bpl.n	80045cc <SDMMC_GetCmdResp1+0xb0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80045c6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80045ca:	e7c4      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80045cc:	01d9      	lsls	r1, r3, #7
 80045ce:	d502      	bpl.n	80045d6 <SDMMC_GetCmdResp1+0xba>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80045d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80045d4:	e7bf      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80045d6:	021a      	lsls	r2, r3, #8
 80045d8:	d502      	bpl.n	80045e0 <SDMMC_GetCmdResp1+0xc4>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80045da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80045de:	e7ba      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80045e0:	025c      	lsls	r4, r3, #9
 80045e2:	d502      	bpl.n	80045ea <SDMMC_GetCmdResp1+0xce>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80045e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80045e8:	e7b5      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80045ea:	0299      	lsls	r1, r3, #10
 80045ec:	d502      	bpl.n	80045f4 <SDMMC_GetCmdResp1+0xd8>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80045ee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80045f2:	e7b0      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80045f4:	02da      	lsls	r2, r3, #11
 80045f6:	d502      	bpl.n	80045fe <SDMMC_GetCmdResp1+0xe2>
    return SDMMC_ERROR_CC_ERR;
 80045f8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80045fc:	e7ab      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80045fe:	035c      	lsls	r4, r3, #13
 8004600:	d502      	bpl.n	8004608 <SDMMC_GetCmdResp1+0xec>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004602:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004606:	e7a6      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004608:	0399      	lsls	r1, r3, #14
 800460a:	d502      	bpl.n	8004612 <SDMMC_GetCmdResp1+0xf6>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800460c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004610:	e7a1      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004612:	03da      	lsls	r2, r3, #15
 8004614:	d502      	bpl.n	800461c <SDMMC_GetCmdResp1+0x100>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004616:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800461a:	e79c      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800461c:	041c      	lsls	r4, r3, #16
 800461e:	d502      	bpl.n	8004626 <SDMMC_GetCmdResp1+0x10a>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004620:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004624:	e797      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004626:	0459      	lsls	r1, r3, #17
 8004628:	d502      	bpl.n	8004630 <SDMMC_GetCmdResp1+0x114>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800462a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800462e:	e792      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004630:	049a      	lsls	r2, r3, #18
 8004632:	d502      	bpl.n	800463a <SDMMC_GetCmdResp1+0x11e>
    return SDMMC_ERROR_ERASE_RESET;
 8004634:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004638:	e78d      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800463a:	f013 0f08 	tst.w	r3, #8
 800463e:	bf14      	ite	ne
 8004640:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8004644:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8004648:	e785      	b.n	8004556 <SDMMC_GetCmdResp1+0x3a>
 800464a:	bf00      	nop
 800464c:	2000000c 	.word	0x2000000c
 8004650:	10624dd3 	.word	0x10624dd3
 8004654:	fdffe008 	.word	0xfdffe008

08004658 <SDIO_Init>:
{
 8004658:	b084      	sub	sp, #16
 800465a:	b470      	push	{r4, r5, r6}
 800465c:	ac04      	add	r4, sp, #16
 800465e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8004662:	9e05      	ldr	r6, [sp, #20]
             Init.ClockBypass         |\
 8004664:	9a06      	ldr	r2, [sp, #24]
             Init.ClockPowerSave      |\
 8004666:	9d07      	ldr	r5, [sp, #28]
             Init.BusWide             |\
 8004668:	9c08      	ldr	r4, [sp, #32]
  tmpreg |= (Init.ClockEdge           |\
 800466a:	460b      	mov	r3, r1
 800466c:	4333      	orrs	r3, r6
             Init.ClockBypass         |\
 800466e:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 8004670:	432b      	orrs	r3, r5
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004672:	6842      	ldr	r2, [r0, #4]
             Init.HardwareFlowControl |\
 8004674:	9909      	ldr	r1, [sp, #36]	; 0x24
             Init.BusWide             |\
 8004676:	4323      	orrs	r3, r4
}
 8004678:	bc70      	pop	{r4, r5, r6}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800467a:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 800467e:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004680:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004684:	4313      	orrs	r3, r2
 8004686:	6043      	str	r3, [r0, #4]
}
 8004688:	b004      	add	sp, #16
 800468a:	2000      	movs	r0, #0
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop

08004690 <SDIO_ReadFIFO>:
 8004690:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop

08004698 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8004698:	680b      	ldr	r3, [r1, #0]
 800469a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800469e:	2000      	movs	r0, #0
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop

080046a4 <SDIO_PowerState_ON>:
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80046a4:	2303      	movs	r3, #3
 80046a6:	6003      	str	r3, [r0, #0]
}
 80046a8:	2000      	movs	r0, #0
 80046aa:	4770      	bx	lr

080046ac <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80046ac:	6800      	ldr	r0, [r0, #0]
}
 80046ae:	f000 0003 	and.w	r0, r0, #3
 80046b2:	4770      	bx	lr

080046b4 <SDIO_GetResponse>:
{
 80046b4:	b082      	sub	sp, #8
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80046b6:	3014      	adds	r0, #20
 80046b8:	4401      	add	r1, r0
  __IO uint32_t tmp = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80046be:	9101      	str	r1, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 80046c0:	9b01      	ldr	r3, [sp, #4]
 80046c2:	6818      	ldr	r0, [r3, #0]
}  
 80046c4:	b002      	add	sp, #8
 80046c6:	4770      	bx	lr

080046c8 <SDIO_ConfigData>:
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046c8:	1d0a      	adds	r2, r1, #4
{
 80046ca:	b430      	push	{r4, r5}
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046cc:	ca2c      	ldmia	r2, {r2, r3, r5}
  SDIOx->DTIMER = Data->DataTimeOut;
 80046ce:	680c      	ldr	r4, [r1, #0]
 80046d0:	6244      	str	r4, [r0, #36]	; 0x24
                       Data->TransferDir   |\
 80046d2:	690c      	ldr	r4, [r1, #16]
  SDIOx->DLEN = Data->DataLength;
 80046d4:	6282      	str	r2, [r0, #40]	; 0x28
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80046d6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 80046d8:	6949      	ldr	r1, [r1, #20]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046da:	432b      	orrs	r3, r5
                       Data->TransferDir   |\
 80046dc:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80046de:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
                       Data->TransferMode  |\
 80046e2:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80046e4:	4313      	orrs	r3, r2
 80046e6:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80046e8:	bc30      	pop	{r4, r5}
 80046ea:	2000      	movs	r0, #0
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop

080046f0 <SDMMC_CmdBlockLength>:
  SDIOx->ARG = Command->Argument;
 80046f0:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80046f2:	68c3      	ldr	r3, [r0, #12]
 80046f4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80046f8:	f023 030f 	bic.w	r3, r3, #15
 80046fc:	f443 638a 	orr.w	r3, r3, #1104	; 0x450
 8004700:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004702:	f241 3288 	movw	r2, #5000	; 0x1388
 8004706:	2110      	movs	r1, #16
 8004708:	f7ff bf08 	b.w	800451c <SDMMC_GetCmdResp1>

0800470c <SDMMC_CmdReadSingleBlock>:
  SDIOx->ARG = Command->Argument;
 800470c:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800470e:	68c3      	ldr	r3, [r0, #12]
 8004710:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004714:	f023 030f 	bic.w	r3, r3, #15
 8004718:	f443 638a 	orr.w	r3, r3, #1104	; 0x450
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004722:	f241 3288 	movw	r2, #5000	; 0x1388
 8004726:	2111      	movs	r1, #17
 8004728:	f7ff bef8 	b.w	800451c <SDMMC_GetCmdResp1>

0800472c <SDMMC_CmdReadMultiBlock>:
  SDIOx->ARG = Command->Argument;
 800472c:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800472e:	68c3      	ldr	r3, [r0, #12]
 8004730:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004734:	f023 030f 	bic.w	r3, r3, #15
 8004738:	f443 638a 	orr.w	r3, r3, #1104	; 0x450
 800473c:	f043 0302 	orr.w	r3, r3, #2
 8004740:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004742:	f241 3288 	movw	r2, #5000	; 0x1388
 8004746:	2112      	movs	r1, #18
 8004748:	f7ff bee8 	b.w	800451c <SDMMC_GetCmdResp1>

0800474c <SDMMC_CmdWriteSingleBlock>:
  SDIOx->ARG = Command->Argument;
 800474c:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800474e:	68c3      	ldr	r3, [r0, #12]
 8004750:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004754:	f023 030f 	bic.w	r3, r3, #15
 8004758:	f443 638b 	orr.w	r3, r3, #1112	; 0x458
 800475c:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800475e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004762:	2118      	movs	r1, #24
 8004764:	f7ff beda 	b.w	800451c <SDMMC_GetCmdResp1>

08004768 <SDMMC_CmdWriteMultiBlock>:
  SDIOx->ARG = Command->Argument;
 8004768:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800476a:	68c3      	ldr	r3, [r0, #12]
 800476c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004770:	f023 030f 	bic.w	r3, r3, #15
 8004774:	f443 638b 	orr.w	r3, r3, #1112	; 0x458
 8004778:	f043 0301 	orr.w	r3, r3, #1
 800477c:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800477e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004782:	2119      	movs	r1, #25
 8004784:	f7ff beca 	b.w	800451c <SDMMC_GetCmdResp1>

08004788 <SDMMC_CmdStopTransfer>:
  SDIOx->ARG = Command->Argument;
 8004788:	2300      	movs	r3, #0
 800478a:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800478c:	68c3      	ldr	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 800478e:	4a06      	ldr	r2, [pc, #24]	; (80047a8 <SDMMC_CmdStopTransfer+0x20>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004790:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004794:	f023 030f 	bic.w	r3, r3, #15
 8004798:	f443 6389 	orr.w	r3, r3, #1096	; 0x448
 800479c:	f043 0304 	orr.w	r3, r3, #4
 80047a0:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 80047a2:	210c      	movs	r1, #12
 80047a4:	f7ff beba 	b.w	800451c <SDMMC_GetCmdResp1>
 80047a8:	05f5e100 	.word	0x05f5e100

080047ac <SDMMC_CmdSelDesel>:
  SDIOx->ARG = Command->Argument;
 80047ac:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047ae:	68c3      	ldr	r3, [r0, #12]
 80047b0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80047b4:	f023 030f 	bic.w	r3, r3, #15
 80047b8:	f443 6388 	orr.w	r3, r3, #1088	; 0x440
 80047bc:	f043 0307 	orr.w	r3, r3, #7
 80047c0:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80047c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c6:	2107      	movs	r1, #7
 80047c8:	f7ff bea8 	b.w	800451c <SDMMC_GetCmdResp1>

080047cc <SDMMC_CmdGoIdleState>:
  SDIOx->ARG = Command->Argument;
 80047cc:	2300      	movs	r3, #0
 80047ce:	6083      	str	r3, [r0, #8]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047d0:	4b10      	ldr	r3, [pc, #64]	; (8004814 <SDMMC_CmdGoIdleState+0x48>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047d2:	68c2      	ldr	r2, [r0, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047d4:	4910      	ldr	r1, [pc, #64]	; (8004818 <SDMMC_CmdGoIdleState+0x4c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047d8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047dc:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047e0:	f022 020f 	bic.w	r2, r2, #15
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047e4:	0a59      	lsrs	r1, r3, #9
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047ea:	f241 3388 	movw	r3, #5000	; 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80047ee:	60c2      	str	r2, [r0, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80047f0:	fb03 f301 	mul.w	r3, r3, r1
 80047f4:	e002      	b.n	80047fc <SDMMC_CmdGoIdleState+0x30>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80047f6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80047f8:	0612      	lsls	r2, r2, #24
 80047fa:	d405      	bmi.n	8004808 <SDMMC_CmdGoIdleState+0x3c>
    if (count-- == 0U)
 80047fc:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004800:	d2f9      	bcs.n	80047f6 <SDMMC_CmdGoIdleState+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8004802:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8004806:	4770      	bx	lr
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004808:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800480c:	6383      	str	r3, [r0, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800480e:	2000      	movs	r0, #0
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	2000000c 	.word	0x2000000c
 8004818:	10624dd3 	.word	0x10624dd3

0800481c <SDMMC_CmdOperCond>:
  SDIOx->ARG = Command->Argument;
 800481c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8004820:	6083      	str	r3, [r0, #8]
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004822:	4b17      	ldr	r3, [pc, #92]	; (8004880 <SDMMC_CmdOperCond+0x64>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004824:	68c2      	ldr	r2, [r0, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004826:	681b      	ldr	r3, [r3, #0]
{
 8004828:	4601      	mov	r1, r0
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800482a:	4816      	ldr	r0, [pc, #88]	; (8004884 <SDMMC_CmdOperCond+0x68>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800482c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004830:	fba0 0303 	umull	r0, r3, r0, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004834:	f022 020f 	bic.w	r2, r2, #15
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004838:	0a58      	lsrs	r0, r3, #9
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800483a:	f442 6289 	orr.w	r2, r2, #1096	; 0x448
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800483e:	f241 3388 	movw	r3, #5000	; 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004842:	60ca      	str	r2, [r1, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004844:	fb03 f300 	mul.w	r3, r3, r0
 8004848:	e003      	b.n	8004852 <SDMMC_CmdOperCond+0x36>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800484a:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800484c:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004850:	d105      	bne.n	800485e <SDMMC_CmdOperCond+0x42>
    if (count-- == 0U)
 8004852:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004856:	d2f8      	bcs.n	800484a <SDMMC_CmdOperCond+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 8004858:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800485c:	4770      	bx	lr

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800485e:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8004860:	f010 0004 	ands.w	r0, r0, #4
 8004864:	d003      	beq.n	800486e <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004866:	2340      	movs	r3, #64	; 0x40
 8004868:	638b      	str	r3, [r1, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800486a:	2004      	movs	r0, #4
 800486c:	4770      	bx	lr
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800486e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8004870:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8004874:	d002      	beq.n	800487c <SDMMC_CmdOperCond+0x60>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004876:	2340      	movs	r3, #64	; 0x40
 8004878:	638b      	str	r3, [r1, #56]	; 0x38
 800487a:	4770      	bx	lr
  }
  
  return SDMMC_ERROR_NONE;
 800487c:	4618      	mov	r0, r3
}
 800487e:	4770      	bx	lr
 8004880:	2000000c 	.word	0x2000000c
 8004884:	10624dd3 	.word	0x10624dd3

08004888 <SDMMC_CmdAppCommand>:
  SDIOx->ARG = Command->Argument;
 8004888:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800488a:	68c3      	ldr	r3, [r0, #12]
 800488c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004890:	f023 030f 	bic.w	r3, r3, #15
 8004894:	f443 638e 	orr.w	r3, r3, #1136	; 0x470
 8004898:	f043 0307 	orr.w	r3, r3, #7
 800489c:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800489e:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a2:	2137      	movs	r1, #55	; 0x37
 80048a4:	f7ff be3a 	b.w	800451c <SDMMC_GetCmdResp1>

080048a8 <SDMMC_CmdAppOperCommand>:
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80048a8:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80048ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  SDIOx->ARG = Command->Argument;
 80048b0:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80048b2:	68c3      	ldr	r3, [r0, #12]
 80048b4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80048b8:	f023 030f 	bic.w	r3, r3, #15
 80048bc:	f443 638d 	orr.w	r3, r3, #1128	; 0x468
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80048c6:	f7ff be05 	b.w	80044d4 <SDMMC_GetCmdResp3>
 80048ca:	bf00      	nop

080048cc <SDMMC_CmdSendSCR>:
  SDIOx->ARG = Command->Argument;
 80048cc:	2300      	movs	r3, #0
 80048ce:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80048d0:	68c3      	ldr	r3, [r0, #12]
 80048d2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80048d6:	f023 030f 	bic.w	r3, r3, #15
 80048da:	f443 638e 	orr.w	r3, r3, #1136	; 0x470
 80048de:	f043 0303 	orr.w	r3, r3, #3
 80048e2:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80048e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e8:	2133      	movs	r1, #51	; 0x33
 80048ea:	f7ff be17 	b.w	800451c <SDMMC_GetCmdResp1>
 80048ee:	bf00      	nop

080048f0 <SDMMC_CmdSendCID>:
  SDIOx->ARG = Command->Argument;
 80048f0:	2300      	movs	r3, #0
 80048f2:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80048f4:	68c3      	ldr	r3, [r0, #12]
 80048f6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80048fa:	f023 030f 	bic.w	r3, r3, #15
 80048fe:	f443 6398 	orr.w	r3, r3, #1216	; 0x4c0
 8004902:	f043 0302 	orr.w	r3, r3, #2
 8004906:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004908:	f7ff bdba 	b.w	8004480 <SDMMC_GetCmdResp2>

0800490c <SDMMC_CmdSendCSD>:
  SDIOx->ARG = Command->Argument;
 800490c:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800490e:	68c3      	ldr	r3, [r0, #12]
 8004910:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004914:	f023 030f 	bic.w	r3, r3, #15
 8004918:	f443 6399 	orr.w	r3, r3, #1224	; 0x4c8
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004922:	f7ff bdad 	b.w	8004480 <SDMMC_GetCmdResp2>
 8004926:	bf00      	nop

08004928 <SDMMC_CmdSetRelAdd>:
  SDIOx->ARG = Command->Argument;
 8004928:	2300      	movs	r3, #0
{
 800492a:	b410      	push	{r4}
  SDIOx->ARG = Command->Argument;
 800492c:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800492e:	68c2      	ldr	r2, [r0, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004930:	4b2a      	ldr	r3, [pc, #168]	; (80049dc <SDMMC_CmdSetRelAdd+0xb4>)
 8004932:	4c2b      	ldr	r4, [pc, #172]	; (80049e0 <SDMMC_CmdSetRelAdd+0xb8>)
 8004934:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004936:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800493a:	f022 020f 	bic.w	r2, r2, #15
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800493e:	fba4 4303 	umull	r4, r3, r4, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004942:	f442 6288 	orr.w	r2, r2, #1088	; 0x440
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004946:	0a5c      	lsrs	r4, r3, #9
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004948:	f042 0203 	orr.w	r2, r2, #3
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800494c:	f241 3388 	movw	r3, #5000	; 0x1388
{
 8004950:	b083      	sub	sp, #12
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004952:	60c2      	str	r2, [r0, #12]
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004954:	fb03 f304 	mul.w	r3, r3, r4
 8004958:	e003      	b.n	8004962 <SDMMC_CmdSetRelAdd+0x3a>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800495a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800495c:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004960:	d108      	bne.n	8004974 <SDMMC_CmdSetRelAdd+0x4c>
    if (count-- == 0U)
 8004962:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004966:	d2f8      	bcs.n	800495a <SDMMC_CmdSetRelAdd+0x32>
      return SDMMC_ERROR_TIMEOUT;
 8004968:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800496c:	b003      	add	sp, #12
 800496e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004972:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004974:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004976:	075c      	lsls	r4, r3, #29
 8004978:	d506      	bpl.n	8004988 <SDMMC_CmdSetRelAdd+0x60>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800497a:	2304      	movs	r3, #4
 800497c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800497e:	4618      	mov	r0, r3
}
 8004980:	b003      	add	sp, #12
 8004982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004986:	4770      	bx	lr
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004988:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800498a:	f013 0301 	ands.w	r3, r3, #1
 800498e:	d105      	bne.n	800499c <SDMMC_CmdSetRelAdd+0x74>
  return (uint8_t)(SDIOx->RESPCMD);
 8004990:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	2a03      	cmp	r2, #3
 8004996:	d005      	beq.n	80049a4 <SDMMC_CmdSetRelAdd+0x7c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004998:	2001      	movs	r0, #1
 800499a:	e7e7      	b.n	800496c <SDMMC_CmdSetRelAdd+0x44>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800499c:	2301      	movs	r3, #1
 800499e:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80049a0:	4618      	mov	r0, r3
 80049a2:	e7e3      	b.n	800496c <SDMMC_CmdSetRelAdd+0x44>
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80049a4:	f100 0214 	add.w	r2, r0, #20
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80049a8:	f240 54ff 	movw	r4, #1535	; 0x5ff
 80049ac:	6384      	str	r4, [r0, #56]	; 0x38
  __IO uint32_t tmp = 0U;
 80049ae:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80049b0:	9201      	str	r2, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 80049b2:	9b01      	ldr	r3, [sp, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80049b6:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 80049ba:	d004      	beq.n	80049c6 <SDMMC_CmdSetRelAdd+0x9e>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80049bc:	045a      	lsls	r2, r3, #17
 80049be:	d505      	bpl.n	80049cc <SDMMC_CmdSetRelAdd+0xa4>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80049c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80049c4:	e7d2      	b.n	800496c <SDMMC_CmdSetRelAdd+0x44>
    *pRCA = (uint16_t) (response_r1 >> 16);
 80049c6:	0c1b      	lsrs	r3, r3, #16
 80049c8:	800b      	strh	r3, [r1, #0]
 80049ca:	e7cf      	b.n	800496c <SDMMC_CmdSetRelAdd+0x44>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80049cc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80049d0:	bf14      	ite	ne
 80049d2:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 80049d6:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80049da:	e7c7      	b.n	800496c <SDMMC_CmdSetRelAdd+0x44>
 80049dc:	2000000c 	.word	0x2000000c
 80049e0:	10624dd3 	.word	0x10624dd3

080049e4 <SDMMC_CmdSendStatus>:
  SDIOx->ARG = Command->Argument;
 80049e4:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80049e6:	68c3      	ldr	r3, [r0, #12]
 80049e8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80049ec:	f023 030f 	bic.w	r3, r3, #15
 80049f0:	f443 6389 	orr.w	r3, r3, #1096	; 0x448
 80049f4:	f043 0305 	orr.w	r3, r3, #5
 80049f8:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80049fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80049fe:	210d      	movs	r1, #13
 8004a00:	f7ff bd8c 	b.w	800451c <SDMMC_GetCmdResp1>

08004a04 <SDMMC_CmdSwitch>:
  SDIOx->ARG = Command->Argument;
 8004a04:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004a06:	68c3      	ldr	r3, [r0, #12]
 8004a08:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004a0c:	f023 030f 	bic.w	r3, r3, #15
 8004a10:	f443 6388 	orr.w	r3, r3, #1088	; 0x440
 8004a14:	f043 0306 	orr.w	r3, r3, #6
 8004a18:	60c3      	str	r3, [r0, #12]
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 8004a1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a1e:	2106      	movs	r1, #6
 8004a20:	f7ff bd7c 	b.w	800451c <SDMMC_GetCmdResp1>

08004a24 <SDMMC_CmdBusWidth>:
 8004a24:	f7ff bfee 	b.w	8004a04 <SDMMC_CmdSwitch>

08004a28 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	4613      	mov	r3, r2
 8004a34:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8004a36:	2301      	movs	r3, #1
 8004a38:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8004a3e:	4b1f      	ldr	r3, [pc, #124]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a40:	7a5b      	ldrb	r3, [r3, #9]
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d131      	bne.n	8004aac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004a48:	4b1c      	ldr	r3, [pc, #112]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a4a:	7a5b      	ldrb	r3, [r3, #9]
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	461a      	mov	r2, r3
 8004a50:	4b1a      	ldr	r3, [pc, #104]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a52:	2100      	movs	r1, #0
 8004a54:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8004a56:	4b19      	ldr	r3, [pc, #100]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a58:	7a5b      	ldrb	r3, [r3, #9]
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	4a17      	ldr	r2, [pc, #92]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8004a66:	4b15      	ldr	r3, [pc, #84]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a68:	7a5b      	ldrb	r3, [r3, #9]
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4b13      	ldr	r3, [pc, #76]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a70:	4413      	add	r3, r2
 8004a72:	79fa      	ldrb	r2, [r7, #7]
 8004a74:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8004a76:	4b11      	ldr	r3, [pc, #68]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a78:	7a5b      	ldrb	r3, [r3, #9]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	b2d1      	uxtb	r1, r2
 8004a80:	4a0e      	ldr	r2, [pc, #56]	; (8004abc <FATFS_LinkDriverEx+0x94>)
 8004a82:	7251      	strb	r1, [r2, #9]
 8004a84:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8004a86:	7dbb      	ldrb	r3, [r7, #22]
 8004a88:	3330      	adds	r3, #48	; 0x30
 8004a8a:	b2da      	uxtb	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	3301      	adds	r3, #1
 8004a94:	223a      	movs	r2, #58	; 0x3a
 8004a96:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	3302      	adds	r3, #2
 8004a9c:	222f      	movs	r2, #47	; 0x2f
 8004a9e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	3303      	adds	r3, #3
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	371c      	adds	r7, #28
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20000094 	.word	0x20000094

08004ac0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004aca:	2200      	movs	r2, #0
 8004acc:	6839      	ldr	r1, [r7, #0]
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7ff ffaa 	bl	8004a28 <FATFS_LinkDriverEx>
 8004ad4:	4603      	mov	r3, r0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Size = 1 + 3*Number;
 8004ae4:	eb01 0641 	add.w	r6, r1, r1, lsl #1
{
 8004ae8:	460d      	mov	r5, r1
	uint8_t dataRead[Size];
 8004aea:	f106 0108 	add.w	r1, r6, #8
 8004aee:	f021 0107 	bic.w	r1, r1, #7
{
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	4699      	mov	r9, r3
	uint8_t dataRead[Size];
 8004af6:	ebad 0d01 	sub.w	sp, sp, r1
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8004afa:	23f7      	movs	r3, #247	; 0xf7
{
 8004afc:	4690      	mov	r8, r2
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8004afe:	4649      	mov	r1, r9
	uint16_t Size = 1 + 3*Number;
 8004b00:	3601      	adds	r6, #1
{
 8004b02:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8004b04:	4610      	mov	r0, r2
 8004b06:	2200      	movs	r2, #0
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8004b08:	f88d 3000 	strb.w	r3, [sp]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8004b0c:	f7fd f87a 	bl	8001c04 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8004b10:	4632      	mov	r2, r6
 8004b12:	4669      	mov	r1, sp
 8004b14:	6a38      	ldr	r0, [r7, #32]
 8004b16:	230a      	movs	r3, #10
 8004b18:	f7ff f9e2 	bl	8003ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8004b1c:	4649      	mov	r1, r9
 8004b1e:	4640      	mov	r0, r8
 8004b20:	2201      	movs	r2, #1
 8004b22:	f7fd f86f 	bl	8001c04 <HAL_GPIO_WritePin>

	unsigned int i = 0;
	for(i=0;i<Number;i++){
 8004b26:	b185      	cbz	r5, 8004b4a <readBMP+0x6a>
 8004b28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b2c:	446d      	add	r5, sp
 8004b2e:	1f20      	subs	r0, r4, #4
 8004b30:	466a      	mov	r2, sp
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8004b32:	7893      	ldrb	r3, [r2, #2]
 8004b34:	7854      	ldrb	r4, [r2, #1]
 8004b36:	f812 1f03 	ldrb.w	r1, [r2, #3]!
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 8004b40:	430b      	orrs	r3, r1
	for(i=0;i<Number;i++){
 8004b42:	4295      	cmp	r5, r2
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8004b44:	f840 3f04 	str.w	r3, [r0, #4]!
	for(i=0;i<Number;i++){
 8004b48:	d1f3      	bne.n	8004b32 <readBMP+0x52>
	}
}
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004b50 <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b54:	b082      	sub	sp, #8
	uint16_t data = 0;
	uint16_t Size = 3;
	uint8_t dataRead[3] = {0,0,0};
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8004b56:	ac02      	add	r4, sp, #8
 8004b58:	f060 007f 	orn	r0, r0, #127	; 0x7f
{
 8004b5c:	460e      	mov	r6, r1
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8004b5e:	f804 0d04 	strb.w	r0, [r4, #-4]!
	uint8_t dataRead[3] = {0,0,0};
 8004b62:	2500      	movs	r5, #0
{
 8004b64:	4698      	mov	r8, r3
 8004b66:	4617      	mov	r7, r2
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8004b68:	4611      	mov	r1, r2
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	462a      	mov	r2, r5
	uint8_t dataRead[3] = {0,0,0};
 8004b6e:	f88d 5005 	strb.w	r5, [sp, #5]
 8004b72:	f88d 5006 	strb.w	r5, [sp, #6]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8004b76:	f7fd f845 	bl	8001c04 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8004b7a:	4621      	mov	r1, r4
 8004b7c:	230a      	movs	r3, #10
 8004b7e:	4640      	mov	r0, r8
 8004b80:	2203      	movs	r2, #3
 8004b82:	f7ff f9ad 	bl	8003ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8004b86:	4630      	mov	r0, r6
 8004b88:	4639      	mov	r1, r7
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f7fd f83a 	bl	8001c04 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8004b90:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8004b94:	f89d 3005 	ldrb.w	r3, [sp, #5]
	return data;
}
 8004b98:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8004b9c:	b002      	add	sp, #8
 8004b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba2:	bf00      	nop

08004ba4 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	4604      	mov	r4, r0
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8004ba8:	2008      	movs	r0, #8
{
 8004baa:	460d      	mov	r5, r1
 8004bac:	4616      	mov	r6, r2
 8004bae:	461f      	mov	r7, r3
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8004bb0:	f7ff ffce 	bl	8004b50 <read16BMP>
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8004bb4:	463b      	mov	r3, r7
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8004bb6:	8020      	strh	r0, [r4, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8004bb8:	4632      	mov	r2, r6
 8004bba:	4629      	mov	r1, r5
 8004bbc:	200a      	movs	r0, #10
 8004bbe:	f7ff ffc7 	bl	8004b50 <read16BMP>
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8004bc2:	463b      	mov	r3, r7
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8004bc4:	80a0      	strh	r0, [r4, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8004bc6:	4632      	mov	r2, r6
 8004bc8:	4629      	mov	r1, r5
 8004bca:	200c      	movs	r0, #12
 8004bcc:	f7ff ffc0 	bl	8004b50 <read16BMP>
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8004bd0:	463b      	mov	r3, r7
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8004bd2:	80e0      	strh	r0, [r4, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8004bd4:	4632      	mov	r2, r6
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	200e      	movs	r0, #14
 8004bda:	f7ff ffb9 	bl	8004b50 <read16BMP>
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8004bde:	463b      	mov	r3, r7
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8004be0:	8060      	strh	r0, [r4, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8004be2:	4632      	mov	r2, r6
 8004be4:	4629      	mov	r1, r5
 8004be6:	2010      	movs	r0, #16
 8004be8:	f7ff ffb2 	bl	8004b50 <read16BMP>
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8004bec:	463b      	mov	r3, r7
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8004bee:	8120      	strh	r0, [r4, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8004bf0:	4632      	mov	r2, r6
 8004bf2:	4629      	mov	r1, r5
 8004bf4:	2012      	movs	r0, #18
 8004bf6:	f7ff ffab 	bl	8004b50 <read16BMP>
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8004bfa:	463b      	mov	r3, r7
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8004bfc:	8160      	strh	r0, [r4, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8004bfe:	4632      	mov	r2, r6
 8004c00:	4629      	mov	r1, r5
 8004c02:	2014      	movs	r0, #20
 8004c04:	f7ff ffa4 	bl	8004b50 <read16BMP>
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8004c08:	463b      	mov	r3, r7
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8004c0a:	81a0      	strh	r0, [r4, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8004c0c:	4632      	mov	r2, r6
 8004c0e:	4629      	mov	r1, r5
 8004c10:	2016      	movs	r0, #22
 8004c12:	f7ff ff9d 	bl	8004b50 <read16BMP>
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8004c16:	463b      	mov	r3, r7
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8004c18:	81e0      	strh	r0, [r4, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8004c1a:	4632      	mov	r2, r6
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	2018      	movs	r0, #24
 8004c20:	f7ff ff96 	bl	8004b50 <read16BMP>
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8004c24:	463b      	mov	r3, r7
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8004c26:	8220      	strh	r0, [r4, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8004c28:	4632      	mov	r2, r6
 8004c2a:	4629      	mov	r1, r5
 8004c2c:	201a      	movs	r0, #26
 8004c2e:	f7ff ff8f 	bl	8004b50 <read16BMP>
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8004c32:	463b      	mov	r3, r7
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8004c34:	8260      	strh	r0, [r4, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8004c36:	4632      	mov	r2, r6
 8004c38:	4629      	mov	r1, r5
 8004c3a:	201c      	movs	r0, #28
 8004c3c:	f7ff ff88 	bl	8004b50 <read16BMP>
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8004c40:	463b      	mov	r3, r7
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8004c42:	82a0      	strh	r0, [r4, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8004c44:	4632      	mov	r2, r6
 8004c46:	4629      	mov	r1, r5
 8004c48:	201e      	movs	r0, #30
 8004c4a:	f7ff ff81 	bl	8004b50 <read16BMP>
 8004c4e:	82e0      	strh	r0, [r4, #22]
 8004c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c52:	bf00      	nop

08004c54 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c58:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 8004c5a:	ab04      	add	r3, sp, #16
 8004c5c:	2700      	movs	r7, #0
 8004c5e:	f803 7d01 	strb.w	r7, [r3, #-1]!
{
 8004c62:	460d      	mov	r5, r1
 8004c64:	4604      	mov	r4, r0
 8004c66:	4616      	mov	r6, r2

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8004c68:	4619      	mov	r1, r3
 8004c6a:	9200      	str	r2, [sp, #0]
 8004c6c:	462b      	mov	r3, r5
 8004c6e:	4602      	mov	r2, r0
 8004c70:	20d0      	movs	r0, #208	; 0xd0
 8004c72:	f001 f817 	bl	8005ca4 <read8>
	if(dataRead == BMP280_ID){verif = 1;}

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8004c76:	462b      	mov	r3, r5
 8004c78:	4622      	mov	r2, r4
 8004c7a:	21b6      	movs	r1, #182	; 0xb6
 8004c7c:	9600      	str	r6, [sp, #0]
 8004c7e:	20e0      	movs	r0, #224	; 0xe0
	if(dataRead == BMP280_ID){verif = 1;}
 8004c80:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8004c84:	f001 f834 	bl	8005cf0 <write8>
	HAL_Delay(10);
 8004c88:	200a      	movs	r0, #10
 8004c8a:	f7fc f99d 	bl	8000fc8 <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004c8e:	9600      	str	r6, [sp, #0]
 8004c90:	462b      	mov	r3, r5
 8004c92:	4622      	mov	r2, r4
 8004c94:	2133      	movs	r1, #51	; 0x33
 8004c96:	2074      	movs	r0, #116	; 0x74
 8004c98:	f001 f82a 	bl	8005cf0 <write8>
 8004c9c:	2801      	cmp	r0, #1
 8004c9e:	d00d      	beq.n	8004cbc <initBMP+0x68>
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_16 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004ca0:	9600      	str	r6, [sp, #0]
 8004ca2:	462b      	mov	r3, r5
 8004ca4:	4622      	mov	r2, r4
 8004ca6:	2114      	movs	r1, #20
 8004ca8:	2075      	movs	r0, #117	; 0x75
 8004caa:	f001 f821 	bl	8005cf0 <write8>
 8004cae:	2801      	cmp	r0, #1

	return verif;
}
 8004cb0:	bf0c      	ite	eq
 8004cb2:	4638      	moveq	r0, r7
 8004cb4:	2000      	movne	r0, #0
 8004cb6:	b004      	add	sp, #16
 8004cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == BMP280_ID){verif = 1;}
 8004cbc:	f1a8 0758 	sub.w	r7, r8, #88	; 0x58
 8004cc0:	fab7 f787 	clz	r7, r7
 8004cc4:	097f      	lsrs	r7, r7, #5
 8004cc6:	e7eb      	b.n	8004ca0 <initBMP+0x4c>

08004cc8 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 8004cc8:	b082      	sub	sp, #8
 8004cca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	ac0e      	add	r4, sp, #56	; 0x38
 8004cd2:	e884 000c 	stmia.w	r4, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8004cd6:	6846      	ldr	r6, [r0, #4]
 8004cd8:	f8bd 5038 	ldrh.w	r5, [sp, #56]	; 0x38
 8004cdc:	f9bd 303c 	ldrsh.w	r3, [sp, #60]	; 0x3c
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8004ce0:	f9bd 203e 	ldrsh.w	r2, [sp, #62]	; 0x3e
 8004ce4:	ebc5 1426 	rsb	r4, r5, r6, asr #4
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8004ce8:	006d      	lsls	r5, r5, #1
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8004cea:	fb04 f404 	mul.w	r4, r4, r4
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8004cee:	ebc5 05e6 	rsb	r5, r5, r6, asr #3
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8004cf2:	1324      	asrs	r4, r4, #12
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8004cf4:	fb03 f305 	mul.w	r3, r3, r5
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8004cf8:	fb02 f204 	mul.w	r2, r2, r4
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8004cfc:	12db      	asrs	r3, r3, #11
	t_fine = var1 + var2;
 8004cfe:	eb03 32a2 	add.w	r2, r3, r2, asr #14
	T = (t_fine * 5 +128) >> 8;
 8004d02:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 8004d06:	3480      	adds	r4, #128	; 0x80
 8004d08:	1224      	asrs	r4, r4, #8
	*bmpCompensated++ = T;
 8004d0a:	600c      	str	r4, [r1, #0]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
	if(var1==0){
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80d5 	beq.w	8004ebc <bmpCompensate+0x1f4>
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8004d12:	f9bd 4046 	ldrsh.w	r4, [sp, #70]	; 0x46
		*bmpCompensated = (uint32_t) 0;
	}
	else{
		p = 1048576-bmpRaw[0];
 8004d16:	f8d0 e000 	ldr.w	lr, [r0]
 8004d1a:	9103      	str	r1, [sp, #12]
	var11 = ((int64_t)t_fine) - 128000;
 8004d1c:	17d3      	asrs	r3, r2, #31
 8004d1e:	f5b2 32fa 	subs.w	r2, r2, #128000	; 0x1f400
 8004d22:	f143 33ff 	adc.w	r3, r3, #4294967295
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8004d26:	fb04 f603 	mul.w	r6, r4, r3
 8004d2a:	17e5      	asrs	r5, r4, #31
 8004d2c:	fba4 0102 	umull	r0, r1, r4, r2
 8004d30:	fb02 6605 	mla	r6, r2, r5, r6
 8004d34:	4431      	add	r1, r6
 8004d36:	044f      	lsls	r7, r1, #17
 8004d38:	ea47 37d0 	orr.w	r7, r7, r0, lsr #15
 8004d3c:	0446      	lsls	r6, r0, #17
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8004d3e:	f9bd 0044 	ldrsh.w	r0, [sp, #68]	; 0x44
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d42:	f9bd 8048 	ldrsh.w	r8, [sp, #72]	; 0x48
 8004d46:	fba2 4502 	umull	r4, r5, r2, r2
 8004d4a:	fb02 fc03 	mul.w	ip, r2, r3
		p = 1048576-bmpRaw[0];
 8004d4e:	f5ce 1e80 	rsb	lr, lr, #1048576	; 0x100000
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d52:	eb05 054c 	add.w	r5, r5, ip, lsl #1
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8004d56:	ea4f 0bc0 	mov.w	fp, r0, lsl #3
		p = 1048576-bmpRaw[0];
 8004d5a:	4670      	mov	r0, lr
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d5c:	fb08 fc05 	mul.w	ip, r8, r5
		p = 1048576-bmpRaw[0];
 8004d60:	17c1      	asrs	r1, r0, #31
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d62:	ea4f 79e8 	mov.w	r9, r8, asr #31
 8004d66:	fb04 cc09 	mla	ip, r4, r9, ip
		p = 1048576-bmpRaw[0];
 8004d6a:	e9cd 0100 	strd	r0, r1, [sp]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d6e:	fba8 8904 	umull	r8, r9, r8, r4
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8004d72:	eb18 0806 	adds.w	r8, r8, r6
		p = (((p<<31)-var22)*3125)/var11;
 8004d76:	9e01      	ldr	r6, [sp, #4]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8004d78:	44e1      	add	r9, ip
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8004d7a:	f04f 0a00 	mov.w	sl, #0
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8004d7e:	eb49 0907 	adc.w	r9, r9, r7
		p = (((p<<31)-var22)*3125)/var11;
 8004d82:	ea4f 70ce 	mov.w	r0, lr, lsl #31
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8004d86:	eb18 080a 	adds.w	r8, r8, sl
		p = (((p<<31)-var22)*3125)/var11;
 8004d8a:	ea4f 71c6 	mov.w	r1, r6, lsl #31
 8004d8e:	ea41 015e 	orr.w	r1, r1, lr, lsr #1
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8004d92:	eb49 090b 	adc.w	r9, r9, fp
		p = (((p<<31)-var22)*3125)/var11;
 8004d96:	ebb0 0808 	subs.w	r8, r0, r8
 8004d9a:	eb61 0909 	sbc.w	r9, r1, r9
 8004d9e:	eb18 0608 	adds.w	r6, r8, r8
 8004da2:	eb49 0709 	adc.w	r7, r9, r9
 8004da6:	eb16 0608 	adds.w	r6, r6, r8
 8004daa:	eb47 0709 	adc.w	r7, r7, r9
 8004dae:	01b9      	lsls	r1, r7, #6
 8004db0:	01b0      	lsls	r0, r6, #6
 8004db2:	1980      	adds	r0, r0, r6
 8004db4:	ea41 6196 	orr.w	r1, r1, r6, lsr #26
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004db8:	f9bd 6040 	ldrsh.w	r6, [sp, #64]	; 0x40
 8004dbc:	f9bd a042 	ldrsh.w	sl, [sp, #66]	; 0x42
		p = (((p<<31)-var22)*3125)/var11;
 8004dc0:	4179      	adcs	r1, r7
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004dc2:	fb06 f303 	mul.w	r3, r6, r3
 8004dc6:	17f7      	asrs	r7, r6, #31
 8004dc8:	ea4f 7bea 	mov.w	fp, sl, asr #31
 8004dcc:	fb0a fe05 	mul.w	lr, sl, r5
 8004dd0:	fb02 3707 	mla	r7, r2, r7, r3
 8004dd4:	fba6 2302 	umull	r2, r3, r6, r2
 8004dd8:	fb04 ee0b 	mla	lr, r4, fp, lr
 8004ddc:	443b      	add	r3, r7
 8004dde:	fbaa 4504 	umull	r4, r5, sl, r4
 8004de2:	4475      	add	r5, lr
 8004de4:	ea4f 2a14 	mov.w	sl, r4, lsr #8
		p = (((p<<31)-var22)*3125)/var11;
 8004de8:	ea4f 0e81 	mov.w	lr, r1, lsl #2
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004dec:	031f      	lsls	r7, r3, #12
		p = (((p<<31)-var22)*3125)/var11;
 8004dee:	0083      	lsls	r3, r0, #2
 8004df0:	ea4e 7e90 	orr.w	lr, lr, r0, lsr #30
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004df4:	0316      	lsls	r6, r2, #12
		p = (((p<<31)-var22)*3125)/var11;
 8004df6:	eb13 0008 	adds.w	r0, r3, r8
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004dfa:	ea4a 6a05 	orr.w	sl, sl, r5, lsl #24
		p = (((p<<31)-var22)*3125)/var11;
 8004dfe:	eb4e 0109 	adc.w	r1, lr, r9
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004e02:	ea47 5712 	orr.w	r7, r7, r2, lsr #20
 8004e06:	eb1a 0a06 	adds.w	sl, sl, r6
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8004e0a:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8004e0e:	ea4f 2b25 	mov.w	fp, r5, asr #8
 8004e12:	eb4b 0b07 	adc.w	fp, fp, r7
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8004e16:	f11a 0a00 	adds.w	sl, sl, #0
 8004e1a:	fbaa 4502 	umull	r4, r5, sl, r2
 8004e1e:	f54b 4b00 	adc.w	fp, fp, #32768	; 0x8000
		p = (((p<<31)-var22)*3125)/var11;
 8004e22:	008e      	lsls	r6, r1, #2
 8004e24:	0083      	lsls	r3, r0, #2
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8004e26:	fb02 550b 	mla	r5, r2, fp, r5
		p = (((p<<31)-var22)*3125)/var11;
 8004e2a:	ea46 7690 	orr.w	r6, r6, r0, lsr #30
 8004e2e:	eb13 0008 	adds.w	r0, r3, r8
 8004e32:	eb46 0109 	adc.w	r1, r6, r9
 8004e36:	106a      	asrs	r2, r5, #1
 8004e38:	17eb      	asrs	r3, r5, #31
 8004e3a:	f7fb fe9d 	bl	8000b78 <__aeabi_ldivmod>
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e3e:	f9bd 204e 	ldrsh.w	r2, [sp, #78]	; 0x4e
 8004e42:	134c      	asrs	r4, r1, #13
 8004e44:	0b45      	lsrs	r5, r0, #13
 8004e46:	ea45 45c1 	orr.w	r5, r5, r1, lsl #19
 8004e4a:	fb02 f604 	mul.w	r6, r2, r4
 8004e4e:	17d3      	asrs	r3, r2, #31
 8004e50:	fb05 6603 	mla	r6, r5, r3, r6
 8004e54:	fba2 2305 	umull	r2, r3, r2, r5
 8004e58:	4433      	add	r3, r6
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e5a:	f9bd 604c 	ldrsh.w	r6, [sp, #76]	; 0x4c
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e5e:	fb02 f404 	mul.w	r4, r2, r4
 8004e62:	fb05 4403 	mla	r4, r5, r3, r4
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e66:	fb06 fe01 	mul.w	lr, r6, r1
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e6a:	fba2 2305 	umull	r2, r3, r2, r5
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e6e:	17f7      	asrs	r7, r6, #31
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e70:	4423      	add	r3, r4
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e72:	fb00 ee07 	mla	lr, r0, r7, lr
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e76:	0e54      	lsrs	r4, r2, #25
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e78:	fba6 6700 	umull	r6, r7, r6, r0
 8004e7c:	4477      	add	r7, lr
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e7e:	ea44 14c3 	orr.w	r4, r4, r3, lsl #7
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e82:	ea4f 48d6 	mov.w	r8, r6, lsr #19
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8004e86:	1900      	adds	r0, r0, r4
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8004e88:	ea4f 6563 	mov.w	r5, r3, asr #25
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e8c:	ea48 3847 	orr.w	r8, r8, r7, lsl #13
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8004e90:	4169      	adcs	r1, r5
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8004e92:	ea4f 49e7 	mov.w	r9, r7, asr #19
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8004e96:	eb18 0800 	adds.w	r8, r8, r0
 8004e9a:	f9bd 404a 	ldrsh.w	r4, [sp, #74]	; 0x4a
 8004e9e:	eb49 0901 	adc.w	r9, r9, r1
 8004ea2:	ea4f 2018 	mov.w	r0, r8, lsr #8
 8004ea6:	ea40 6009 	orr.w	r0, r0, r9, lsl #24
 8004eaa:	0122      	lsls	r2, r4, #4
		*bmpCompensated = (uint32_t) p;
 8004eac:	9903      	ldr	r1, [sp, #12]
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8004eae:	1812      	adds	r2, r2, r0
		*bmpCompensated = (uint32_t) p;
 8004eb0:	604a      	str	r2, [r1, #4]
	}
}
 8004eb2:	b005      	add	sp, #20
 8004eb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb8:	b002      	add	sp, #8
 8004eba:	4770      	bx	lr
		*bmpCompensated = (uint32_t) 0;
 8004ebc:	604b      	str	r3, [r1, #4]
}
 8004ebe:	b005      	add	sp, #20
 8004ec0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ec4:	b002      	add	sp, #8
 8004ec6:	4770      	bx	lr

08004ec8 <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004ec8:	b084      	sub	sp, #16
 8004eca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ecc:	b089      	sub	sp, #36	; 0x24
	int32_t data[2] = {0};
 8004ece:	2500      	movs	r5, #0
{
 8004ed0:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8004ed2:	f8bd 7058 	ldrh.w	r7, [sp, #88]	; 0x58
	int32_t bmpRaw[2] = {0};
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8004ed6:	9400      	str	r4, [sp, #0]
{
 8004ed8:	ac0f      	add	r4, sp, #60	; 0x3c
 8004eda:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8004ede:	4606      	mov	r6, r0
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8004ee0:	463b      	mov	r3, r7
 8004ee2:	a806      	add	r0, sp, #24
 8004ee4:	9a15      	ldr	r2, [sp, #84]	; 0x54
	int32_t data[2] = {0};
 8004ee6:	9505      	str	r5, [sp, #20]
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8004ee8:	2102      	movs	r1, #2
	int32_t data[2] = {0};
 8004eea:	9504      	str	r5, [sp, #16]
	int32_t bmpRaw[2] = {0};
 8004eec:	9506      	str	r5, [sp, #24]
 8004eee:	9507      	str	r5, [sp, #28]
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8004ef0:	f7ff fdf6 	bl	8004ae0 <readBMP>
	bmpCompensate(bmpRaw, &data, Bmp);
 8004ef4:	ab11      	add	r3, sp, #68	; 0x44
 8004ef6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8004efc:	a904      	add	r1, sp, #16
 8004efe:	e894 000c 	ldmia.w	r4, {r2, r3}
 8004f02:	a806      	add	r0, sp, #24
 8004f04:	f7ff fee0 	bl	8004cc8 <bmpCompensate>
	*bmpCompensated++ = data[0];
 8004f08:	9a04      	ldr	r2, [sp, #16]
	*bmpCompensated = data[1];
 8004f0a:	9b05      	ldr	r3, [sp, #20]
 8004f0c:	e886 000c 	stmia.w	r6, {r2, r3}
}
 8004f10:	b009      	add	sp, #36	; 0x24
 8004f12:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004f16:	b004      	add	sp, #16
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop

08004f1c <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	4605      	mov	r5, r0
	*bmpConv++ = *bmpCompensated++ / 100.0;
 8004f20:	6800      	ldr	r0, [r0, #0]
{
 8004f22:	460c      	mov	r4, r1
	*bmpConv++ = *bmpCompensated++ / 100.0;
 8004f24:	f7fb fac2 	bl	80004ac <__aeabi_i2d>
 8004f28:	2200      	movs	r2, #0
 8004f2a:	4b08      	ldr	r3, [pc, #32]	; (8004f4c <convBMP+0x30>)
 8004f2c:	f7fb fc4e 	bl	80007cc <__aeabi_ddiv>
 8004f30:	f7fb fdd2 	bl	8000ad8 <__aeabi_d2f>
 8004f34:	6020      	str	r0, [r4, #0]
	*bmpConv = *bmpCompensated / 256.0;
 8004f36:	6868      	ldr	r0, [r5, #4]
 8004f38:	f7fb fab8 	bl	80004ac <__aeabi_i2d>
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <convBMP+0x34>)
 8004f40:	f7fb fb1a 	bl	8000578 <__aeabi_dmul>
 8004f44:	f7fb fdc8 	bl	8000ad8 <__aeabi_d2f>
 8004f48:	6060      	str	r0, [r4, #4]
 8004f4a:	bd38      	pop	{r3, r4, r5, pc}
 8004f4c:	40590000 	.word	0x40590000
 8004f50:	3f700000 	.word	0x3f700000

08004f54 <initIMU>:

//Fct to initialize the ICM20602 registers, see IMU.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initIMU(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8004f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f58:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 8004f5a:	ab04      	add	r3, sp, #16
 8004f5c:	2400      	movs	r4, #0
 8004f5e:	f803 4d01 	strb.w	r4, [r3, #-1]!
{
 8004f62:	460e      	mov	r6, r1
 8004f64:	4605      	mov	r5, r0
 8004f66:	4617      	mov	r7, r2

	read8(ICM20602_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8004f68:	4619      	mov	r1, r3
 8004f6a:	9200      	str	r2, [sp, #0]
 8004f6c:	4633      	mov	r3, r6
 8004f6e:	4602      	mov	r2, r0
 8004f70:	2075      	movs	r0, #117	; 0x75
 8004f72:	f000 fe97 	bl	8005ca4 <read8>
	if(dataRead == ICM20602_ID){verif = 1;}

	write8(ICM20602_PWR_MGMT_1, ICM20602_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8004f76:	4633      	mov	r3, r6
 8004f78:	462a      	mov	r2, r5
 8004f7a:	2180      	movs	r1, #128	; 0x80
 8004f7c:	9700      	str	r7, [sp, #0]
 8004f7e:	206b      	movs	r0, #107	; 0x6b
	if(dataRead == ICM20602_ID){verif = 1;}
 8004f80:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(ICM20602_PWR_MGMT_1, ICM20602_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8004f84:	f000 feb4 	bl	8005cf0 <write8>
	HAL_Delay(10);
 8004f88:	200a      	movs	r0, #10
 8004f8a:	f7fc f81d 	bl	8000fc8 <HAL_Delay>
	if(write8(ICM20602_I2C_INTERFACE, ICM20602_DISABLE_I2C, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004f8e:	9700      	str	r7, [sp, #0]
 8004f90:	4633      	mov	r3, r6
 8004f92:	462a      	mov	r2, r5
 8004f94:	2140      	movs	r1, #64	; 0x40
 8004f96:	2070      	movs	r0, #112	; 0x70
 8004f98:	f000 feaa 	bl	8005cf0 <write8>
 8004f9c:	2801      	cmp	r0, #1
 8004f9e:	d055      	beq.n	800504c <initIMU+0xf8>
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fa0:	4633      	mov	r3, r6
 8004fa2:	462a      	mov	r2, r5
 8004fa4:	9700      	str	r7, [sp, #0]
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	206b      	movs	r0, #107	; 0x6b
 8004faa:	f000 fea1 	bl	8005cf0 <write8>
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fae:	4633      	mov	r3, r6
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fb0:	2801      	cmp	r0, #1
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fb2:	462a      	mov	r2, r5
 8004fb4:	f04f 0100 	mov.w	r1, #0
 8004fb8:	9700      	str	r7, [sp, #0]
 8004fba:	f04f 006c 	mov.w	r0, #108	; 0x6c
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fbe:	bf18      	it	ne
 8004fc0:	460c      	movne	r4, r1
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fc2:	f000 fe95 	bl	8005cf0 <write8>
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fc6:	4633      	mov	r3, r6
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fc8:	2801      	cmp	r0, #1
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fca:	462a      	mov	r2, r5
 8004fcc:	9700      	str	r7, [sp, #0]
 8004fce:	f04f 0107 	mov.w	r1, #7
 8004fd2:	f04f 0019 	mov.w	r0, #25
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fd6:	bf18      	it	ne
 8004fd8:	2400      	movne	r4, #0
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fda:	f000 fe89 	bl	8005cf0 <write8>
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fde:	4633      	mov	r3, r6
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fe0:	2801      	cmp	r0, #1
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	9700      	str	r7, [sp, #0]
 8004fe6:	f04f 0101 	mov.w	r1, #1
 8004fea:	f04f 001a 	mov.w	r0, #26
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004fee:	bf18      	it	ne
 8004ff0:	2400      	movne	r4, #0
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004ff2:	f000 fe7d 	bl	8005cf0 <write8>
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004ff6:	4633      	mov	r3, r6
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004ff8:	2801      	cmp	r0, #1
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8004ffa:	462a      	mov	r2, r5
 8004ffc:	9700      	str	r7, [sp, #0]
 8004ffe:	f04f 0118 	mov.w	r1, #24
 8005002:	f04f 001c 	mov.w	r0, #28
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005006:	bf18      	it	ne
 8005008:	2400      	movne	r4, #0
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800500a:	f000 fe71 	bl	8005cf0 <write8>
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800500e:	4633      	mov	r3, r6
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005010:	2801      	cmp	r0, #1
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005012:	462a      	mov	r2, r5
 8005014:	9700      	str	r7, [sp, #0]
 8005016:	f04f 0102 	mov.w	r1, #2
 800501a:	f04f 001d 	mov.w	r0, #29
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800501e:	bf18      	it	ne
 8005020:	2400      	movne	r4, #0
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005022:	f000 fe65 	bl	8005cf0 <write8>
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005026:	9700      	str	r7, [sp, #0]
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005028:	2801      	cmp	r0, #1
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800502a:	4633      	mov	r3, r6
 800502c:	462a      	mov	r2, r5
 800502e:	f04f 0108 	mov.w	r1, #8
 8005032:	f04f 001b 	mov.w	r0, #27
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005036:	bf18      	it	ne
 8005038:	2400      	movne	r4, #0
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800503a:	f000 fe59 	bl	8005cf0 <write8>
 800503e:	2801      	cmp	r0, #1

	return verif;
}
 8005040:	bf0c      	ite	eq
 8005042:	4620      	moveq	r0, r4
 8005044:	2000      	movne	r0, #0
 8005046:	b004      	add	sp, #16
 8005048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == ICM20602_ID){verif = 1;}
 800504c:	f1a8 0412 	sub.w	r4, r8, #18
 8005050:	fab4 f484 	clz	r4, r4
 8005054:	0964      	lsrs	r4, r4, #5
 8005056:	e7a3      	b.n	8004fa0 <initIMU+0x4c>

08005058 <readIMU>:

//Performances, 72Mhz uC, 4.5Mhz SPI :55us
//function to read (and cast) the data from the IMU, data is put in *IMU_raw_data which must contain 7 data
void readIMU(int16_t *IMU_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8005058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800505a:	b087      	sub	sp, #28
 800505c:	4604      	mov	r4, r0
	uint16_t data[7] = {0};
 800505e:	2500      	movs	r5, #0
	read16N(ICM20602_DATA_REG, (uint16_t*)&data, 7, NSS_GPIO_Port, NSS_Pin, hspiN);
 8005060:	9301      	str	r3, [sp, #4]
 8005062:	9200      	str	r2, [sp, #0]
 8005064:	460b      	mov	r3, r1
 8005066:	2207      	movs	r2, #7
 8005068:	a902      	add	r1, sp, #8
 800506a:	203b      	movs	r0, #59	; 0x3b
	uint16_t data[7] = {0};
 800506c:	9503      	str	r5, [sp, #12]
 800506e:	9502      	str	r5, [sp, #8]
 8005070:	9504      	str	r5, [sp, #16]
 8005072:	f8ad 5014 	strh.w	r5, [sp, #20]
	read16N(ICM20602_DATA_REG, (uint16_t*)&data, 7, NSS_GPIO_Port, NSS_Pin, hspiN);
 8005076:	f000 fe6d 	bl	8005d54 <read16N>
	*IMU_raw_data++ = (int16_t) data[0];
 800507a:	f8bd 7008 	ldrh.w	r7, [sp, #8]
	*IMU_raw_data++ = (int16_t) data[1];
 800507e:	f8bd 600a 	ldrh.w	r6, [sp, #10]
	*IMU_raw_data++ = (int16_t) data[2];
 8005082:	f8bd 500c 	ldrh.w	r5, [sp, #12]
	*IMU_raw_data++ = (int16_t) data[3];
 8005086:	f8bd 000e 	ldrh.w	r0, [sp, #14]
	*IMU_raw_data++ = (int16_t) data[4];
 800508a:	f8bd 1010 	ldrh.w	r1, [sp, #16]
	*IMU_raw_data++ = (int16_t) data[5];
 800508e:	f8bd 2012 	ldrh.w	r2, [sp, #18]
	*IMU_raw_data = (int16_t) data[6];
 8005092:	f8bd 3014 	ldrh.w	r3, [sp, #20]
	*IMU_raw_data++ = (int16_t) data[0];
 8005096:	8027      	strh	r7, [r4, #0]
	*IMU_raw_data++ = (int16_t) data[1];
 8005098:	8066      	strh	r6, [r4, #2]
	*IMU_raw_data++ = (int16_t) data[2];
 800509a:	80a5      	strh	r5, [r4, #4]
	*IMU_raw_data++ = (int16_t) data[3];
 800509c:	80e0      	strh	r0, [r4, #6]
	*IMU_raw_data++ = (int16_t) data[4];
 800509e:	8121      	strh	r1, [r4, #8]
	*IMU_raw_data++ = (int16_t) data[5];
 80050a0:	8162      	strh	r2, [r4, #10]
	*IMU_raw_data = (int16_t) data[6];
 80050a2:	81a3      	strh	r3, [r4, #12]
}
 80050a4:	b007      	add	sp, #28
 80050a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080050a8 <convIMU>:
//Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
//If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(int16_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
	for(uint32_t i=0; i<cycle; i++){
 80050a8:	2a00      	cmp	r2, #0
 80050aa:	d072      	beq.n	8005192 <convIMU+0xea>
{
 80050ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		*IMUConv++ = *IMU_raw_data++ / 2048.0; 									//in g
		*IMUConv++ = *IMU_raw_data++ / 2048.0;
		*IMUConv++ = *IMU_raw_data++ / 2048.0;
		*IMUConv++ = (*IMU_raw_data++ / 326.8) + 25.0;							//in C
		*IMUConv++ = *IMU_raw_data++ / 65.5; 									//in dps
 80050b0:	a73a      	add	r7, pc, #232	; (adr r7, 800519c <convIMU+0xf4>)
 80050b2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80050b6:	4693      	mov	fp, r2
		*IMUConv++ = *IMU_raw_data++ / 2048.0; 									//in g
 80050b8:	f04f 0800 	mov.w	r8, #0
 80050bc:	f04f 597d 	mov.w	r9, #1061158912	; 0x3f400000
 80050c0:	f101 051c 	add.w	r5, r1, #28
 80050c4:	f100 040e 	add.w	r4, r0, #14
	for(uint32_t i=0; i<cycle; i++){
 80050c8:	f04f 0a00 	mov.w	sl, #0
		*IMUConv++ = *IMU_raw_data++ / 2048.0; 									//in g
 80050cc:	f934 0c0e 	ldrsh.w	r0, [r4, #-14]
 80050d0:	f7fb f9ec 	bl	80004ac <__aeabi_i2d>
 80050d4:	4642      	mov	r2, r8
 80050d6:	464b      	mov	r3, r9
 80050d8:	f7fb fa4e 	bl	8000578 <__aeabi_dmul>
 80050dc:	f7fb fcfc 	bl	8000ad8 <__aeabi_d2f>
 80050e0:	f845 0c1c 	str.w	r0, [r5, #-28]
		*IMUConv++ = *IMU_raw_data++ / 2048.0;
 80050e4:	f934 0c0c 	ldrsh.w	r0, [r4, #-12]
 80050e8:	f7fb f9e0 	bl	80004ac <__aeabi_i2d>
 80050ec:	4642      	mov	r2, r8
 80050ee:	464b      	mov	r3, r9
 80050f0:	f7fb fa42 	bl	8000578 <__aeabi_dmul>
 80050f4:	f7fb fcf0 	bl	8000ad8 <__aeabi_d2f>
 80050f8:	f845 0c18 	str.w	r0, [r5, #-24]
		*IMUConv++ = *IMU_raw_data++ / 2048.0;
 80050fc:	f934 0c0a 	ldrsh.w	r0, [r4, #-10]
 8005100:	f7fb f9d4 	bl	80004ac <__aeabi_i2d>
 8005104:	4642      	mov	r2, r8
 8005106:	464b      	mov	r3, r9
 8005108:	f7fb fa36 	bl	8000578 <__aeabi_dmul>
 800510c:	f7fb fce4 	bl	8000ad8 <__aeabi_d2f>
 8005110:	f845 0c14 	str.w	r0, [r5, #-20]
		*IMUConv++ = (*IMU_raw_data++ / 326.8) + 25.0;							//in C
 8005114:	f934 0c08 	ldrsh.w	r0, [r4, #-8]
 8005118:	f7fb f9c8 	bl	80004ac <__aeabi_i2d>
 800511c:	a321      	add	r3, pc, #132	; (adr r3, 80051a4 <convIMU+0xfc>)
 800511e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005122:	f7fb fb53 	bl	80007cc <__aeabi_ddiv>
 8005126:	2200      	movs	r2, #0
 8005128:	4b1b      	ldr	r3, [pc, #108]	; (8005198 <convIMU+0xf0>)
 800512a:	f7fb f873 	bl	8000214 <__adddf3>
 800512e:	f7fb fcd3 	bl	8000ad8 <__aeabi_d2f>
 8005132:	f845 0c10 	str.w	r0, [r5, #-16]
		*IMUConv++ = *IMU_raw_data++ / 65.5; 									//in dps
 8005136:	f934 0c06 	ldrsh.w	r0, [r4, #-6]
 800513a:	f7fb f9b7 	bl	80004ac <__aeabi_i2d>
 800513e:	4632      	mov	r2, r6
 8005140:	463b      	mov	r3, r7
 8005142:	f7fb fb43 	bl	80007cc <__aeabi_ddiv>
 8005146:	f7fb fcc7 	bl	8000ad8 <__aeabi_d2f>
 800514a:	f845 0c0c 	str.w	r0, [r5, #-12]
		*IMUConv++ = *IMU_raw_data++ / 65.5;
 800514e:	f934 0c04 	ldrsh.w	r0, [r4, #-4]
 8005152:	f7fb f9ab 	bl	80004ac <__aeabi_i2d>
 8005156:	4632      	mov	r2, r6
 8005158:	463b      	mov	r3, r7
 800515a:	f7fb fb37 	bl	80007cc <__aeabi_ddiv>
 800515e:	f7fb fcbb 	bl	8000ad8 <__aeabi_d2f>
 8005162:	f845 0c08 	str.w	r0, [r5, #-8]
		*IMUConv++ = *IMU_raw_data++ / 65.5;
 8005166:	f934 0c02 	ldrsh.w	r0, [r4, #-2]
 800516a:	f7fb f99f 	bl	80004ac <__aeabi_i2d>
 800516e:	4632      	mov	r2, r6
 8005170:	463b      	mov	r3, r7
 8005172:	f7fb fb2b 	bl	80007cc <__aeabi_ddiv>
 8005176:	f7fb fcaf 	bl	8000ad8 <__aeabi_d2f>
	for(uint32_t i=0; i<cycle; i++){
 800517a:	f10a 0a01 	add.w	sl, sl, #1
 800517e:	45d3      	cmp	fp, sl
		*IMUConv++ = *IMU_raw_data++ / 65.5;
 8005180:	f845 0c04 	str.w	r0, [r5, #-4]
 8005184:	f104 040e 	add.w	r4, r4, #14
 8005188:	f105 051c 	add.w	r5, r5, #28
	for(uint32_t i=0; i<cycle; i++){
 800518c:	d19e      	bne.n	80050cc <convIMU+0x24>
 800518e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005192:	4770      	bx	lr
 8005194:	f3af 8000 	nop.w
 8005198:	40390000 	.word	0x40390000
 800519c:	00000000 	.word	0x00000000
 80051a0:	40506000 	.word	0x40506000
 80051a4:	cccccccd 	.word	0xcccccccd
 80051a8:	40746ccc 	.word	0x40746ccc

080051ac <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 80051ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051b0:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 80051b2:	ab04      	add	r3, sp, #16
 80051b4:	2400      	movs	r4, #0
 80051b6:	f803 4d01 	strb.w	r4, [r3, #-1]!
{
 80051ba:	460e      	mov	r6, r1
 80051bc:	4605      	mov	r5, r0
 80051be:	4617      	mov	r7, r2

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80051c0:	4619      	mov	r1, r3
 80051c2:	9200      	str	r2, [sp, #0]
 80051c4:	4633      	mov	r3, r6
 80051c6:	4602      	mov	r2, r0
 80051c8:	208f      	movs	r0, #143	; 0x8f
 80051ca:	f000 fd6b 	bl	8005ca4 <read8>
	if(dataRead == LIS_ID){verif = 1;}

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80051ce:	4633      	mov	r3, r6
 80051d0:	462a      	mov	r2, r5
 80051d2:	2104      	movs	r1, #4
 80051d4:	9700      	str	r7, [sp, #0]
 80051d6:	2021      	movs	r0, #33	; 0x21
	if(dataRead == LIS_ID){verif = 1;}
 80051d8:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80051dc:	f000 fd88 	bl	8005cf0 <write8>
	HAL_Delay(10);
 80051e0:	200a      	movs	r0, #10
 80051e2:	f7fb fef1 	bl	8000fc8 <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80051e6:	9700      	str	r7, [sp, #0]
 80051e8:	4633      	mov	r3, r6
 80051ea:	462a      	mov	r2, r5
 80051ec:	2110      	movs	r1, #16
 80051ee:	2020      	movs	r0, #32
 80051f0:	f000 fd7e 	bl	8005cf0 <write8>
 80051f4:	2801      	cmp	r0, #1
 80051f6:	d018      	beq.n	800522a <initMAG+0x7e>
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80051f8:	4633      	mov	r3, r6
 80051fa:	462a      	mov	r2, r5
 80051fc:	9700      	str	r7, [sp, #0]
 80051fe:	210e      	movs	r1, #14
 8005200:	2023      	movs	r0, #35	; 0x23
 8005202:	f000 fd75 	bl	8005cf0 <write8>
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005206:	2100      	movs	r1, #0
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005208:	2801      	cmp	r0, #1
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800520a:	9700      	str	r7, [sp, #0]
 800520c:	4633      	mov	r3, r6
 800520e:	462a      	mov	r2, r5
 8005210:	f04f 0022 	mov.w	r0, #34	; 0x22
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005214:	bf18      	it	ne
 8005216:	460c      	movne	r4, r1
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8005218:	f000 fd6a 	bl	8005cf0 <write8>
 800521c:	2801      	cmp	r0, #1

	return verif;
}
 800521e:	bf0c      	ite	eq
 8005220:	4620      	moveq	r0, r4
 8005222:	2000      	movne	r0, #0
 8005224:	b004      	add	sp, #16
 8005226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == LIS_ID){verif = 1;}
 800522a:	f1a8 043d 	sub.w	r4, r8, #61	; 0x3d
 800522e:	fab4 f484 	clz	r4, r4
 8005232:	0964      	lsrs	r4, r4, #5
 8005234:	e7e0      	b.n	80051f8 <initMAG+0x4c>
 8005236:	bf00      	nop

08005238 <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(int16_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8005238:	b530      	push	{r4, r5, lr}
 800523a:	b085      	sub	sp, #20
 800523c:	4604      	mov	r4, r0
	uint16_t data[3] = {0};
	read16N(LIS_DATA_REG, (uint16_t*)&data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 800523e:	9301      	str	r3, [sp, #4]
 8005240:	9200      	str	r2, [sp, #0]
 8005242:	460b      	mov	r3, r1
	uint16_t data[3] = {0};
 8005244:	2500      	movs	r5, #0
	read16N(LIS_DATA_REG, (uint16_t*)&data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 8005246:	a902      	add	r1, sp, #8
 8005248:	2203      	movs	r2, #3
 800524a:	20e8      	movs	r0, #232	; 0xe8
	uint16_t data[3] = {0};
 800524c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8005250:	9502      	str	r5, [sp, #8]
	read16N(LIS_DATA_REG, (uint16_t*)&data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 8005252:	f000 fd7f 	bl	8005d54 <read16N>
	*MAG_raw_data++ = (int16_t) data[0];
 8005256:	f8bd 1008 	ldrh.w	r1, [sp, #8]
	*MAG_raw_data++ = (int16_t) data[1];
 800525a:	f8bd 200a 	ldrh.w	r2, [sp, #10]
	*MAG_raw_data = (int16_t) data[2];
 800525e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
	*MAG_raw_data++ = (int16_t) data[0];
 8005262:	8021      	strh	r1, [r4, #0]
	*MAG_raw_data++ = (int16_t) data[1];
 8005264:	8062      	strh	r2, [r4, #2]
	*MAG_raw_data = (int16_t) data[2];
 8005266:	80a3      	strh	r3, [r4, #4]
}
 8005268:	b005      	add	sp, #20
 800526a:	bd30      	pop	{r4, r5, pc}
 800526c:	0000      	movs	r0, r0
	...

08005270 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(int16_t *MAG_raw_data, float *MAGConv)
{
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	4605      	mov	r5, r0
	*MAGConv++ = *MAG_raw_data++ / 6842.0; 			//in Gauss
 8005274:	f9b0 0000 	ldrsh.w	r0, [r0]
{
 8005278:	460c      	mov	r4, r1
	*MAGConv++ = *MAG_raw_data++ / 6842.0; 			//in Gauss
 800527a:	f7fb f917 	bl	80004ac <__aeabi_i2d>
 800527e:	a310      	add	r3, pc, #64	; (adr r3, 80052c0 <convMAG+0x50>)
 8005280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005284:	f7fb faa2 	bl	80007cc <__aeabi_ddiv>
 8005288:	f7fb fc26 	bl	8000ad8 <__aeabi_d2f>
 800528c:	6020      	str	r0, [r4, #0]
	*MAGConv++ = *MAG_raw_data++ / 6842.0;
 800528e:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8005292:	f7fb f90b 	bl	80004ac <__aeabi_i2d>
 8005296:	a30a      	add	r3, pc, #40	; (adr r3, 80052c0 <convMAG+0x50>)
 8005298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529c:	f7fb fa96 	bl	80007cc <__aeabi_ddiv>
 80052a0:	f7fb fc1a 	bl	8000ad8 <__aeabi_d2f>
 80052a4:	6060      	str	r0, [r4, #4]
	*MAGConv = *MAG_raw_data / 6842.0;
 80052a6:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 80052aa:	f7fb f8ff 	bl	80004ac <__aeabi_i2d>
 80052ae:	a304      	add	r3, pc, #16	; (adr r3, 80052c0 <convMAG+0x50>)
 80052b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b4:	f7fb fa8a 	bl	80007cc <__aeabi_ddiv>
 80052b8:	f7fb fc0e 	bl	8000ad8 <__aeabi_d2f>
 80052bc:	60a0      	str	r0, [r4, #8]
 80052be:	bd38      	pop	{r3, r4, r5, pc}
 80052c0:	00000000 	.word	0x00000000
 80052c4:	40baba00 	.word	0x40baba00

080052c8 <readPITOT>:

#include "PITOT.h"

//Reads the data from the pitot tube
uint16_t readPITOT(I2C_HandleTypeDef *hi2cN)
{
 80052c8:	b500      	push	{lr}
 80052ca:	b085      	sub	sp, #20
	uint8_t receive_buffer[2]={0};
 80052cc:	aa04      	add	r2, sp, #16
 80052ce:	2300      	movs	r3, #0
 80052d0:	f822 3d04 	strh.w	r3, [r2, #-4]!
	uint16_t output = 0;
	HAL_I2C_Master_Receive(hi2cN, PITOT_ADDRESS << 1, &receive_buffer, 2, 10); //need to left-shift the address
 80052d4:	230a      	movs	r3, #10
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	2150      	movs	r1, #80	; 0x50
 80052da:	2302      	movs	r3, #2
 80052dc:	f7fc fe26 	bl	8001f2c <HAL_I2C_Master_Receive>
	output = receive_buffer[0]<<8 | receive_buffer[1];
 80052e0:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80052e4:	f89d 300d 	ldrb.w	r3, [sp, #13]
	return output;
}
 80052e8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80052ec:	b005      	add	sp, #20
 80052ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80052f2:	bf00      	nop

080052f4 <convSpeedPITOT>:
float convSpeedPITOT(uint16_t PITOT_raw)
{
	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
	pressure = (((float)(PITOT_raw - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 80052f4:	f2a0 6066 	subw	r0, r0, #1638	; 0x666
 80052f8:	ee07 0a90 	vmov	s15, r0
 80052fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005300:	eddf 7a10 	vldr	s15, [pc, #64]	; 8005344 <convSpeedPITOT+0x50>
 8005304:	eddf 5a10 	vldr	s11, [pc, #64]	; 8005348 <convSpeedPITOT+0x54>
 8005308:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800534c <convSpeedPITOT+0x58>

	//Convert the pressure to velocity
	float speed = 0.0, rho = 1.225;
	speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 800530c:	eddf 6a10 	vldr	s13, [pc, #64]	; 8005350 <convSpeedPITOT+0x5c>
	pressure = (((float)(PITOT_raw - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 8005310:	ee27 7a27 	vmul.f32	s14, s14, s15
{
 8005314:	b508      	push	{r3, lr}
	pressure = (((float)(PITOT_raw - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 8005316:	eec7 7a25 	vdiv.f32	s15, s14, s11
 800531a:	ee77 7a86 	vadd.f32	s15, s15, s12
	speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 800531e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005322:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005326:	ee17 0a10 	vmov	r0, s14
 800532a:	f7fb f8d1 	bl	80004d0 <__aeabi_f2d>
 800532e:	ec41 0b10 	vmov	d0, r0, r1
 8005332:	f001 f877 	bl	8006424 <sqrt>
 8005336:	ec51 0b10 	vmov	r0, r1, d0
 800533a:	f7fb fbcd 	bl	8000ad8 <__aeabi_d2f>
	return speed;
}
 800533e:	ee00 0a10 	vmov	s0, r0
 8005342:	bd08      	pop	{r3, pc}
 8005344:	48285480 	.word	0x48285480
 8005348:	464ccc00 	.word	0x464ccc00
 800534c:	00000000 	.word	0x00000000
 8005350:	3f9ccccd 	.word	0x3f9ccccd

08005354 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8005354:	b500      	push	{lr}
 8005356:	b083      	sub	sp, #12
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8005358:	2001      	movs	r0, #1
 800535a:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800535e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005362:	4283      	cmp	r3, r0
 8005364:	d002      	beq.n	800536c <BSP_SD_Init+0x18>
}
 8005366:	b003      	add	sp, #12
 8005368:	f85d fb04 	ldr.w	pc, [sp], #4
  sd_state = HAL_SD_Init(&hsd);
 800536c:	4806      	ldr	r0, [pc, #24]	; (8005388 <BSP_SD_Init+0x34>)
 800536e:	f7fe fa4f 	bl	8003810 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8005372:	2800      	cmp	r0, #0
 8005374:	d1f7      	bne.n	8005366 <BSP_SD_Init+0x12>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8005376:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800537a:	4803      	ldr	r0, [pc, #12]	; (8005388 <BSP_SD_Init+0x34>)
 800537c:	f7fe fa78 	bl	8003870 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8005380:	3000      	adds	r0, #0
 8005382:	bf18      	it	ne
 8005384:	2001      	movne	r0, #1
 8005386:	e7ee      	b.n	8005366 <BSP_SD_Init+0x12>
 8005388:	200023a0 	.word	0x200023a0

0800538c <BSP_SD_ReadBlocks>:
{
 800538c:	b500      	push	{lr}
 800538e:	b083      	sub	sp, #12
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	4613      	mov	r3, r2
 8005394:	460a      	mov	r2, r1
 8005396:	4601      	mov	r1, r0
 8005398:	4804      	ldr	r0, [pc, #16]	; (80053ac <BSP_SD_ReadBlocks+0x20>)
 800539a:	f7fd fe89 	bl	80030b0 <HAL_SD_ReadBlocks>
}
 800539e:	3000      	adds	r0, #0
 80053a0:	bf18      	it	ne
 80053a2:	2001      	movne	r0, #1
 80053a4:	b003      	add	sp, #12
 80053a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80053aa:	bf00      	nop
 80053ac:	200023a0 	.word	0x200023a0

080053b0 <BSP_SD_WriteBlocks>:
{
 80053b0:	b500      	push	{lr}
 80053b2:	b083      	sub	sp, #12
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	4613      	mov	r3, r2
 80053b8:	460a      	mov	r2, r1
 80053ba:	4601      	mov	r1, r0
 80053bc:	4804      	ldr	r0, [pc, #16]	; (80053d0 <BSP_SD_WriteBlocks+0x20>)
 80053be:	f7fd ff75 	bl	80032ac <HAL_SD_WriteBlocks>
}
 80053c2:	3000      	adds	r0, #0
 80053c4:	bf18      	it	ne
 80053c6:	2001      	movne	r0, #1
 80053c8:	b003      	add	sp, #12
 80053ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80053ce:	bf00      	nop
 80053d0:	200023a0 	.word	0x200023a0

080053d4 <BSP_SD_GetCardState>:
{
 80053d4:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80053d6:	4803      	ldr	r0, [pc, #12]	; (80053e4 <BSP_SD_GetCardState+0x10>)
 80053d8:	f7fe fada 	bl	8003990 <HAL_SD_GetCardState>
}
 80053dc:	3804      	subs	r0, #4
 80053de:	bf18      	it	ne
 80053e0:	2001      	movne	r0, #1
 80053e2:	bd08      	pop	{r3, pc}
 80053e4:	200023a0 	.word	0x200023a0

080053e8 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80053e8:	4601      	mov	r1, r0
 80053ea:	4801      	ldr	r0, [pc, #4]	; (80053f0 <BSP_SD_GetCardInfo+0x8>)
 80053ec:	f7fe ba2c 	b.w	8003848 <HAL_SD_GetCardInfo>
 80053f0:	200023a0 	.word	0x200023a0

080053f4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80053f4:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80053f6:	4903      	ldr	r1, [pc, #12]	; (8005404 <MX_FATFS_Init+0x10>)
 80053f8:	4803      	ldr	r0, [pc, #12]	; (8005408 <MX_FATFS_Init+0x14>)
 80053fa:	f7ff fb61 	bl	8004ac0 <FATFS_LinkDriver>
 80053fe:	4b03      	ldr	r3, [pc, #12]	; (800540c <MX_FATFS_Init+0x18>)
 8005400:	7018      	strb	r0, [r3, #0]
 8005402:	bd08      	pop	{r3, pc}
 8005404:	200000cc 	.word	0x200000cc
 8005408:	0800665c 	.word	0x0800665c
 800540c:	200000c8 	.word	0x200000c8

08005410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005410:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005412:	2100      	movs	r1, #0
{
 8005414:	b0ac      	sub	sp, #176	; 0xb0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005416:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005418:	a808      	add	r0, sp, #32
 800541a:	2234      	movs	r2, #52	; 0x34
 800541c:	f000 fff9 	bl	8006412 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005420:	4621      	mov	r1, r4
 8005422:	a815      	add	r0, sp, #84	; 0x54
 8005424:	225c      	movs	r2, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005426:	9404      	str	r4, [sp, #16]
 8005428:	9403      	str	r4, [sp, #12]
 800542a:	9405      	str	r4, [sp, #20]
 800542c:	9406      	str	r4, [sp, #24]
 800542e:	9407      	str	r4, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005430:	f000 ffef 	bl	8006412 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005434:	4b24      	ldr	r3, [pc, #144]	; (80054c8 <SystemClock_Config+0xb8>)
 8005436:	9401      	str	r4, [sp, #4]
 8005438:	6c19      	ldr	r1, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800543a:	4a24      	ldr	r2, [pc, #144]	; (80054cc <SystemClock_Config+0xbc>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800543c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8005440:	6419      	str	r1, [r3, #64]	; 0x40
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800544c:	9402      	str	r4, [sp, #8]
 800544e:	6813      	ldr	r3, [r2, #0]
 8005450:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	6813      	ldr	r3, [r2, #0]
 800545c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005460:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8005462:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8005466:	2305      	movs	r3, #5
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005468:	2502      	movs	r5, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800546a:	9902      	ldr	r1, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800546c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800546e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 12;
 8005470:	210c      	movs	r1, #12
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8005472:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 10;
 8005474:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLN = 96;
 8005476:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005478:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800547a:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
 800547e:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8005480:	9110      	str	r1, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8005482:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 10;
 8005484:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005486:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005488:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800548a:	9514      	str	r5, [sp, #80]	; 0x50
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800548c:	260f      	movs	r6, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800548e:	f7fd f9db 	bl	8002848 <HAL_RCC_OscConfig>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005492:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005496:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800549a:	2103      	movs	r1, #3
 800549c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800549e:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80054a0:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054a2:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054a4:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054a6:	9603      	str	r6, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80054a8:	f7fc feb0 	bl	800220c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 80054ac:	f44f 7248 	mov.w	r2, #800	; 0x320
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80054b0:	f44f 7380 	mov.w	r3, #256	; 0x100
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054b4:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80054b6:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80054b8:	9426      	str	r4, [sp, #152]	; 0x98
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 80054ba:	9215      	str	r2, [sp, #84]	; 0x54
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80054bc:	9325      	str	r3, [sp, #148]	; 0x94
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054be:	f7fc ff4f 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80054c2:	b02c      	add	sp, #176	; 0xb0
 80054c4:	bd70      	pop	{r4, r5, r6, pc}
 80054c6:	bf00      	nop
 80054c8:	40023800 	.word	0x40023800
 80054cc:	40007000 	.word	0x40007000

080054d0 <sensorsInitialization>:
}

/* USER CODE BEGIN 4 */
// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3)
{
 80054d0:	b570      	push	{r4, r5, r6, lr}
	unsigned int err = 0;
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80054d2:	4a36      	ldr	r2, [pc, #216]	; (80055ac <sensorsInitialization+0xdc>)
{
 80054d4:	4606      	mov	r6, r0
 80054d6:	460d      	mov	r5, r1
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80054d8:	4835      	ldr	r0, [pc, #212]	; (80055b0 <sensorsInitialization+0xe0>)
 80054da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054de:	f7ff fd39 	bl	8004f54 <initIMU>
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80054e2:	4a34      	ldr	r2, [pc, #208]	; (80055b4 <sensorsInitialization+0xe4>)
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80054e4:	f110 34ff 	adds.w	r4, r0, #4294967295
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80054e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80054ec:	4830      	ldr	r0, [pc, #192]	; (80055b0 <sensorsInitialization+0xe0>)
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80054ee:	bf18      	it	ne
 80054f0:	2401      	movne	r4, #1
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80054f2:	f7ff fd2f 	bl	8004f54 <initIMU>
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80054f6:	4a2d      	ldr	r2, [pc, #180]	; (80055ac <sensorsInitialization+0xdc>)
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80054f8:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80054fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054fe:	482c      	ldr	r0, [pc, #176]	; (80055b0 <sensorsInitialization+0xe0>)
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 8005500:	bf18      	it	ne
 8005502:	f044 0402 	orrne.w	r4, r4, #2
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 8005506:	f7ff fba5 	bl	8004c54 <initBMP>
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 800550a:	4a2a      	ldr	r2, [pc, #168]	; (80055b4 <sensorsInitialization+0xe4>)
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 800550c:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 800550e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005512:	4829      	ldr	r0, [pc, #164]	; (80055b8 <sensorsInitialization+0xe8>)
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 8005514:	bf18      	it	ne
 8005516:	f044 0404 	orrne.w	r4, r4, #4
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 800551a:	f7ff fb9b 	bl	8004c54 <initBMP>
 800551e:	2801      	cmp	r0, #1
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8005520:	4a22      	ldr	r2, [pc, #136]	; (80055ac <sensorsInitialization+0xdc>)
 8005522:	4823      	ldr	r0, [pc, #140]	; (80055b0 <sensorsInitialization+0xe0>)
 8005524:	f44f 6180 	mov.w	r1, #1024	; 0x400
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 8005528:	d01c      	beq.n	8005564 <sensorsInitialization+0x94>
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 800552a:	f7ff fe3f 	bl	80051ac <initMAG>
 800552e:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 8005530:	f044 0408 	orr.w	r4, r4, #8
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8005534:	d02b      	beq.n	800558e <sensorsInitialization+0xbe>

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8005536:	4630      	mov	r0, r6
 8005538:	4b1c      	ldr	r3, [pc, #112]	; (80055ac <sensorsInitialization+0xdc>)
 800553a:	491d      	ldr	r1, [pc, #116]	; (80055b0 <sensorsInitialization+0xe0>)
 800553c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005540:	f7ff fb30 	bl	8004ba4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8005544:	4628      	mov	r0, r5
 8005546:	4b1b      	ldr	r3, [pc, #108]	; (80055b4 <sensorsInitialization+0xe4>)
 8005548:	491b      	ldr	r1, [pc, #108]	; (80055b8 <sensorsInitialization+0xe8>)
 800554a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 800554e:	f044 0410 	orr.w	r4, r4, #16
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8005552:	f7ff fb27 	bl	8004ba4 <readParamBmp>

	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 8005556:	2200      	movs	r2, #0
 8005558:	2108      	movs	r1, #8
 800555a:	4817      	ldr	r0, [pc, #92]	; (80055b8 <sensorsInitialization+0xe8>)
 800555c:	f7fc fb52 	bl	8001c04 <HAL_GPIO_WritePin>
	return err;
}
 8005560:	4620      	mov	r0, r4
 8005562:	bd70      	pop	{r4, r5, r6, pc}
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8005564:	f7ff fe22 	bl	80051ac <initMAG>
 8005568:	2801      	cmp	r0, #1
 800556a:	d1e4      	bne.n	8005536 <sensorsInitialization+0x66>
	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800556c:	4630      	mov	r0, r6
 800556e:	4b0f      	ldr	r3, [pc, #60]	; (80055ac <sensorsInitialization+0xdc>)
 8005570:	490f      	ldr	r1, [pc, #60]	; (80055b0 <sensorsInitialization+0xe0>)
 8005572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005576:	f7ff fb15 	bl	8004ba4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800557a:	4628      	mov	r0, r5
 800557c:	4b0d      	ldr	r3, [pc, #52]	; (80055b4 <sensorsInitialization+0xe4>)
 800557e:	490e      	ldr	r1, [pc, #56]	; (80055b8 <sensorsInitialization+0xe8>)
 8005580:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005584:	f7ff fb0e 	bl	8004ba4 <readParamBmp>
	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 8005588:	2c00      	cmp	r4, #0
 800558a:	d0e9      	beq.n	8005560 <sensorsInitialization+0x90>
 800558c:	e7e3      	b.n	8005556 <sensorsInitialization+0x86>
	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800558e:	4630      	mov	r0, r6
 8005590:	4b06      	ldr	r3, [pc, #24]	; (80055ac <sensorsInitialization+0xdc>)
 8005592:	4907      	ldr	r1, [pc, #28]	; (80055b0 <sensorsInitialization+0xe0>)
 8005594:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005598:	f7ff fb04 	bl	8004ba4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800559c:	4628      	mov	r0, r5
 800559e:	4b05      	ldr	r3, [pc, #20]	; (80055b4 <sensorsInitialization+0xe4>)
 80055a0:	4905      	ldr	r1, [pc, #20]	; (80055b8 <sensorsInitialization+0xe8>)
 80055a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055a6:	f7ff fafd 	bl	8004ba4 <readParamBmp>
 80055aa:	e7d4      	b.n	8005556 <sensorsInitialization+0x86>
 80055ac:	20002134 	.word	0x20002134
 80055b0:	40020000 	.word	0x40020000
 80055b4:	20002280 	.word	0x20002280
 80055b8:	40020800 	.word	0x40020800

080055bc <readSensors>:

ArrayRaw readSensors(){
 80055bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	ArrayRaw newArrayRaw = {0};
	ArrayRaw *pointeur = &newArrayRaw;  											/* pointeur is a pointer to newArrayRaw */
	readIMU((int16_t*) pointeur->IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 80055c0:	4d2f      	ldr	r5, [pc, #188]	; (8005680 <readSensors+0xc4>)
 80055c2:	4e30      	ldr	r6, [pc, #192]	; (8005684 <readSensors+0xc8>)
	readIMU((int16_t*) pointeur->IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
 80055c4:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8005698 <readSensors+0xdc>
	readBMPCal((int32_t*) pointeur->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 80055c8:	4c2f      	ldr	r4, [pc, #188]	; (8005688 <readSensors+0xcc>)
ArrayRaw readSensors(){
 80055ca:	b0bf      	sub	sp, #252	; 0xfc
	ArrayRaw newArrayRaw = {0};
 80055cc:	f04f 08dc 	mov.w	r8, #220	; 0xdc
ArrayRaw readSensors(){
 80055d0:	4607      	mov	r7, r0
	ArrayRaw newArrayRaw = {0};
 80055d2:	4642      	mov	r2, r8
 80055d4:	a807      	add	r0, sp, #28
 80055d6:	2100      	movs	r1, #0
 80055d8:	f000 ff1b 	bl	8006412 <memset>
	readIMU((int16_t*) pointeur->IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 80055dc:	a807      	add	r0, sp, #28
 80055de:	4633      	mov	r3, r6
 80055e0:	4629      	mov	r1, r5
 80055e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055e6:	f7ff fd37 	bl	8005058 <readIMU>
	readIMU((int16_t*) pointeur->IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
 80055ea:	4629      	mov	r1, r5
 80055ec:	464b      	mov	r3, r9
 80055ee:	a82a      	add	r0, sp, #168	; 0xa8
 80055f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80055f4:	f7ff fd30 	bl	8005058 <readIMU>
	readBMPCal((int32_t*) pointeur->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 80055f8:	4623      	mov	r3, r4
 80055fa:	9605      	str	r6, [sp, #20]
 80055fc:	f853 0f0c 	ldr.w	r0, [r3, #12]!
 8005600:	f8d4 e000 	ldr.w	lr, [r4]
 8005604:	6859      	ldr	r1, [r3, #4]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	9503      	str	r5, [sp, #12]
 800560a:	f44f 7c00 	mov.w	ip, #512	; 0x200
 800560e:	466b      	mov	r3, sp
 8005610:	f8cd c010 	str.w	ip, [sp, #16]
 8005614:	c307      	stmia	r3!, {r0, r1, r2}
 8005616:	4671      	mov	r1, lr
 8005618:	6862      	ldr	r2, [r4, #4]
 800561a:	68a3      	ldr	r3, [r4, #8]
	readBMPCal((int32_t*) pointeur->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800561c:	4c1b      	ldr	r4, [pc, #108]	; (800568c <readSensors+0xd0>)
	readBMPCal((int32_t*) pointeur->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800561e:	a838      	add	r0, sp, #224	; 0xe0
 8005620:	f7ff fc52 	bl	8004ec8 <readBMPCal>
	readBMPCal((int32_t*) pointeur->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8005624:	4b1a      	ldr	r3, [pc, #104]	; (8005690 <readSensors+0xd4>)
 8005626:	f8cd 9014 	str.w	r9, [sp, #20]
 800562a:	461a      	mov	r2, r3
 800562c:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
 8005630:	f852 0f0c 	ldr.w	r0, [r2, #12]!
 8005634:	f8d3 c000 	ldr.w	ip, [r3]
 8005638:	6851      	ldr	r1, [r2, #4]
 800563a:	6892      	ldr	r2, [r2, #8]
 800563c:	f8cd e010 	str.w	lr, [sp, #16]
 8005640:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	9403      	str	r4, [sp, #12]
 8005648:	466c      	mov	r4, sp
 800564a:	c407      	stmia	r4!, {r0, r1, r2}
 800564c:	4661      	mov	r1, ip
 800564e:	4672      	mov	r2, lr
 8005650:	a83a      	add	r0, sp, #232	; 0xe8
 8005652:	f7ff fc39 	bl	8004ec8 <readBMPCal>
	readMAG((int16_t*) pointeur->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 8005656:	4633      	mov	r3, r6
 8005658:	4629      	mov	r1, r5
 800565a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800565e:	a83c      	add	r0, sp, #240	; 0xf0
 8005660:	f7ff fdea 	bl	8005238 <readMAG>
	newArrayRaw.PITOT = readPITOT(&hi2c1);
 8005664:	480b      	ldr	r0, [pc, #44]	; (8005694 <readSensors+0xd8>)
 8005666:	f7ff fe2f 	bl	80052c8 <readPITOT>
	return newArrayRaw;
 800566a:	4642      	mov	r2, r8
	newArrayRaw.PITOT = readPITOT(&hi2c1);
 800566c:	f8ad 00f6 	strh.w	r0, [sp, #246]	; 0xf6
	return newArrayRaw;
 8005670:	a907      	add	r1, sp, #28
 8005672:	4638      	mov	r0, r7
 8005674:	f000 fec2 	bl	80063fc <memcpy>
}
 8005678:	4638      	mov	r0, r7
 800567a:	b03f      	add	sp, #252	; 0xfc
 800567c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005680:	40020000 	.word	0x40020000
 8005684:	20002134 	.word	0x20002134
 8005688:	20002464 	.word	0x20002464
 800568c:	40020800 	.word	0x40020800
 8005690:	200021d4 	.word	0x200021d4
 8005694:	200021ec 	.word	0x200021ec
 8005698:	20002280 	.word	0x20002280

0800569c <convertSensors>:

ArrayConv convertSensors(ArrayRaw ArrayToConvert){
 800569c:	b084      	sub	sp, #16
 800569e:	b570      	push	{r4, r5, r6, lr}
 80056a0:	b0ea      	sub	sp, #424	; 0x1a8
 80056a2:	ac6f      	add	r4, sp, #444	; 0x1bc
	ArrayConv ConvertedArray = {{0.0}};
 80056a4:	f44f 76d4 	mov.w	r6, #424	; 0x1a8
ArrayConv convertSensors(ArrayRaw ArrayToConvert){
 80056a8:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80056ac:	4605      	mov	r5, r0
	ArrayConv ConvertedArray = {{0.0}};
 80056ae:	4632      	mov	r2, r6
 80056b0:	4668      	mov	r0, sp
 80056b2:	2100      	movs	r1, #0
 80056b4:	f000 fead 	bl	8006412 <memset>
	ArrayRaw *pointToConv = &ArrayToConvert;										/* pointToConv is a pointer to ArrayToConvert */
	ArrayConv *pointConv = &ConvertedArray;											/* pointConv is a pointer to ConvertedArray */
	uint32_t cycleIMU2 = (sizeof(ConvertedArray.IMU2)/7) >> 2;						/* number of data we want to convert, float so divide by 4*/
	uint32_t cycleIMU3 = (sizeof(ConvertedArray.IMU3)/7) >> 2;						/* number of data we want to convert, float so divide by 4*/

	convIMU((int16_t*) pointToConv->IMU2, (float*) pointConv->IMU2, cycleIMU2);
 80056b8:	4620      	mov	r0, r4
 80056ba:	4669      	mov	r1, sp
 80056bc:	220a      	movs	r2, #10
 80056be:	f7ff fcf3 	bl	80050a8 <convIMU>
	convIMU((int16_t*) pointToConv->IMU3, (float*) pointConv->IMU3, cycleIMU3);
 80056c2:	2204      	movs	r2, #4
 80056c4:	a946      	add	r1, sp, #280	; 0x118
 80056c6:	a892      	add	r0, sp, #584	; 0x248
 80056c8:	f7ff fcee 	bl	80050a8 <convIMU>
	convBMP((int32_t*) pointToConv->BMP2, (float*) pointConv->BMP2);
 80056cc:	a962      	add	r1, sp, #392	; 0x188
 80056ce:	a8a0      	add	r0, sp, #640	; 0x280
 80056d0:	f7ff fc24 	bl	8004f1c <convBMP>
	convBMP((int32_t*) pointToConv->BMP3, (float*) pointConv->BMP3);
 80056d4:	a964      	add	r1, sp, #400	; 0x190
 80056d6:	a8a2      	add	r0, sp, #648	; 0x288
 80056d8:	f7ff fc20 	bl	8004f1c <convBMP>
	convMAG((int16_t*) pointToConv->MAG, (float*) pointConv->MAG);
 80056dc:	a966      	add	r1, sp, #408	; 0x198
 80056de:	a8a4      	add	r0, sp, #656	; 0x290
 80056e0:	f7ff fdc6 	bl	8005270 <convMAG>
	ConvertedArray.PITOT = convSpeedPITOT(ArrayToConvert.PITOT);
 80056e4:	f8bd 0296 	ldrh.w	r0, [sp, #662]	; 0x296
 80056e8:	f7ff fe04 	bl	80052f4 <convSpeedPITOT>
	return ConvertedArray;
 80056ec:	4632      	mov	r2, r6
 80056ee:	4669      	mov	r1, sp
 80056f0:	4628      	mov	r0, r5
	ConvertedArray.PITOT = convSpeedPITOT(ArrayToConvert.PITOT);
 80056f2:	ed8d 0a69 	vstr	s0, [sp, #420]	; 0x1a4
	return ConvertedArray;
 80056f6:	f000 fe81 	bl	80063fc <memcpy>
}
 80056fa:	4628      	mov	r0, r5
 80056fc:	b06a      	add	sp, #424	; 0x1a8
 80056fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005702:	b004      	add	sp, #16
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop

08005708 <main>:
{
 8005708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800570c:	f5ad 7d5d 	sub.w	sp, sp, #884	; 0x374
	uint16_t Vbat1=0, Vbat2=0;									//Voltage batteries
 8005710:	2500      	movs	r5, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005712:	4cb3      	ldr	r4, [pc, #716]	; (80059e0 <main+0x2d8>)
	uint16_t Vbat1=0, Vbat2=0;									//Voltage batteries
 8005714:	f8ad 50d0 	strh.w	r5, [sp, #208]	; 0xd0
 8005718:	f8ad 50d2 	strh.w	r5, [sp, #210]	; 0xd2
  HAL_Init();
 800571c:	f7fb fc28 	bl	8000f70 <HAL_Init>
  SystemClock_Config();
 8005720:	f7ff fe76 	bl	8005410 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005724:	9536      	str	r5, [sp, #216]	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005726:	9572      	str	r5, [sp, #456]	; 0x1c8
 8005728:	9573      	str	r5, [sp, #460]	; 0x1cc
 800572a:	9574      	str	r5, [sp, #464]	; 0x1d0
 800572c:	9575      	str	r5, [sp, #468]	; 0x1d4
 800572e:	9576      	str	r5, [sp, #472]	; 0x1d8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005730:	6b23      	ldr	r3, [r4, #48]	; 0x30
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8005732:	48ac      	ldr	r0, [pc, #688]	; (80059e4 <main+0x2dc>)
  hadc1.Instance = ADC1;
 8005734:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 8005a18 <main+0x310>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005738:	f043 0304 	orr.w	r3, r3, #4
 800573c:	6323      	str	r3, [r4, #48]	; 0x30
 800573e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	9336      	str	r3, [sp, #216]	; 0xd8
 8005746:	9b36      	ldr	r3, [sp, #216]	; 0xd8
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005748:	9537      	str	r5, [sp, #220]	; 0xdc
 800574a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800574c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005750:	6323      	str	r3, [r4, #48]	; 0x30
 8005752:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005758:	9337      	str	r3, [sp, #220]	; 0xdc
 800575a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800575c:	9538      	str	r5, [sp, #224]	; 0xe0
 800575e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005760:	f043 0301 	orr.w	r3, r3, #1
 8005764:	6323      	str	r3, [r4, #48]	; 0x30
 8005766:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	9338      	str	r3, [sp, #224]	; 0xe0
 800576e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005770:	9539      	str	r5, [sp, #228]	; 0xe4
 8005772:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005774:	f043 0302 	orr.w	r3, r3, #2
 8005778:	6323      	str	r3, [r4, #48]	; 0x30
 800577a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	9339      	str	r3, [sp, #228]	; 0xe4
 8005782:	9b39      	ldr	r3, [sp, #228]	; 0xe4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005784:	953a      	str	r5, [sp, #232]	; 0xe8
 8005786:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005788:	f043 0308 	orr.w	r3, r3, #8
 800578c:	6323      	str	r3, [r4, #48]	; 0x30
 800578e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	933a      	str	r3, [sp, #232]	; 0xe8
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8005796:	2201      	movs	r2, #1
 8005798:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800579c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800579e:	f7fc fa31 	bl	8001c04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 80057a2:	462a      	mov	r2, r5
 80057a4:	212c      	movs	r1, #44	; 0x2c
 80057a6:	488f      	ldr	r0, [pc, #572]	; (80059e4 <main+0x2dc>)
 80057a8:	f7fc fa2c 	bl	8001c04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TELEM_GPIO_Port, TELEM_Pin, GPIO_PIN_RESET);
 80057ac:	462a      	mov	r2, r5
 80057ae:	2104      	movs	r1, #4
 80057b0:	488d      	ldr	r0, [pc, #564]	; (80059e8 <main+0x2e0>)
 80057b2:	f7fc fa27 	bl	8001c04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 80057b6:	2201      	movs	r2, #1
 80057b8:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 80057bc:	488a      	ldr	r0, [pc, #552]	; (80059e8 <main+0x2e0>)
 80057be:	f7fc fa21 	bl	8001c04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 80057c2:	462a      	mov	r2, r5
 80057c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057c8:	4888      	ldr	r0, [pc, #544]	; (80059ec <main+0x2e4>)
 80057ca:	f7fc fa1b 	bl	8001c04 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057ce:	2701      	movs	r7, #1
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 80057d0:	f242 030c 	movw	r3, #8204	; 0x200c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057d4:	a972      	add	r1, sp, #456	; 0x1c8
 80057d6:	4883      	ldr	r0, [pc, #524]	; (80059e4 <main+0x2dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d8:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057da:	f04f 0a03 	mov.w	sl, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057de:	9575      	str	r5, [sp, #468]	; 0x1d4
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 80057e0:	9372      	str	r3, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057e2:	9773      	str	r7, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057e4:	f7fc f900 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80057e8:	23c3      	movs	r3, #195	; 0xc3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057ea:	a972      	add	r1, sp, #456	; 0x1c8
 80057ec:	487d      	ldr	r0, [pc, #500]	; (80059e4 <main+0x2dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ee:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80057f0:	9372      	str	r3, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057f2:	f8cd a1cc 	str.w	sl, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057f6:	f7fc f8f7 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6 
 80057fa:	23e9      	movs	r3, #233	; 0xe9
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057fc:	a972      	add	r1, sp, #456	; 0x1c8
 80057fe:	487a      	ldr	r0, [pc, #488]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005800:	f8cd a1cc 	str.w	sl, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 8005804:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005808:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6 
 800580a:	9372      	str	r3, [sp, #456]	; 0x1c8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800580c:	f7fc f8ec 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005810:	4b77      	ldr	r3, [pc, #476]	; (80059f0 <main+0x2e8>)
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 8005812:	4875      	ldr	r0, [pc, #468]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005814:	9373      	str	r3, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 8005816:	a972      	add	r1, sp, #456	; 0x1c8
  GPIO_InitStruct.Pin = TELEM_Pin;
 8005818:	f04f 0b04 	mov.w	fp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800581c:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800581e:	f8cd 81c8 	str.w	r8, [sp, #456]	; 0x1c8
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 8005822:	f7fc f8e1 	bl	80019e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(TELEM_GPIO_Port, &GPIO_InitStruct);
 8005826:	a972      	add	r1, sp, #456	; 0x1c8
 8005828:	486f      	ldr	r0, [pc, #444]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800582a:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800582c:	2610      	movs	r6, #16
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800582e:	9575      	str	r5, [sp, #468]	; 0x1d4
  GPIO_InitStruct.Pin = TELEM_Pin;
 8005830:	f8cd b1c8 	str.w	fp, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005834:	9773      	str	r7, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(TELEM_GPIO_Port, &GPIO_InitStruct);
 8005836:	f7fc f8d7 	bl	80019e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800583a:	a972      	add	r1, sp, #456	; 0x1c8
 800583c:	486a      	ldr	r0, [pc, #424]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800583e:	9573      	str	r5, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 8005840:	9672      	str	r6, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005842:	9774      	str	r7, [sp, #464]	; 0x1d0
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 8005844:	f7fc f8d0 	bl	80019e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 8005848:	a972      	add	r1, sp, #456	; 0x1c8
 800584a:	4866      	ldr	r0, [pc, #408]	; (80059e4 <main+0x2dc>)
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800584c:	9672      	str	r6, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800584e:	9573      	str	r5, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005850:	f8cd 81d0 	str.w	r8, [sp, #464]	; 0x1d0
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 8005854:	f7fc f8c8 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 8005858:	2320      	movs	r3, #32
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800585a:	a972      	add	r1, sp, #456	; 0x1c8
 800585c:	4861      	ldr	r0, [pc, #388]	; (80059e4 <main+0x2dc>)
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800585e:	9372      	str	r3, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005860:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005862:	f8cd 81d4 	str.w	r8, [sp, #468]	; 0x1d4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005866:	9773      	str	r7, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 8005868:	f7fc f8be 	bl	80019e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800586c:	a972      	add	r1, sp, #456	; 0x1c8
 800586e:	485f      	ldr	r0, [pc, #380]	; (80059ec <main+0x2e4>)
  GPIO_InitStruct.Pin = BOOT2_Pin;
 8005870:	f8cd b1c8 	str.w	fp, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005874:	9573      	str	r5, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005876:	9574      	str	r5, [sp, #464]	; 0x1d0
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 8005878:	f7fc f8b6 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800587c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005880:	a972      	add	r1, sp, #456	; 0x1c8
 8005882:	485a      	ldr	r0, [pc, #360]	; (80059ec <main+0x2e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005884:	f8cd a1cc 	str.w	sl, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005888:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800588a:	f44f 7a80 	mov.w	sl, #256	; 0x100
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800588e:	9372      	str	r3, [sp, #456]	; 0x1c8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005890:	f7fc f8aa 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005894:	4b57      	ldr	r3, [pc, #348]	; (80059f4 <main+0x2ec>)
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 8005896:	4854      	ldr	r0, [pc, #336]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005898:	9574      	str	r5, [sp, #464]	; 0x1d0
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800589a:	a972      	add	r1, sp, #456	; 0x1c8
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800589c:	9373      	str	r3, [sp, #460]	; 0x1cc
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800589e:	f8cd a1c8 	str.w	sl, [sp, #456]	; 0x1c8
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 80058a2:	f7fc f8a1 	bl	80019e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 80058a6:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058aa:	a972      	add	r1, sp, #456	; 0x1c8
 80058ac:	484e      	ldr	r0, [pc, #312]	; (80059e8 <main+0x2e0>)
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 80058ae:	9372      	str	r3, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b0:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80058b2:	f8cd 81d4 	str.w	r8, [sp, #468]	; 0x1d4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058b6:	9773      	str	r7, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058b8:	f7fc f896 	bl	80019e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 80058bc:	a972      	add	r1, sp, #456	; 0x1c8
 80058be:	484b      	ldr	r0, [pc, #300]	; (80059ec <main+0x2e4>)
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 80058c0:	f8cd a1c8 	str.w	sl, [sp, #456]	; 0x1c8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c4:	9574      	str	r5, [sp, #464]	; 0x1d0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058c6:	9575      	str	r5, [sp, #468]	; 0x1d4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058c8:	9773      	str	r7, [sp, #460]	; 0x1cc
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 80058ca:	f7fc f88d 	bl	80019e8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80058ce:	462a      	mov	r2, r5
 80058d0:	4629      	mov	r1, r5
 80058d2:	2007      	movs	r0, #7
 80058d4:	f7fb fe6a 	bl	80015ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80058d8:	2007      	movs	r0, #7
 80058da:	f7fb fe9d 	bl	8001618 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80058de:	462a      	mov	r2, r5
 80058e0:	4629      	mov	r1, r5
 80058e2:	2017      	movs	r0, #23
 80058e4:	f7fb fe62 	bl	80015ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80058e8:	2017      	movs	r0, #23
 80058ea:	f7fb fe95 	bl	8001618 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80058ee:	9535      	str	r5, [sp, #212]	; 0xd4
 80058f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80058f2:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005a1c <main+0x314>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80058f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80058fa:	6323      	str	r3, [r4, #48]	; 0x30
 80058fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80058fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005902:	462a      	mov	r2, r5
 8005904:	4629      	mov	r1, r5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005906:	9335      	str	r3, [sp, #212]	; 0xd4
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005908:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800590a:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800590c:	f7fb fe4e 	bl	80015ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005910:	2038      	movs	r0, #56	; 0x38
 8005912:	f7fb fe81 	bl	8001618 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8005916:	4629      	mov	r1, r5
 8005918:	462a      	mov	r2, r5
 800591a:	203a      	movs	r0, #58	; 0x3a
 800591c:	f7fb fe46 	bl	80015ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005920:	203a      	movs	r0, #58	; 0x3a
 8005922:	f7fb fe79 	bl	8001618 <HAL_NVIC_EnableIRQ>
  hspi2.Instance = SPI2;
 8005926:	4b34      	ldr	r3, [pc, #208]	; (80059f8 <main+0x2f0>)
 8005928:	4a34      	ldr	r2, [pc, #208]	; (80059fc <main+0x2f4>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800592a:	609d      	str	r5, [r3, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800592c:	f44f 7b82 	mov.w	fp, #260	; 0x104
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005930:	f44f 7800 	mov.w	r8, #512	; 0x200
  hspi2.Init.CRCPolynomial = 10;
 8005934:	240a      	movs	r4, #10
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005936:	4618      	mov	r0, r3
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005938:	60dd      	str	r5, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800593a:	611d      	str	r5, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800593c:	615d      	str	r5, [r3, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800593e:	61de      	str	r6, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005940:	621d      	str	r5, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005942:	625d      	str	r5, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005944:	629d      	str	r5, [r3, #40]	; 0x28
  hspi2.Instance = SPI2;
 8005946:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005948:	f8c3 b004 	str.w	fp, [r3, #4]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800594c:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi2.Init.CRCPolynomial = 10;
 8005950:	62dc      	str	r4, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005952:	f7fe f9c9 	bl	8003ce8 <HAL_SPI_Init>
  hspi3.Instance = SPI3;
 8005956:	4b2a      	ldr	r3, [pc, #168]	; (8005a00 <main+0x2f8>)
 8005958:	4a2a      	ldr	r2, [pc, #168]	; (8005a04 <main+0x2fc>)
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800595a:	61de      	str	r6, [r3, #28]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800595c:	4618      	mov	r0, r3
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800595e:	f8c3 b004 	str.w	fp, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005962:	609d      	str	r5, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005964:	60dd      	str	r5, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005966:	611d      	str	r5, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005968:	615d      	str	r5, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800596a:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800596e:	621d      	str	r5, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005970:	625d      	str	r5, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005972:	629d      	str	r5, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8005974:	62dc      	str	r4, [r3, #44]	; 0x2c
  hspi3.Instance = SPI3;
 8005976:	601a      	str	r2, [r3, #0]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005978:	f7fe f9b6 	bl	8003ce8 <HAL_SPI_Init>
  hi2c1.Instance = I2C1;
 800597c:	4b22      	ldr	r3, [pc, #136]	; (8005a08 <main+0x300>)
  hi2c1.Init.ClockSpeed = 100000;
 800597e:	4923      	ldr	r1, [pc, #140]	; (8005a0c <main+0x304>)
  hi2c1.Instance = I2C1;
 8005980:	4c23      	ldr	r4, [pc, #140]	; (8005a10 <main+0x308>)
  hi2c1.Init.ClockSpeed = 100000;
 8005982:	6059      	str	r1, [r3, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005984:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005988:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800598a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800598c:	609d      	str	r5, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800598e:	60dd      	str	r5, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005990:	615d      	str	r5, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005992:	619d      	str	r5, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005994:	61dd      	str	r5, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005996:	621d      	str	r5, [r3, #32]
  hi2c1.Instance = I2C1;
 8005998:	601c      	str	r4, [r3, #0]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800599a:	f7fc fa0f 	bl	8001dbc <HAL_I2C_Init>
  hadc1.Instance = ADC1;
 800599e:	4b1d      	ldr	r3, [pc, #116]	; (8005a14 <main+0x30c>)
  hadc2.Instance = ADC2;
 80059a0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8005a20 <main+0x318>
  ADC_ChannelConfTypeDef sConfig = {0};
 80059a4:	9572      	str	r5, [sp, #456]	; 0x1c8
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80059a6:	f44f 3440 	mov.w	r4, #196608	; 0x30000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80059aa:	4648      	mov	r0, r9
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80059ac:	e889 0018 	stmia.w	r9, {r3, r4}
  ADC_ChannelConfTypeDef sConfig = {0};
 80059b0:	9573      	str	r5, [sp, #460]	; 0x1cc
 80059b2:	9574      	str	r5, [sp, #464]	; 0x1d0
 80059b4:	9575      	str	r5, [sp, #468]	; 0x1d4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80059b6:	f8c9 5008 	str.w	r5, [r9, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80059ba:	f8c9 5010 	str.w	r5, [r9, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80059be:	f889 5018 	strb.w	r5, [r9, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80059c2:	f889 5020 	strb.w	r5, [r9, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80059c6:	f8c9 502c 	str.w	r5, [r9, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80059ca:	f8c9 500c 	str.w	r5, [r9, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80059ce:	f889 5030 	strb.w	r5, [r9, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80059d2:	f8c9 a028 	str.w	sl, [r9, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 1;
 80059d6:	f8c9 701c 	str.w	r7, [r9, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059da:	f8c9 7014 	str.w	r7, [r9, #20]
 80059de:	e021      	b.n	8005a24 <main+0x31c>
 80059e0:	40023800 	.word	0x40023800
 80059e4:	40020800 	.word	0x40020800
 80059e8:	40020000 	.word	0x40020000
 80059ec:	40020400 	.word	0x40020400
 80059f0:	10210000 	.word	0x10210000
 80059f4:	10110000 	.word	0x10110000
 80059f8:	20002134 	.word	0x20002134
 80059fc:	40003800 	.word	0x40003800
 8005a00:	20002280 	.word	0x20002280
 8005a04:	40003c00 	.word	0x40003c00
 8005a08:	200021ec 	.word	0x200021ec
 8005a0c:	000186a0 	.word	0x000186a0
 8005a10:	40005400 	.word	0x40005400
 8005a14:	40012000 	.word	0x40012000
 8005a18:	200022d8 	.word	0x200022d8
 8005a1c:	0f000001 	.word	0x0f000001
 8005a20:	2000218c 	.word	0x2000218c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005a24:	f7fb fae2 	bl	8000fec <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_9;
 8005a28:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a2a:	a972      	add	r1, sp, #456	; 0x1c8
 8005a2c:	4648      	mov	r0, r9
  hrtc.Instance = RTC;
 8005a2e:	f8df b260 	ldr.w	fp, [pc, #608]	; 8005c90 <main+0x588>
  sConfig.Channel = ADC_CHANNEL_9;
 8005a32:	9372      	str	r3, [sp, #456]	; 0x1c8
  sConfig.Rank = 1;
 8005a34:	9773      	str	r7, [sp, #460]	; 0x1cc
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8005a36:	9774      	str	r7, [sp, #464]	; 0x1d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a38:	f7fb fcee 	bl	8001418 <HAL_ADC_ConfigChannel>
  hadc2.Instance = ADC2;
 8005a3c:	4b87      	ldr	r3, [pc, #540]	; (8005c5c <main+0x554>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8005a3e:	f8c8 4004 	str.w	r4, [r8, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005a42:	4640      	mov	r0, r8
  RTC_DateTypeDef sDate = {0};
 8005a44:	ac3b      	add	r4, sp, #236	; 0xec
  ADC_ChannelConfTypeDef sConfig = {0};
 8005a46:	9572      	str	r5, [sp, #456]	; 0x1c8
 8005a48:	9573      	str	r5, [sp, #460]	; 0x1cc
 8005a4a:	9574      	str	r5, [sp, #464]	; 0x1d0
 8005a4c:	9575      	str	r5, [sp, #468]	; 0x1d4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005a4e:	f8c8 a028 	str.w	sl, [r8, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005a52:	f8c8 5008 	str.w	r5, [r8, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8005a56:	f8c8 5010 	str.w	r5, [r8, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005a5a:	f888 5018 	strb.w	r5, [r8, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005a5e:	f888 5020 	strb.w	r5, [r8, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005a62:	f8c8 502c 	str.w	r5, [r8, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005a66:	f8c8 500c 	str.w	r5, [r8, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8005a6a:	f888 5030 	strb.w	r5, [r8, #48]	; 0x30
  hadc2.Instance = ADC2;
 8005a6e:	f8c8 3000 	str.w	r3, [r8]
  hadc2.Init.NbrOfConversion = 1;
 8005a72:	f8c8 701c 	str.w	r7, [r8, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005a76:	f8c8 7014 	str.w	r7, [r8, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005a7a:	f7fb fab7 	bl	8000fec <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_8;
 8005a7e:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005a80:	a972      	add	r1, sp, #456	; 0x1c8
 8005a82:	4640      	mov	r0, r8
  sConfig.Channel = ADC_CHANNEL_8;
 8005a84:	9372      	str	r3, [sp, #456]	; 0x1c8
  sConfig.Rank = 1;
 8005a86:	9773      	str	r7, [sp, #460]	; 0x1cc
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8005a88:	9774      	str	r7, [sp, #464]	; 0x1d0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005a8a:	f7fb fcc5 	bl	8001418 <HAL_ADC_ConfigChannel>
  hrtc.Init.SynchPrediv = 255;
 8005a8e:	23ff      	movs	r3, #255	; 0xff
  hrtc.Instance = RTC;
 8005a90:	4973      	ldr	r1, [pc, #460]	; (8005c60 <main+0x558>)
  hrtc.Init.SynchPrediv = 255;
 8005a92:	f8cb 300c 	str.w	r3, [fp, #12]
  hrtc.Init.AsynchPrediv = 127;
 8005a96:	227f      	movs	r2, #127	; 0x7f
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005a98:	4658      	mov	r0, fp
  hrtc.Instance = RTC;
 8005a9a:	f8cb 1000 	str.w	r1, [fp]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005a9e:	f8cb 5004 	str.w	r5, [fp, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005aa2:	f8cb 5010 	str.w	r5, [fp, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005aa6:	f8cb 5014 	str.w	r5, [fp, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005aaa:	f8cb 5018 	str.w	r5, [fp, #24]
  hrtc.Init.AsynchPrediv = 127;
 8005aae:	f8cb 2008 	str.w	r2, [fp, #8]
  RTC_TimeTypeDef sTime = {0};
 8005ab2:	9572      	str	r5, [sp, #456]	; 0x1c8
 8005ab4:	9573      	str	r5, [sp, #460]	; 0x1cc
 8005ab6:	9574      	str	r5, [sp, #464]	; 0x1d0
 8005ab8:	9575      	str	r5, [sp, #468]	; 0x1d4
 8005aba:	9576      	str	r5, [sp, #472]	; 0x1d8
  RTC_DateTypeDef sDate = {0};
 8005abc:	6025      	str	r5, [r4, #0]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005abe:	f7fd f903 	bl	8002cc8 <HAL_RTC_Init>
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8005ac2:	462a      	mov	r2, r5
 8005ac4:	4658      	mov	r0, fp
 8005ac6:	a972      	add	r1, sp, #456	; 0x1c8
  sTime.Hours = 0;
 8005ac8:	f88d 51c8 	strb.w	r5, [sp, #456]	; 0x1c8
  sTime.Minutes = 0;
 8005acc:	f88d 51c9 	strb.w	r5, [sp, #457]	; 0x1c9
  sTime.Seconds = 0;
 8005ad0:	f88d 51ca 	strb.w	r5, [sp, #458]	; 0x1ca
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005ad4:	9575      	str	r5, [sp, #468]	; 0x1d4
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005ad6:	9576      	str	r5, [sp, #472]	; 0x1d8
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8005ad8:	f7fd f94e 	bl	8002d78 <HAL_RTC_SetTime>
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8005adc:	462a      	mov	r2, r5
 8005ade:	4621      	mov	r1, r4
 8005ae0:	4658      	mov	r0, fp
  htim2.Instance = TIM2;
 8005ae2:	4e60      	ldr	r6, [pc, #384]	; (8005c64 <main+0x55c>)
  sDate.Year = 0;
 8005ae4:	70e5      	strb	r5, [r4, #3]
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8005ae6:	7027      	strb	r7, [r4, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8005ae8:	7067      	strb	r7, [r4, #1]
  sDate.Date = 1;
 8005aea:	70a7      	strb	r7, [r4, #2]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8005aec:	f7fd f9e4 	bl	8002eb8 <HAL_RTC_SetDate>
  hsd.Instance = SDIO;
 8005af0:	4b5d      	ldr	r3, [pc, #372]	; (8005c68 <main+0x560>)
 8005af2:	4a5e      	ldr	r2, [pc, #376]	; (8005c6c <main+0x564>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8005af4:	605d      	str	r5, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8005af6:	609d      	str	r5, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005af8:	60dd      	str	r5, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005afa:	611d      	str	r5, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005afc:	615d      	str	r5, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8005afe:	619d      	str	r5, [r3, #24]
  hsd.Instance = SDIO;
 8005b00:	601a      	str	r2, [r3, #0]
  MX_FATFS_Init();
 8005b02:	f7ff fc77 	bl	80053f4 <MX_FATFS_Init>
  htim2.Init.Prescaler = 50000;
 8005b06:	f24c 3250 	movw	r2, #50000	; 0xc350
  htim2.Init.Period = 4294967295;
 8005b0a:	f04f 33ff 	mov.w	r3, #4294967295
  htim2.Instance = TIM2;
 8005b0e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b12:	4630      	mov	r0, r6
  htim2.Init.Prescaler = 50000;
 8005b14:	6072      	str	r2, [r6, #4]
  htim2.Init.Period = 4294967295;
 8005b16:	60f3      	str	r3, [r6, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b18:	9572      	str	r5, [sp, #456]	; 0x1c8
 8005b1a:	9573      	str	r5, [sp, #460]	; 0x1cc
 8005b1c:	9574      	str	r5, [sp, #464]	; 0x1d0
 8005b1e:	9575      	str	r5, [sp, #468]	; 0x1d4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b20:	6025      	str	r5, [r4, #0]
 8005b22:	6065      	str	r5, [r4, #4]
  htim2.Instance = TIM2;
 8005b24:	6031      	str	r1, [r6, #0]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b26:	60b5      	str	r5, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b28:	6135      	str	r5, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b2a:	61b5      	str	r5, [r6, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b2c:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b30:	f7fe fc64 	bl	80043fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b34:	a972      	add	r1, sp, #456	; 0x1c8
 8005b36:	4630      	mov	r0, r6
  htim3.Instance = TIM3;
 8005b38:	f8df a158 	ldr.w	sl, [pc, #344]	; 8005c94 <main+0x58c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b3c:	f8cd b1c8 	str.w	fp, [sp, #456]	; 0x1c8
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b40:	f7fe fa84 	bl	800404c <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b44:	4621      	mov	r1, r4
 8005b46:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b48:	6025      	str	r5, [r4, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b4a:	6065      	str	r5, [r4, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b4c:	f7fe fc72 	bl	8004434 <HAL_TIMEx_MasterConfigSynchronization>
  htim3.Instance = TIM3;
 8005b50:	4b47      	ldr	r3, [pc, #284]	; (8005c70 <main+0x568>)
 8005b52:	f8ca 3000 	str.w	r3, [sl]
  htim3.Init.Prescaler = 10000;
 8005b56:	f242 7210 	movw	r2, #10000	; 0x2710
  htim3.Init.Period = 200;
 8005b5a:	23c8      	movs	r3, #200	; 0xc8
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005b5c:	4650      	mov	r0, sl
  htim3.Init.Prescaler = 10000;
 8005b5e:	f8ca 2004 	str.w	r2, [sl, #4]
  htim3.Init.Period = 200;
 8005b62:	f8ca 300c 	str.w	r3, [sl, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b66:	f8ca 5008 	str.w	r5, [sl, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b6a:	f8ca 5010 	str.w	r5, [sl, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b6e:	f8ca 5018 	str.w	r5, [sl, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b72:	9572      	str	r5, [sp, #456]	; 0x1c8
 8005b74:	9573      	str	r5, [sp, #460]	; 0x1cc
 8005b76:	9574      	str	r5, [sp, #464]	; 0x1d0
 8005b78:	9575      	str	r5, [sp, #468]	; 0x1d4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b7a:	6025      	str	r5, [r4, #0]
 8005b7c:	6065      	str	r5, [r4, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005b7e:	f7fe fc3d 	bl	80043fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005b82:	a972      	add	r1, sp, #456	; 0x1c8
 8005b84:	4650      	mov	r0, sl
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b86:	f8cd b1c8 	str.w	fp, [sp, #456]	; 0x1c8
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005b8a:	f7fe fa5f 	bl	800404c <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b8e:	4621      	mov	r1, r4
 8005b90:	4650      	mov	r0, sl
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b92:	6025      	str	r5, [r4, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b94:	6065      	str	r5, [r4, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b96:	f7fe fc4d 	bl	8004434 <HAL_TIMEx_MasterConfigSynchronization>
   HAL_TIM_Base_Start_IT(&htim3);
 8005b9a:	4650      	mov	r0, sl
 8005b9c:	f7fe fa46 	bl	800402c <HAL_TIM_Base_Start_IT>
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);									//Initialization of sensors (IMU,BMP,MAG)
 8005ba0:	4d34      	ldr	r5, [pc, #208]	; (8005c74 <main+0x56c>)
 8005ba2:	4935      	ldr	r1, [pc, #212]	; (8005c78 <main+0x570>)
 8005ba4:	4835      	ldr	r0, [pc, #212]	; (8005c7c <main+0x574>)
			   readPin &= HAL_GPIO_ReadPin(LIFTOFF_UMB_GPIO_Port, LIFTOFF_UMB_Pin);
 8005ba6:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 8005c98 <main+0x590>
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);									//Initialization of sensors (IMU,BMP,MAG)
 8005baa:	f7ff fc91 	bl	80054d0 <sensorsInitialization>
 8005bae:	682b      	ldr	r3, [r5, #0]
   err_msg |= (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Vbat1, 1) != HAL_OK) << 5;		//Initialization ADC1 (reading voltage Vbat1)
 8005bb0:	a934      	add	r1, sp, #208	; 0xd0
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);									//Initialization of sensors (IMU,BMP,MAG)
 8005bb2:	4303      	orrs	r3, r0
   err_msg |= (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Vbat1, 1) != HAL_OK) << 5;		//Initialization ADC1 (reading voltage Vbat1)
 8005bb4:	463a      	mov	r2, r7
 8005bb6:	4648      	mov	r0, r9
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);									//Initialization of sensors (IMU,BMP,MAG)
 8005bb8:	602b      	str	r3, [r5, #0]
   err_msg |= (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Vbat1, 1) != HAL_OK) << 5;		//Initialization ADC1 (reading voltage Vbat1)
 8005bba:	f7fb fb45 	bl	8001248 <HAL_ADC_Start_DMA>
 8005bbe:	682b      	ldr	r3, [r5, #0]
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	bf0c      	ite	eq
 8005bc4:	f04f 0e00 	moveq.w	lr, #0
 8005bc8:	f04f 0e20 	movne.w	lr, #32
   err_msg |= (HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&Vbat2, 1) != HAL_OK) << 6;		//Initialization ADC2 (reading voltage Vbat2)
 8005bcc:	463a      	mov	r2, r7
   err_msg |= (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Vbat1, 1) != HAL_OK) << 5;		//Initialization ADC1 (reading voltage Vbat1)
 8005bce:	ea43 030e 	orr.w	r3, r3, lr
   err_msg |= (HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&Vbat2, 1) != HAL_OK) << 6;		//Initialization ADC2 (reading voltage Vbat2)
 8005bd2:	f10d 01d2 	add.w	r1, sp, #210	; 0xd2
 8005bd6:	4640      	mov	r0, r8
   err_msg |= (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Vbat1, 1) != HAL_OK) << 5;		//Initialization ADC1 (reading voltage Vbat1)
 8005bd8:	602b      	str	r3, [r5, #0]
   err_msg |= (HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&Vbat2, 1) != HAL_OK) << 6;		//Initialization ADC2 (reading voltage Vbat2)
 8005bda:	f7fb fb35 	bl	8001248 <HAL_ADC_Start_DMA>
 8005bde:	682b      	ldr	r3, [r5, #0]
 8005be0:	2800      	cmp	r0, #0
 8005be2:	bf0c      	ite	eq
 8005be4:	2200      	moveq	r2, #0
 8005be6:	2240      	movne	r2, #64	; 0x40
 8005be8:	4313      	orrs	r3, r2
 8005bea:	602b      	str	r3, [r5, #0]
 8005bec:	2564      	movs	r5, #100	; 0x64
 8005bee:	2701      	movs	r7, #1
			   readPin &= HAL_GPIO_ReadPin(LIFTOFF_UMB_GPIO_Port, LIFTOFF_UMB_Pin);
 8005bf0:	2102      	movs	r1, #2
 8005bf2:	4650      	mov	r0, sl
 8005bf4:	f7fc f800 	bl	8001bf8 <HAL_GPIO_ReadPin>
 8005bf8:	4007      	ands	r7, r0
			   HAL_Delay(10);
 8005bfa:	200a      	movs	r0, #10
 8005bfc:	f7fb f9e4 	bl	8000fc8 <HAL_Delay>
	   for(uint32_t i=0; i<100; i++){												//make sure the connection is solid
 8005c00:	3d01      	subs	r5, #1
 8005c02:	d1f5      	bne.n	8005bf0 <main+0x4e8>
   while(readPin == 0){																//wait till liftoff wire is connected
 8005c04:	2f00      	cmp	r7, #0
 8005c06:	d0f1      	beq.n	8005bec <main+0x4e4>
   arm = 1;
 8005c08:	4b1d      	ldr	r3, [pc, #116]	; (8005c80 <main+0x578>)
 8005c0a:	4d1e      	ldr	r5, [pc, #120]	; (8005c84 <main+0x57c>)
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 						//sTime.Hours .Minutes .Seconds .SubSeconds (up to 256).
 8005c0c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8005c9c <main+0x594>
 8005c10:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8005c90 <main+0x588>
	  HAL_ADC_Start(&hadc1);	//Read battery voltage1
 8005c14:	4f1c      	ldr	r7, [pc, #112]	; (8005c88 <main+0x580>)
   arm = 1;
 8005c16:	2201      	movs	r2, #1
 8005c18:	601a      	str	r2, [r3, #0]
 8005c1a:	682b      	ldr	r3, [r5, #0]
	  while(sample == 0); 													//Wait till new sample time (change by interrupt)
 8005c1c:	b903      	cbnz	r3, 8005c20 <main+0x518>
 8005c1e:	e7fe      	b.n	8005c1e <main+0x516>
	  sample = 0;
 8005c20:	2300      	movs	r3, #0
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 						//sTime.Hours .Minutes .Seconds .SubSeconds (up to 256).
 8005c22:	461a      	mov	r2, r3
 8005c24:	4649      	mov	r1, r9
 8005c26:	4640      	mov	r0, r8
	  sample = 0;
 8005c28:	602b      	str	r3, [r5, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 						//sTime.Hours .Minutes .Seconds .SubSeconds (up to 256).
 8005c2a:	f7fc ffe3 	bl	8002bf4 <HAL_RTC_GetTime>
	  timePostLaunch = __HAL_TIM_GET_COUNTER(&htim2);											//Check time post launch
 8005c2e:	6833      	ldr	r3, [r6, #0]
	  DataRawArray = readSensors();											//Read raw data (IMU-BMP-MAG-PITOT)
 8005c30:	4620      	mov	r0, r4
	  timePostLaunch = __HAL_TIM_GET_COUNTER(&htim2);											//Check time post launch
 8005c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  DataRawArray = readSensors();											//Read raw data (IMU-BMP-MAG-PITOT)
 8005c34:	f7ff fcc2 	bl	80055bc <readSensors>
	  DataConvArray = convertSensors(DataRawArray);							//Convert the Data (IMU-BMP-MAG-PITOT)
 8005c38:	a93e      	add	r1, sp, #248	; 0xf8
 8005c3a:	22d0      	movs	r2, #208	; 0xd0
 8005c3c:	4668      	mov	r0, sp
 8005c3e:	f000 fbdd 	bl	80063fc <memcpy>
 8005c42:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8005c46:	a872      	add	r0, sp, #456	; 0x1c8
 8005c48:	f7ff fd28 	bl	800569c <convertSensors>
	  HAL_ADC_Start(&hadc1);	//Read battery voltage1
 8005c4c:	4638      	mov	r0, r7
 8005c4e:	f7fb fa7d 	bl	800114c <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc2);	//Read battery voltage2
 8005c52:	480e      	ldr	r0, [pc, #56]	; (8005c8c <main+0x584>)
 8005c54:	f7fb fa7a 	bl	800114c <HAL_ADC_Start>
	  while(sample == 0); 													//Wait till new sample time (change by interrupt)
 8005c58:	e7df      	b.n	8005c1a <main+0x512>
 8005c5a:	bf00      	nop
 8005c5c:	40012100 	.word	0x40012100
 8005c60:	40002800 	.word	0x40002800
 8005c64:	20002424 	.word	0x20002424
 8005c68:	200023a0 	.word	0x200023a0
 8005c6c:	40012c00 	.word	0x40012c00
 8005c70:	40000400 	.word	0x40000400
 8005c74:	200000a4 	.word	0x200000a4
 8005c78:	200021d4 	.word	0x200021d4
 8005c7c:	20002464 	.word	0x20002464
 8005c80:	200000a0 	.word	0x200000a0
 8005c84:	200000c0 	.word	0x200000c0
 8005c88:	200022d8 	.word	0x200022d8
 8005c8c:	2000218c 	.word	0x2000218c
 8005c90:	20002380 	.word	0x20002380
 8005c94:	20002240 	.word	0x20002240
 8005c98:	40020000 	.word	0x40020000
 8005c9c:	200000ac 	.word	0x200000ac

08005ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop

08005ca4 <read8>:
	return test;
}

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 8005ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ca8:	b082      	sub	sp, #8
	uint16_t Size = 2;
	uint8_t dataRead[2] = {0};
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8005caa:	ac02      	add	r4, sp, #8
	uint8_t dataRead[2] = {0};
 8005cac:	2700      	movs	r7, #0
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8005cae:	f060 007f 	orn	r0, r0, #127	; 0x7f
{
 8005cb2:	4615      	mov	r5, r2
	uint8_t dataRead[2] = {0};
 8005cb4:	f8ad 7004 	strh.w	r7, [sp, #4]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8005cb8:	f804 0d04 	strb.w	r0, [r4, #-4]!
{
 8005cbc:	4688      	mov	r8, r1
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005cbe:	463a      	mov	r2, r7
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	4628      	mov	r0, r5
{
 8005cc4:	461e      	mov	r6, r3
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005cc6:	f7fb ff9d 	bl	8001c04 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8005cca:	4621      	mov	r1, r4
 8005ccc:	230a      	movs	r3, #10
 8005cce:	9808      	ldr	r0, [sp, #32]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f7fe f905 	bl	8003ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4628      	mov	r0, r5
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f7fb ff92 	bl	8001c04 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 8005ce0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005ce4:	f888 3000 	strb.w	r3, [r8]
}
 8005ce8:	b002      	add	sp, #8
 8005cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cee:	bf00      	nop

08005cf0 <write8>:
{
 8005cf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005cf4:	b085      	sub	sp, #20
	uint8_t dataWrite[2] = {0};
 8005cf6:	f04f 0800 	mov.w	r8, #0
{
 8005cfa:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8005cfe:	4614      	mov	r4, r2
 8005d00:	4607      	mov	r7, r0
 8005d02:	460e      	mov	r6, r1
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005d04:	4610      	mov	r0, r2
 8005d06:	4619      	mov	r1, r3
 8005d08:	4642      	mov	r2, r8
{
 8005d0a:	461d      	mov	r5, r3
	dataWrite[0] = registerAdress;
 8005d0c:	f88d 700c 	strb.w	r7, [sp, #12]
	dataWrite[1] = command;
 8005d10:	f88d 600d 	strb.w	r6, [sp, #13]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005d14:	f7fb ff76 	bl	8001c04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, &dataWrite, Size, 10);
 8005d18:	230a      	movs	r3, #10
 8005d1a:	a903      	add	r1, sp, #12
 8005d1c:	4648      	mov	r0, r9
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f7fe f822 	bl	8003d68 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 8005d24:	4629      	mov	r1, r5
 8005d26:	4620      	mov	r0, r4
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f7fb ff6b 	bl	8001c04 <HAL_GPIO_WritePin>
	uint8_t dataRead = 0;
 8005d2e:	a904      	add	r1, sp, #16
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 8005d30:	f8cd 9000 	str.w	r9, [sp]
 8005d34:	4638      	mov	r0, r7
	uint8_t dataRead = 0;
 8005d36:	f801 8d05 	strb.w	r8, [r1, #-5]!
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 8005d3a:	462b      	mov	r3, r5
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	f7ff ffb1 	bl	8005ca4 <read8>
	if(dataRead == command){test=1;}
 8005d42:	f89d 000b 	ldrb.w	r0, [sp, #11]
}
 8005d46:	1b80      	subs	r0, r0, r6
 8005d48:	fab0 f080 	clz	r0, r0
 8005d4c:	0940      	lsrs	r0, r0, #5
 8005d4e:	b005      	add	sp, #20
 8005d50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005d54 <read16N>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void read16N(uint8_t registerAdress, uint16_t *data, uint8_t Number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 8005d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t Size = 1 + 2*Number;
 8005d58:	0056      	lsls	r6, r2, #1
{
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	4615      	mov	r5, r2
	uint8_t dataRead[Size];
 8005d5e:	f106 0208 	add.w	r2, r6, #8
 8005d62:	f022 0207 	bic.w	r2, r2, #7
 8005d66:	ebad 0d02 	sub.w	sp, sp, r2
{
 8005d6a:	f8b7 a020 	ldrh.w	sl, [r7, #32]
	uint16_t Size = 1 + 2*Number;
 8005d6e:	3601      	adds	r6, #1
{
 8005d70:	4699      	mov	r9, r3
 8005d72:	4680      	mov	r8, r0
	memset(dataRead, 0, Size*sizeof(uint8_t)); //to initialize array at 0;
 8005d74:	4632      	mov	r2, r6
{
 8005d76:	460c      	mov	r4, r1
	memset(dataRead, 0, Size*sizeof(uint8_t)); //to initialize array at 0;
 8005d78:	4668      	mov	r0, sp
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	f000 fb49 	bl	8006412 <memset>
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8005d80:	f068 087f 	orn	r8, r8, #127	; 0x7f
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005d84:	4651      	mov	r1, sl
 8005d86:	4648      	mov	r0, r9
 8005d88:	2200      	movs	r2, #0
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8005d8a:	f88d 8000 	strb.w	r8, [sp]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8005d8e:	f7fb ff39 	bl	8001c04 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8005d92:	4632      	mov	r2, r6
 8005d94:	4669      	mov	r1, sp
 8005d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005d98:	230a      	movs	r3, #10
 8005d9a:	f7fe f8a1 	bl	8003ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 8005d9e:	4651      	mov	r1, sl
 8005da0:	4648      	mov	r0, r9
 8005da2:	2201      	movs	r2, #1
 8005da4:	f7fb ff2e 	bl	8001c04 <HAL_GPIO_WritePin>

	uint32_t i = 0;
	for(i=0;i<Number;i++){
 8005da8:	b165      	cbz	r5, 8005dc4 <read16N+0x70>
 8005daa:	1ea1      	subs	r1, r4, #2
 8005dac:	4668      	mov	r0, sp
 8005dae:	2200      	movs	r2, #0
		*data++ = dataRead[1+2*i]<<8 | dataRead[2+2*i];
 8005db0:	7844      	ldrb	r4, [r0, #1]
 8005db2:	f810 3f02 	ldrb.w	r3, [r0, #2]!
 8005db6:	3201      	adds	r2, #1
 8005db8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
	for(i=0;i<Number;i++){
 8005dbc:	42aa      	cmp	r2, r5
		*data++ = dataRead[1+2*i]<<8 | dataRead[2+2*i];
 8005dbe:	f821 3f02 	strh.w	r3, [r1, #2]!
	for(i=0;i<Number;i++){
 8005dc2:	d1f5      	bne.n	8005db0 <read16N+0x5c>
	}
}
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dca:	bf00      	nop

08005dcc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005dcc:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;  
 8005dce:	4c0a      	ldr	r4, [pc, #40]	; (8005df8 <SD_initialize+0x2c>)
 8005dd0:	2501      	movs	r5, #1
 8005dd2:	7025      	strb	r5, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8005dd4:	f7ff fabe 	bl	8005354 <BSP_SD_Init>
 8005dd8:	b108      	cbz	r0, 8005dde <SD_initialize+0x12>
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8005dda:	7820      	ldrb	r0, [r4, #0]
}
 8005ddc:	bd38      	pop	{r3, r4, r5, pc}
  Stat = STA_NOINIT;
 8005dde:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8005de0:	f7ff faf8 	bl	80053d4 <BSP_SD_GetCardState>
 8005de4:	b918      	cbnz	r0, 8005dee <SD_initialize+0x22>
    Stat &= ~STA_NOINIT;
 8005de6:	7823      	ldrb	r3, [r4, #0]
 8005de8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005dec:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005dee:	7823      	ldrb	r3, [r4, #0]
 8005df0:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 8005df2:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005df4:	7820      	ldrb	r0, [r4, #0]
}
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	20000008 	.word	0x20000008

08005dfc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005dfc:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8005dfe:	4c06      	ldr	r4, [pc, #24]	; (8005e18 <SD_status+0x1c>)
 8005e00:	2301      	movs	r3, #1
 8005e02:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8005e04:	f7ff fae6 	bl	80053d4 <BSP_SD_GetCardState>
 8005e08:	b918      	cbnz	r0, 8005e12 <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 8005e0a:	7823      	ldrb	r3, [r4, #0]
 8005e0c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005e10:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005e12:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 8005e14:	bd10      	pop	{r4, pc}
 8005e16:	bf00      	nop
 8005e18:	20000008 	.word	0x20000008

08005e1c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005e1c:	b508      	push	{r3, lr}
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005e1e:	4608      	mov	r0, r1
 8005e20:	4611      	mov	r1, r2
 8005e22:	461a      	mov	r2, r3
 8005e24:	f04f 33ff 	mov.w	r3, #4294967295
 8005e28:	f7ff fab0 	bl	800538c <BSP_SD_ReadBlocks>
 8005e2c:	b920      	cbnz	r0, 8005e38 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005e2e:	f7ff fad1 	bl	80053d4 <BSP_SD_GetCardState>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d1fb      	bne.n	8005e2e <SD_read+0x12>
 8005e36:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005e38:	2001      	movs	r0, #1
}
 8005e3a:	bd08      	pop	{r3, pc}

08005e3c <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005e3c:	4b14      	ldr	r3, [pc, #80]	; (8005e90 <SD_ioctl+0x54>)
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	07db      	lsls	r3, r3, #31
 8005e42:	d501      	bpl.n	8005e48 <SD_ioctl+0xc>
 8005e44:	2003      	movs	r0, #3
 8005e46:	4770      	bx	lr
{
 8005e48:	b510      	push	{r4, lr}
 8005e4a:	4614      	mov	r4, r2
 8005e4c:	b088      	sub	sp, #32

  switch (cmd)
 8005e4e:	2903      	cmp	r1, #3
 8005e50:	d81c      	bhi.n	8005e8c <SD_ioctl+0x50>
 8005e52:	e8df f001 	tbb	[pc, r1]
 8005e56:	1402      	.short	0x1402
 8005e58:	050d      	.short	0x050d
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005e5a:	2000      	movs	r0, #0
  default:
    res = RES_PARERR;
  }

  return res;
}
 8005e5c:	b008      	add	sp, #32
 8005e5e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8005e60:	4668      	mov	r0, sp
 8005e62:	f7ff fac1 	bl	80053e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005e66:	9b07      	ldr	r3, [sp, #28]
 8005e68:	0a5b      	lsrs	r3, r3, #9
 8005e6a:	6023      	str	r3, [r4, #0]
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e7f5      	b.n	8005e5c <SD_ioctl+0x20>
    BSP_SD_GetCardInfo(&CardInfo);
 8005e70:	4668      	mov	r0, sp
 8005e72:	f7ff fab9 	bl	80053e8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005e76:	9b07      	ldr	r3, [sp, #28]
 8005e78:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8005e7a:	2000      	movs	r0, #0
    break;
 8005e7c:	e7ee      	b.n	8005e5c <SD_ioctl+0x20>
    BSP_SD_GetCardInfo(&CardInfo);
 8005e7e:	4668      	mov	r0, sp
 8005e80:	f7ff fab2 	bl	80053e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005e84:	9b06      	ldr	r3, [sp, #24]
 8005e86:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8005e88:	2000      	movs	r0, #0
    break;
 8005e8a:	e7e7      	b.n	8005e5c <SD_ioctl+0x20>
    res = RES_PARERR;
 8005e8c:	2004      	movs	r0, #4
 8005e8e:	e7e5      	b.n	8005e5c <SD_ioctl+0x20>
 8005e90:	20000008 	.word	0x20000008

08005e94 <SD_write>:
{
 8005e94:	b508      	push	{r3, lr}
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea0:	f7ff fa86 	bl	80053b0 <BSP_SD_WriteBlocks>
 8005ea4:	b920      	cbnz	r0, 8005eb0 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8005ea6:	f7ff fa95 	bl	80053d4 <BSP_SD_GetCardState>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d1fb      	bne.n	8005ea6 <SD_write+0x12>
 8005eae:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005eb0:	2001      	movs	r0, #1
}
 8005eb2:	bd08      	pop	{r3, pc}

08005eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005eb4:	b500      	push	{lr}
 8005eb6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eb8:	4b0d      	ldr	r3, [pc, #52]	; (8005ef0 <HAL_MspInit+0x3c>)
 8005eba:	2100      	movs	r1, #0
 8005ebc:	9100      	str	r1, [sp, #0]
 8005ebe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ec0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ec4:	645a      	str	r2, [r3, #68]	; 0x44
 8005ec6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ec8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005ecc:	9200      	str	r2, [sp, #0]
 8005ece:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ed0:	9101      	str	r1, [sp, #4]
 8005ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ed4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee0:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005ee2:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ee4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005ee6:	f7fb fb4f 	bl	8001588 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005eea:	b003      	add	sp, #12
 8005eec:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ef0:	40023800 	.word	0x40023800

08005ef4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8005ef6:	6803      	ldr	r3, [r0, #0]
 8005ef8:	4a40      	ldr	r2, [pc, #256]	; (8005ffc <HAL_ADC_MspInit+0x108>)
{
 8005efa:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005efc:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8005efe:	4293      	cmp	r3, r2
{
 8005f00:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f02:	9406      	str	r4, [sp, #24]
 8005f04:	9405      	str	r4, [sp, #20]
 8005f06:	9407      	str	r4, [sp, #28]
 8005f08:	9408      	str	r4, [sp, #32]
 8005f0a:	9409      	str	r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8005f0c:	d041      	beq.n	8005f92 <HAL_ADC_MspInit+0x9e>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8005f0e:	4a3c      	ldr	r2, [pc, #240]	; (8006000 <HAL_ADC_MspInit+0x10c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d001      	beq.n	8005f18 <HAL_ADC_MspInit+0x24>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005f14:	b00b      	add	sp, #44	; 0x2c
 8005f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005f18:	4b3a      	ldr	r3, [pc, #232]	; (8006004 <HAL_ADC_MspInit+0x110>)
 8005f1a:	9403      	str	r4, [sp, #12]
 8005f1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc2.Instance = DMA2_Stream2;
 8005f1e:	4e3a      	ldr	r6, [pc, #232]	; (8006008 <HAL_ADC_MspInit+0x114>)
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 8005f20:	483a      	ldr	r0, [pc, #232]	; (800600c <HAL_ADC_MspInit+0x118>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f26:	645a      	str	r2, [r3, #68]	; 0x44
 8005f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f2a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005f2e:	9203      	str	r2, [sp, #12]
 8005f30:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f32:	9404      	str	r4, [sp, #16]
 8005f34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f36:	f042 0202 	orr.w	r2, r2, #2
 8005f3a:	631a      	str	r2, [r3, #48]	; 0x30
 8005f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 8005f44:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f46:	2303      	movs	r3, #3
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 8005f48:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f4a:	9f04      	ldr	r7, [sp, #16]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 8005f4c:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f4e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 8005f50:	f7fb fd4a 	bl	80019e8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8005f54:	482e      	ldr	r0, [pc, #184]	; (8006010 <HAL_ADC_MspInit+0x11c>)
 8005f56:	6030      	str	r0, [r6, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005f58:	f04f 7e00 	mov.w	lr, #33554432	; 0x2000000
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f5c:	60b4      	str	r4, [r6, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005f5e:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f62:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f6a:	60f4      	str	r4, [r6, #12]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005f6c:	6234      	str	r4, [r6, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005f6e:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005f70:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005f74:	4630      	mov	r0, r6
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005f76:	f8c6 e004 	str.w	lr, [r6, #4]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005f7a:	6137      	str	r7, [r6, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f7c:	6171      	str	r1, [r6, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f7e:	61b2      	str	r2, [r6, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005f80:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005f82:	f7fb fb85 	bl	8001690 <HAL_DMA_Init>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d134      	bne.n	8005ff4 <HAL_ADC_MspInit+0x100>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005f8a:	63ae      	str	r6, [r5, #56]	; 0x38
 8005f8c:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8005f8e:	b00b      	add	sp, #44	; 0x2c
 8005f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f92:	4b1c      	ldr	r3, [pc, #112]	; (8006004 <HAL_ADC_MspInit+0x110>)
 8005f94:	9401      	str	r4, [sp, #4]
 8005f96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 8005f98:	4e1e      	ldr	r6, [pc, #120]	; (8006014 <HAL_ADC_MspInit+0x120>)
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8005f9a:	481c      	ldr	r0, [pc, #112]	; (800600c <HAL_ADC_MspInit+0x118>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fa0:	645a      	str	r2, [r3, #68]	; 0x44
 8005fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fa4:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005fa8:	9201      	str	r2, [sp, #4]
 8005faa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fac:	9402      	str	r4, [sp, #8]
 8005fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fb0:	f042 0202 	orr.w	r2, r2, #2
 8005fb4:	631a      	str	r2, [r3, #48]	; 0x30
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = VBAT1_Pin;
 8005fbe:	2202      	movs	r2, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fc0:	2303      	movs	r3, #3
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8005fc2:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fc4:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = VBAT1_Pin;
 8005fc6:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fc8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8005fca:	f7fb fd0d 	bl	80019e8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8005fce:	f8df e048 	ldr.w	lr, [pc, #72]	; 8006018 <HAL_ADC_MspInit+0x124>
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005fd2:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005fd4:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005fdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fe4:	60b4      	str	r4, [r6, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fe6:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005fe8:	6234      	str	r4, [r6, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005fea:	6274      	str	r4, [r6, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005fec:	4630      	mov	r0, r6
    hdma_adc1.Instance = DMA2_Stream0;
 8005fee:	f8c6 e000 	str.w	lr, [r6]
 8005ff2:	e7c2      	b.n	8005f7a <HAL_ADC_MspInit+0x86>
      Error_Handler();
 8005ff4:	f7ff fe54 	bl	8005ca0 <Error_Handler>
 8005ff8:	e7c7      	b.n	8005f8a <HAL_ADC_MspInit+0x96>
 8005ffa:	bf00      	nop
 8005ffc:	40012000 	.word	0x40012000
 8006000:	40012100 	.word	0x40012100
 8006004:	40023800 	.word	0x40023800
 8006008:	2000247c 	.word	0x2000247c
 800600c:	40020400 	.word	0x40020400
 8006010:	40026440 	.word	0x40026440
 8006014:	20002320 	.word	0x20002320
 8006018:	40026410 	.word	0x40026410

0800601c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800601c:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800601e:	6802      	ldr	r2, [r0, #0]
 8006020:	4b18      	ldr	r3, [pc, #96]	; (8006084 <HAL_I2C_MspInit+0x68>)
{
 8006022:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006024:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8006026:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006028:	9404      	str	r4, [sp, #16]
 800602a:	9403      	str	r4, [sp, #12]
 800602c:	9405      	str	r4, [sp, #20]
 800602e:	9406      	str	r4, [sp, #24]
 8006030:	9407      	str	r4, [sp, #28]
  if(hi2c->Instance==I2C1)
 8006032:	d001      	beq.n	8006038 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006034:	b009      	add	sp, #36	; 0x24
 8006036:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006038:	4d13      	ldr	r5, [pc, #76]	; (8006088 <HAL_I2C_MspInit+0x6c>)
 800603a:	9401      	str	r4, [sp, #4]
 800603c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800603e:	4813      	ldr	r0, [pc, #76]	; (800608c <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006040:	f043 0302 	orr.w	r3, r3, #2
 8006044:	632b      	str	r3, [r5, #48]	; 0x30
 8006046:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800604e:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006050:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006052:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006054:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006056:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006058:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800605a:	2601      	movs	r6, #1
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800605c:	9307      	str	r3, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800605e:	f8dd e004 	ldr.w	lr, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006062:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006064:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006066:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006068:	f7fb fcbe 	bl	80019e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800606c:	9402      	str	r4, [sp, #8]
 800606e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8006070:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006074:	642b      	str	r3, [r5, #64]	; 0x40
 8006076:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8006078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800607c:	9302      	str	r3, [sp, #8]
 800607e:	9b02      	ldr	r3, [sp, #8]
}
 8006080:	b009      	add	sp, #36	; 0x24
 8006082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006084:	40005400 	.word	0x40005400
 8006088:	40023800 	.word	0x40023800
 800608c:	40020400 	.word	0x40020400

08006090 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8006090:	6802      	ldr	r2, [r0, #0]
 8006092:	4b04      	ldr	r3, [pc, #16]	; (80060a4 <HAL_RTC_MspInit+0x14>)
 8006094:	429a      	cmp	r2, r3
 8006096:	d000      	beq.n	800609a <HAL_RTC_MspInit+0xa>
 8006098:	4770      	bx	lr
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800609a:	4b03      	ldr	r3, [pc, #12]	; (80060a8 <HAL_RTC_MspInit+0x18>)
 800609c:	2201      	movs	r2, #1
 800609e:	601a      	str	r2, [r3, #0]
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	40002800 	.word	0x40002800
 80060a8:	42470e3c 	.word	0x42470e3c

080060ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80060ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hsd->Instance==SDIO)
 80060ae:	6802      	ldr	r2, [r0, #0]
 80060b0:	4b23      	ldr	r3, [pc, #140]	; (8006140 <HAL_SD_MspInit+0x94>)
{
 80060b2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060b4:	2400      	movs	r4, #0
  if(hsd->Instance==SDIO)
 80060b6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060b8:	9404      	str	r4, [sp, #16]
 80060ba:	9403      	str	r4, [sp, #12]
 80060bc:	9405      	str	r4, [sp, #20]
 80060be:	9406      	str	r4, [sp, #24]
 80060c0:	9407      	str	r4, [sp, #28]
  if(hsd->Instance==SDIO)
 80060c2:	d001      	beq.n	80060c8 <HAL_SD_MspInit+0x1c>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80060c4:	b009      	add	sp, #36	; 0x24
 80060c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SDIO_CLK_ENABLE();
 80060c8:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80060cc:	9400      	str	r4, [sp, #0]
 80060ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060d0:	481c      	ldr	r0, [pc, #112]	; (8006144 <HAL_SD_MspInit+0x98>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 80060d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060d6:	645a      	str	r2, [r3, #68]	; 0x44
 80060d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060da:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80060de:	9200      	str	r2, [sp, #0]
 80060e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80060e2:	9401      	str	r4, [sp, #4]
 80060e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060e6:	f042 0204 	orr.w	r2, r2, #4
 80060ea:	631a      	str	r2, [r3, #48]	; 0x30
 80060ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060ee:	f002 0204 	and.w	r2, r2, #4
 80060f2:	9201      	str	r2, [sp, #4]
 80060f4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80060f6:	9402      	str	r4, [sp, #8]
 80060f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060fa:	f042 0208 	orr.w	r2, r2, #8
 80060fe:	631a      	str	r2, [r3, #48]	; 0x30
 8006100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006102:	250c      	movs	r5, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006104:	f003 0308 	and.w	r3, r3, #8
 8006108:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800610a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800610c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006110:	2603      	movs	r6, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006112:	eb0d 0105 	add.w	r1, sp, r5
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006116:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8006118:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800611a:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800611c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800611e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006120:	f7fb fc62 	bl	80019e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006124:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006126:	eb0d 0105 	add.w	r1, sp, r5
 800612a:	4807      	ldr	r0, [pc, #28]	; (8006148 <HAL_SD_MspInit+0x9c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800612c:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800612e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006130:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006132:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006134:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006136:	f7fb fc57 	bl	80019e8 <HAL_GPIO_Init>
}
 800613a:	b009      	add	sp, #36	; 0x24
 800613c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800613e:	bf00      	nop
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40020800 	.word	0x40020800
 8006148:	40020c00 	.word	0x40020c00

0800614c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800614c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 800614e:	6802      	ldr	r2, [r0, #0]
 8006150:	4927      	ldr	r1, [pc, #156]	; (80061f0 <HAL_SPI_MspInit+0xa4>)
{
 8006152:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006154:	2300      	movs	r3, #0
  if(hspi->Instance==SPI2)
 8006156:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006158:	9306      	str	r3, [sp, #24]
 800615a:	9305      	str	r3, [sp, #20]
 800615c:	9307      	str	r3, [sp, #28]
 800615e:	9308      	str	r3, [sp, #32]
 8006160:	9309      	str	r3, [sp, #36]	; 0x24
  if(hspi->Instance==SPI2)
 8006162:	d027      	beq.n	80061b4 <HAL_SPI_MspInit+0x68>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8006164:	4923      	ldr	r1, [pc, #140]	; (80061f4 <HAL_SPI_MspInit+0xa8>)
 8006166:	428a      	cmp	r2, r1
 8006168:	d001      	beq.n	800616e <HAL_SPI_MspInit+0x22>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800616a:	b00a      	add	sp, #40	; 0x28
 800616c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800616e:	4a22      	ldr	r2, [pc, #136]	; (80061f8 <HAL_SPI_MspInit+0xac>)
 8006170:	9303      	str	r3, [sp, #12]
 8006172:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006174:	4821      	ldr	r0, [pc, #132]	; (80061fc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006176:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800617a:	6411      	str	r1, [r2, #64]	; 0x40
 800617c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800617e:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
 8006182:	9103      	str	r1, [sp, #12]
 8006184:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006186:	9304      	str	r3, [sp, #16]
 8006188:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800618a:	f043 0302 	orr.w	r3, r3, #2
 800618e:	6313      	str	r3, [r2, #48]	; 0x30
 8006190:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	9304      	str	r3, [sp, #16]
 8006198:	9e04      	ldr	r6, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800619a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800619c:	2538      	movs	r5, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800619e:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061a0:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80061a2:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80061a4:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061a6:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061a8:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80061aa:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061ac:	f7fb fc1c 	bl	80019e8 <HAL_GPIO_Init>
}
 80061b0:	b00a      	add	sp, #40	; 0x28
 80061b2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 80061b4:	4a10      	ldr	r2, [pc, #64]	; (80061f8 <HAL_SPI_MspInit+0xac>)
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061ba:	4810      	ldr	r0, [pc, #64]	; (80061fc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80061bc:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80061c0:	6411      	str	r1, [r2, #64]	; 0x40
 80061c2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80061c4:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 80061c8:	9101      	str	r1, [sp, #4]
 80061ca:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061cc:	9302      	str	r3, [sp, #8]
 80061ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80061d0:	f043 0302 	orr.w	r3, r3, #2
 80061d4:	6313      	str	r3, [r2, #48]	; 0x30
 80061d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061de:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80061e0:	f44f 4560 	mov.w	r5, #57344	; 0xe000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061e4:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061e6:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80061e8:	2305      	movs	r3, #5
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061ea:	9e02      	ldr	r6, [sp, #8]
 80061ec:	e7da      	b.n	80061a4 <HAL_SPI_MspInit+0x58>
 80061ee:	bf00      	nop
 80061f0:	40003800 	.word	0x40003800
 80061f4:	40003c00 	.word	0x40003c00
 80061f8:	40023800 	.word	0x40023800
 80061fc:	40020400 	.word	0x40020400

08006200 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006200:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 8006202:	6803      	ldr	r3, [r0, #0]
 8006204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8006208:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM2)
 800620a:	d005      	beq.n	8006218 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800620c:	4a14      	ldr	r2, [pc, #80]	; (8006260 <HAL_TIM_Base_MspInit+0x60>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d012      	beq.n	8006238 <HAL_TIM_Base_MspInit+0x38>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006212:	b003      	add	sp, #12
 8006214:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006218:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800621c:	2200      	movs	r2, #0
 800621e:	9200      	str	r2, [sp, #0]
 8006220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006222:	f042 0201 	orr.w	r2, r2, #1
 8006226:	641a      	str	r2, [r3, #64]	; 0x40
 8006228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	9b00      	ldr	r3, [sp, #0]
}
 8006232:	b003      	add	sp, #12
 8006234:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006238:	2200      	movs	r2, #0
 800623a:	4b0a      	ldr	r3, [pc, #40]	; (8006264 <HAL_TIM_Base_MspInit+0x64>)
 800623c:	9201      	str	r2, [sp, #4]
 800623e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006240:	f041 0102 	orr.w	r1, r1, #2
 8006244:	6419      	str	r1, [r3, #64]	; 0x40
 8006246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800624e:	4611      	mov	r1, r2
 8006250:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006252:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006254:	f7fb f9aa 	bl	80015ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006258:	201d      	movs	r0, #29
 800625a:	f7fb f9dd 	bl	8001618 <HAL_NVIC_EnableIRQ>
}
 800625e:	e7d8      	b.n	8006212 <HAL_TIM_Base_MspInit+0x12>
 8006260:	40000400 	.word	0x40000400
 8006264:	40023800 	.word	0x40023800

08006268 <SVC_Handler>:
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop

0800626c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop

08006270 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006270:	f7fa be98 	b.w	8000fa4 <HAL_IncTick>

08006274 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 8006274:	4b0b      	ldr	r3, [pc, #44]	; (80062a4 <EXTI1_IRQHandler+0x30>)
{
 8006276:	b510      	push	{r4, lr}
	if(arm == 1){
 8006278:	681c      	ldr	r4, [r3, #0]
 800627a:	2c01      	cmp	r4, #1
 800627c:	d004      	beq.n	8006288 <EXTI1_IRQHandler+0x14>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
	HAL_TIM_Base_Start_IT(&htim2);
	launch = 1;
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800627e:	2002      	movs	r0, #2
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8006280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006284:	f7fb bcc4 	b.w	8001c10 <HAL_GPIO_EXTI_IRQHandler>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8006288:	2007      	movs	r0, #7
 800628a:	f7fb f9d3 	bl	8001634 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800628e:	4806      	ldr	r0, [pc, #24]	; (80062a8 <EXTI1_IRQHandler+0x34>)
 8006290:	f7fd fecc 	bl	800402c <HAL_TIM_Base_Start_IT>
	launch = 1;
 8006294:	4b05      	ldr	r3, [pc, #20]	; (80062ac <EXTI1_IRQHandler+0x38>)
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006296:	2002      	movs	r0, #2
	launch = 1;
 8006298:	601c      	str	r4, [r3, #0]
}
 800629a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800629e:	f7fb bcb7 	b.w	8001c10 <HAL_GPIO_EXTI_IRQHandler>
 80062a2:	bf00      	nop
 80062a4:	200000a0 	.word	0x200000a0
 80062a8:	20002424 	.word	0x20002424
 80062ac:	200000a8 	.word	0x200000a8

080062b0 <EXTI9_5_IRQHandler>:
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	sample = 1;
 80062b0:	4b03      	ldr	r3, [pc, #12]	; (80062c0 <EXTI9_5_IRQHandler+0x10>)
 80062b2:	2201      	movs	r2, #1
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80062b4:	f44f 7080 	mov.w	r0, #256	; 0x100
	sample = 1;
 80062b8:	601a      	str	r2, [r3, #0]
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80062ba:	f7fb bca9 	b.w	8001c10 <HAL_GPIO_EXTI_IRQHandler>
 80062be:	bf00      	nop
 80062c0:	200000c0 	.word	0x200000c0

080062c4 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */
	// If the interrupt occurs it means that IMU_INT failed and sample is not set !
	sample = 1;
	err_msg |= 1 << 8;
 80062c4:	4a06      	ldr	r2, [pc, #24]	; (80062e0 <TIM3_IRQHandler+0x1c>)
	sample = 1;
 80062c6:	4907      	ldr	r1, [pc, #28]	; (80062e4 <TIM3_IRQHandler+0x20>)
	err_msg |= 1 << 8;
 80062c8:	6813      	ldr	r3, [r2, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80062ca:	4807      	ldr	r0, [pc, #28]	; (80062e8 <TIM3_IRQHandler+0x24>)
{
 80062cc:	b410      	push	{r4}
	sample = 1;
 80062ce:	2401      	movs	r4, #1
	err_msg |= 1 << 8;
 80062d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	sample = 1;
 80062d4:	600c      	str	r4, [r1, #0]
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80062d6:	f85d 4b04 	ldr.w	r4, [sp], #4
	err_msg |= 1 << 8;
 80062da:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim3);
 80062dc:	f7fd bf66 	b.w	80041ac <HAL_TIM_IRQHandler>
 80062e0:	200000a4 	.word	0x200000a4
 80062e4:	200000c0 	.word	0x200000c0
 80062e8:	20002240 	.word	0x20002240

080062ec <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80062ec:	4801      	ldr	r0, [pc, #4]	; (80062f4 <DMA2_Stream0_IRQHandler+0x8>)
 80062ee:	f7fb baab 	b.w	8001848 <HAL_DMA_IRQHandler>
 80062f2:	bf00      	nop
 80062f4:	20002320 	.word	0x20002320

080062f8 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80062f8:	4801      	ldr	r0, [pc, #4]	; (8006300 <DMA2_Stream2_IRQHandler+0x8>)
 80062fa:	f7fb baa5 	b.w	8001848 <HAL_DMA_IRQHandler>
 80062fe:	bf00      	nop
 8006300:	2000247c 	.word	0x2000247c

08006304 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006304:	4910      	ldr	r1, [pc, #64]	; (8006348 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006306:	4b11      	ldr	r3, [pc, #68]	; (800634c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006308:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800630c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8006310:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006312:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8006316:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006318:	4c0d      	ldr	r4, [pc, #52]	; (8006350 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 800631a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800631c:	f042 0201 	orr.w	r2, r2, #1
 8006320:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006322:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800632a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800632e:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8006330:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006332:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006334:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006338:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800633c:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 800633e:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006340:	608c      	str	r4, [r1, #8]
#endif
}
 8006342:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	e000ed00 	.word	0xe000ed00
 800634c:	40023800 	.word	0x40023800
 8006350:	24003010 	.word	0x24003010

08006354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006354:	f8df d034 	ldr.w	sp, [pc, #52]	; 800638c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006358:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800635a:	e003      	b.n	8006364 <LoopCopyDataInit>

0800635c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800635c:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800635e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006360:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006362:	3104      	adds	r1, #4

08006364 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006364:	480b      	ldr	r0, [pc, #44]	; (8006394 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006366:	4b0c      	ldr	r3, [pc, #48]	; (8006398 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006368:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800636a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800636c:	d3f6      	bcc.n	800635c <CopyDataInit>
  ldr  r2, =_sbss
 800636e:	4a0b      	ldr	r2, [pc, #44]	; (800639c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006370:	e002      	b.n	8006378 <LoopFillZerobss>

08006372 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006372:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006374:	f842 3b04 	str.w	r3, [r2], #4

08006378 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006378:	4b09      	ldr	r3, [pc, #36]	; (80063a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800637a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800637c:	d3f9      	bcc.n	8006372 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800637e:	f7ff ffc1 	bl	8006304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006382:	f000 f817 	bl	80063b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006386:	f7ff f9bf 	bl	8005708 <main>
  bx  lr    
 800638a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800638c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006390:	080066a0 	.word	0x080066a0
  ldr  r0, =_sdata
 8006394:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006398:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 800639c:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 80063a0:	200024dc 	.word	0x200024dc

080063a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80063a4:	e7fe      	b.n	80063a4 <ADC_IRQHandler>
	...

080063a8 <__errno>:
 80063a8:	4b01      	ldr	r3, [pc, #4]	; (80063b0 <__errno+0x8>)
 80063aa:	6818      	ldr	r0, [r3, #0]
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	20000010 	.word	0x20000010

080063b4 <__libc_init_array>:
 80063b4:	b570      	push	{r4, r5, r6, lr}
 80063b6:	4e0d      	ldr	r6, [pc, #52]	; (80063ec <__libc_init_array+0x38>)
 80063b8:	4c0d      	ldr	r4, [pc, #52]	; (80063f0 <__libc_init_array+0x3c>)
 80063ba:	1ba4      	subs	r4, r4, r6
 80063bc:	10a4      	asrs	r4, r4, #2
 80063be:	2500      	movs	r5, #0
 80063c0:	42a5      	cmp	r5, r4
 80063c2:	d109      	bne.n	80063d8 <__libc_init_array+0x24>
 80063c4:	4e0b      	ldr	r6, [pc, #44]	; (80063f4 <__libc_init_array+0x40>)
 80063c6:	4c0c      	ldr	r4, [pc, #48]	; (80063f8 <__libc_init_array+0x44>)
 80063c8:	f000 f938 	bl	800663c <_init>
 80063cc:	1ba4      	subs	r4, r4, r6
 80063ce:	10a4      	asrs	r4, r4, #2
 80063d0:	2500      	movs	r5, #0
 80063d2:	42a5      	cmp	r5, r4
 80063d4:	d105      	bne.n	80063e2 <__libc_init_array+0x2e>
 80063d6:	bd70      	pop	{r4, r5, r6, pc}
 80063d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063dc:	4798      	blx	r3
 80063de:	3501      	adds	r5, #1
 80063e0:	e7ee      	b.n	80063c0 <__libc_init_array+0xc>
 80063e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063e6:	4798      	blx	r3
 80063e8:	3501      	adds	r5, #1
 80063ea:	e7f2      	b.n	80063d2 <__libc_init_array+0x1e>
 80063ec:	08006698 	.word	0x08006698
 80063f0:	08006698 	.word	0x08006698
 80063f4:	08006698 	.word	0x08006698
 80063f8:	0800669c 	.word	0x0800669c

080063fc <memcpy>:
 80063fc:	b510      	push	{r4, lr}
 80063fe:	1e43      	subs	r3, r0, #1
 8006400:	440a      	add	r2, r1
 8006402:	4291      	cmp	r1, r2
 8006404:	d100      	bne.n	8006408 <memcpy+0xc>
 8006406:	bd10      	pop	{r4, pc}
 8006408:	f811 4b01 	ldrb.w	r4, [r1], #1
 800640c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006410:	e7f7      	b.n	8006402 <memcpy+0x6>

08006412 <memset>:
 8006412:	4402      	add	r2, r0
 8006414:	4603      	mov	r3, r0
 8006416:	4293      	cmp	r3, r2
 8006418:	d100      	bne.n	800641c <memset+0xa>
 800641a:	4770      	bx	lr
 800641c:	f803 1b01 	strb.w	r1, [r3], #1
 8006420:	e7f9      	b.n	8006416 <memset+0x4>
	...

08006424 <sqrt>:
 8006424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006428:	ed2d 8b02 	vpush	{d8}
 800642c:	b08b      	sub	sp, #44	; 0x2c
 800642e:	ec55 4b10 	vmov	r4, r5, d0
 8006432:	f000 f851 	bl	80064d8 <__ieee754_sqrt>
 8006436:	4b26      	ldr	r3, [pc, #152]	; (80064d0 <sqrt+0xac>)
 8006438:	eeb0 8a40 	vmov.f32	s16, s0
 800643c:	eef0 8a60 	vmov.f32	s17, s1
 8006440:	f993 6000 	ldrsb.w	r6, [r3]
 8006444:	1c73      	adds	r3, r6, #1
 8006446:	d02a      	beq.n	800649e <sqrt+0x7a>
 8006448:	4622      	mov	r2, r4
 800644a:	462b      	mov	r3, r5
 800644c:	4620      	mov	r0, r4
 800644e:	4629      	mov	r1, r5
 8006450:	f7fa fb2c 	bl	8000aac <__aeabi_dcmpun>
 8006454:	4607      	mov	r7, r0
 8006456:	bb10      	cbnz	r0, 800649e <sqrt+0x7a>
 8006458:	f04f 0800 	mov.w	r8, #0
 800645c:	f04f 0900 	mov.w	r9, #0
 8006460:	4642      	mov	r2, r8
 8006462:	464b      	mov	r3, r9
 8006464:	4620      	mov	r0, r4
 8006466:	4629      	mov	r1, r5
 8006468:	f7fa faf8 	bl	8000a5c <__aeabi_dcmplt>
 800646c:	b1b8      	cbz	r0, 800649e <sqrt+0x7a>
 800646e:	2301      	movs	r3, #1
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	4b18      	ldr	r3, [pc, #96]	; (80064d4 <sqrt+0xb0>)
 8006474:	9301      	str	r3, [sp, #4]
 8006476:	9708      	str	r7, [sp, #32]
 8006478:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800647c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006480:	b9b6      	cbnz	r6, 80064b0 <sqrt+0x8c>
 8006482:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006486:	4668      	mov	r0, sp
 8006488:	f000 f8d6 	bl	8006638 <matherr>
 800648c:	b1d0      	cbz	r0, 80064c4 <sqrt+0xa0>
 800648e:	9b08      	ldr	r3, [sp, #32]
 8006490:	b11b      	cbz	r3, 800649a <sqrt+0x76>
 8006492:	f7ff ff89 	bl	80063a8 <__errno>
 8006496:	9b08      	ldr	r3, [sp, #32]
 8006498:	6003      	str	r3, [r0, #0]
 800649a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800649e:	eeb0 0a48 	vmov.f32	s0, s16
 80064a2:	eef0 0a68 	vmov.f32	s1, s17
 80064a6:	b00b      	add	sp, #44	; 0x2c
 80064a8:	ecbd 8b02 	vpop	{d8}
 80064ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064b0:	4642      	mov	r2, r8
 80064b2:	464b      	mov	r3, r9
 80064b4:	4640      	mov	r0, r8
 80064b6:	4649      	mov	r1, r9
 80064b8:	f7fa f988 	bl	80007cc <__aeabi_ddiv>
 80064bc:	2e02      	cmp	r6, #2
 80064be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80064c2:	d1e0      	bne.n	8006486 <sqrt+0x62>
 80064c4:	f7ff ff70 	bl	80063a8 <__errno>
 80064c8:	2321      	movs	r3, #33	; 0x21
 80064ca:	6003      	str	r3, [r0, #0]
 80064cc:	e7df      	b.n	800648e <sqrt+0x6a>
 80064ce:	bf00      	nop
 80064d0:	20000074 	.word	0x20000074
 80064d4:	08006688 	.word	0x08006688

080064d8 <__ieee754_sqrt>:
 80064d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064dc:	ec55 4b10 	vmov	r4, r5, d0
 80064e0:	4e54      	ldr	r6, [pc, #336]	; (8006634 <__ieee754_sqrt+0x15c>)
 80064e2:	43ae      	bics	r6, r5
 80064e4:	ee10 0a10 	vmov	r0, s0
 80064e8:	462b      	mov	r3, r5
 80064ea:	462a      	mov	r2, r5
 80064ec:	4621      	mov	r1, r4
 80064ee:	d113      	bne.n	8006518 <__ieee754_sqrt+0x40>
 80064f0:	ee10 2a10 	vmov	r2, s0
 80064f4:	462b      	mov	r3, r5
 80064f6:	ee10 0a10 	vmov	r0, s0
 80064fa:	4629      	mov	r1, r5
 80064fc:	f7fa f83c 	bl	8000578 <__aeabi_dmul>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4620      	mov	r0, r4
 8006506:	4629      	mov	r1, r5
 8006508:	f7f9 fe84 	bl	8000214 <__adddf3>
 800650c:	4604      	mov	r4, r0
 800650e:	460d      	mov	r5, r1
 8006510:	ec45 4b10 	vmov	d0, r4, r5
 8006514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006518:	2d00      	cmp	r5, #0
 800651a:	dc10      	bgt.n	800653e <__ieee754_sqrt+0x66>
 800651c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006520:	4330      	orrs	r0, r6
 8006522:	d0f5      	beq.n	8006510 <__ieee754_sqrt+0x38>
 8006524:	b15d      	cbz	r5, 800653e <__ieee754_sqrt+0x66>
 8006526:	ee10 2a10 	vmov	r2, s0
 800652a:	462b      	mov	r3, r5
 800652c:	4620      	mov	r0, r4
 800652e:	4629      	mov	r1, r5
 8006530:	f7f9 fe6e 	bl	8000210 <__aeabi_dsub>
 8006534:	4602      	mov	r2, r0
 8006536:	460b      	mov	r3, r1
 8006538:	f7fa f948 	bl	80007cc <__aeabi_ddiv>
 800653c:	e7e6      	b.n	800650c <__ieee754_sqrt+0x34>
 800653e:	151b      	asrs	r3, r3, #20
 8006540:	d10c      	bne.n	800655c <__ieee754_sqrt+0x84>
 8006542:	2a00      	cmp	r2, #0
 8006544:	d06d      	beq.n	8006622 <__ieee754_sqrt+0x14a>
 8006546:	2000      	movs	r0, #0
 8006548:	02d6      	lsls	r6, r2, #11
 800654a:	d56e      	bpl.n	800662a <__ieee754_sqrt+0x152>
 800654c:	1e44      	subs	r4, r0, #1
 800654e:	1b1b      	subs	r3, r3, r4
 8006550:	f1c0 0420 	rsb	r4, r0, #32
 8006554:	fa21 f404 	lsr.w	r4, r1, r4
 8006558:	4322      	orrs	r2, r4
 800655a:	4081      	lsls	r1, r0
 800655c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006560:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006564:	07dd      	lsls	r5, r3, #31
 8006566:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800656a:	bf42      	ittt	mi
 800656c:	0052      	lslmi	r2, r2, #1
 800656e:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8006572:	0049      	lslmi	r1, r1, #1
 8006574:	1058      	asrs	r0, r3, #1
 8006576:	2500      	movs	r5, #0
 8006578:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800657c:	441a      	add	r2, r3
 800657e:	0049      	lsls	r1, r1, #1
 8006580:	2316      	movs	r3, #22
 8006582:	462c      	mov	r4, r5
 8006584:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006588:	19a7      	adds	r7, r4, r6
 800658a:	4297      	cmp	r7, r2
 800658c:	bfde      	ittt	le
 800658e:	1bd2      	suble	r2, r2, r7
 8006590:	19bc      	addle	r4, r7, r6
 8006592:	19ad      	addle	r5, r5, r6
 8006594:	0052      	lsls	r2, r2, #1
 8006596:	3b01      	subs	r3, #1
 8006598:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800659c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80065a0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80065a4:	d1f0      	bne.n	8006588 <__ieee754_sqrt+0xb0>
 80065a6:	f04f 0e20 	mov.w	lr, #32
 80065aa:	469c      	mov	ip, r3
 80065ac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80065b0:	42a2      	cmp	r2, r4
 80065b2:	eb06 070c 	add.w	r7, r6, ip
 80065b6:	dc02      	bgt.n	80065be <__ieee754_sqrt+0xe6>
 80065b8:	d112      	bne.n	80065e0 <__ieee754_sqrt+0x108>
 80065ba:	428f      	cmp	r7, r1
 80065bc:	d810      	bhi.n	80065e0 <__ieee754_sqrt+0x108>
 80065be:	2f00      	cmp	r7, #0
 80065c0:	eb07 0c06 	add.w	ip, r7, r6
 80065c4:	da34      	bge.n	8006630 <__ieee754_sqrt+0x158>
 80065c6:	f1bc 0f00 	cmp.w	ip, #0
 80065ca:	db31      	blt.n	8006630 <__ieee754_sqrt+0x158>
 80065cc:	f104 0801 	add.w	r8, r4, #1
 80065d0:	1b12      	subs	r2, r2, r4
 80065d2:	428f      	cmp	r7, r1
 80065d4:	bf88      	it	hi
 80065d6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80065da:	1bc9      	subs	r1, r1, r7
 80065dc:	4433      	add	r3, r6
 80065de:	4644      	mov	r4, r8
 80065e0:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80065e4:	f1be 0e01 	subs.w	lr, lr, #1
 80065e8:	443a      	add	r2, r7
 80065ea:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80065ee:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80065f2:	d1dd      	bne.n	80065b0 <__ieee754_sqrt+0xd8>
 80065f4:	430a      	orrs	r2, r1
 80065f6:	d006      	beq.n	8006606 <__ieee754_sqrt+0x12e>
 80065f8:	1c5c      	adds	r4, r3, #1
 80065fa:	bf13      	iteet	ne
 80065fc:	3301      	addne	r3, #1
 80065fe:	3501      	addeq	r5, #1
 8006600:	4673      	moveq	r3, lr
 8006602:	f023 0301 	bicne.w	r3, r3, #1
 8006606:	106a      	asrs	r2, r5, #1
 8006608:	085b      	lsrs	r3, r3, #1
 800660a:	07e9      	lsls	r1, r5, #31
 800660c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006610:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006614:	bf48      	it	mi
 8006616:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800661a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800661e:	461c      	mov	r4, r3
 8006620:	e776      	b.n	8006510 <__ieee754_sqrt+0x38>
 8006622:	0aca      	lsrs	r2, r1, #11
 8006624:	3b15      	subs	r3, #21
 8006626:	0549      	lsls	r1, r1, #21
 8006628:	e78b      	b.n	8006542 <__ieee754_sqrt+0x6a>
 800662a:	0052      	lsls	r2, r2, #1
 800662c:	3001      	adds	r0, #1
 800662e:	e78b      	b.n	8006548 <__ieee754_sqrt+0x70>
 8006630:	46a0      	mov	r8, r4
 8006632:	e7cd      	b.n	80065d0 <__ieee754_sqrt+0xf8>
 8006634:	7ff00000 	.word	0x7ff00000

08006638 <matherr>:
 8006638:	2000      	movs	r0, #0
 800663a:	4770      	bx	lr

0800663c <_init>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	bf00      	nop
 8006640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006642:	bc08      	pop	{r3}
 8006644:	469e      	mov	lr, r3
 8006646:	4770      	bx	lr

08006648 <_fini>:
 8006648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664a:	bf00      	nop
 800664c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800664e:	bc08      	pop	{r3}
 8006650:	469e      	mov	lr, r3
 8006652:	4770      	bx	lr
