# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../decoder_top/Absoluter_32.v" \
"../../../../../decoder_top/Absoluter_adder.v" \
"../../../../../decoder_top/AdderWc_pipelined.v" \
"../../../../../decoder_top/Dmem_SRQtype.v" \
"../../../../../decoder_top/Dmem_circ0_scripted.v" \
"../../../../../decoder_top/Dmem_circ10_scripted.v" \
"../../../../../decoder_top/Dmem_circ11_scripted.v" \
"../../../../../decoder_top/Dmem_circ12_scripted.v" \
"../../../../../decoder_top/Dmem_circ13_scripted.v" \
"../../../../../decoder_top/Dmem_circ14_scripted.v" \
"../../../../../decoder_top/Dmem_circ15_scripted.v" \
"../../../../../decoder_top/Dmem_circ1_scripted.v" \
"../../../../../decoder_top/Dmem_circ2_scripted.v" \
"../../../../../decoder_top/Dmem_circ3_scripted.v" \
"../../../../../decoder_top/Dmem_circ4_scripted.v" \
"../../../../../decoder_top/Dmem_circ5_scripted.v" \
"../../../../../decoder_top/Dmem_circ6_scripted.v" \
"../../../../../decoder_top/Dmem_circ7_scripted.v" \
"../../../../../decoder_top/Dmem_circ8_scripted.v" \
"../../../../../decoder_top/Dmem_circ9_scripted.v" \
"../../../../../decoder_top/E_mem_ne_bram.v" \
"../../../../../decoder_top/LMem0To1_511_circ0_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ10_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ11_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ12_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ13_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ14_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ15_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ1_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ2_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ3_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ4_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ5_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ6_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ7_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ8_scripted.v" \
"../../../../../decoder_top/LMem0To1_511_circ9_scripted.v" \
"../../../../../decoder_top/LMem1To0_511_circ0_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ10_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ11_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ12_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ13_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ14_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ15_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ1_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ2_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ3_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ4_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ5_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ6_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ7_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ8_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/LMem1To0_511_circ9_combined_ns_yu_scripted_h1.v" \
"../../../../../decoder_top/Lmem_SRQtype_combined_ns_reginout2pipe.v" \
"../../../../../decoder_top/NormaliseWc.v" \
"../../../../../decoder_top/NormaliserW.v" \
"../../../../../decoder_top/SISO_LMEM_pipelined.v" \
"../../../../../decoder_top/Subtractor_pipelined.v" \
"../../../../../decoder_top/adderW2.v" \
"../../../../../decoder_top/controller_pipe.v" \
"../../../../../decoder_top/emsggen.v" \
"../../../../../decoder_top/m16VG.v" \
"../../../../../decoder_top/m2VG_pipelined_2.v" \
"../../../../../decoder_top/m32VG.v" \
"../../../../../decoder_top/m4VG.v" \
"../../../../../decoder_top/m8VG.v" \
"../../../../../decoder_top/ne_rowcomputer_SRQ_p26.v" \
"../../../../../decoder_top/recovunit_dp.v" \
"../../../../../decoder_top/subtract_2.v" \
"../../../../../decoder_top/subtractor_32.v" \
"../../../../Verification.srcs/sources_1/new/tb_full_decoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
