Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  6 16:06:32 2018
| Host         : DESKTOP-JV0CNOI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+------------------------------------+------------------+----------------+
|  U_CLK/inst/clk_out1 | U_AI/U_EN/Q[1]           |                                    |                1 |              1 |
|  U_CLK/inst/clk_out1 |                          |                                    |                2 |              4 |
|  U_CLK/inst/clk_out1 |                          | reset_IBUF                         |                1 |              4 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/dato2_reg_0 |                                    |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/dato1_reg_1 |                                    |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_AI/U_EN/en_4           |                                    |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_AI/U_EN/en_4           | U_AI/U_MICRO/cuenta_reg[8]_i_1_n_0 |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_AI/U_EN/Q[1]           | U_AI/U_PWM/r_reg[8]_i_1_n_0        |                3 |              9 |
+----------------------+--------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 8      |                     3 |
| 9      |                     2 |
+--------+-----------------------+


