# VHDL projekt
### Members

* Andrej (Ministerstvo FPGA a ministerstvo ochrany pred slabými prúdmi)

### Overview

[Prezentácia vysvetľujúca funkciu projektu.](https://docs.google.com/presentation/d/1sv5rrbzjL-Dh-JBLwdyhGXc1aSj_G6MQAJoZFdU_K2A/edit?usp=sharing)

### Fotky jednotlivých stavov 
* Hodiny
![image](https://github.com/user-attachments/assets/038b4227-6a99-4dee-aa89-90a7492eb13b)
* Aktivovaný budík
![image](https://github.com/user-attachments/assets/ad3510cd-0781-447b-9b1a-71479221e37b)
* Budík počítajúc nadol
![image](https://github.com/user-attachments/assets/25a2997a-cdd2-4128-ab67-2c04ebfcd91a)
* Stopky
![image](https://github.com/user-attachments/assets/51ca16be-31fb-483e-9170-c291e90f5955)

## Zdroje

1. [Online testbench Generator by Bertrand Gros.](https://vhdl.lapinoo.net/)
2. [[Modul bin2seg použitý v zdrojovom kóde]](https://github.com/tomas-fryza/vhdl-labs/tree/master/lab3-segment)
3. [[Modul clock_enable použitý v zdrojovom kóde]](https://github.com/tomas-fryza/vhdl-labs/tree/master/lab5-counter)
