// Seed: 2472587238
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    output wire id_6,
    input supply1 id_7,
    output tri1 id_8
);
  wire id_10, id_11;
  assign id_0  = 1'b0;
  assign id_10 = 1;
  logic id_12;
  assign id_11 = id_7 - -1'd0;
  assign id_6  = id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    input wor id_0[id_1  &  1 : -1],
    output tri0 _id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wor id_5
);
  wire ["" : 1] id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_4,
      id_5,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
