# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# 14 compiles, 0 failed with no errors.
# Load canceled
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:04:02 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# ** Error: (vsim-3033) Instantiation of 'MEM_WB' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 280
#         Searched libraries:
#             C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/work
# Error loading design
# End time: 12:04:02 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:04:50 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
# ** Error: (vsim-3063) Port 'RegDst' not found in the connected module (7th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Error: (vsim-3063) Port 'ALUSrc' not found in the connected module (8th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Error: (vsim-3063) Port 'ALUSrc_out' not found in the connected module (20th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RtAddr_out'. The port definition is at: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/ID_EX.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'Src1'. The port definition is at: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/Mux5b.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/mux5b File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 232
# ** Error: (vsim-3063) Port 'MemReadData' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Memory_WriteBack File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 280
# Error loading design
# End time: 12:04:51 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 4, Warnings: 4
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:07:31 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
# ** Error: (vsim-3063) Port 'ALUSrc_in' not found in the connected module (8th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Error: (vsim-3063) Port 'ALUSrc_out' not found in the connected module (20th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RtAddr_out'. The port definition is at: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/ID_EX.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/Decode_Execute File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'Src1'. The port definition is at: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/Mux5b.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_I_PipelineCPU/UUT/mux5b File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/I_PipelineCPU.v Line: 232
# Error loading design
# End time: 12:07:31 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:10:37 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
add wave -position insertpoint sim:/tb_I_PipelineCPU/*
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
quit -sim
# End time: 12:12:58 on Jun 03,2021, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
vsim -gui work.tb_I_PipelineCPU
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:20:09 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Fetch_Decode/*
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
restart -f
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Decode_Execute/*
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
restart -f
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Execute_Memory/*
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# End time: 12:27:21 on Jun 03,2021, Elapsed time: 0:07:12
# Errors: 0, Warnings: 2
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:27:21 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
add wave -position insertpoint sim:/tb_I_PipelineCPU/*
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Execute_Memory/*
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Memory_WriteBack/*
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# End time: 12:30:37 on Jun 03,2021, Elapsed time: 0:03:16
# Errors: 0, Warnings: 2
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:30:37 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
add wave -position insertpoint sim:/tb_I_PipelineCPU/*
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Memory_WriteBack/*
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# End time: 12:34:32 on Jun 03,2021, Elapsed time: 0:03:55
# Errors: 0, Warnings: 2
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:34:32 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
add wave -position insertpoint sim:/tb_I_PipelineCPU/*
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Memory_WriteBack/*
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Data_Memory/*
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Fetch_Decode/*
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Decode_Execute/*
add wave -position insertpoint sim:/tb_I_PipelineCPU/UUT/Execute_Memory/*
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of DM.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of I_PipelineCPU.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of IM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of Mux5b.v was successful.
# Compile of Mux32b.v was successful.
# Compile of RF.v was successful.
# Compile of tb_I_PipelineCPU.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.tb_I_PipelineCPU
# End time: 12:56:30 on Jun 03,2021, Elapsed time: 0:21:58
# Errors: 0, Warnings: 2
# vsim -gui work.tb_I_PipelineCPU 
# Start time: 12:56:30 on Jun 03,2021
# Loading work.tb_I_PipelineCPU
# Loading work.I_PipelineCPU
# Loading work.IM
# Loading work.Adder
# Loading work.IF_ID
# Loading work.Control
# Loading work.RF
# Loading work.ID_EX
# Loading work.Mux32b
# Loading work.ALU
# Loading work.ALU_Control
# Loading work.Mux5b
# Loading work.EX_MEM
# Loading work.DM
# Loading work.MEM_WB
# WARNING: No extended dataflow license exists
run -all
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v(146)
#    Time: 630 ns  Iteration: 1  Instance: /tb_I_PipelineCPU
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 2/tb_I_PipelineCPU.v line 146
