# group10_finalproject
COA final project to build a 16-bit CPU in Logisim and a 32-bit CPU with VHDL
