// Seed: 655512973
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    output wire id_6
    , id_27,
    output tri0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri module_0,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    output uwire id_17,
    output tri1 id_18,
    output uwire id_19,
    output tri0 id_20,
    input tri1 id_21,
    output tri id_22,
    input tri0 id_23,
    input supply1 id_24,
    input tri0 id_25
);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wand  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  =  id_25  ==  1 'h0 ;
  assign id_15 = id_14 !== 1;
  module_0(
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0
  );
  wire id_33;
  wire id_34;
  assign id_1 = 1;
  wire id_35;
  wire id_36;
endmodule
