<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › aty › mach64_gx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mach64_gx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  ATI Mach64 GX Support</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/fb.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &lt;video/mach64.h&gt;</span>
<span class="cp">#include &quot;atyfb.h&quot;</span>

<span class="cm">/* Definitions for the ICS 2595 == ATI 18818_1 Clockchip */</span>

<span class="cp">#define REF_FREQ_2595       1432	</span><span class="cm">/*  14.33 MHz  (exact   14.31818) */</span><span class="cp"></span>
<span class="cp">#define REF_DIV_2595          46	</span><span class="cm">/* really 43 on ICS 2595 !!!  */</span><span class="cp"></span>
				  <span class="cm">/* ohne Prescaler */</span>
<span class="cp">#define MAX_FREQ_2595      15938	</span><span class="cm">/* 159.38 MHz  (really 170.486) */</span><span class="cp"></span>
<span class="cp">#define MIN_FREQ_2595       8000	</span><span class="cm">/*  80.00 MHz  (        85.565) */</span><span class="cp"></span>
				  <span class="cm">/* mit Prescaler 2, 4, 8 */</span>
<span class="cp">#define ABS_MIN_FREQ_2595   1000	</span><span class="cm">/*  10.00 MHz  (really  10.697) */</span><span class="cp"></span>
<span class="cp">#define N_ADJ_2595           257</span>

<span class="cp">#define STOP_BITS_2595     0x1800</span>


<span class="cp">#define MIN_N_408		2</span>

<span class="cp">#define MIN_N_1703		6</span>

<span class="cp">#define MIN_M		2</span>
<span class="cp">#define MAX_M		30</span>
<span class="cp">#define MIN_N		35</span>
<span class="cp">#define MAX_N		255-8</span>


    <span class="cm">/*</span>
<span class="cm">     *  Support Functions</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_dac_waste4</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_StrobeClock</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">26</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">CLOCK_STROBE</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>


    <span class="cm">/*</span>
<span class="cm">     *  IBM RGB514 DAC and Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_st_514</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="cm">/* right addr byte */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_W_INDEX</span><span class="p">,</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="cm">/* left addr byte */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">,</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_MASK</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_set_dac_514</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			   <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">accel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">pixel_dly</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">misc2_cntl</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">pixel_rep</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">pixel_cntl_index</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">pixel_cntl_v1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tab</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mh">0x41</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x71</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">},</span>	<span class="cm">/* 8 bpp */</span>
		<span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span>	<span class="cm">/* 555 */</span>
		<span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* XRGB */</span>
	<span class="p">};</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
	<span class="nl">default:</span>
		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x90</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* VRAM Mask Low */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x04</span><span class="p">,</span> <span class="n">tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pixel_dly</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Horizontal Sync Control */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Power Management */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Misc Clock Control */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x71</span><span class="p">,</span> <span class="n">tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">misc2_cntl</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Misc Control 2 */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x0a</span><span class="p">,</span> <span class="n">tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pixel_rep</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Pixel Format */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="n">tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pixel_cntl_index</span><span class="p">,</span> <span class="n">tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pixel_cntl_v1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="cm">/* Misc Control 2 / 16 BPP Control / 32 BPP Control */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_var_to_pll_514</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vclk_per</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 *  FIXME: use real calculations instead of using fixed values from the old</span>
<span class="cm">	 *         driver</span>
<span class="cm">	 */</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">limit</span><span class="p">;</span>	<span class="cm">/* pixlock rounding limit (arbitrary) */</span>
		<span class="n">u8</span> <span class="n">m</span><span class="p">;</span>		<span class="cm">/* (df&lt;&lt;6) | vco_div_count */</span>
		<span class="n">u8</span> <span class="n">n</span><span class="p">;</span>		<span class="cm">/* ref_div_count */</span>
	<span class="p">}</span> <span class="n">RGB514_clocks</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
		<span class="mi">8000</span><span class="p">,</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">9</span><span class="p">},</span>	<span class="cm">/*  7395 ps / 135.2273 MHz */</span>
		<span class="p">{</span>
		<span class="mi">10000</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>	<span class="cm">/*  9977 ps / 100.2273 MHz */</span>
		<span class="p">{</span>
		<span class="mi">13000</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>	<span class="cm">/* 12509 ps /  79.9432 MHz */</span>
		<span class="p">{</span>
		<span class="mi">14000</span><span class="p">,</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>	<span class="cm">/* 13394 ps /  74.6591 MHz */</span>
		<span class="p">{</span>
		<span class="mi">16000</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>	<span class="cm">/* 15378 ps /  65.0284 MHz */</span>
		<span class="p">{</span>
		<span class="mi">25000</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>	<span class="cm">/* 17460 ps /  57.2727 MHz */</span>
		<span class="p">{</span>
		<span class="mi">50000</span><span class="p">,</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>	<span class="cm">/* 33145 ps /  30.1705 MHz */</span>
	<span class="p">};</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">RGB514_clocks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vclk_per</span> <span class="o">&lt;=</span> <span class="n">RGB514_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">limit</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">m</span> <span class="o">=</span> <span class="n">RGB514_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">m</span><span class="p">;</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">n</span> <span class="o">=</span> <span class="n">RGB514_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">n</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">aty_pll_514_to_var</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			      <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">df</span><span class="p">,</span> <span class="n">vco_div_count</span><span class="p">,</span> <span class="n">ref_div_count</span><span class="p">;</span>

	<span class="n">df</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">m</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">vco_div_count</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">m</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="n">ref_div_count</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">n</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">ref_clk_per</span> <span class="o">*</span> <span class="n">ref_div_count</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">df</span><span class="p">))</span><span class="o">/</span>
	    		<span class="p">(</span><span class="n">vco_div_count</span> <span class="o">+</span> <span class="mi">65</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_set_pll_514</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			    <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>

	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* DAC Operation */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* PLL Control 1 */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x70</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Misc Control 1 */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x8f</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* PLL Ref. Divider Input */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Sync Control */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Power Management */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">m</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* F0 / M0 */</span>
	<span class="n">aty_st_514</span><span class="p">(</span><span class="mh">0x21</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ibm514</span><span class="p">.</span><span class="n">n</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* F1 / N0 */</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_dac_ops</span> <span class="n">aty_dac_ibm514</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_dac</span>	<span class="o">=</span> <span class="n">aty_set_dac_514</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_ibm514</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="n">aty_var_to_pll_514</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="n">aty_pll_514_to_var</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">aty_set_pll_514</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  ATI 68860-B DAC</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_set_dac_ATI68860_B</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				  <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="n">accel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gModeReg</span><span class="p">,</span> <span class="n">devSetupRegA</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">gModeReg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0x83</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span>
		    <span class="mh">0x60</span> <span class="o">|</span> <span class="mh">0x00</span> <span class="cm">/*(info-&gt;mach64DAC8Bit ? 0x00 : 0x01) */</span> <span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0xA0</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0xA1</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0xC0</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0xE3</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">accel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gModeReg</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">devSetupRegA</span> <span class="o">=</span> <span class="mh">0x61</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DAC_EXT_SEL_RS2</span><span class="p">)</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS3</span><span class="p">,</span>
		 <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x1D</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">gModeReg</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">temp</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS2</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">smem_len</span> <span class="o">&lt;</span> <span class="n">ONE_MB</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">smem_len</span> <span class="o">==</span> <span class="n">ONE_MB</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x0C</span><span class="p">;</span>

	<span class="cm">/* The following assumes that the BIOS has correctly set R7 of the</span>
<span class="cm">	 * Device Setup Register A at boot time.</span>
<span class="cm">	 */</span>
<span class="cp">#define A860_DELAY_L	0x80</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="p">(</span><span class="n">devSetupRegA</span> <span class="o">|</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">A860_DELAY_L</span><span class="p">),</span>
		 <span class="n">par</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DAC_EXT_SEL_RS2</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS3</span><span class="p">)),</span>
		 <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">BUS_CNTL</span><span class="p">,</span> <span class="mh">0x890e20f1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mh">0x47052100</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_dac_ops</span> <span class="n">aty_dac_ati68860b</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_dac</span>	<span class="o">=</span> <span class="n">aty_set_dac_ATI68860_B</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  AT&amp;T 21C498 DAC</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_set_dac_ATT21C498</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				 <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span>
				 <span class="n">u32</span> <span class="n">accel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dotClock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">muxmode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">DACMask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dotClock</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dotClock</span> <span class="o">&gt;</span> <span class="mi">8000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0x24</span><span class="p">;</span>
			<span class="n">muxmode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:
		<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0x16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0x36</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0xE6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">DACMask</span> <span class="o">=</span> <span class="mh">0xE6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="cm">/* info-&gt;mach64DAC8Bit */</span> <span class="p">)</span>
		<span class="n">DACMask</span> <span class="o">|=</span> <span class="mh">0x02</span><span class="p">;</span>

	<span class="n">aty_dac_waste4</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">DACMask</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">BUS_CNTL</span><span class="p">,</span> <span class="mh">0x890e20f1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mh">0x00072000</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">muxmode</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_dac_ops</span> <span class="n">aty_dac_att21c498</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_dac</span>	<span class="o">=</span> <span class="n">aty_set_dac_ATT21C498</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  ATI 18818 / ICS 2595 Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_var_to_pll_18818</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vclk_per</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">MHz100</span><span class="p">;</span>		<span class="cm">/* in 0.01 MHz */</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">post_divider</span><span class="p">;</span>

	<span class="cm">/* Calculate the programming word */</span>
	<span class="n">MHz100</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="n">vclk_per</span><span class="p">;</span>

	<span class="n">program_bits</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">post_divider</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">MHz100</span> <span class="o">&gt;</span> <span class="n">MAX_FREQ_2595</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">MHz100</span> <span class="o">=</span> <span class="n">MAX_FREQ_2595</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">MHz100</span> <span class="o">&lt;</span> <span class="n">ABS_MIN_FREQ_2595</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">program_bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* MHz100 = 257 */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">MHz100</span> <span class="o">&lt;</span> <span class="n">MIN_FREQ_2595</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">MHz100</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">post_divider</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">MHz100</span> <span class="o">*=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">MHz100</span> <span class="o">=</span> <span class="p">(</span><span class="n">REF_DIV_2595</span> <span class="o">*</span> <span class="n">MHz100</span><span class="p">)</span> <span class="o">/</span> <span class="n">REF_FREQ_2595</span><span class="p">;</span>
 
	<span class="n">MHz100</span> <span class="o">+=</span> <span class="mi">500</span><span class="p">;</span>		<span class="cm">/* + 0.5 round */</span>
	<span class="n">MHz100</span> <span class="o">/=</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">program_bits</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">program_bits</span> <span class="o">=</span> <span class="n">MHz100</span> <span class="o">-</span> <span class="n">N_ADJ_2595</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">post_divider</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">program_bits</span> <span class="o">|=</span> <span class="mh">0x0600</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">program_bits</span> <span class="o">|=</span> <span class="mh">0x0400</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">program_bits</span> <span class="o">|=</span> <span class="mh">0x0200</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8</span>:
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">program_bits</span> <span class="o">|=</span> <span class="n">STOP_BITS_2595</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span> <span class="o">=</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">post_divider</span> <span class="o">=</span> <span class="n">post_divider</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span> <span class="o">=</span> <span class="n">vclk_per</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">aty_pll_18818_to_var</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span><span class="p">);</span>	<span class="cm">/* default for now */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_ICS2595_put1bit</span><span class="p">(</span><span class="n">u8</span> <span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">&amp;=</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x04</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x08</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
		 <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_StrobeClock</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x08</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
		 <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_StrobeClock</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_set_pll18818</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			     <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">locationAddr</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">old_clock_cntl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">old_crtc_ext_disp</span><span class="p">;</span>

	<span class="n">old_clock_cntl</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">old_crtc_ext_disp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span>
		 <span class="n">old_crtc_ext_disp</span> <span class="o">|</span> <span class="p">(</span><span class="n">CRTC_EXT_DISP_EN</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>		<span class="cm">/* delay for 50 (15) ms */</span>

	<span class="n">program_bits</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span><span class="p">;</span>
	<span class="n">locationAddr</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span><span class="p">;</span>

	<span class="cm">/* Program the clock chip */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Strobe = 0 */</span>
	<span class="n">aty_StrobeClock</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Strobe = 0 */</span>
	<span class="n">aty_StrobeClock</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>

	<span class="n">aty_ICS2595_put1bit</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Send start bits */</span>
	<span class="n">aty_ICS2595_put1bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Start bit */</span>
	<span class="n">aty_ICS2595_put1bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Read / ~Write */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Location 0..4 */</span>
		<span class="n">aty_ICS2595_put1bit</span><span class="p">(</span><span class="n">locationAddr</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
		<span class="n">locationAddr</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aty_ICS2595_put1bit</span><span class="p">(</span><span class="n">program_bits</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
		<span class="n">program_bits</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>		<span class="cm">/* delay for 1 ms */</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Clear DAC Counter */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">old_crtc_ext_disp</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span>
		 <span class="n">old_clock_cntl</span> <span class="o">|</span> <span class="n">CLOCK_STROBE</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>		<span class="cm">/* delay for 50 (15) ms */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CLOCK_CNTL</span> <span class="o">+</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">clk_wr_offset</span><span class="p">,</span>
		 <span class="p">((</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">)</span> <span class="o">|</span> <span class="n">CLOCK_STROBE</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_ati18818_1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="n">aty_var_to_pll_18818</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="n">aty_pll_18818_to_var</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">aty_set_pll18818</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  STG 1703 Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_var_to_pll_1703</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vclk_per</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mhz100</span><span class="p">;</span>		<span class="cm">/* in 0.01 MHz */</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="cm">/* u32 post_divider; */</span>
	<span class="n">u32</span> <span class="n">mach64MinFreq</span><span class="p">,</span> <span class="n">mach64MaxFreq</span><span class="p">,</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">tempB</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">remainder</span><span class="p">,</span> <span class="n">preRemainder</span><span class="p">;</span>
	<span class="kt">short</span> <span class="n">divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tempA</span><span class="p">;</span>

	<span class="cm">/* Calculate the programming word */</span>
	<span class="n">mhz100</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="n">vclk_per</span><span class="p">;</span>
	<span class="n">mach64MinFreq</span> <span class="o">=</span> <span class="n">MIN_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64MaxFreq</span> <span class="o">=</span> <span class="n">MAX_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64RefFreq</span> <span class="o">=</span> <span class="n">REF_FREQ_2595</span><span class="p">;</span>	<span class="cm">/* 14.32 MHz */</span>

	<span class="cm">/* Calculate program word */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">program_bits</span> <span class="o">=</span> <span class="mh">0xE0</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="n">mach64MinFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MinFreq</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&gt;</span> <span class="n">mach64MaxFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MaxFreq</span><span class="p">;</span>

		<span class="n">divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">mach64MinFreq</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">mhz100</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">divider</span> <span class="o">+=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="n">mhz100</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="n">temp</span> <span class="o">*</span> <span class="p">(</span><span class="n">MIN_N_1703</span> <span class="o">+</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">-=</span> <span class="p">(</span><span class="kt">short</span><span class="p">)</span> <span class="p">(</span><span class="n">mach64RefFreq</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">tempA</span> <span class="o">=</span> <span class="n">MIN_N_1703</span><span class="p">;</span>
		<span class="n">preRemainder</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tempB</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
			<span class="n">remainder</span> <span class="o">=</span> <span class="n">tempB</span> <span class="o">%</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
			<span class="n">tempB</span> <span class="o">=</span> <span class="n">tempB</span> <span class="o">/</span> <span class="n">mach64RefFreq</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">tempB</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">127</span>
			    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">remainder</span> <span class="o">&lt;=</span> <span class="n">preRemainder</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">preRemainder</span> <span class="o">=</span> <span class="n">remainder</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x1f</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">|=</span> <span class="n">tempA</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">divider</span> <span class="o">&amp;</span> <span class="mh">0x00ff</span><span class="p">)</span> <span class="o">+</span>
				    <span class="p">((</span><span class="n">tempB</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">temp</span> <span class="o">+=</span> <span class="n">mhz100</span><span class="p">;</span>
			<span class="n">tempA</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">tempA</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">MIN_N_1703</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>

		<span class="n">program_bits</span> <span class="o">=</span> <span class="n">divider</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span> <span class="o">=</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">post_divider</span> <span class="o">=</span> <span class="n">divider</span><span class="p">;</span>	<span class="cm">/* fuer nix */</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span> <span class="o">=</span> <span class="n">vclk_per</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">aty_pll_1703_to_var</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			       <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span><span class="p">);</span>	<span class="cm">/* default for now */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_set_pll_1703</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			     <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">locationAddr</span><span class="p">;</span>

	<span class="kt">char</span> <span class="n">old_crtc_ext_disp</span><span class="p">;</span>

	<span class="n">old_crtc_ext_disp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span>
		 <span class="n">old_crtc_ext_disp</span> <span class="o">|</span> <span class="p">(</span><span class="n">CRTC_EXT_DISP_EN</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">program_bits</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span><span class="p">;</span>
	<span class="n">locationAddr</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span><span class="p">;</span>

	<span class="cm">/* Program clock */</span>
	<span class="n">aty_dac_waste4</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">locationAddr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">program_bits</span> <span class="o">&amp;</span> <span class="mh">0xFF00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">program_bits</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Clear DAC Counter */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">old_crtc_ext_disp</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_stg1703</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="n">aty_var_to_pll_1703</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="n">aty_pll_1703_to_var</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">aty_set_pll_1703</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  Chrontel 8398 Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_var_to_pll_8398</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vclk_per</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tempA</span><span class="p">,</span> <span class="n">tempB</span><span class="p">,</span> <span class="n">fOut</span><span class="p">,</span> <span class="n">longMHz100</span><span class="p">,</span> <span class="n">diff</span><span class="p">,</span> <span class="n">preDiff</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">mhz100</span><span class="p">;</span>		<span class="cm">/* in 0.01 MHz */</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="cm">/* u32 post_divider; */</span>
	<span class="n">u32</span> <span class="n">mach64MinFreq</span><span class="p">,</span> <span class="n">mach64MaxFreq</span><span class="p">,</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">save_m</span><span class="p">,</span> <span class="n">save_n</span><span class="p">,</span> <span class="n">twoToKth</span><span class="p">;</span>

	<span class="cm">/* Calculate the programming word */</span>
	<span class="n">mhz100</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="n">vclk_per</span><span class="p">;</span>
	<span class="n">mach64MinFreq</span> <span class="o">=</span> <span class="n">MIN_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64MaxFreq</span> <span class="o">=</span> <span class="n">MAX_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64RefFreq</span> <span class="o">=</span> <span class="n">REF_FREQ_2595</span><span class="p">;</span>	<span class="cm">/* 14.32 MHz */</span>

	<span class="n">save_m</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">save_n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Calculate program word */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">program_bits</span> <span class="o">=</span> <span class="mh">0xE0</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="n">mach64MinFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MinFreq</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&gt;</span> <span class="n">mach64MaxFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MaxFreq</span><span class="p">;</span>

		<span class="n">longMHz100</span> <span class="o">=</span> <span class="n">mhz100</span> <span class="o">*</span> <span class="mi">256</span> <span class="o">/</span> <span class="mi">100</span><span class="p">;</span>	<span class="cm">/* 8 bit scale this */</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">mach64MinFreq</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">mhz100</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">k</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">twoToKth</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">k</span><span class="p">;</span>
		<span class="n">diff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">preDiff</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">m</span> <span class="o">=</span> <span class="n">MIN_M</span><span class="p">;</span> <span class="n">m</span> <span class="o">&lt;=</span> <span class="n">MAX_M</span><span class="p">;</span> <span class="n">m</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="n">MIN_N</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;=</span> <span class="n">MAX_N</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tempA</span> <span class="o">=</span> <span class="mi">938356</span><span class="p">;</span>		<span class="cm">/* 14.31818 * 65536 */</span>
				<span class="n">tempA</span> <span class="o">*=</span> <span class="p">(</span><span class="n">n</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>	<span class="cm">/* 43..256 */</span>
				<span class="n">tempB</span> <span class="o">=</span> <span class="n">twoToKth</span> <span class="o">*</span> <span class="mi">256</span><span class="p">;</span>
				<span class="n">tempB</span> <span class="o">*=</span> <span class="p">(</span><span class="n">m</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>	<span class="cm">/* 4..32 */</span>
				<span class="n">fOut</span> <span class="o">=</span> <span class="n">tempA</span> <span class="o">/</span> <span class="n">tempB</span><span class="p">;</span>	<span class="cm">/* 8 bit scale */</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">longMHz100</span> <span class="o">&gt;</span> <span class="n">fOut</span><span class="p">)</span>
					<span class="n">diff</span> <span class="o">=</span> <span class="n">longMHz100</span> <span class="o">-</span> <span class="n">fOut</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">diff</span> <span class="o">=</span> <span class="n">fOut</span> <span class="o">-</span> <span class="n">longMHz100</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">diff</span> <span class="o">&lt;</span> <span class="n">preDiff</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">save_m</span> <span class="o">=</span> <span class="n">m</span><span class="p">;</span>
					<span class="n">save_n</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
					<span class="n">preDiff</span> <span class="o">=</span> <span class="n">diff</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">program_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">save_m</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">save_n</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span> <span class="o">=</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">post_divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span> <span class="o">=</span> <span class="n">vclk_per</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">aty_pll_8398_to_var</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			       <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span><span class="p">);</span>	<span class="cm">/* default for now */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_set_pll_8398</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			     <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">locationAddr</span><span class="p">;</span>

	<span class="kt">char</span> <span class="n">old_crtc_ext_disp</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">old_crtc_ext_disp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span>
		 <span class="n">old_crtc_ext_disp</span> <span class="o">|</span> <span class="p">(</span><span class="n">CRTC_EXT_DISP_EN</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">program_bits</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span><span class="p">;</span>
	<span class="n">locationAddr</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span><span class="p">;</span>

	<span class="cm">/* Program clock */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS2</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">locationAddr</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">program_bits</span> <span class="o">&amp;</span> <span class="mh">0xff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">program_bits</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DAC_EXT_SEL_RS2</span><span class="p">)</span> <span class="o">|</span> <span class="n">DAC_EXT_SEL_RS3</span><span class="p">,</span>
		 <span class="n">par</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Clear DAC Counter */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">old_crtc_ext_disp</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_ch8398</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="n">aty_var_to_pll_8398</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="n">aty_pll_8398_to_var</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">aty_set_pll_8398</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  AT&amp;T 20C408 Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_var_to_pll_408</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vclk_per</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mhz100</span><span class="p">;</span>		<span class="cm">/* in 0.01 MHz */</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="cm">/* u32 post_divider; */</span>
	<span class="n">u32</span> <span class="n">mach64MinFreq</span><span class="p">,</span> <span class="n">mach64MaxFreq</span><span class="p">,</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">tempB</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">remainder</span><span class="p">,</span> <span class="n">preRemainder</span><span class="p">;</span>
	<span class="kt">short</span> <span class="n">divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tempA</span><span class="p">;</span>

	<span class="cm">/* Calculate the programming word */</span>
	<span class="n">mhz100</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="n">vclk_per</span><span class="p">;</span>
	<span class="n">mach64MinFreq</span> <span class="o">=</span> <span class="n">MIN_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64MaxFreq</span> <span class="o">=</span> <span class="n">MAX_FREQ_2595</span><span class="p">;</span>
	<span class="n">mach64RefFreq</span> <span class="o">=</span> <span class="n">REF_FREQ_2595</span><span class="p">;</span>	<span class="cm">/* 14.32 MHz */</span>

	<span class="cm">/* Calculate program word */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">program_bits</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="n">mach64MinFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MinFreq</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&gt;</span> <span class="n">mach64MaxFreq</span><span class="p">)</span>
			<span class="n">mhz100</span> <span class="o">=</span> <span class="n">mach64MaxFreq</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">mhz100</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">mach64MinFreq</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">mhz100</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">divider</span> <span class="o">+=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">mhz100</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="n">temp</span> <span class="o">*</span> <span class="p">(</span><span class="n">MIN_N_408</span> <span class="o">+</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">-=</span> <span class="p">((</span><span class="kt">short</span><span class="p">)</span> <span class="p">(</span><span class="n">mach64RefFreq</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>

		<span class="n">tempA</span> <span class="o">=</span> <span class="n">MIN_N_408</span><span class="p">;</span>
		<span class="n">preRemainder</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tempB</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
			<span class="n">remainder</span> <span class="o">=</span> <span class="n">tempB</span> <span class="o">%</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
			<span class="n">tempB</span> <span class="o">=</span> <span class="n">tempB</span> <span class="o">/</span> <span class="n">mach64RefFreq</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(((</span><span class="n">tempB</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
			    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">remainder</span> <span class="o">&lt;=</span> <span class="n">preRemainder</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">preRemainder</span> <span class="o">=</span> <span class="n">remainder</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3f</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">|=</span> <span class="n">tempA</span><span class="p">;</span>
				<span class="n">divider</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">divider</span> <span class="o">&amp;</span> <span class="mh">0x00FF</span><span class="p">)</span> <span class="o">+</span>
				    <span class="p">((</span><span class="n">tempB</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">temp</span> <span class="o">+=</span> <span class="n">mhz100</span><span class="p">;</span>
			<span class="n">tempA</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">tempA</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">);</span>

		<span class="n">program_bits</span> <span class="o">=</span> <span class="n">divider</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span> <span class="o">=</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">post_divider</span> <span class="o">=</span> <span class="n">divider</span><span class="p">;</span>	<span class="cm">/* fuer nix */</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span> <span class="o">=</span> <span class="n">vclk_per</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">aty_pll_408_to_var</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			      <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">period_in_ps</span><span class="p">);</span>	<span class="cm">/* default for now */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">aty_set_pll_408</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			    <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">program_bits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">locationAddr</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">tmpC</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">old_crtc_ext_disp</span><span class="p">;</span>

	<span class="n">old_crtc_ext_disp</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span>
		 <span class="n">old_crtc_ext_disp</span> <span class="o">|</span> <span class="p">(</span><span class="n">CRTC_EXT_DISP_EN</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">program_bits</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">program_bits</span><span class="p">;</span>
	<span class="n">locationAddr</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ics2595</span><span class="p">.</span><span class="n">locationAddr</span><span class="p">;</span>

	<span class="cm">/* Program clock */</span>
	<span class="n">aty_dac_waste4</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">tmpB</span> <span class="o">=</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">par</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">aty_dac_waste4</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">tmpA</span> <span class="o">=</span> <span class="n">tmpB</span><span class="p">;</span>
	<span class="n">tmpC</span> <span class="o">=</span> <span class="n">tmpA</span><span class="p">;</span>
	<span class="n">tmpA</span> <span class="o">|=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">tmpB</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>		<span class="cm">/* delay for 400 us */</span>

	<span class="n">locationAddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">locationAddr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="n">tmpB</span> <span class="o">=</span> <span class="n">locationAddr</span><span class="p">;</span>
	<span class="n">tmpA</span> <span class="o">=</span> <span class="n">program_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">tmpB</span> <span class="o">=</span> <span class="n">locationAddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tmpA</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">program_bits</span><span class="p">;</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">tmpB</span> <span class="o">=</span> <span class="n">locationAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">tmpA</span> <span class="o">=</span> <span class="mh">0x77</span><span class="p">;</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>		<span class="cm">/* delay for 400 us */</span>
	<span class="n">tmpA</span> <span class="o">=</span> <span class="n">tmpC</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">|</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">tmpB</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">tmpB</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">DAC_REGS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmpA</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">aty_ld_8</span><span class="p">(</span><span class="n">DAC_REGS</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>	<span class="cm">/* Clear DAC Counter */</span>
	<span class="n">aty_st_8</span><span class="p">(</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">old_crtc_ext_disp</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_att20c408</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="n">aty_var_to_pll_408</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="n">aty_pll_408_to_var</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">aty_set_pll_408</span><span class="p">,</span>
<span class="p">};</span>


    <span class="cm">/*</span>
<span class="cm">     *  Unsupported DAC and Clock Chip</span>
<span class="cm">     */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aty_set_dac_unsupported</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				   <span class="k">const</span> <span class="k">union</span> <span class="n">aty_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bpp</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">accel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">atyfb_par</span> <span class="o">*</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>

	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">BUS_CNTL</span><span class="p">,</span> <span class="mh">0x890e20f1</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mh">0x47052100</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="cm">/* new in 2.2.3p1 from Geert. ???????? */</span>
	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">BUS_CNTL</span><span class="p">,</span> <span class="mh">0x590e10ff</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="n">aty_st_le32</span><span class="p">(</span><span class="n">DAC_CNTL</span><span class="p">,</span> <span class="mh">0x47012100</span><span class="p">,</span> <span class="n">par</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dummy</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_dac_ops</span> <span class="n">aty_dac_unsupported</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_dac</span>	<span class="o">=</span> <span class="n">aty_set_dac_unsupported</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">aty_pll_ops</span> <span class="n">aty_pll_unsupported</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">var_to_pll</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">dummy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_to_var</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">dummy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">dummy</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
