
ubuntu-preinstalled/cvtsudoers:     file format elf32-littlearm


Disassembly of section .init:

000024f4 <.init>:
    24f4:	push	{r3, lr}
    24f8:	bl	517c <strspn@plt+0x2604>
    24fc:	pop	{r3, pc}

Disassembly of section .plt:

00002500 <fdopen@plt-0x14>:
    2500:	push	{lr}		; (str lr, [sp, #-4]!)
    2504:	ldr	lr, [pc, #4]	; 2510 <fdopen@plt-0x4>
    2508:	add	lr, pc, lr
    250c:	ldr	pc, [lr, #8]!
    2510:	strdeq	fp, [r3], -ip

00002514 <fdopen@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #241664	; 0x3b000
    251c:	ldr	pc, [ip, #2044]!	; 0x7fc

00002520 <calloc@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #241664	; 0x3b000
    2528:	ldr	pc, [ip, #2036]!	; 0x7f4

0000252c <sudo_secure_dir_v1@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #241664	; 0x3b000
    2534:	ldr	pc, [ip, #2028]!	; 0x7ec

00002538 <sudo_warn_gettext_v1@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #241664	; 0x3b000
    2540:	ldr	pc, [ip, #2020]!	; 0x7e4

00002544 <sudo_conf_debug_files_v1@plt>:
    2544:	add	ip, pc, #0, 12
    2548:	add	ip, ip, #241664	; 0x3b000
    254c:	ldr	pc, [ip, #2012]!	; 0x7dc

00002550 <getpwnam@plt>:
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #241664	; 0x3b000
    2558:	ldr	pc, [ip, #2004]!	; 0x7d4

0000255c <strcmp@plt>:
    255c:			; <UNDEFINED> instruction: 0xe7fd4778
    2560:	add	ip, pc, #0, 12
    2564:	add	ip, ip, #241664	; 0x3b000
    2568:	ldr	pc, [ip, #1992]!	; 0x7c8

0000256c <__cxa_finalize@plt>:
    256c:	add	ip, pc, #0, 12
    2570:	add	ip, ip, #241664	; 0x3b000
    2574:	ldr	pc, [ip, #1984]!	; 0x7c0

00002578 <strtol@plt>:
    2578:	add	ip, pc, #0, 12
    257c:	add	ip, ip, #241664	; 0x3b000
    2580:	ldr	pc, [ip, #1976]!	; 0x7b8

00002584 <getpwuid@plt>:
    2584:	add	ip, pc, #0, 12
    2588:	add	ip, ip, #241664	; 0x3b000
    258c:	ldr	pc, [ip, #1968]!	; 0x7b0

00002590 <read@plt>:
    2590:	add	ip, pc, #0, 12
    2594:	add	ip, ip, #241664	; 0x3b000
    2598:	ldr	pc, [ip, #1960]!	; 0x7a8

0000259c <mktime@plt>:
    259c:	add	ip, pc, #0, 12
    25a0:	add	ip, ip, #241664	; 0x3b000
    25a4:	ldr	pc, [ip, #1952]!	; 0x7a0

000025a8 <fflush@plt>:
    25a8:	add	ip, pc, #0, 12
    25ac:	add	ip, ip, #241664	; 0x3b000
    25b0:	ldr	pc, [ip, #1944]!	; 0x798

000025b4 <sudo_digest_free_v1@plt>:
    25b4:	add	ip, pc, #0, 12
    25b8:	add	ip, ip, #241664	; 0x3b000
    25bc:	ldr	pc, [ip, #1936]!	; 0x790

000025c0 <sudo_debug_exit_str_v1@plt>:
    25c0:	add	ip, pc, #0, 12
    25c4:	add	ip, ip, #241664	; 0x3b000
    25c8:	ldr	pc, [ip, #1928]!	; 0x788

000025cc <reallocarray@plt>:
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #241664	; 0x3b000
    25d4:	ldr	pc, [ip, #1920]!	; 0x780

000025d8 <free@plt>:
    25d8:			; <UNDEFINED> instruction: 0xe7fd4778
    25dc:	add	ip, pc, #0, 12
    25e0:	add	ip, ip, #241664	; 0x3b000
    25e4:	ldr	pc, [ip, #1908]!	; 0x774

000025e8 <sudo_debug_enter_v1@plt>:
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #241664	; 0x3b000
    25f0:	ldr	pc, [ip, #1900]!	; 0x76c

000025f4 <ferror@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #241664	; 0x3b000
    25fc:	ldr	pc, [ip, #1892]!	; 0x764

00002600 <strndup@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #241664	; 0x3b000
    2608:	ldr	pc, [ip, #1884]!	; 0x75c

0000260c <inet_pton@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #241664	; 0x3b000
    2614:	ldr	pc, [ip, #1876]!	; 0x754

00002618 <memcpy@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #241664	; 0x3b000
    2620:	ldr	pc, [ip, #1868]!	; 0x74c

00002624 <sudo_warnx_nodebug_v1@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #241664	; 0x3b000
    262c:	ldr	pc, [ip, #1860]!	; 0x744

00002630 <sudo_debug_exit_time_t_v1@plt>:
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #241664	; 0x3b000
    2638:	ldr	pc, [ip, #1852]!	; 0x73c

0000263c <memcmp@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #241664	; 0x3b000
    2644:	ldr	pc, [ip, #1844]!	; 0x734

00002648 <getdomainname@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #241664	; 0x3b000
    2650:	ldr	pc, [ip, #1836]!	; 0x72c

00002654 <dcgettext@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #241664	; 0x3b000
    265c:	ldr	pc, [ip, #1828]!	; 0x724

00002660 <sudo_lbuf_destroy_v1@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #241664	; 0x3b000
    2668:	ldr	pc, [ip, #1820]!	; 0x71c

0000266c <strdup@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #241664	; 0x3b000
    2674:	ldr	pc, [ip, #1812]!	; 0x714

00002678 <sudo_getprogname@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #241664	; 0x3b000
    2680:	ldr	pc, [ip, #1804]!	; 0x70c

00002684 <__stack_chk_fail@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #241664	; 0x3b000
    268c:	ldr	pc, [ip, #1796]!	; 0x704

00002690 <sudo_strtomode_v1@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #241664	; 0x3b000
    2698:	ldr	pc, [ip, #1788]!	; 0x6fc

0000269c <sysconf@plt>:
    269c:	add	ip, pc, #0, 12
    26a0:	add	ip, ip, #241664	; 0x3b000
    26a4:	ldr	pc, [ip, #1780]!	; 0x6f4

000026a8 <realloc@plt>:
    26a8:			; <UNDEFINED> instruction: 0xe7fd4778
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #241664	; 0x3b000
    26b4:	ldr	pc, [ip, #1768]!	; 0x6e8

000026b8 <dup@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #241664	; 0x3b000
    26c0:	ldr	pc, [ip, #1760]!	; 0x6e0

000026c4 <initprogname@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #241664	; 0x3b000
    26cc:	ldr	pc, [ip, #1752]!	; 0x6d8

000026d0 <sudo_lbuf_error_v1@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #241664	; 0x3b000
    26d8:	ldr	pc, [ip, #1744]!	; 0x6d0

000026dc <textdomain@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #241664	; 0x3b000
    26e4:	ldr	pc, [ip, #1736]!	; 0x6c8

000026e8 <strcasecmp@plt>:
    26e8:			; <UNDEFINED> instruction: 0xe7fd4778
    26ec:	add	ip, pc, #0, 12
    26f0:	add	ip, ip, #241664	; 0x3b000
    26f4:	ldr	pc, [ip, #1724]!	; 0x6bc

000026f8 <__fxstat64@plt>:
    26f8:	add	ip, pc, #0, 12
    26fc:	add	ip, ip, #241664	; 0x3b000
    2700:	ldr	pc, [ip, #1716]!	; 0x6b4

00002704 <__memcpy_chk@plt>:
    2704:	add	ip, pc, #0, 12
    2708:	add	ip, ip, #241664	; 0x3b000
    270c:	ldr	pc, [ip, #1708]!	; 0x6ac

00002710 <fwrite@plt>:
    2710:	add	ip, pc, #0, 12
    2714:	add	ip, ip, #241664	; 0x3b000
    2718:	ldr	pc, [ip, #1700]!	; 0x6a4

0000271c <lseek64@plt>:
    271c:	add	ip, pc, #0, 12
    2720:	add	ip, ip, #241664	; 0x3b000
    2724:	ldr	pc, [ip, #1692]!	; 0x69c

00002728 <sudo_fatalx_nodebug_v1@plt>:
    2728:	add	ip, pc, #0, 12
    272c:	add	ip, ip, #241664	; 0x3b000
    2730:	ldr	pc, [ip, #1684]!	; 0x694

00002734 <fread@plt>:
    2734:	add	ip, pc, #0, 12
    2738:	add	ip, ip, #241664	; 0x3b000
    273c:	ldr	pc, [ip, #1676]!	; 0x68c

00002740 <sudo_strlcpy@plt>:
    2740:	add	ip, pc, #0, 12
    2744:	add	ip, ip, #241664	; 0x3b000
    2748:	ldr	pc, [ip, #1668]!	; 0x684

0000274c <strtok_r@plt>:
    274c:	add	ip, pc, #0, 12
    2750:	add	ip, ip, #241664	; 0x3b000
    2754:	ldr	pc, [ip, #1660]!	; 0x67c

00002758 <opendir@plt>:
    2758:	add	ip, pc, #0, 12
    275c:	add	ip, ip, #241664	; 0x3b000
    2760:	ldr	pc, [ip, #1652]!	; 0x674

00002764 <fnmatch@plt>:
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #241664	; 0x3b000
    276c:	ldr	pc, [ip, #1644]!	; 0x66c

00002770 <open64@plt>:
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #241664	; 0x3b000
    2778:	ldr	pc, [ip, #1636]!	; 0x664

0000277c <__asprintf_chk@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #241664	; 0x3b000
    2784:	ldr	pc, [ip, #1628]!	; 0x65c

00002788 <getenv@plt>:
    2788:	add	ip, pc, #0, 12
    278c:	add	ip, ip, #241664	; 0x3b000
    2790:	ldr	pc, [ip, #1620]!	; 0x654

00002794 <puts@plt>:
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #241664	; 0x3b000
    279c:	ldr	pc, [ip, #1612]!	; 0x64c

000027a0 <malloc@plt>:
    27a0:			; <UNDEFINED> instruction: 0xe7fd4778
    27a4:	add	ip, pc, #0, 12
    27a8:	add	ip, ip, #241664	; 0x3b000
    27ac:	ldr	pc, [ip, #1600]!	; 0x640

000027b0 <sudo_debug_exit_ptr_v1@plt>:
    27b0:	add	ip, pc, #0, 12
    27b4:	add	ip, ip, #241664	; 0x3b000
    27b8:	ldr	pc, [ip, #1592]!	; 0x638

000027bc <sudo_debug_deregister_v1@plt>:
    27bc:	add	ip, pc, #0, 12
    27c0:	add	ip, ip, #241664	; 0x3b000
    27c4:	ldr	pc, [ip, #1584]!	; 0x630

000027c8 <__libc_start_main@plt>:
    27c8:	add	ip, pc, #0, 12
    27cc:	add	ip, ip, #241664	; 0x3b000
    27d0:	ldr	pc, [ip, #1576]!	; 0x628

000027d4 <strerror@plt>:
    27d4:	add	ip, pc, #0, 12
    27d8:	add	ip, ip, #241664	; 0x3b000
    27dc:	ldr	pc, [ip, #1568]!	; 0x620

000027e0 <strftime@plt>:
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #241664	; 0x3b000
    27e8:	ldr	pc, [ip, #1560]!	; 0x618

000027ec <sudo_debug_exit_v1@plt>:
    27ec:			; <UNDEFINED> instruction: 0xe7fd4778
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #241664	; 0x3b000
    27f8:	ldr	pc, [ip, #1548]!	; 0x60c

000027fc <sudo_debug_set_active_instance_v1@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #241664	; 0x3b000
    2804:	ldr	pc, [ip, #1540]!	; 0x604

00002808 <__vfprintf_chk@plt>:
    2808:	add	ip, pc, #0, 12
    280c:	add	ip, ip, #241664	; 0x3b000
    2810:	ldr	pc, [ip, #1532]!	; 0x5fc

00002814 <sudo_digest_getlen_v1@plt>:
    2814:	add	ip, pc, #0, 12
    2818:	add	ip, ip, #241664	; 0x3b000
    281c:	ldr	pc, [ip, #1524]!	; 0x5f4

00002820 <localtime@plt>:
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #241664	; 0x3b000
    2828:	ldr	pc, [ip, #1516]!	; 0x5ec

0000282c <__ctype_tolower_loc@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #241664	; 0x3b000
    2834:	ldr	pc, [ip, #1508]!	; 0x5e4

00002838 <sudo_warn_set_locale_func_v1@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #241664	; 0x3b000
    2840:	ldr	pc, [ip, #1500]!	; 0x5dc

00002844 <__gmon_start__@plt>:
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #241664	; 0x3b000
    284c:	ldr	pc, [ip, #1492]!	; 0x5d4

00002850 <sudo_getgrouplist2_v1@plt>:
    2850:	add	ip, pc, #0, 12
    2854:	add	ip, ip, #241664	; 0x3b000
    2858:	ldr	pc, [ip, #1484]!	; 0x5cc

0000285c <getopt_long@plt>:
    285c:	add	ip, pc, #0, 12
    2860:	add	ip, ip, #241664	; 0x3b000
    2864:	ldr	pc, [ip, #1476]!	; 0x5c4

00002868 <glob64@plt>:
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #241664	; 0x3b000
    2870:	ldr	pc, [ip, #1468]!	; 0x5bc

00002874 <__ctype_b_loc@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #241664	; 0x3b000
    287c:	ldr	pc, [ip, #1460]!	; 0x5b4

00002880 <exit@plt>:
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #241664	; 0x3b000
    2888:	ldr	pc, [ip, #1452]!	; 0x5ac

0000288c <feof@plt>:
    288c:	add	ip, pc, #0, 12
    2890:	add	ip, ip, #241664	; 0x3b000
    2894:	ldr	pc, [ip, #1444]!	; 0x5a4

00002898 <strlen@plt>:
    2898:	add	ip, pc, #0, 12
    289c:	add	ip, ip, #241664	; 0x3b000
    28a0:	ldr	pc, [ip, #1436]!	; 0x59c

000028a4 <strchr@plt>:
    28a4:	add	ip, pc, #0, 12
    28a8:	add	ip, ip, #241664	; 0x3b000
    28ac:	ldr	pc, [ip, #1428]!	; 0x594

000028b0 <sudo_strtonum@plt>:
    28b0:	add	ip, pc, #0, 12
    28b4:	add	ip, ip, #241664	; 0x3b000
    28b8:	ldr	pc, [ip, #1420]!	; 0x58c

000028bc <ungetc@plt>:
    28bc:	add	ip, pc, #0, 12
    28c0:	add	ip, ip, #241664	; 0x3b000
    28c4:	ldr	pc, [ip, #1412]!	; 0x584

000028c8 <sudo_digest_alloc_v1@plt>:
    28c8:	add	ip, pc, #0, 12
    28cc:	add	ip, ip, #241664	; 0x3b000
    28d0:	ldr	pc, [ip, #1404]!	; 0x57c

000028d4 <__errno_location@plt>:
    28d4:	add	ip, pc, #0, 12
    28d8:	add	ip, ip, #241664	; 0x3b000
    28dc:	ldr	pc, [ip, #1396]!	; 0x574

000028e0 <strncasecmp@plt>:
    28e0:	add	ip, pc, #0, 12
    28e4:	add	ip, ip, #241664	; 0x3b000
    28e8:	ldr	pc, [ip, #1388]!	; 0x56c

000028ec <innetgr@plt>:
    28ec:	add	ip, pc, #0, 12
    28f0:	add	ip, ip, #241664	; 0x3b000
    28f4:	ldr	pc, [ip, #1380]!	; 0x564

000028f8 <__isoc99_sscanf@plt>:
    28f8:	add	ip, pc, #0, 12
    28fc:	add	ip, ip, #241664	; 0x3b000
    2900:	ldr	pc, [ip, #1372]!	; 0x55c

00002904 <sudo_debug_register_v1@plt>:
    2904:	add	ip, pc, #0, 12
    2908:	add	ip, ip, #241664	; 0x3b000
    290c:	ldr	pc, [ip, #1364]!	; 0x554

00002910 <memset@plt>:
    2910:	add	ip, pc, #0, 12
    2914:	add	ip, ip, #241664	; 0x3b000
    2918:	ldr	pc, [ip, #1356]!	; 0x54c

0000291c <sudo_fatal_nodebug_v1@plt>:
    291c:	add	ip, pc, #0, 12
    2920:	add	ip, ip, #241664	; 0x3b000
    2924:	ldr	pc, [ip, #1348]!	; 0x544

00002928 <sudo_debug_printf2_v1@plt>:
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #241664	; 0x3b000
    2930:	ldr	pc, [ip, #1340]!	; 0x53c

00002934 <gmtime@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #241664	; 0x3b000
    293c:	ldr	pc, [ip, #1332]!	; 0x534

00002940 <__printf_chk@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #241664	; 0x3b000
    2948:	ldr	pc, [ip, #1324]!	; 0x52c

0000294c <sudo_lbuf_append_quoted_v1@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #241664	; 0x3b000
    2954:	ldr	pc, [ip, #1316]!	; 0x524

00002958 <sudo_digest_update_v1@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #241664	; 0x3b000
    2960:	ldr	pc, [ip, #1308]!	; 0x51c

00002964 <strtod@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #241664	; 0x3b000
    296c:	ldr	pc, [ip, #1300]!	; 0x514

00002970 <fileno@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #241664	; 0x3b000
    2978:	ldr	pc, [ip, #1292]!	; 0x50c

0000297c <sudo_strsplit_v1@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #241664	; 0x3b000
    2984:	ldr	pc, [ip, #1284]!	; 0x504

00002988 <__fprintf_chk@plt>:
    2988:			; <UNDEFINED> instruction: 0xe7fd4778
    298c:	add	ip, pc, #0, 12
    2990:	add	ip, ip, #241664	; 0x3b000
    2994:	ldr	pc, [ip, #1272]!	; 0x4f8

00002998 <sudo_conf_read_v1@plt>:
    2998:	add	ip, pc, #0, 12
    299c:	add	ip, ip, #241664	; 0x3b000
    29a0:	ldr	pc, [ip, #1264]!	; 0x4f0

000029a4 <fclose@plt>:
    29a4:	add	ip, pc, #0, 12
    29a8:	add	ip, ip, #241664	; 0x3b000
    29ac:	ldr	pc, [ip, #1256]!	; 0x4e8

000029b0 <sudo_parseln_v2@plt>:
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #241664	; 0x3b000
    29b8:	ldr	pc, [ip, #1248]!	; 0x4e0

000029bc <sudo_lbuf_init_v1@plt>:
    29bc:	add	ip, pc, #0, 12
    29c0:	add	ip, ip, #241664	; 0x3b000
    29c4:	ldr	pc, [ip, #1240]!	; 0x4d8

000029c8 <sudo_debug_exit_bool_v1@plt>:
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #241664	; 0x3b000
    29d0:	ldr	pc, [ip, #1232]!	; 0x4d0

000029d4 <fcntl64@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #241664	; 0x3b000
    29dc:	ldr	pc, [ip, #1224]!	; 0x4c8

000029e0 <sudo_debug_exit_size_t_v1@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #241664	; 0x3b000
    29e8:	ldr	pc, [ip, #1216]!	; 0x4c0

000029ec <sudo_lbuf_append_v1@plt>:
    29ec:	add	ip, pc, #0, 12
    29f0:	add	ip, ip, #241664	; 0x3b000
    29f4:	ldr	pc, [ip, #1208]!	; 0x4b8

000029f8 <setlocale@plt>:
    29f8:	add	ip, pc, #0, 12
    29fc:	add	ip, ip, #241664	; 0x3b000
    2a00:	ldr	pc, [ip, #1200]!	; 0x4b0

00002a04 <strrchr@plt>:
    2a04:	add	ip, pc, #0, 12
    2a08:	add	ip, ip, #241664	; 0x3b000
    2a0c:	ldr	pc, [ip, #1192]!	; 0x4a8

00002a10 <sudo_strlcat@plt>:
    2a10:	add	ip, pc, #0, 12
    2a14:	add	ip, ip, #241664	; 0x3b000
    2a18:	ldr	pc, [ip, #1184]!	; 0x4a0

00002a1c <fputc@plt>:
    2a1c:	add	ip, pc, #0, 12
    2a20:	add	ip, ip, #241664	; 0x3b000
    2a24:	ldr	pc, [ip, #1176]!	; 0x498

00002a28 <globfree64@plt>:
    2a28:	add	ip, pc, #0, 12
    2a2c:	add	ip, ip, #241664	; 0x3b000
    2a30:	ldr	pc, [ip, #1168]!	; 0x490

00002a34 <sudo_warn_nodebug_v1@plt>:
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #241664	; 0x3b000
    2a3c:	ldr	pc, [ip, #1160]!	; 0x488

00002a40 <sudo_digest_final_v1@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #241664	; 0x3b000
    2a48:	ldr	pc, [ip, #1152]!	; 0x480

00002a4c <clearerr@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #241664	; 0x3b000
    2a54:	ldr	pc, [ip, #1144]!	; 0x478

00002a58 <readdir64@plt>:
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #241664	; 0x3b000
    2a60:	ldr	pc, [ip, #1136]!	; 0x470

00002a64 <putc@plt>:
    2a64:			; <UNDEFINED> instruction: 0xe7fd4778
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #241664	; 0x3b000
    2a70:	ldr	pc, [ip, #1124]!	; 0x464

00002a74 <fopen64@plt>:
    2a74:			; <UNDEFINED> instruction: 0xe7fd4778
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #241664	; 0x3b000
    2a80:	ldr	pc, [ip, #1112]!	; 0x458

00002a84 <qsort@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #241664	; 0x3b000
    2a8c:	ldr	pc, [ip, #1104]!	; 0x450

00002a90 <sudo_strtobool_v1@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #241664	; 0x3b000
    2a98:	ldr	pc, [ip, #1096]!	; 0x448

00002a9c <sudo_strtoid_v2@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #241664	; 0x3b000
    2aa4:	ldr	pc, [ip, #1088]!	; 0x440

00002aa8 <strpbrk@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #241664	; 0x3b000
    2ab0:	ldr	pc, [ip, #1080]!	; 0x438

00002ab4 <bindtextdomain@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #241664	; 0x3b000
    2abc:	ldr	pc, [ip, #1072]!	; 0x430

00002ac0 <sudo_gethostname_v1@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #241664	; 0x3b000
    2ac8:	ldr	pc, [ip, #1064]!	; 0x428

00002acc <getdelim@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #241664	; 0x3b000
    2ad4:	ldr	pc, [ip, #1056]!	; 0x420

00002ad8 <sudo_debug_exit_int_v1@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #241664	; 0x3b000
    2ae0:	ldr	pc, [ip, #1048]!	; 0x418

00002ae4 <__xstat64@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #241664	; 0x3b000
    2aec:	ldr	pc, [ip, #1040]!	; 0x410

00002af0 <isatty@plt>:
    2af0:	add	ip, pc, #0, 12
    2af4:	add	ip, ip, #241664	; 0x3b000
    2af8:	ldr	pc, [ip, #1032]!	; 0x408

00002afc <fputs@plt>:
    2afc:			; <UNDEFINED> instruction: 0xe7fd4778
    2b00:	add	ip, pc, #0, 12
    2b04:	add	ip, ip, #241664	; 0x3b000
    2b08:	ldr	pc, [ip, #1020]!	; 0x3fc

00002b0c <strncmp@plt>:
    2b0c:	add	ip, pc, #0, 12
    2b10:	add	ip, ip, #241664	; 0x3b000
    2b14:	ldr	pc, [ip, #1012]!	; 0x3f4

00002b18 <sudo_lbuf_print_v1@plt>:
    2b18:	add	ip, pc, #0, 12
    2b1c:	add	ip, ip, #241664	; 0x3b000
    2b20:	ldr	pc, [ip, #1004]!	; 0x3ec

00002b24 <abort@plt>:
    2b24:	add	ip, pc, #0, 12
    2b28:	add	ip, ip, #241664	; 0x3b000
    2b2c:	ldr	pc, [ip, #996]!	; 0x3e4

00002b30 <getc@plt>:
    2b30:	add	ip, pc, #0, 12
    2b34:	add	ip, ip, #241664	; 0x3b000
    2b38:	ldr	pc, [ip, #988]!	; 0x3dc

00002b3c <close@plt>:
    2b3c:	add	ip, pc, #0, 12
    2b40:	add	ip, ip, #241664	; 0x3b000
    2b44:	ldr	pc, [ip, #980]!	; 0x3d4

00002b48 <closedir@plt>:
    2b48:	add	ip, pc, #0, 12
    2b4c:	add	ip, ip, #241664	; 0x3b000
    2b50:	ldr	pc, [ip, #972]!	; 0x3cc

00002b54 <getgrgid@plt>:
    2b54:	add	ip, pc, #0, 12
    2b58:	add	ip, ip, #241664	; 0x3b000
    2b5c:	ldr	pc, [ip, #964]!	; 0x3c4

00002b60 <getgrnam@plt>:
    2b60:	add	ip, pc, #0, 12
    2b64:	add	ip, ip, #241664	; 0x3b000
    2b68:	ldr	pc, [ip, #956]!	; 0x3bc

00002b6c <__snprintf_chk@plt>:
    2b6c:	add	ip, pc, #0, 12
    2b70:	add	ip, ip, #241664	; 0x3b000
    2b74:	ldr	pc, [ip, #948]!	; 0x3b4

00002b78 <strspn@plt>:
    2b78:	add	ip, pc, #0, 12
    2b7c:	add	ip, ip, #241664	; 0x3b000
    2b80:	ldr	pc, [ip, #940]!	; 0x3ac

Disassembly of section .text:

00002b88 <.text>:
    2b88:	svcmi	0x00f0e92d
    2b8c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    2b90:	strmi	r8, [sl], r6, lsl #22
    2b94:	ldclcs	8, cr15, [r4], #-892	; 0xfffffc84
    2b98:	ldclcc	8, cr15, [r4], #-892	; 0xfffffc84
    2b9c:			; <UNDEFINED> instruction: 0xf8df447a
    2ba0:	adclt	r4, r1, r4, ror ip
    2ba4:	ldcleq	8, cr15, [r0], #-892	; 0xfffffc84
    2ba8:			; <UNDEFINED> instruction: 0xf8df447c
    2bac:	strls	r1, [r6], #-3184	; 0xfffff390
    2bb0:	ldmpl	r3, {r3, r4, r5, r6, sl, lr}^
    2bb4:	ldrbtmi	r3, [r9], #-84	; 0xffffffac
    2bb8:	ldmdavs	fp, {r0, r4, r5, r6, r9, sp}
    2bbc:			; <UNDEFINED> instruction: 0xf04f931f
    2bc0:			; <UNDEFINED> instruction: 0xf8df0300
    2bc4:	stmiapl	r3!, {r2, r3, r4, r6, sl, fp, ip, sp}^
    2bc8:	bvs	6e77f0 <strspn@plt+0x6e4c78>
    2bcc:	bcc	fe43e3f8 <strspn@plt+0xfe43b880>
    2bd0:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    2bd4:	svclt	0x00c82d00
    2bd8:	ldrdeq	pc, [r0], -sl
    2bdc:			; <UNDEFINED> instruction: 0xf8dfdc02
    2be0:	ldrbtmi	r0, [r8], #-3140	; 0xfffff3bc
    2be4:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2be8:	ldcne	8, cr15, [ip], #-892	; 0xfffffc84
    2bec:	ldrbtmi	r2, [r9], #-6
    2bf0:	svc	0x0002f7ff
    2bf4:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
    2bf8:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    2bfc:	sbfxne	pc, r3, #17, #1
    2c00:	ldc2	0, cr15, [sl], {8}
    2c04:			; <UNDEFINED> instruction: 0xf0022800
    2c08:			; <UNDEFINED> instruction: 0xf8df8098
    2c0c:	bls	191ca4 <strspn@plt+0x18f12c>
    2c10:	stcmi	8, cr15, [r0], #-892	; 0xfffffc84
    2c14:	ldrbtmi	r5, [ip], #-2256	; 0xfffff730
    2c18:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2c1c:	ldcne	8, cr15, [r8], {223}	; 0xdf
    2c20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2c24:	svc	0x0046f7ff
    2c28:			; <UNDEFINED> instruction: 0xf7ff4620
    2c2c:	tstcs	r5, r8, asr sp
    2c30:			; <UNDEFINED> instruction: 0xf7ff2000
    2c34:			; <UNDEFINED> instruction: 0x3001eeb2
    2c38:	ldrthi	pc, [pc], #-0	; 2c40 <strspn@plt+0xc8>	; <UNPREDICTABLE>
    2c3c:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    2c40:			; <UNDEFINED> instruction: 0xf7ff4604
    2c44:			; <UNDEFINED> instruction: 0xf7ffed1a
    2c48:			; <UNDEFINED> instruction: 0x4601ec7e
    2c4c:			; <UNDEFINED> instruction: 0xf0174620
    2c50:	mulls	r7, r1, sl
    2c54:			; <UNDEFINED> instruction: 0xf8dfb328
    2c58:	andcs	r1, r0, #228, 22	; 0x39000
    2c5c:	blcc	ff840fe0 <strspn@plt+0xff83e468>
    2c60:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
    2c64:	stmdbls	r6, {r0, r3, r8, ip, pc}
    2c68:	blmi	ff640fec <strspn@plt+0xff63e474>
    2c6c:	blvs	ff640ff0 <strspn@plt+0xff63e478>
    2c70:	ldrbtmi	r5, [ip], #-2251	; 0xfffff735
    2c74:	ldmdaeq	r4!, {r2, r8, ip, sp, lr, pc}^
    2c78:	movwls	r4, #50302	; 0xc47e
    2c7c:			; <UNDEFINED> instruction: 0x4633601a
    2c80:	ldrbmi	r4, [r1], -r2, asr #12
    2c84:	strls	r4, [r0, -r8, lsr #12]
    2c88:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    2c8c:	suble	r1, r2, r3, asr #24
    2c90:	mvnsle	r2, r3, ror #16
    2c94:	blcc	fed41018 <strspn@plt+0xfed3e4a0>
    2c98:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    2c9c:	movwls	r6, #38939	; 0x981b
    2ca0:	blls	23cc5c <strspn@plt+0x23a0e4>
    2ca4:	rscne	pc, fp, #64, 4
    2ca8:	bleq	fe94102c <strspn@plt+0xfe93e4b4>
    2cac:			; <UNDEFINED> instruction: 0xf8df2501
    2cb0:	mrrcvs	11, 10, r1, fp, cr4
    2cb4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2cb8:	movwls	r3, #24668	; 0x605c
    2cbc:	ldc	7, cr15, [r4], {255}	; 0xff
    2cc0:			; <UNDEFINED> instruction: 0xf8df9b06
    2cc4:			; <UNDEFINED> instruction: 0xf44f4b94
    2cc8:			; <UNDEFINED> instruction: 0xf8df72fb
    2ccc:	ldrbtmi	r1, [ip], #-2960	; 0xfffff470
    2cd0:			; <UNDEFINED> instruction: 0xf1044479
    2cd4:	qaddls	r0, ip, r6
    2cd8:	stc	7, cr15, [sl, #1020]	; 0x3fc
    2cdc:	bcc	fe43e548 <strspn@plt+0xfe43b9d0>
    2ce0:	rsbsne	pc, r7, #64, 4
    2ce4:			; <UNDEFINED> instruction: 0xf1049906
    2ce8:	strls	r0, [r0, #-84]	; 0xffffffac
    2cec:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    2cf0:	blcs	1b41074 <strspn@plt+0x1b3e4fc>
    2cf4:	blcc	641078 <strspn@plt+0x63e500>
    2cf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2cfc:	blls	7dcd6c <strspn@plt+0x7da1f4>
    2d00:			; <UNDEFINED> instruction: 0xf04f405a
    2d04:			; <UNDEFINED> instruction: 0xf0420300
    2d08:			; <UNDEFINED> instruction: 0x46288037
    2d0c:	ldc	0, cr11, [sp], #132	; 0x84
    2d10:	pop	{r1, r2, r8, r9, fp, pc}
    2d14:	blls	226cdc <strspn@plt+0x224164>
    2d18:			; <UNDEFINED> instruction: 0xf8df3490
    2d1c:			; <UNDEFINED> instruction: 0xf44f6b48
    2d20:	strtmi	r7, [r0], -r2, ror #5
    2d24:	mrrcvs	7, 1, r9, fp, cr4
    2d28:			; <UNDEFINED> instruction: 0x9716447e
    2d2c:	movwls	r4, #42545	; 0xa631
    2d30:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    2d34:	blne	c410b8 <strspn@plt+0xc3e540>
    2d38:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    2d3c:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    2d40:	stmdacs	r0, {r7, r9, sl, lr}
    2d44:	movwhi	pc, #61441	; 0xf001	; <UNPREDICTABLE>
    2d48:	blne	8410cc <strspn@plt+0x83e554>
    2d4c:			; <UNDEFINED> instruction: 0xf8dfaa16
    2d50:			; <UNDEFINED> instruction: 0xf10d3b20
    2d54:	ldrbtmi	r0, [r9], #-2896	; 0xfffff4b0
    2d58:	bpl	43e580 <strspn@plt+0x43ba08>
    2d5c:			; <UNDEFINED> instruction: 0x4691447b
    2d60:	bne	43e590 <strspn@plt+0x43ba18>
    2d64:	movwls	r3, #54184	; 0xd3a8
    2d68:	strbmi	r2, [r3], -r0, lsl #4
    2d6c:	ldrbmi	r4, [r8], -r9, asr #12
    2d70:			; <UNDEFINED> instruction: 0xf7ff9200
    2d74:	andcc	lr, r1, lr, lsl lr
    2d78:	sbcshi	pc, r9, r0
    2d7c:	ldmdavc	fp!, {r2, r4, r8, r9, sl, fp, ip, pc}
    2d80:	rscsle	r2, r1, r0, lsl #22
    2d84:			; <UNDEFINED> instruction: 0x4638213d
    2d88:	stc	7, cr15, [ip, #1020]	; 0x3fc
    2d8c:	rscle	r2, fp, r0, lsl #16
    2d90:	mcrrne	14, 4, r1, r4, cr6
    2d94:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2d98:			; <UNDEFINED> instruction: 0xd00b42b7
    2d9c:	and	r6, r1, r2, lsl #16
    2da0:			; <UNDEFINED> instruction: 0xd00742b7
    2da4:			; <UNDEFINED> instruction: 0xf8164631
    2da8:			; <UNDEFINED> instruction: 0xf8323d01
    2dac:	bfieq	r3, r3, #0, #30
    2db0:			; <UNDEFINED> instruction: 0x460ed4f6
    2db4:	eorsvc	r2, r3, r0, lsl #6
    2db8:	strtmi	r6, [r0], -r2, lsl #16
    2dbc:			; <UNDEFINED> instruction: 0xf8104606
    2dc0:			; <UNDEFINED> instruction: 0xf8323b01
    2dc4:	bfieq	r3, r3, #0, #28
    2dc8:	blls	2381b0 <strspn@plt+0x235638>
    2dcc:	addsne	pc, r7, #64, 4
    2dd0:	beq	fe841154 <strspn@plt+0xfe83e5dc>
    2dd4:	bmi	fe841158 <strspn@plt+0xfe83e5e0>
    2dd8:	ldrbtmi	r6, [r8], #-3165	; 0xfffff3a3
    2ddc:	mrc	4, 0, r4, cr10, cr12, {3}
    2de0:	adccc	r1, r8, r0, lsl sl
    2de4:	strvc	pc, [r8], #1284	; 0x504
    2de8:			; <UNDEFINED> instruction: 0xf7ff462b
    2dec:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2df0:	rsble	r2, fp, r0, lsl #18
    2df4:			; <UNDEFINED> instruction: 0xf7ff4638
    2df8:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    2dfc:	stmdavs	r3!, {r1, r5, r6, r8, ip, lr, pc}^
    2e00:	andsle	r2, r4, r1, lsl #22
    2e04:			; <UNDEFINED> instruction: 0xf0002b02
    2e08:	blcs	23b38 <strspn@plt+0x20fc0>
    2e0c:	teqhi	fp, #0	; <UNPREDICTABLE>
    2e10:	beq	1a41194 <strspn@plt+0x1a3e61c>
    2e14:	tstls	r0, r1, lsl #2
    2e18:			; <UNDEFINED> instruction: 0xf8df462b
    2e1c:	ldrbtmi	r1, [r8], #-2660	; 0xfffff59c
    2e20:	vst4.32	{d19-d22}, [pc :128], r8
    2e24:	ldrbtmi	r7, [r9], #-732	; 0xfffffd24
    2e28:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    2e2c:	ldmdbge	r8, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    2e30:	rscscc	pc, pc, #79	; 0x4f
    2e34:	ldrtmi	r2, [r0], -r0, lsl #6
    2e38:	movwcs	lr, #2509	; 0x9cd
    2e3c:	andcs	r2, r0, #0, 6
    2e40:			; <UNDEFINED> instruction: 0xf7ff9102
    2e44:	blls	63e324 <strspn@plt+0x63b7ac>
    2e48:			; <UNDEFINED> instruction: 0xf0002b00
    2e4c:			; <UNDEFINED> instruction: 0xf8df8348
    2e50:			; <UNDEFINED> instruction: 0xf8df3a34
    2e54:	ldrbtmi	r2, [fp], #-2612	; 0xfffff5cc
    2e58:			; <UNDEFINED> instruction: 0x4619447a
    2e5c:	bcc	43e688 <strspn@plt+0x43bb10>
    2e60:	mcr	6, 0, r4, cr8, cr0, {0}
    2e64:			; <UNDEFINED> instruction: 0xf7ff2a90
    2e68:	ldmdbls	r8, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    2e6c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    2e70:	movwls	r0, #47760	; 0xba90
    2e74:	bl	1840e78 <strspn@plt+0x183e300>
    2e78:	vmla.i8	d25, d0, d9
    2e7c:	blls	2c7918 <strspn@plt+0x2c4da0>
    2e80:	tstls	r1, r3, lsl #12
    2e84:	bne	141208 <strspn@plt+0x13e690>
    2e88:			; <UNDEFINED> instruction: 0xf0459300
    2e8c:	ldrbtmi	r0, [r9], #-803	; 0xfffffcdd
    2e90:	andls	r9, r4, r2, lsl #14
    2e94:			; <UNDEFINED> instruction: 0xf7ff980d
    2e98:	cdp	13, 1, cr14, cr9, cr8, {2}
    2e9c:	vmov	r1, s16
    2ea0:			; <UNDEFINED> instruction: 0xf7ff0a90
    2ea4:	ldmdbls	r8, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    2ea8:	cdp	0, 1, cr9, cr8, cr11, {0}
    2eac:			; <UNDEFINED> instruction: 0xf7ff0a90
    2eb0:	bls	2fdbc8 <strspn@plt+0x2fb050>
    2eb4:			; <UNDEFINED> instruction: 0x46014633
    2eb8:	tstls	r0, r0, lsl r6
    2ebc:	stmdbls	r9, {r1, r3, r4, r5, r9, sl, lr}
    2ec0:	bl	fec40ec4 <strspn@plt+0xfec3e34c>
    2ec4:	svcne	0x000cf854
    2ec8:	orrsle	r2, r3, r0, lsl #18
    2ecc:			; <UNDEFINED> instruction: 0xf8df2400
    2ed0:	strls	r1, [r0], #-2496	; 0xfffff640
    2ed4:			; <UNDEFINED> instruction: 0xf8df462b
    2ed8:	ldrbtmi	r0, [r9], #-2492	; 0xfffff644
    2edc:	ldmibvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ee0:	adcsne	pc, fp, #64, 4
    2ee4:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ee8:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    2eec:	ldrbtmi	r9, [ip], #-11
    2ef0:	strmi	r3, [sp], -r8, lsr #1
    2ef4:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    2ef8:			; <UNDEFINED> instruction: 0x46204631
    2efc:	bl	740f00 <strspn@plt+0x73e388>
    2f00:	stcls	6, cr4, [r9, #-164]	; 0xffffff5c
    2f04:	rscsvc	pc, r0, #1325400064	; 0x4f000000
    2f08:	strls	r9, [r2, -sl, lsl #22]
    2f0c:	msreq	CPSR_xc, #67	; 0x43
    2f10:	andls	r9, r0, r1, lsl #10
    2f14:	addscc	r9, r0, fp, lsl #16
    2f18:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    2f1c:			; <UNDEFINED> instruction: 0x46204631
    2f20:	bl	2c0f24 <strspn@plt+0x2be3ac>
    2f24:			; <UNDEFINED> instruction: 0x4629463a
    2f28:	bl	1f40f2c <strspn@plt+0x1f3e3b4>
    2f2c:	ldmdals	r4, {r2, r3, r4, r8, r9, sl, sp, lr, pc}
    2f30:	bl	1540f34 <strspn@plt+0x153e3bc>
    2f34:			; <UNDEFINED> instruction: 0xf7ff4640
    2f38:			; <UNDEFINED> instruction: 0xf8dfed36
    2f3c:			; <UNDEFINED> instruction: 0xf8df0964
    2f40:	vmla.i8	q10, q0, q10
    2f44:			; <UNDEFINED> instruction: 0xf8df12e5
    2f48:	ldrbtmi	r1, [r8], #-2400	; 0xfffff6a0
    2f4c:	blls	294144 <strspn@plt+0x2915cc>
    2f50:	addscc	r4, r0, r9, ror r4
    2f54:	cfmuls	mvf9, mvf8, mvf0
    2f58:			; <UNDEFINED> instruction: 0xf7ff5a10
    2f5c:	bls	33e00c <strspn@plt+0x33b494>
    2f60:			; <UNDEFINED> instruction: 0xf8df2101
    2f64:			; <UNDEFINED> instruction: 0xf04f3948
    2f68:			; <UNDEFINED> instruction: 0xf8df0b00
    2f6c:	andsvs	r8, r1, r4, asr #18
    2f70:	ldrbtmi	r9, [r8], #2566	; 0xa06
    2f74:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f78:	ldrbteq	pc, [r4], -r8, lsl #2	; <UNPREDICTABLE>
    2f7c:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    2f80:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f84:	movwls	r4, #54808	; 0xd618
    2f88:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f8c:	subscc	r4, r4, #2046820352	; 0x7a000000
    2f90:	ldrbtmi	r6, [fp], #-1
    2f94:	cmpcc	r4, #-1342177280	; 0xb0000000
    2f98:			; <UNDEFINED> instruction: 0xf8df930c
    2f9c:	ldrbtmi	r3, [fp], #-2340	; 0xfffff6dc
    2fa0:	andcs	r9, r0, #603979776	; 0x24000000
    2fa4:	andls	r4, r0, #36700160	; 0x2300000
    2fa8:			; <UNDEFINED> instruction: 0x46324651
    2fac:			; <UNDEFINED> instruction: 0xf7ff4628
    2fb0:	mcrrne	12, 5, lr, r7, cr6
    2fb4:	addshi	pc, r6, #0
    2fb8:	stmdacs	sl!, {r0, r3, r6, fp, ip, sp}
    2fbc:	adcshi	pc, r6, r0, lsl #4
    2fc0:			; <UNDEFINED> instruction: 0xf853a302
    2fc4:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    2fc8:	svclt	0x00004718
    2fcc:	strheq	r0, [r0], -r3
    2fd0:	andeq	r0, r0, r1, ror #2
    2fd4:	andeq	r0, r0, r1, ror #2
    2fd8:	andeq	r0, r0, r1, ror #2
    2fdc:	andeq	r0, r0, sp, lsr #1
    2fe0:	andeq	r0, r0, r1, ror #2
    2fe4:	andeq	r0, r0, r5, lsl r4
    2fe8:	muleq	r0, fp, r3
    2fec:	andeq	r0, r0, r1, ror #2
    2ff0:	andeq	r0, r0, r1, ror #2
    2ff4:	andeq	r0, r0, r1, ror #2
    2ff8:	andeq	r0, r0, r1, ror #2
    2ffc:	andeq	r0, r0, r1, ror #2
    3000:	andeq	r0, r0, pc, lsl #6
    3004:	andeq	r0, r0, r1, ror #2
    3008:	andeq	r0, r0, r1, ror #2
    300c:	andeq	r0, r0, r1, ror #2
    3010:	andeq	r0, r0, r1, ror #2
    3014:	andeq	r0, r0, r1, ror #2
    3018:	andeq	r0, r0, r1, ror #2
    301c:	andeq	r0, r0, r1, ror #2
    3020:	andeq	r0, r0, r1, ror #2
    3024:	andeq	r0, r0, r1, ror #2
    3028:	andeq	r0, r0, r1, ror #2
    302c:	andeq	r0, r0, r1, ror #2
    3030:	andeq	r0, r0, r3, lsr #5
    3034:			; <UNDEFINED> instruction: 0xffffffd7
    3038:	andeq	r0, r0, pc, lsl #5
    303c:	andeq	r0, r0, r3, lsl #5
    3040:	andeq	r0, r0, r7, lsl r2
    3044:	andeq	r0, r0, r1, ror #2
    3048:			; <UNDEFINED> instruction: 0x000006b1
    304c:	andeq	r0, r0, fp, lsr #3
    3050:	andeq	r0, r0, r1, ror #2
    3054:	andeq	r0, r0, r1, ror #2
    3058:	andeq	r0, r0, r1, ror #2
    305c:	muleq	r0, r7, r1
    3060:	andeq	r0, r0, r1, ror #2
    3064:	andeq	r0, r0, r9, lsl #3
    3068:	andeq	r0, r0, sp, ror r1
    306c:	andeq	r0, r0, r1, ror #2
    3070:	andeq	r0, r0, r1, ror #2
    3074:	andeq	r0, r0, r9, ror #2
    3078:			; <UNDEFINED> instruction: 0xb01cf8dd
    307c:	bls	1bcec8 <strspn@plt+0x1ba350>
    3080:	rscscc	pc, pc, pc, asr #32
    3084:			; <UNDEFINED> instruction: 0x37c4f8df
    3088:	ldmpl	r3, {r8, sp}^
    308c:	stmib	sp, {r0, r9, sp}^
    3090:	ldrmi	r0, [pc], -r0, lsl #2
    3094:	movwls	sl, #11024	; 0x2b10
    3098:	ldmdavs	r8!, {r8, r9, sp}
    309c:			; <UNDEFINED> instruction: 0xf7ff970a
    30a0:			; <UNDEFINED> instruction: 0xf8dfec08
    30a4:	blls	40d12c <strspn@plt+0x40a5b4>
    30a8:	subsvs	r4, r0, sl, ror r4
    30ac:			; <UNDEFINED> instruction: 0xf43f2b00
    30b0:			; <UNDEFINED> instruction: 0xf8dfaf78
    30b4:			; <UNDEFINED> instruction: 0xf8df3814
    30b8:	ldrbtmi	r7, [fp], #-2068	; 0xfffff7ec
    30bc:			; <UNDEFINED> instruction: 0x4619447f
    30c0:			; <UNDEFINED> instruction: 0x46384699
    30c4:	b	e410c8 <strspn@plt+0xe3e550>
    30c8:			; <UNDEFINED> instruction: 0x46029910
    30cc:	andls	r9, pc, #655360	; 0xa0000
    30d0:	ldrtmi	r6, [r8], -r3, lsl #16
    30d4:			; <UNDEFINED> instruction: 0xf7ff930e
    30d8:			; <UNDEFINED> instruction: 0xee19ea30
    30dc:	stmdbls	lr, {r4, r7, r9, fp, sp}
    30e0:			; <UNDEFINED> instruction: 0xf8df9101
    30e4:	ldrbtmi	r1, [r9], #-2028	; 0xfffff814
    30e8:	msreq	CPSR_xc, #66	; 0x42
    30ec:	andls	r9, r0, #61440	; 0xf000
    30f0:	strmi	r2, [r4], r7, asr #5
    30f4:			; <UNDEFINED> instruction: 0x07dcf8df
    30f8:	andgt	pc, r8, sp, asr #17
    30fc:	subscc	r4, r4, r8, ror r4
    3100:	ldc	7, cr15, [r2], {255}	; 0xff
    3104:	ldrtmi	r4, [r8], -r9, asr #12
    3108:	b	5c110c <strspn@plt+0x5be594>
    310c:	andls	r9, lr, sl, lsl #18
    3110:	stmdavs	pc, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    3114:			; <UNDEFINED> instruction: 0xf7ff9910
    3118:			; <UNDEFINED> instruction: 0x4639ea10
    311c:	stmdals	lr, {r1, r9, sl, lr}
    3120:	b	fe041124 <strspn@plt+0xfe03e5ac>
    3124:			; <UNDEFINED> instruction: 0xf0022001
    3128:	ldr	pc, [sl, -sp, lsl #17]!
    312c:			; <UNDEFINED> instruction: 0xf0022001
    3130:	ldr	pc, [r6, -r9, lsl #17]!
    3134:			; <UNDEFINED> instruction: 0x3714f8df
    3138:			; <UNDEFINED> instruction: 0xf8df9906
    313c:	stmiapl	fp, {r2, r3, r4, r7, r8, r9, sl, sp}^
    3140:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3144:			; <UNDEFINED> instruction: 0xe72c62d3
    3148:			; <UNDEFINED> instruction: 0x3790f8df
    314c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3150:			; <UNDEFINED> instruction: 0xe726759a
    3154:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    3158:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    315c:	movwls	r6, #38939	; 0x981b
    3160:			; <UNDEFINED> instruction: 0xf8dfe71f
    3164:	stmdbls	r6, {r3, r5, r6, r7, r9, sl, ip, sp}
    3168:			; <UNDEFINED> instruction: 0x2774f8df
    316c:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    3170:	subsvs	r6, r3, #1769472	; 0x1b0000
    3174:			; <UNDEFINED> instruction: 0xf8dfe715
    3178:	ldrbtmi	r7, [pc], #-1900	; 3180 <strspn@plt+0x608>
    317c:			; <UNDEFINED> instruction: 0xf7ff69f8
    3180:	bls	1bda40 <strspn@plt+0x1baec8>
    3184:			; <UNDEFINED> instruction: 0x36c4f8df
    3188:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    318c:	b	1bc1190 <strspn@plt+0x1bbe618>
    3190:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sp, lr}
    3194:	svcge	0x0005f47f
    3198:			; <UNDEFINED> instruction: 0x774cf8df
    319c:			; <UNDEFINED> instruction: 0x574cf8df
    31a0:			; <UNDEFINED> instruction: 0xf8df447f
    31a4:	ldrbtmi	r6, [sp], #-1868	; 0xfffff8b4
    31a8:			; <UNDEFINED> instruction: 0x4748f8df
    31ac:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    31b0:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    31b4:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31b8:	ldrbcc	r4, [r4], #-1585	; 0xfffff9cf
    31bc:	strtmi	r4, [r8], -r0, lsl #13
    31c0:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31c4:	bcc	fe43ea30 <strspn@plt+0xfe43beb8>
    31c8:			; <UNDEFINED> instruction: 0x172cf8df
    31cc:			; <UNDEFINED> instruction: 0xf8cd22c0
    31d0:	ldrbtmi	r8, [r9], #-0
    31d4:	msreq	CPSR_x, #67	; 0x43
    31d8:	andmi	lr, r1, sp, asr #19
    31dc:			; <UNDEFINED> instruction: 0xf0014620
    31e0:			; <UNDEFINED> instruction: 0xf8dfbaf0
    31e4:	ldrbtmi	r7, [pc], #-1816	; 31ec <strspn@plt+0x674>
    31e8:			; <UNDEFINED> instruction: 0xf7ff6a38
    31ec:	bls	1bd9d4 <strspn@plt+0x1bae5c>
    31f0:			; <UNDEFINED> instruction: 0x3658f8df
    31f4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    31f8:	b	e411fc <strspn@plt+0xe3e684>
    31fc:	stmdacs	r0, {r3, r4, r5, r9, sp, lr}
    3200:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3204:	usatvc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    3208:	usatpl	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    320c:			; <UNDEFINED> instruction: 0xf8df447f
    3210:	ldrbtmi	r6, [sp], #-1784	; 0xfffff908
    3214:	usatmi	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    3218:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    321c:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    3220:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3224:	ldrbcc	r4, [r4], #-1585	; 0xfffff9cf
    3228:	strtmi	r4, [r8], -r0, lsl #13
    322c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3230:	bcc	fe43ea9c <strspn@plt+0xfe43bf24>
    3234:			; <UNDEFINED> instruction: 0x16d8f8df
    3238:			; <UNDEFINED> instruction: 0xf8cd22b5
    323c:	ldrbtmi	r8, [r9], #-0
    3240:	msreq	CPSR_x, #67	; 0x43
    3244:	andmi	lr, r1, sp, asr #19
    3248:			; <UNDEFINED> instruction: 0xf0014620
    324c:			; <UNDEFINED> instruction: 0xf8dfbaba
    3250:	andcs	r3, r1, #196, 12	; 0xc400000
    3254:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    3258:			; <UNDEFINED> instruction: 0xf8dfe6a3
    325c:	stmdbls	r6, {r4, r5, r6, r7, r8, sl, ip, sp}
    3260:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    3264:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    3268:	addsvs	r6, r3, #1769472	; 0x1b0000
    326c:			; <UNDEFINED> instruction: 0xf8dfe699
    3270:	ldrbtmi	r7, [pc], #-1708	; 3278 <strspn@plt+0x700>
    3274:			; <UNDEFINED> instruction: 0xf7ff69b8
    3278:	bls	1bd948 <strspn@plt+0x1badd0>
    327c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    3280:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    3284:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3288:	stmdacs	r0, {r3, r4, r5, r7, r8, sp, lr}
    328c:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    3290:	pkhtbvc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3294:	pkhtbpl	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3298:			; <UNDEFINED> instruction: 0xf8df447f
    329c:	ldrbtmi	r6, [sp], #-1676	; 0xfffff974
    32a0:	pkhtbmi	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    32a4:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    32a8:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    32ac:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b0:	ldrbcc	r4, [r4], #-1585	; 0xfffff9cf
    32b4:	strtmi	r4, [r8], -r0, lsl #13
    32b8:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32bc:	bcc	fe43eb28 <strspn@plt+0xfe43bfb0>
    32c0:			; <UNDEFINED> instruction: 0x166cf8df
    32c4:			; <UNDEFINED> instruction: 0xf8cd22a4
    32c8:	ldrbtmi	r8, [r9], #-0
    32cc:	msreq	CPSR_x, #67	; 0x43
    32d0:	andmi	lr, r1, sp, asr #19
    32d4:			; <UNDEFINED> instruction: 0xf0014620
    32d8:			; <UNDEFINED> instruction: 0xf8dfba74
    32dc:	andcs	r4, r5, #88, 12	; 0x5800000
    32e0:			; <UNDEFINED> instruction: 0x1654f8df
    32e4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    32e8:			; <UNDEFINED> instruction: 0x46204479
    32ec:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32f0:			; <UNDEFINED> instruction: 0xf7ff9006
    32f4:			; <UNDEFINED> instruction: 0xf8dfe9c2
    32f8:	stmdbls	r6, {r2, r6, r9, sl, ip, sp}
    32fc:			; <UNDEFINED> instruction: 0x4602447b
    3300:			; <UNDEFINED> instruction: 0xf7ff2001
    3304:			; <UNDEFINED> instruction: 0xf8dfeb1e
    3308:	andcs	r1, r5, #56, 12	; 0x3800000
    330c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3310:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3314:			; <UNDEFINED> instruction: 0xf7ff9006
    3318:	stmdbls	r6, {r4, r5, r7, r8, fp, sp, lr, pc}
    331c:	strmi	r2, [r2], -lr, lsr #6
    3320:			; <UNDEFINED> instruction: 0xf7ff2001
    3324:	blls	23df64 <strspn@plt+0x23b3ec>
    3328:	rscne	pc, fp, #64, 4
    332c:			; <UNDEFINED> instruction: 0x0614f8df
    3330:			; <UNDEFINED> instruction: 0x4614f8df
    3334:	ldrbtmi	r6, [r8], #-3163	; 0xfffff3a5
    3338:			; <UNDEFINED> instruction: 0x1610f8df
    333c:	subscc	r4, ip, ip, ror r4
    3340:	movwls	r4, #25721	; 0x6479
    3344:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3348:			; <UNDEFINED> instruction: 0xf7ff69a0
    334c:	stmibvs	r0!, {r3, r6, r8, fp, sp, lr, pc}^
    3350:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3354:			; <UNDEFINED> instruction: 0xf7ff6a20
    3358:	andcs	lr, r0, #1081344	; 0x108000
    335c:	stmib	r4, {r1, r2, r8, r9, fp, ip, pc}^
    3360:	eorvs	r2, r2, #1610612736	; 0x60000000
    3364:	bls	1bc620 <strspn@plt+0x1b9aa8>
    3368:	rscscc	pc, pc, pc, asr #32
    336c:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3370:	ldmpl	r3, {r8, sp}^
    3374:	stmib	sp, {r0, r9, sp}^
    3378:	ldrmi	r0, [pc], -r0, lsl #2
    337c:	movwls	sl, #11024	; 0x2b10
    3380:	ldmdavs	r8!, {r8, r9, sp}
    3384:			; <UNDEFINED> instruction: 0xf7ff970a
    3388:			; <UNDEFINED> instruction: 0xf8dfea94
    338c:	blls	40caa4 <strspn@plt+0x409f2c>
    3390:	addsvs	r4, r0, sl, ror r4
    3394:			; <UNDEFINED> instruction: 0xf43f2b00
    3398:			; <UNDEFINED> instruction: 0xf8dfae04
    339c:			; <UNDEFINED> instruction: 0xf8df35b8
    33a0:	ldrbtmi	r9, [fp], #-1464	; 0xfffffa48
    33a4:			; <UNDEFINED> instruction: 0x461944f9
    33a8:			; <UNDEFINED> instruction: 0x4648461f
    33ac:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33b0:	ldmdbls	r0, {r1, r3, r9, fp, ip, pc}
    33b4:	andls	r6, pc, #1179648	; 0x120000
    33b8:	strbmi	r4, [r8], -r3, lsl #12
    33bc:			; <UNDEFINED> instruction: 0xf7ff930e
    33c0:	blls	3bd6b8 <strspn@plt+0x3bab40>
    33c4:			; <UNDEFINED> instruction: 0xf8df9a0f
    33c8:	movwls	r1, #1428	; 0x594
    33cc:	bcc	fe43ec38 <strspn@plt+0xfe43c0c0>
    33d0:	andls	r4, r1, #2030043136	; 0x79000000
    33d4:			; <UNDEFINED> instruction: 0xf04322e1
    33d8:	andls	r0, r2, r3, lsr #6
    33dc:	eors	r9, fp, fp, lsl #16
    33e0:			; <UNDEFINED> instruction: 0xf04f9a06
    33e4:			; <UNDEFINED> instruction: 0xf8df30ff
    33e8:	tstcs	r0, r4, ror #8
    33ec:	andcs	r5, r0, #13828096	; 0xd30000
    33f0:	smlabteq	r0, sp, r9, lr
    33f4:	blge	414c78 <strspn@plt+0x412100>
    33f8:	movwcs	r9, #770	; 0x302
    33fc:	smladxls	sl, r8, r8, r6
    3400:	b	15c1404 <strspn@plt+0x15be88c>
    3404:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3408:	ldrbtmi	r9, [sl], #-2832	; 0xfffff4f0
    340c:	blcs	1b454 <strspn@plt+0x188dc>
    3410:	cfstrdge	mvd15, [r7, #252]	; 0xfc
    3414:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3418:	strbls	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    341c:	ldrbtmi	r4, [r9], #1147	; 0x47b
    3420:			; <UNDEFINED> instruction: 0x461f4619
    3424:			; <UNDEFINED> instruction: 0xf7ff4648
    3428:	bls	2bd650 <strspn@plt+0x2baad8>
    342c:	ldmdavs	r2, {r4, r8, fp, ip, pc}
    3430:	strmi	r9, [r3], -pc, lsl #4
    3434:	movwls	r4, #58952	; 0xe648
    3438:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    343c:	bls	3ea07c <strspn@plt+0x3e7504>
    3440:	strne	pc, [r8, #-2271]!	; 0xfffff721
    3444:	cdp	3, 1, cr9, cr9, cr0, {0}
    3448:	ldrbtmi	r3, [r9], #-2704	; 0xfffff570
    344c:	sbcscs	r9, r7, #268435456	; 0x10000000
    3450:	msreq	CPSR_xc, #67	; 0x43
    3454:	stmdals	ip, {r1, ip, pc}
    3458:	b	19c145c <strspn@plt+0x19be8e4>
    345c:			; <UNDEFINED> instruction: 0x46484639
    3460:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3464:	ldmdbls	r0, {r1, r3, r9, fp, ip, pc}
    3468:	andls	r6, lr, r7, lsl r8
    346c:			; <UNDEFINED> instruction: 0xf7ff4648
    3470:	blls	3bd608 <strspn@plt+0x3baa90>
    3474:			; <UNDEFINED> instruction: 0x46024639
    3478:			; <UNDEFINED> instruction: 0xf7ff4618
    347c:	ldrdcs	lr, [r1], -r4
    3480:	cdp2	0, 14, cr15, cr0, cr1, {0}
    3484:	ldrtmi	lr, [r0], -sp, lsl #11
    3488:	bl	c148c <strspn@plt+0xbe914>
    348c:			; <UNDEFINED> instruction: 0xf10068a3
    3490:			; <UNDEFINED> instruction: 0xf1dc3cff
    3494:	bl	100349c <strspn@plt+0x1000924>
    3498:	andsvc	r0, r8, ip
    349c:			; <UNDEFINED> instruction: 0x4630e4b8
    34a0:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34a4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    34a8:	strbthi	pc, [r8], #-1	; <UNPREDICTABLE>
    34ac:	ldmdavs	r8, {r0, r1, r5, r7, fp, sp, lr}
    34b0:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34b4:	andsvs	r6, lr, r3, lsr #17
    34b8:	blls	23c768 <strspn@plt+0x239bf0>
    34bc:	rscne	pc, fp, #64, 4
    34c0:	strteq	pc, [ip], #2271	; 0x8df
    34c4:			; <UNDEFINED> instruction: 0xf8df2501
    34c8:	cfldrdvs	mvd1, [fp], {172}	; 0xac
    34cc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    34d0:	movwls	r3, #24668	; 0x605c
    34d4:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34d8:			; <UNDEFINED> instruction: 0xf7ff9b06
    34dc:	stmiavs	r3!, {r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    34e0:	ldr	r6, [r5], #24
    34e4:	ldrmi	pc, [r0], #2271	; 0x8df
    34e8:	ldrbtmi	r9, [ip], #-2829	; 0xfffff4f3
    34ec:	stmibvs	r6!, {r0, r1, r3, r4, fp, sp, lr}^
    34f0:	bne	ffae812c <strspn@plt+0xffae55b4>
    34f4:			; <UNDEFINED> instruction: 0xb3a69307
    34f8:	strne	pc, [r0], #2271	; 0x8df
    34fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3500:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3504:			; <UNDEFINED> instruction: 0xf0002800
    3508:			; <UNDEFINED> instruction: 0xf8df80db
    350c:			; <UNDEFINED> instruction: 0x46305474
    3510:			; <UNDEFINED> instruction: 0x4629447d
    3514:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3518:			; <UNDEFINED> instruction: 0xf8dfb318
    351c:	strtmi	r6, [r8], -r8, ror #8
    3520:	movwls	r2, #41730	; 0xa302
    3524:			; <UNDEFINED> instruction: 0x4631447e
    3528:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    352c:	rscscs	r6, ip, #3686400	; 0x384000
    3530:			; <UNDEFINED> instruction: 0xf8df9101
    3534:	ldrbtmi	r1, [r9], #-1108	; 0xfffffbac
    3538:	movwls	r4, #1539	; 0x603
    353c:	bcc	fe43eda8 <strspn@plt+0xfe43c230>
    3540:	subseq	pc, r4, r8, lsl #2
    3544:	msreq	CPSR_xc, #67	; 0x43
    3548:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    354c:			; <UNDEFINED> instruction: 0x46284631
    3550:	svc	0x00f2f7fe
    3554:			; <UNDEFINED> instruction: 0xf7ff69e1
    3558:	andcs	lr, r1, r6, ror #16
    355c:	cdp2	0, 7, cr15, cr2, cr1, {0}
    3560:	movwcs	lr, #8193	; 0x2001
    3564:			; <UNDEFINED> instruction: 0xf8df930a
    3568:	ldrbtmi	r4, [ip], #-1060	; 0xfffffbdc
    356c:	vmlacs.f32	s12, s0, s13
    3570:	ldrbhi	pc, [ip, -r0]!	; <UNPREDICTABLE>
    3574:	ldrne	pc, [r8], #-2271	; 0xfffff721
    3578:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    357c:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3580:			; <UNDEFINED> instruction: 0xf0002800
    3584:			; <UNDEFINED> instruction: 0xf8df8099
    3588:	ldrtmi	r1, [r0], -ip, lsl #8
    358c:			; <UNDEFINED> instruction: 0xf7ff4479
    3590:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    3594:	msrhi	CPSR_sc, r1, asr #32
    3598:	strbvc	r2, [r3, #-769]!	; 0xfffffcff
    359c:	blmi	fffa81dc <strspn@plt+0xfffa5664>
    35a0:	bvs	1754794 <strspn@plt+0x1751c1c>
    35a4:			; <UNDEFINED> instruction: 0xf0002d00
    35a8:	blls	223910 <strspn@plt+0x220d98>
    35ac:	eorscs	pc, r1, #64, 4
    35b0:	mrcmi	12, 7, r4, cr11, cr10, {7}
    35b4:	cfldrdvs	mvd4, [fp], {124}	; 0x7c
    35b8:	strbcc	r4, [r4], #1150	; 0x47e
    35bc:			; <UNDEFINED> instruction: 0x46204631
    35c0:			; <UNDEFINED> instruction: 0xf7ff930b
    35c4:	blmi	ffdfd614 <strspn@plt+0xffdfaa9c>
    35c8:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    35cc:	movwls	r6, #51231	; 0xc81f
    35d0:			; <UNDEFINED> instruction: 0xf0012f00
    35d4:	blge	623a30 <strspn@plt+0x620eb8>
    35d8:			; <UNDEFINED> instruction: 0x462849f3
    35dc:			; <UNDEFINED> instruction: 0x461a4479
    35e0:			; <UNDEFINED> instruction: 0xf7ff461c
    35e4:			; <UNDEFINED> instruction: 0x4606e8b4
    35e8:			; <UNDEFINED> instruction: 0xf0002800
    35ec:	blmi	ffbe5310 <strspn@plt+0xffbe2798>
    35f0:	bge	43ee18 <strspn@plt+0x43c2a0>
    35f4:			; <UNDEFINED> instruction: 0xf8df4fee
    35f8:	ldrbtmi	r8, [fp], #-956	; 0xfffffc44
    35fc:	eorslt	pc, ip, sp, asr #17
    3600:	cfstrsls	mvf4, [ip, #-508]	; 0xfffffe04
    3604:			; <UNDEFINED> instruction: 0x469b44f8
    3608:	stmdavs	fp!, {r0, r4, sp, lr, pc}
    360c:	andeq	pc, r0, sl, asr #17
    3610:			; <UNDEFINED> instruction: 0xf8c2685a
    3614:			; <UNDEFINED> instruction: 0xf8c3a000
    3618:	stmibmi	r7!, {r2, sp, pc}^
    361c:	andcs	r4, r0, r2, lsr #12
    3620:			; <UNDEFINED> instruction: 0xf7ff4479
    3624:			; <UNDEFINED> instruction: 0x4606e894
    3628:			; <UNDEFINED> instruction: 0xf0002800
    362c:	andcs	r8, r8, r3, lsr #14
    3630:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3634:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3638:	msrhi	SPSR_, #1
    363c:			; <UNDEFINED> instruction: 0x4630213d
    3640:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3644:	suble	r2, lr, r0, lsl #16
    3648:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    364c:			; <UNDEFINED> instruction: 0xf8004639
    3650:			; <UNDEFINED> instruction: 0xf8ca9b01
    3654:	ldrtmi	r0, [r0], -r4
    3658:	svc	0x0082f7fe
    365c:	sbcsle	r2, r4, r0, lsl #16
    3660:	ldrtmi	r4, [r0], -r1, asr #12
    3664:	svc	0x007cf7fe
    3668:	stmdavs	fp!, {r3, r5, r6, r8, r9, fp, ip, sp, pc}
    366c:	andeq	pc, r0, sl, asr #17
    3670:			; <UNDEFINED> instruction: 0xf8c2691a
    3674:			; <UNDEFINED> instruction: 0xf8c3a000
    3678:	bfi	sl, r0, #0, #15
    367c:	andcs	r4, r5, #52992	; 0xcf00
    3680:	ldrbtmi	r4, [ip], #-2511	; 0xfffff631
    3684:			; <UNDEFINED> instruction: 0x46204479
    3688:	svc	0x00e4f7fe
    368c:			; <UNDEFINED> instruction: 0xf7fe9006
    3690:	stmdbls	r6, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3694:	andcs	r4, r1, r2, lsl #12
    3698:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    369c:			; <UNDEFINED> instruction: 0xf0012000
    36a0:	stmibmi	r8, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    36a4:	strtmi	r2, [r0], -r5, lsl #4
    36a8:			; <UNDEFINED> instruction: 0xf7fe4479
    36ac:			; <UNDEFINED> instruction: 0xf7ffefd4
    36b0:	andcs	lr, r0, r2, ror r8
    36b4:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36b8:	andls	r2, lr, r1, lsl #6
    36bc:	strb	r7, [lr, -r3, ror #10]!
    36c0:	movwls	r2, #41729	; 0xa301
    36c4:	ldrbmi	lr, [r9], -pc, asr #14
    36c8:			; <UNDEFINED> instruction: 0xf7fe4630
    36cc:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    36d0:	rsbshi	pc, fp, #65	; 0x41
    36d4:			; <UNDEFINED> instruction: 0xf8ca682b
    36d8:	ldmibvs	sl, {}^	; <UNPREDICTABLE>
    36dc:	andge	pc, r0, r2, asr #17
    36e0:	andsge	pc, ip, r3, asr #17
    36e4:			; <UNDEFINED> instruction: 0xf8dfe799
    36e8:	strmi	r9, [r4], -r0, ror #5
    36ec:	sbcshi	pc, ip, #14614528	; 0xdf0000
    36f0:	ldrbtmi	r4, [r9], #1621	; 0x655
    36f4:	ldrbtmi	r4, [r8], #2998	; 0xbb6
    36f8:	ldrsbtlt	pc, [ip], -sp	; <UNPREDICTABLE>
    36fc:	ldrbtmi	r4, [fp], #-1609	; 0xfffff9b7
    3700:	movwls	r4, #50752	; 0xc640
    3704:	svc	0x0018f7fe
    3708:	blls	3175d8 <strspn@plt+0x314a60>
    370c:	bls	2d4910 <strspn@plt+0x2d1d98>
    3710:	cdp	7, 1, cr3, cr8, cr4, {6}
    3714:			; <UNDEFINED> instruction: 0x4619aa10
    3718:	bcc	43ef40 <strspn@plt+0x43c3c8>
    371c:			; <UNDEFINED> instruction: 0xf0429601
    3720:	vcgt.s8	d16, d0, d19
    3724:	andls	r2, r0, sp, asr #4
    3728:			; <UNDEFINED> instruction: 0xf7ff4638
    372c:			; <UNDEFINED> instruction: 0x4649e8fe
    3730:			; <UNDEFINED> instruction: 0xf7fe4640
    3734:	ldrtmi	lr, [r1], -r2, lsl #30
    3738:	svc	0x0074f7fe
    373c:			; <UNDEFINED> instruction: 0xf7fe4628
    3740:	cdp	15, 1, cr14, cr8, cr14, {2}
    3744:	blls	2c9f8c <strspn@plt+0x2c7414>
    3748:	vmin.s8	d20, d0, d24
    374c:	strls	r2, [r0], #-591	; 0xfffffdb1
    3750:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3754:			; <UNDEFINED> instruction: 0xf0012001
    3758:	blmi	fe802d34 <strspn@plt+0xfe8001bc>
    375c:	bvs	fe714950 <strspn@plt+0xfe711dd8>
    3760:			; <UNDEFINED> instruction: 0xf0002c00
    3764:	blls	223ce4 <strspn@plt+0x22116c>
    3768:	rscsvc	pc, pc, #1325400064	; 0x4f000000
    376c:	ldcge	8, cr4, [r8, #-620]	; 0xfffffd94
    3770:			; <UNDEFINED> instruction: 0xf8d3499b
    3774:	ldrbtmi	r9, [r8], #-68	; 0xffffffbc
    3778:	sbcscc	r4, ip, r9, ror r4
    377c:	bpl	43efa4 <strspn@plt+0x43c42c>
    3780:			; <UNDEFINED> instruction: 0xf7fe464b
    3784:	ldmibmi	r7, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3788:	strtmi	r4, [sl], -r0, lsr #12
    378c:			; <UNDEFINED> instruction: 0xf7fe4479
    3790:			; <UNDEFINED> instruction: 0x4604efde
    3794:			; <UNDEFINED> instruction: 0xf0012800
    3798:	cdpmi	2, 9, cr8, cr3, cr14, {5}
    379c:	svcmi	0x00932500
    37a0:	subhi	pc, ip, #14614528	; 0xdf0000
    37a4:			; <UNDEFINED> instruction: 0xf8cd447e
    37a8:	ldrbtmi	fp, [pc], #-44	; 37b0 <strspn@plt+0xc38>
    37ac:	blt	43f014 <strspn@plt+0x43c49c>
    37b0:	strd	r4, [fp], -r8
    37b4:	streq	pc, [r1, #-69]	; 0xffffffbb
    37b8:	ldrbmi	r4, [sl], -lr, lsl #19
    37bc:	ldrbtmi	r2, [r9], #-0
    37c0:	svc	0x00c4f7fe
    37c4:	stmdacs	r0, {r2, r9, sl, lr}
    37c8:	tsthi	r8, r0	; <UNPREDICTABLE>
    37cc:			; <UNDEFINED> instruction: 0x46204631
    37d0:	svc	0x008cf7fe
    37d4:	ldrtmi	fp, [r9], -r8, ror #2
    37d8:			; <UNDEFINED> instruction: 0xf7fe4620
    37dc:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    37e0:	strbmi	sp, [r1], -r8, ror #1
    37e4:			; <UNDEFINED> instruction: 0xf7fe4620
    37e8:	stmdblt	r0!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    37ec:	streq	pc, [r2, #-69]	; 0xffffffbb
    37f0:	ldrbcs	lr, [pc, #2018]!	; 3fda <strspn@plt+0x1462>
    37f4:	stmibmi	r0, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    37f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    37fc:	svc	0x0076f7fe
    3800:			; <UNDEFINED> instruction: 0xf0402800
    3804:			; <UNDEFINED> instruction: 0xf04582aa
    3808:	ldrb	r0, [r5, r4, lsl #10]
    380c:	andeq	fp, r3, ip, ror #2
    3810:	andeq	r0, r0, r0, asr r2
    3814:	andeq	fp, r3, r0, ror #2
    3818:	andeq	ip, r1, r8, lsr #24
    381c:	andeq	ip, r1, r2, ror r3
    3820:	andeq	r0, r0, r8, asr #4
    3824:	andeq	ip, r1, r2, lsr #7
    3828:	andeq	sp, r1, lr, lsl #17
    382c:	andeq	r0, r0, r8, ror #5
    3830:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3834:	andeq	lr, r1, r2, lsl r7
    3838:	muleq	r1, r2, r3
    383c:	andeq	ip, r1, lr, lsr #6
    3840:	ldrdeq	r0, [r0], -r8
    3844:	andeq	ip, r1, r6, ror #22
    3848:			; <UNDEFINED> instruction: 0x0003b3bc
    384c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3850:	andeq	ip, r1, r4, lsr #22
    3854:	andeq	ip, r1, r2, ror r2
    3858:	andeq	ip, r1, sl, lsl #22
    385c:	andeq	ip, r1, r8, asr r2
    3860:	andeq	fp, r3, r0, lsl r0
    3864:	andeq	ip, r1, r0, lsl #4
    3868:	andeq	sp, r1, sl, ror #10
    386c:	ldrdeq	ip, [r1], -r2
    3870:	andeq	ip, r1, ip, ror sl
    3874:	strdeq	ip, [r1], -lr
    3878:	andeq	fp, r3, r8, asr r2
    387c:			; <UNDEFINED> instruction: 0x0001c9ba
    3880:	andeq	ip, r1, r2, lsl #2
    3884:	andeq	ip, r1, lr, lsl #3
    3888:	ldrdeq	lr, [r1], -r0
    388c:	muleq	r1, sl, r0
    3890:	andeq	ip, r1, lr, asr #32
    3894:	strdeq	ip, [r1], -r0
    3898:	ldrdeq	ip, [r1], -lr
    389c:	andeq	lr, r1, sl, lsr r4
    38a0:	andeq	ip, r1, lr, lsl #17
    38a4:	strheq	fp, [r3], -r8
    38a8:	ldrdeq	fp, [r1], -r8
    38ac:	andeq	r0, r0, r0, ror #4
    38b0:	andeq	ip, r1, r6, ror #16
    38b4:	strheq	fp, [r3], -r6
    38b8:	andeq	ip, r1, ip, asr #16
    38bc:	andeq	ip, r1, r6, asr #16
    38c0:	andeq	ip, r1, sl
    38c4:	andeq	sl, r3, ip, asr pc
    38c8:	muleq	r1, sl, r3
    38cc:	andeq	lr, r1, ip, ror #4
    38d0:	andeq	fp, r1, r2, asr #28
    38d4:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    38d8:	andeq	sl, r3, r4, asr #29
    38dc:			; <UNDEFINED> instruction: 0x0003aeb6
    38e0:	muleq	r3, r6, lr
    38e4:	andeq	sl, r3, sl, lsl #29
    38e8:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    38ec:	andeq	lr, r1, r2, lsl #3
    38f0:			; <UNDEFINED> instruction: 0x0001bdb2
    38f4:	andeq	ip, r1, r6, lsr #12
    38f8:	andeq	fp, r1, r6, asr sp
    38fc:	andeq	sl, r3, lr, lsl lr
    3900:	andeq	ip, r1, r0, ror r2
    3904:	andeq	lr, r1, r6, lsl r1
    3908:	andeq	fp, r1, r6, asr #26
    390c:			; <UNDEFINED> instruction: 0x0001c5ba
    3910:	andeq	fp, r1, sl, ror #25
    3914:			; <UNDEFINED> instruction: 0x0003adb0
    3918:	muleq	r3, lr, sp
    391c:	muleq	r3, r2, sp
    3920:	andeq	ip, r1, r4, ror #3
    3924:	andeq	lr, r1, sl, lsl #1
    3928:			; <UNDEFINED> instruction: 0x0001bcba
    392c:	andeq	ip, r1, lr, lsr #10
    3930:	andeq	fp, r1, lr, asr ip
    3934:	andeq	lr, r1, r2, asr #32
    3938:			; <UNDEFINED> instruction: 0x0001c1b4
    393c:			; <UNDEFINED> instruction: 0x0001c1b0
    3940:	andeq	ip, r1, r6, lsr #3
    3944:	andeq	ip, r1, r2, lsr #9
    3948:	andeq	sl, r3, r8, asr #25
    394c:	andeq	fp, r1, r8, ror #23
    3950:	andeq	sl, r3, r4, ror ip
    3954:	andeq	ip, r1, r2, ror #1
    3958:	andeq	sp, r1, r4, lsl #31
    395c:	andeq	fp, r1, r8, asr fp
    3960:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
    3964:	andeq	ip, r1, r0, asr r0
    3968:	andeq	sp, r1, sl, lsl #30
    396c:	ldrdeq	fp, [r1], -lr
    3970:	andeq	ip, r1, ip, lsl #6
    3974:	andeq	fp, r1, sl, asr sl
    3978:	andeq	sl, r3, sl, lsl fp
    397c:	andeq	fp, r1, lr, asr #31
    3980:	andeq	sp, r1, r8, lsl lr
    3984:			; <UNDEFINED> instruction: 0x0001bfb0
    3988:	strdeq	fp, [r1], -r2
    398c:	muleq	r3, sl, sl
    3990:	andeq	fp, r1, r6, ror pc
    3994:	andeq	fp, r1, r0, asr #30
    3998:	andeq	sl, r3, r4, ror #20
    399c:	andeq	ip, r1, r4, lsr #4
    39a0:	andeq	fp, r1, r0, ror r9
    39a4:			; <UNDEFINED> instruction: 0x000002b4
    39a8:	andeq	fp, r1, ip, lsr pc
    39ac:	andeq	sp, r1, r2, ror #29
    39b0:	andeq	lr, r1, ip, asr #6
    39b4:	andeq	ip, r1, r0, asr #9
    39b8:	strdeq	fp, [r1], -r8
    39bc:	andeq	sp, r1, r6, lsr #25
    39c0:	andeq	fp, r1, r0, ror r9
    39c4:	andeq	fp, r1, r8, ror r9
    39c8:	andeq	fp, r1, sl, lsr #28
    39cc:	andeq	sp, r1, r2, lsr ip
    39d0:	andeq	fp, r1, sl, lsr #16
    39d4:	andeq	ip, r1, ip, asr #1
    39d8:	andeq	sl, r3, r8, lsr #17
    39dc:	andeq	ip, r1, r2, rrx
    39e0:			; <UNDEFINED> instruction: 0x0001b7b0
    39e4:	andeq	fp, r1, ip, lsl #27
    39e8:	andeq	fp, r1, ip, lsl #27
    39ec:	andeq	fp, r1, sl, lsl #27
    39f0:	muleq	r1, ip, r1
    39f4:	andeq	fp, r1, sl, asr sp
    39f8:	andeq	fp, r1, r2, asr #26
    39fc:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    3a00:	beq	ff041d84 <strspn@plt+0xff03f20c>
    3a04:			; <UNDEFINED> instruction: 0xf8df464b
    3a08:	vpmax.s8	<illegal reg q8.5>, q8, q0
    3a0c:	ldrbtmi	r2, [r8], #-531	; 0xfffffded
    3a10:	sbcscc	r9, ip, r0, lsl #10
    3a14:			; <UNDEFINED> instruction: 0xf7ff4479
    3a18:			; <UNDEFINED> instruction: 0xf8dfe860
    3a1c:	ldrbtmi	r3, [fp], #-2736	; 0xfffff550
    3a20:			; <UNDEFINED> instruction: 0xf8df821d
    3a24:	ldrbtmi	r6, [lr], #-2732	; 0xfffff554
    3a28:			; <UNDEFINED> instruction: 0x2c006af4
    3a2c:	addshi	pc, r1, r0
    3a30:	vqdmulh.s<illegal width 8>	d25, d0, d8
    3a34:			; <UNDEFINED> instruction: 0xf8df221b
    3a38:			; <UNDEFINED> instruction: 0xf8df5a9c
    3a3c:			; <UNDEFINED> instruction: 0xf8d37a9c
    3a40:	ldrbtmi	r9, [sp], #-68	; 0xffffffbc
    3a44:	ldrbcc	r4, [r8, #1151]!	; 0x47f
    3a48:	movwls	sl, #47896	; 0xbb18
    3a4c:	strbmi	r4, [fp], -r8, lsr #12
    3a50:			; <UNDEFINED> instruction: 0xf7fe4639
    3a54:	ldc	13, cr14, [sp, #808]	; 0x328
    3a58:			; <UNDEFINED> instruction: 0xf8df8a0b
    3a5c:	strtmi	r1, [r0], -r0, lsl #21
    3a60:	mrc	4, 0, r4, cr8, cr9, {3}
    3a64:			; <UNDEFINED> instruction: 0xf7fe2a10
    3a68:			; <UNDEFINED> instruction: 0x4604ee72
    3a6c:			; <UNDEFINED> instruction: 0xf0012800
    3a70:			; <UNDEFINED> instruction: 0xf8df8101
    3a74:	strcs	r6, [r0, #-2668]	; 0xfffff594
    3a78:	bvc	1a41dfc <strspn@plt+0x1a3f284>
    3a7c:	bhi	1a41e00 <strspn@plt+0x1a3f288>
    3a80:			; <UNDEFINED> instruction: 0xf8cd447e
    3a84:	ldrbtmi	fp, [pc], #-44	; 3a8c <strspn@plt+0xf14>
    3a88:	blt	43f2f0 <strspn@plt+0x43c778>
    3a8c:	strd	r4, [ip], -r8
    3a90:	streq	pc, [r1, #-69]	; 0xffffffbb
    3a94:	bne	1541e18 <strspn@plt+0x153f2a0>
    3a98:	andcs	r4, r0, sl, asr r6
    3a9c:			; <UNDEFINED> instruction: 0xf7fe4479
    3aa0:			; <UNDEFINED> instruction: 0x4604ee56
    3aa4:			; <UNDEFINED> instruction: 0xf0002800
    3aa8:	ldrtmi	r8, [r1], -r9, asr #8
    3aac:			; <UNDEFINED> instruction: 0xf7fe4620
    3ab0:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    3ab4:	ldrtmi	sp, [r9], -ip, ror #1
    3ab8:			; <UNDEFINED> instruction: 0xf7fe4620
    3abc:	ldmdblt	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    3ac0:	streq	pc, [r2, #-69]	; 0xffffffbb
    3ac4:	strbmi	lr, [r1], -r6, ror #15
    3ac8:			; <UNDEFINED> instruction: 0xf7fe4620
    3acc:	teqlt	r0, r0, lsl lr
    3ad0:	bne	741e54 <strspn@plt+0x73f2dc>
    3ad4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ad8:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3adc:			; <UNDEFINED> instruction: 0xf045b910
    3ae0:	ldrb	r0, [r7, r4, lsl #10]
    3ae4:	bvc	341e68 <strspn@plt+0x33f2f0>
    3ae8:	bhi	341e6c <strspn@plt+0x33f2f4>
    3aec:			; <UNDEFINED> instruction: 0xf8dd447f
    3af0:	ldrbtmi	fp, [r8], #44	; 0x2c
    3af4:	bpl	141e78 <strspn@plt+0x13f300>
    3af8:			; <UNDEFINED> instruction: 0xf8df4639
    3afc:	strbmi	r6, [r0], -r4, lsl #20
    3b00:			; <UNDEFINED> instruction: 0xf7fe447d
    3b04:	ldrbtmi	lr, [lr], #-3354	; 0xfffff2e6
    3b08:			; <UNDEFINED> instruction: 0xf04935f8
    3b0c:	vcgt.s8	d16, d0, d19
    3b10:	ldrtmi	r2, [r1], -r5, lsr #4
    3b14:	andls	r9, r0, r1, lsl #8
    3b18:			; <UNDEFINED> instruction: 0xf7fe4628
    3b1c:	ldrtmi	lr, [r9], -r6, lsl #30
    3b20:			; <UNDEFINED> instruction: 0xf7fe4640
    3b24:	strtmi	lr, [r1], -sl, lsl #26
    3b28:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3b2c:	strbmi	r4, [fp], -r8, lsr #12
    3b30:	rscscc	pc, pc, #79	; 0x4f
    3b34:	andls	r4, r0, #51380224	; 0x3100000
    3b38:	eorcs	pc, r6, #64, 4
    3b3c:	svc	0x00ccf7fe
    3b40:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b44:			; <UNDEFINED> instruction: 0xf04f2001
    3b48:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3b4c:			; <UNDEFINED> instruction: 0xf001825a
    3b50:			; <UNDEFINED> instruction: 0xf8dffb79
    3b54:	ldrbtmi	r3, [fp], #-2484	; 0xfffff64c
    3b58:	orrlt	r6, r9, r9, lsl r8
    3b5c:			; <UNDEFINED> instruction: 0xb17b689b
    3b60:	andcs	r2, sl, r1, lsl #4
    3b64:	blx	12772 <strspn@plt+0xfbfa>
    3b68:	mvnsle	pc, r2, lsl #4
    3b6c:			; <UNDEFINED> instruction: 0xf101fb02
    3b70:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b74:	ldrbtmi	r1, [fp], #-3664	; 0xfffff1b0
    3b78:	stmib	r3, {r3, sl, lr}^
    3b7c:	andsvs	r2, r9, r2
    3b80:	stmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3b84:	stmibvs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3b88:			; <UNDEFINED> instruction: 0xf0002b00
    3b8c:	blls	1e5320 <strspn@plt+0x1e27a8>
    3b90:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    3b94:	blcs	64b30 <strspn@plt+0x61fb8>
    3b98:	andcs	sp, r1, r2
    3b9c:	blx	14bfbaa <strspn@plt+0x14bd032>
    3ba0:			; <UNDEFINED> instruction: 0xf8df9b0d
    3ba4:			; <UNDEFINED> instruction: 0xf85a1970
    3ba8:	ldrbtmi	r4, [r9], #-35	; 0xffffffdd
    3bac:			; <UNDEFINED> instruction: 0xf7fe4620
    3bb0:	teqlt	r0, r8	; <illegal shifter operand>
    3bb4:	strtmi	r9, [r0], -r9, lsl #18
    3bb8:	ldcl	7, cr15, [r2], {254}	; 0xfe
    3bbc:			; <UNDEFINED> instruction: 0xf0012800
    3bc0:			; <UNDEFINED> instruction: 0xf8df811f
    3bc4:	ldrbtmi	r3, [fp], #-2388	; 0xfffff6ac
    3bc8:	orrlt	r6, fp, fp, asr sl
    3bcc:	svceq	0x0000f1bb
    3bd0:	stflsd	f5, [r6, #-56]	; 0xffffffc8
    3bd4:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3bd8:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3bdc:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3be0:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3be4:	stmiapl	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3be8:	stmdapl	r8!, {r0, r3, r5, r6, fp, ip, lr}
    3bec:	stc2l	0, cr15, [r0], {18}
    3bf0:	blx	ff93fc1e <strspn@plt+0xff93d0a6>
    3bf4:	blx	ff0bfc30 <strspn@plt+0xff0bd0b8>
    3bf8:	stmdacs	r0, {r0, r2, r3, ip, pc}
    3bfc:	tsthi	pc, r1	; <UNPREDICTABLE>
    3c00:	mrrcvs	11, 0, r9, lr, cr8
    3c04:	blcs	aa834 <strspn@plt+0xa7cbc>
    3c08:	bichi	pc, r5, #0
    3c0c:	ldrtmi	r9, [r3], -r6, lsl #16
    3c10:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c14:	rsbcs	pc, r9, #64, 4
    3c18:	ldmdbvc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c1c:	ldmdbhi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c20:	stmdapl	r5, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    3c24:			; <UNDEFINED> instruction: 0xf50744f8
    3c28:	strbmi	r7, [r1], -ip, lsl #15
    3c2c:	stmdavs	sp!, {r3, r4, r5, r9, sl, lr}
    3c30:	ldcl	7, cr15, [sl], {254}	; 0xfe
    3c34:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3c3c:	ldc	7, cr15, [r0], {254}	; 0xfe
    3c40:			; <UNDEFINED> instruction: 0xf8dfb148
    3c44:			; <UNDEFINED> instruction: 0x462018f8
    3c48:			; <UNDEFINED> instruction: 0xf7fe4479
    3c4c:			; <UNDEFINED> instruction: 0x4605ef16
    3c50:			; <UNDEFINED> instruction: 0xf0012800
    3c54:			; <UNDEFINED> instruction: 0xf8df8111
    3c58:	strtmi	r2, [r9], -r8, ror #17
    3c5c:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3c60:	ldrbtmi	r9, [sl], #-2054	; 0xfffff7fa
    3c64:	ldclvc	8, cr5, [r3, #-768]	; 0xfffffd00
    3c68:			; <UNDEFINED> instruction: 0xf0076992
    3c6c:			; <UNDEFINED> instruction: 0xf8dffff1
    3c70:			; <UNDEFINED> instruction: 0xf8df28d8
    3c74:			; <UNDEFINED> instruction: 0x463318d8
    3c78:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3c7c:	andls	r4, r0, r4, lsl #12
    3c80:	addvc	pc, ip, r2, lsl #10
    3c84:	rsbscs	pc, r1, #64, 4
    3c88:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    3c8c:			; <UNDEFINED> instruction: 0xf0002c00
    3c90:	blls	224cec <strspn@plt+0x222174>
    3c94:	rsbscc	pc, fp, #64, 4
    3c98:	ldmpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c9c:	ldmmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ca0:	cfldrdvs	mvd4, [fp], {125}	; 0x7d
    3ca4:			; <UNDEFINED> instruction: 0xf505447c
    3ca8:			; <UNDEFINED> instruction: 0x4621759a
    3cac:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    3cb0:			; <UNDEFINED> instruction: 0xf7fe3a10
    3cb4:			; <UNDEFINED> instruction: 0xf8dfec9a
    3cb8:	bls	191f40 <strspn@plt+0x18f3c8>
    3cbc:	movwls	r5, #51411	; 0xc8d3
    3cc0:	blcs	1dd34 <strspn@plt+0x1b1bc>
    3cc4:	ldrbhi	pc, [r7], r0	; <UNPREDICTABLE>
    3cc8:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ccc:			; <UNDEFINED> instruction: 0xf8df9906
    3cd0:	ldrbtmi	r2, [sl], #-2188	; 0xfffff774
    3cd4:			; <UNDEFINED> instruction: 0xf8519207
    3cd8:			; <UNDEFINED> instruction: 0xf1029003
    3cdc:			; <UNDEFINED> instruction: 0xf8d90816
    3ce0:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    3ce4:	blls	1f7e00 <strspn@plt+0x1f5288>
    3ce8:			; <UNDEFINED> instruction: 0xf8514631
    3cec:	strbmi	sl, [r8], -ip, lsl #22
    3cf0:	ldreq	pc, [r4, -r3, lsl #2]
    3cf4:	ldrtmi	r4, [sl], -r3, asr #12
    3cf8:	ldc2	0, cr15, [r2], {1}
    3cfc:	ldmib	r6, {r4, r6, r8, fp, ip, sp, pc}^
    3d00:	teqlt	sl, #0, 6
    3d04:	ldmdavs	r3!, {r0, r1, r4, r6, sp, lr}^
    3d08:	andsvs	r4, sl, r0, lsr r6
    3d0c:	stc2	0, cr15, [sl], #-56	; 0xffffffc8
    3d10:	ubfx	r4, r6, #12, #7
    3d14:			; <UNDEFINED> instruction: 0x2c006934
    3d18:			; <UNDEFINED> instruction: 0x46c3d0f1
    3d1c:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    3d20:			; <UNDEFINED> instruction: 0x463a465b
    3d24:	strtmi	r4, [r5], -r8, asr #12
    3d28:			; <UNDEFINED> instruction: 0xf0016824
    3d2c:	stmdblt	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}^
    3d30:	movwne	lr, #2517	; 0x9d5
    3d34:	subvs	fp, fp, r1, ror #2
    3d38:	strtmi	r6, [r8], -fp, ror #16
    3d3c:			; <UNDEFINED> instruction: 0xf00e6019
    3d40:			; <UNDEFINED> instruction: 0x2c00fb67
    3d44:	ldmdbvs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    3d48:	sbcsle	r2, r8, r0, lsl #22
    3d4c:			; <UNDEFINED> instruction: 0xe7c84656
    3d50:			; <UNDEFINED> instruction: 0xe7f26173
    3d54:	andcc	pc, r4, r9, asr #17
    3d58:			; <UNDEFINED> instruction: 0xf8dfe7d6
    3d5c:	strtmi	r1, [r0], -r4, lsl #16
    3d60:			; <UNDEFINED> instruction: 0xf7fe4479
    3d64:	stmdacs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    3d68:	movwhi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
    3d6c:	streq	pc, [r8, #-69]	; 0xffffffbb
    3d70:			; <UNDEFINED> instruction: 0xf8dfe522
    3d74:	vaba.s8	q8, q8, q8
    3d78:			; <UNDEFINED> instruction: 0xf8df3297
    3d7c:	ldrbtmi	r1, [r8], #-2028	; 0xfffff814
    3d80:	bcc	43f5e8 <strspn@plt+0x43ca70>
    3d84:			; <UNDEFINED> instruction: 0xf5004479
    3d88:			; <UNDEFINED> instruction: 0xf7fe709a
    3d8c:	blls	23f25c <strspn@plt+0x23c6e4>
    3d90:			; <UNDEFINED> instruction: 0xf8df2600
    3d94:	vst1.64	{d21}, [pc :64], r8
    3d98:			; <UNDEFINED> instruction: 0xf8df6284
    3d9c:	svcge	0x001647d4
    3da0:	ldrbtmi	r9, [sp], #-1554	; 0xfffff9ee
    3da4:	ldrbtmi	r9, [ip], #-1556	; 0xfffff9ec
    3da8:			; <UNDEFINED> instruction: 0xf5059616
    3dac:	ldrls	r7, [r8], -r4, lsr #11
    3db0:	ldrls	r4, [r1], -r1, lsr #12
    3db4:			; <UNDEFINED> instruction: 0x9613ae12
    3db8:			; <UNDEFINED> instruction: 0x960bae18
    3dbc:	ldmvs	fp, {r2, r4, r9, sl, fp, sp, pc}^
    3dc0:	ldrls	r4, [r5], -r8, lsr #12
    3dc4:	bvc	43f5f4 <strspn@plt+0x43ca7c>
    3dc8:	cdp	14, 0, cr9, cr9, cr11, {0}
    3dcc:			; <UNDEFINED> instruction: 0x97173a10
    3dd0:			; <UNDEFINED> instruction: 0xf7fe9619
    3dd4:	blls	33ee04 <strspn@plt+0x33c28c>
    3dd8:	blcs	1de4c <strspn@plt+0x1b2d4>
    3ddc:	strthi	pc, [r9], #0
    3de0:			; <UNDEFINED> instruction: 0x3760f8df
    3de4:			; <UNDEFINED> instruction: 0xf8529a06
    3de8:			; <UNDEFINED> instruction: 0xf8d99003
    3dec:	stccs	0, cr5, [r0, #-32]	; 0xffffffe0
    3df0:			; <UNDEFINED> instruction: 0xf8dfd062
    3df4:			; <UNDEFINED> instruction: 0xf8dfa780
    3df8:	ldrbtmi	fp, [sl], #1920	; 0x780
    3dfc:	tsteq	r6, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    3e00:	mcr	4, 0, r4, cr8, cr11, {7}
    3e04:			; <UNDEFINED> instruction: 0xf8df3a10
    3e08:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
    3e0c:			; <UNDEFINED> instruction: 0xf10b9307
    3e10:	mcr	3, 0, r0, cr8, cr6, {0}
    3e14:			; <UNDEFINED> instruction: 0xf8df3a90
    3e18:	ldrbtmi	r3, [fp], #-1896	; 0xfffff898
    3e1c:	stmdavs	r8!, {r1, r3, r8, r9, ip, pc}
    3e20:	strvc	pc, [r4], #1135	; 0x46f
    3e24:			; <UNDEFINED> instruction: 0x1018f9b5
    3e28:	strmi	r1, [r4], -fp, lsl #18
    3e2c:	vqdmulh.s<illegal width 8>	d2, d1, d4
    3e30:	ldm	pc, {r5, r7, pc}^	; <UNPREDICTABLE>
    3e34:	adcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    3e38:	strheq	r0, [ip], #7
    3e3c:	strheq	r0, [r5], -r0	; <UNPREDICTABLE>
    3e40:	bhi	6eaa64 <strspn@plt+0x6e7eec>
    3e44:			; <UNDEFINED> instruction: 0xf10006de
    3e48:	vqadd.s8	d24, d16, d28
    3e4c:			; <UNDEFINED> instruction: 0xf8d5171f
    3e50:	blls	473e98 <strspn@plt+0x471320>
    3e54:			; <UNDEFINED> instruction: 0xf040459c
    3e58:	stmdavs	fp!, {r0, r5, r6, r8, pc}^
    3e5c:			; <UNDEFINED> instruction: 0xf0002800
    3e60:	subvs	r8, r3, r7, lsr #3
    3e64:	svcge	0x0011686b
    3e68:			; <UNDEFINED> instruction: 0x46286018
    3e6c:			; <UNDEFINED> instruction: 0xf00e4639
    3e70:	bls	482724 <strspn@plt+0x47fbac>
    3e74:	mvnslt	fp, r2, lsl r9
    3e78:	ldrb	r4, [r0, r5, lsr #12]
    3e7c:	stmdbvs	r0!, {r2, r5, r6, r7, r8, ip, sp, pc}
    3e80:	addsmi	r6, r0, #2293760	; 0x230000
    3e84:	stmdavs	r2!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3e88:	subsvs	fp, sl, fp, ror r1
    3e8c:	stmdavs	r2!, {r5, r9, sl, lr}^
    3e90:			; <UNDEFINED> instruction: 0x461c4639
    3e94:			; <UNDEFINED> instruction: 0xf00e6013
    3e98:	bls	4826fc <strspn@plt+0x47fb84>
    3e9c:	stmdavs	r3!, {r5, r8, fp, sp, lr}
    3ea0:			; <UNDEFINED> instruction: 0xd1e94290
    3ea4:	blcs	1e034 <strspn@plt+0x1b4bc>
    3ea8:			; <UNDEFINED> instruction: 0xf8c9d1ef
    3eac:	ldrtmi	r2, [r9], -ip
    3eb0:	andsvs	r4, r3, r0, lsr #12
    3eb4:	blx	23fef4 <strspn@plt+0x23d37c>
    3eb8:	vqdmulh.s<illegal width 8>	d25, d0, d8
    3ebc:			; <UNDEFINED> instruction: 0xf8df32ca
    3ec0:	cfmadd32	mvax6, mvfx0, mvfx8, mvfx4
    3ec4:			; <UNDEFINED> instruction: 0xf8df9a10
    3ec8:	ldmdavs	fp, {r6, r7, r9, sl, ip}
    3ecc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3ed0:	adcvc	pc, ip, r0, lsl #10
    3ed4:	bcc	fe43f6fc <strspn@plt+0xfe43cb84>
    3ed8:	bl	fe1c1ed8 <strspn@plt+0xfe1bf360>
    3edc:	ldrdvc	pc, [r0], -r9
    3ee0:			; <UNDEFINED> instruction: 0xf1ba46ba
    3ee4:			; <UNDEFINED> instruction: 0xf0000f00
    3ee8:			; <UNDEFINED> instruction: 0xf8da8182
    3eec:			; <UNDEFINED> instruction: 0xf8da3000
    3ef0:	ldrmi	r6, [fp], r8
    3ef4:	ldrtmi	fp, [r7], -r6, asr #2
    3ef8:			; <UNDEFINED> instruction: 0xf9b76836
    3efc:			; <UNDEFINED> instruction: 0xf5b3300c
    3f00:	rsble	r7, ip, r1, lsl #31
    3f04:	mvnsle	r2, r0, lsl #28
    3f08:			; <UNDEFINED> instruction: 0x6010f8da
    3f0c:	suble	r2, r0, r0, lsl #28
    3f10:	ldmdavs	r6!, {r4, r5, r7, r9, sl, lr}
    3f14:	ldrdmi	pc, [ip], -r8
    3f18:	eor	fp, r1, r4, lsl r9
    3f1c:	mvnslt	r6, r4, lsr #16
    3f20:			; <UNDEFINED> instruction: 0x300cf9b4
    3f24:	svcvc	0x0081f5b3
    3f28:	ldflsd	f5, [r6, #-992]	; 0xfffffc20
    3f2c:	rscsle	r2, r5, r0, lsl #26
    3f30:	vst2.32	{d22-d23}, [pc :128], r8
    3f34:	stmiavs	r1!, {r0, r1, r2, r3, r7, r9, ip, sp, lr}
    3f38:	stmdavs	sp!, {r0, r1, r2, r3, r5, r9, sl, lr}
    3f3c:	ldc2	0, cr15, [r0], {1}
    3f40:	ldmib	r7, {r3, r6, r8, ip, sp, pc}^
    3f44:	bcs	cb4c <strspn@plt+0x9fd4>
    3f48:	subsvs	sp, r3, r3, rrx
    3f4c:			; <UNDEFINED> instruction: 0x4638687b
    3f50:			; <UNDEFINED> instruction: 0xf00e601a
    3f54:	vstrcs.16	s30, [r0, #-106]	; 0xffffff96	; <UNPREDICTABLE>
    3f58:	stmdavs	r4!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    3f5c:	bicsle	r2, pc, r0, lsl #24
    3f60:			; <UNDEFINED> instruction: 0x7014f8d8
    3f64:	ssatmi	fp, #26, pc, lsl #3	; <UNPREDICTABLE>
    3f68:			; <UNDEFINED> instruction: 0xf8d9683f
    3f6c:	blcs	ff94 <strspn@plt+0xd41c>
    3f70:	addshi	pc, pc, r0, asr #32
    3f74:	ldrdcc	pc, [ip], -r9
    3f78:	cmnle	r9, r0, lsl #22
    3f7c:			; <UNDEFINED> instruction: 0x8010f8d9
    3f80:			; <UNDEFINED> instruction: 0x300cf9b8
    3f84:	svcvc	0x0081f5b3
    3f88:	svccs	0x0000d045
    3f8c:	mvfcsdz	f5, #3.0
    3f90:			; <UNDEFINED> instruction: 0x46dad1be
    3f94:	blls	2bde30 <strspn@plt+0x2bb2b8>
    3f98:	smmlaeq	fp, fp, sl, r8
    3f9c:	vqshl.s8	d29, d1, d0
    3fa0:	ldrb	r1, [r4, -r1, lsr #14]
    3fa4:			; <UNDEFINED> instruction: 0x3010f8ba
    3fa8:			; <UNDEFINED> instruction: 0xf100071f
    3fac:	vst4.8	{d24,d26,d28,d30}, [pc :64], r2
    3fb0:	strb	r7, [ip, -pc, lsl #15]
    3fb4:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3fb8:	cfldrsvc	mvf4, [fp], {123}	; 0x7b
    3fbc:			; <UNDEFINED> instruction: 0xf57f07d9
    3fc0:	stmdbvs	fp!, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    3fc4:	stccs	3, cr9, [r0], {17}
    3fc8:	svcge	0x0056f47f
    3fcc:			; <UNDEFINED> instruction: 0xf8bbe774
    3fd0:			; <UNDEFINED> instruction: 0x079a3010
    3fd4:	rschi	pc, pc, r0, lsl #2
    3fd8:	ldrvc	pc, [r0, pc, asr #8]
    3fdc:	ldcls	7, cr14, [r2], {55}	; 0x37
    3fe0:	addle	r2, pc, r0, lsl #24
    3fe4:	vst2.32	{d22-d23}, [pc :128], r0
    3fe8:	ldmvs	r9!, {r4, r7, r9, ip, sp, lr}
    3fec:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
    3ff0:	ldc2	0, cr15, [r6], #-4
    3ff4:	ldmib	r5, {r4, r6, r8, ip, sp, pc}^
    3ff8:	blcs	10800 <strspn@plt+0xdc88>
    3ffc:	addhi	pc, ip, r0
    4000:	stmdavs	sl!, {r1, r3, r4, r6, sp, lr}^
    4004:	andsvs	r4, r3, r8, lsr #12
    4008:			; <UNDEFINED> instruction: 0xf8daf00e
    400c:	mvnle	r2, r0, lsl #24
    4010:	tstls	r7, #120, 14	; 0x1e00000
    4014:	ldcls	7, cr14, [r8], {155}	; 0x9b
    4018:	adcsle	r2, r6, r0, lsl #24
    401c:	vadd.i8	d22, d16, d16
    4020:			; <UNDEFINED> instruction: 0xf8d8121f
    4024:	strtmi	r1, [r5], -r8
    4028:			; <UNDEFINED> instruction: 0xf0016824
    402c:	cmplt	r0, r9, lsl ip	; <UNPREDICTABLE>
    4030:	movwcs	lr, #2517	; 0x9d5
    4034:	subsvs	fp, r3, r2, asr r1
    4038:	strtmi	r6, [r8], -fp, ror #16
    403c:			; <UNDEFINED> instruction: 0xf00e601a
    4040:	stccs	8, cr15, [r0], {191}	; 0xbf
    4044:	svccs	0x0000d1ea
    4048:	str	sp, [r0, sp, lsl #3]!
    404c:			; <UNDEFINED> instruction: 0xe7f49319
    4050:	stccs	8, cr6, [r0], {28}
    4054:	ssatmi	sp, #3, r2, lsl #1
    4058:			; <UNDEFINED> instruction: 0xf9ba6824
    405c:			; <UNDEFINED> instruction: 0xf5b3300c
    4060:	andle	r7, r8, r1, lsl #31
    4064:	addle	r2, r9, r0, lsl #24
    4068:	stmdavs	r4!, {r1, r5, r7, r9, sl, lr}
    406c:			; <UNDEFINED> instruction: 0x300cf9ba
    4070:	svcvc	0x0081f5b3
    4074:	ldflsd	f5, [r4, #-984]	; 0xfffffc28
    4078:	rscsle	r2, r3, r0, lsl #26
    407c:	vadd.i8	d22, d16, d24
    4080:			; <UNDEFINED> instruction: 0xf8da1221
    4084:	strtmi	r1, [r8], r8
    4088:			; <UNDEFINED> instruction: 0xf001682d
    408c:	smlalttlt	pc, r8, r9, fp	; <UNPREDICTABLE>
    4090:	movwcs	lr, #2520	; 0x9d8
    4094:	subsvs	fp, r3, sl, asr r1
    4098:	ldrdcc	pc, [r4], -r8
    409c:	andsvs	r4, sl, r0, asr #12
    40a0:			; <UNDEFINED> instruction: 0xf88ef00e
    40a4:	mvnle	r2, r0, lsl #26
    40a8:	bicsle	r2, sp, r0, lsl #24
    40ac:	tstls	r5, #26738688	; 0x1980000
    40b0:	ldmdavs	ip, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    40b4:			; <UNDEFINED> instruction: 0xf43f2c00
    40b8:	ssatmi	sl, #3, sp, asr #30
    40bc:			; <UNDEFINED> instruction: 0xf9ba6824
    40c0:			; <UNDEFINED> instruction: 0xf5b3300c
    40c4:	andle	r7, r9, r1, lsl #31
    40c8:			; <UNDEFINED> instruction: 0xf43f2c00
    40cc:	ssatmi	sl, #3, r3, asr #30
    40d0:			; <UNDEFINED> instruction: 0xf9ba6824
    40d4:			; <UNDEFINED> instruction: 0xf5b3300c
    40d8:	mvnsle	r7, r1, lsl #31
    40dc:	stccs	13, cr9, [r0, #-80]	; 0xffffffb0
    40e0:	stmiavs	r8!, {r1, r4, r5, r6, r7, ip, lr, pc}
    40e4:	eorne	pc, r1, #64, 4
    40e8:	ldrdne	pc, [r8], -sl
    40ec:	stmdavs	sp!, {r3, r5, r7, r9, sl, lr}
    40f0:	blx	fedc00fe <strspn@plt+0xfedbd586>
    40f4:	ldmib	r8, {r3, r6, r8, ip, sp, pc}^
    40f8:	cmplt	sl, r0, lsl #6
    40fc:			; <UNDEFINED> instruction: 0xf8d86053
    4100:	strbmi	r3, [r0], -r4
    4104:			; <UNDEFINED> instruction: 0xf00e601a
    4108:	stccs	8, cr15, [r0, #-364]	; 0xfffffe94
    410c:	stfcsd	f5, [r0], {233}	; 0xe9
    4110:			; <UNDEFINED> instruction: 0xe72fd1dd
    4114:			; <UNDEFINED> instruction: 0xe7f49315
    4118:			; <UNDEFINED> instruction: 0xe7739213
    411c:	ldrdcc	pc, [r0], -ip
    4120:			; <UNDEFINED> instruction: 0xf43f2b00
    4124:			; <UNDEFINED> instruction: 0x461aae9a
    4128:			; <UNDEFINED> instruction: 0xf9b22600
    412c:	vhadd.s8	d17, d0, d12
    4130:	ldmdavs	fp, {r0, r5, fp, ip}
    4134:	cdpne	2, 1, cr15, cr15, cr0, {2}
    4138:	svcvc	0x0081f5b1
    413c:	blcs	38168 <strspn@plt+0x355f0>
    4140:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    4144:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    4148:			; <UNDEFINED> instruction: 0x100cf9b2
    414c:	svcvc	0x0081f5b1
    4150:	ldmdavs	r1, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4154:	subsvs	fp, r9, fp, lsl #3
    4158:			; <UNDEFINED> instruction: 0xf5b76851
    415c:	mulvs	fp, r0, pc	; <UNPREDICTABLE>
    4160:	strbmi	sp, [r7, #-30]	; 0xffffffe2
    4164:	ldrbmi	sp, [r7, #-20]!	; 0xffffffec
    4168:	ldmdbls	r7, {r1, r3, ip, lr, pc}
    416c:	smlabtvs	r0, r2, r9, lr
    4170:	andsls	r6, r7, #10
    4174:	mvnle	r2, r0, lsl #22
    4178:			; <UNDEFINED> instruction: 0xf8cce66f
    417c:	strb	r1, [ip, r4]!
    4180:	stmib	r2, {r0, r3, r4, r8, fp, ip, pc}^
    4184:	andvs	r6, sl, r0, lsl #2
    4188:	blcs	289f4 <strspn@plt+0x25e7c>
    418c:			; <UNDEFINED> instruction: 0xe664d1da
    4190:	stmib	r2, {r0, r2, r4, r8, fp, ip, pc}^
    4194:	andvs	r6, sl, r0, lsl #2
    4198:	blcs	289f4 <strspn@plt+0x25e7c>
    419c:			; <UNDEFINED> instruction: 0xe65cd1d2
    41a0:	stmib	r2, {r0, r1, r4, r8, fp, ip, pc}^
    41a4:	andvs	r6, sl, r0, lsl #2
    41a8:	blcs	289fc <strspn@plt+0x25e84>
    41ac:	ldrb	sp, [r4], -sl, asr #3
    41b0:	andcc	pc, ip, r9, asr #17
    41b4:	stmdbvs	r9!, {r0, r1, r2, r4, r6, r9, sl, sp, lr, pc}
    41b8:	andseq	pc, r4, #-1073741822	; 0xc0000002
    41bc:	bcc	fe43fa24 <strspn@plt+0xfe43ceac>
    41c0:	tstcc	r4, r8, asr #12
    41c4:	blx	b401d0 <strspn@plt+0xb3d658>
    41c8:			; <UNDEFINED> instruction: 0xf47f2800
    41cc:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    41d0:	stmdbvs	r9!, {r1, r8, r9, sl, sp, lr, pc}
    41d4:	andseq	pc, r4, #-2147483646	; 0x80000002
    41d8:	bcc	43fa40 <strspn@plt+0x43cec8>
    41dc:	tstcc	r4, r8, asr #12
    41e0:			; <UNDEFINED> instruction: 0xf8c6f001
    41e4:			; <UNDEFINED> instruction: 0xf47f2800
    41e8:	stmdavs	r8!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    41ec:	mrc	6, 0, lr, cr8, cr15, {6}
    41f0:	vpmin.s8	d25, d0, d0
    41f4:	stmiami	r6!, {r0, r2, r3, r9, lr}^
    41f8:	ldrbtmi	r4, [r8], #-2534	; 0xfffff61a
    41fc:	bcc	fe43fa64 <strspn@plt+0xfe43ceec>
    4200:			; <UNDEFINED> instruction: 0xf5004479
    4204:			; <UNDEFINED> instruction: 0xf7fe70ac
    4208:			; <UNDEFINED> instruction: 0x9c12eaf4
    420c:	stmiavs	r1!, {r2, r3, r5, r6, r8, ip, sp, pc}
    4210:	addsvc	pc, r0, #1325400064	; 0x4f000000
    4214:	strbmi	r6, [r8], -r5, lsr #16
    4218:	blx	fe3c024a <strspn@plt+0xfe3bd6d2>
    421c:			; <UNDEFINED> instruction: 0xf9e6f00a
    4220:			; <UNDEFINED> instruction: 0xf00d4620
    4224:	strtmi	pc, [ip], -sp, asr #31
    4228:	ldcls	7, cr14, [r4], {240}	; 0xf0
    422c:	stmiavs	r1!, {r2, r3, r5, r6, r8, ip, sp, pc}
    4230:	eorne	pc, r1, #64, 4
    4234:	strbmi	r6, [r8], -r5, lsr #16
    4238:	blx	1fc026a <strspn@plt+0x1fbd6f2>
    423c:			; <UNDEFINED> instruction: 0xf9d6f00a
    4240:			; <UNDEFINED> instruction: 0xf00d4620
    4244:			; <UNDEFINED> instruction: 0x462cffbd
    4248:	ldcls	7, cr14, [r6], {240}	; 0xf0
    424c:	stmiavs	r1!, {r2, r3, r5, r6, r8, ip, sp, pc}
    4250:	addvc	pc, pc, #1325400064	; 0x4f000000
    4254:	strbmi	r6, [r8], -r5, lsr #16
    4258:	blx	1bc028a <strspn@plt+0x1bbd712>
    425c:			; <UNDEFINED> instruction: 0xf9c6f00a
    4260:			; <UNDEFINED> instruction: 0xf00d4620
    4264:	strtmi	pc, [ip], -sp, lsr #31
    4268:	ldcls	7, cr14, [r8], {240}	; 0xf0
    426c:	stmiavs	r1!, {r2, r3, r5, r6, r8, ip, sp, pc}
    4270:	andsne	pc, pc, #64, 4
    4274:	strbmi	r6, [r8], -r5, lsr #16
    4278:	blx	17c02aa <strspn@plt+0x17bd732>
    427c:			; <UNDEFINED> instruction: 0xf9b6f00a
    4280:			; <UNDEFINED> instruction: 0xf00d4620
    4284:	qadd8mi	pc, ip, sp	; <UNPREDICTABLE>
    4288:	stmiami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    428c:	addmi	pc, sp, #64, 4
    4290:	ldrbtmi	r4, [r8], #-2498	; 0xfffff63e
    4294:	bcc	43fb00 <strspn@plt+0x43cf88>
    4298:			; <UNDEFINED> instruction: 0xf5004479
    429c:			; <UNDEFINED> instruction: 0xf7fe70a4
    42a0:	blls	33ed48 <strspn@plt+0x33c1d0>
    42a4:	blcs	1e318 <strspn@plt+0x1b7a0>
    42a8:	blls	238380 <strspn@plt+0x235808>
    42ac:	addsmi	pc, r7, #64, 4
    42b0:	rschi	pc, ip, #14614528	; 0xdf0000
    42b4:			; <UNDEFINED> instruction: 0xf8d34ebb
    42b8:	ldrbtmi	r9, [r8], #0
    42bc:			; <UNDEFINED> instruction: 0xf508447e
    42c0:			; <UNDEFINED> instruction: 0x464b75b8
    42c4:	ldrtmi	r4, [r1], -r8, lsr #12
    42c8:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42cc:	mcrr2	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
    42d0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    42d4:	ldrthi	pc, [r3], -r0	; <UNPREDICTABLE>
    42d8:			; <UNDEFINED> instruction: 0x46014b9a
    42dc:	ldmpl	r4, {r1, r2, r9, fp, ip, pc}^
    42e0:			; <UNDEFINED> instruction: 0xf00a4620
    42e4:	stmdacs	r0, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    42e8:	ldrbhi	pc, [pc, #0]!	; 42f0 <strspn@plt+0x1778>	; <UNPREDICTABLE>
    42ec:	stmdbvs	r0!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, lr}
    42f0:			; <UNDEFINED> instruction: 0xf00a447f
    42f4:	strbmi	pc, [fp], -r1, asr #26	; <UNPREDICTABLE>
    42f8:	vmax.s8	d20, d0, d24
    42fc:	ldrtmi	r4, [r1], -r5, lsr #5
    4300:	andsge	pc, r0, r4, asr #17
    4304:	b	1d42304 <strspn@plt+0x1d3f78c>
    4308:			; <UNDEFINED> instruction: 0xb11b7dbb
    430c:	blcs	23800 <strspn@plt+0x20c88>
    4310:	ldrhi	pc, [r5], #64	; 0x40
    4314:	blcs	6af54 <strspn@plt+0x683dc>
    4318:	mvnshi	pc, r0
    431c:			; <UNDEFINED> instruction: 0xf0002b02
    4320:	blmi	fe224904 <strspn@plt+0xfe221d8c>
    4324:	bmi	fe86a344 <strspn@plt+0xfe8677cc>
    4328:	stmiapl	r0, {r0, r3, r8, fp, ip, pc}^
    432c:			; <UNDEFINED> instruction: 0xf002447a
    4330:			; <UNDEFINED> instruction: 0xf080fb13
    4334:	sbclt	r0, r5, #1
    4338:	svclt	0x00f5f7fe
    433c:			; <UNDEFINED> instruction: 0x464b489c
    4340:	vmul.i8	d20, d16, d12
    4344:	ldrbtmi	r2, [r8], #-554	; 0xfffffdd6
    4348:	rscscc	r9, r8, r0, lsl #10
    434c:			; <UNDEFINED> instruction: 0xf8dd4479
    4350:			; <UNDEFINED> instruction: 0xf7feb02c
    4354:	blmi	fe63f264 <strspn@plt+0xfe63c6ec>
    4358:	subshi	r4, sp, #2063597568	; 0x7b000000
    435c:	bllt	ffe82360 <strspn@plt+0xffe7f7e8>
    4360:	ldrbtmi	r4, [ip], #-3222	; 0xfffff36a
    4364:	svcmi	0x0096e42d
    4368:	blls	295c34 <strspn@plt+0x2930bc>
    436c:	ldrbtmi	r4, [pc], #-1568	; 4374 <strspn@plt+0x17fc>
    4370:	sbcne	pc, r7, #64, 4
    4374:			; <UNDEFINED> instruction: 0xf7fe9700
    4378:			; <UNDEFINED> instruction: 0xf7feea1c
    437c:	ldmibmi	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4380:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4384:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4388:			; <UNDEFINED> instruction: 0xf0402800
    438c:			; <UNDEFINED> instruction: 0xf045824d
    4390:			; <UNDEFINED> instruction: 0xf7ff0510
    4394:	vstrmi	s22, [ip, #68]	; 0x44
    4398:	svcmi	0x008c4633
    439c:	andsvc	pc, lr, #1325400064	; 0x4f000000
    43a0:	ldrbtmi	r4, [pc], #-1149	; 43a8 <strspn@plt+0x1830>
    43a4:	ldrvc	pc, [r2, #1285]	; 0x505
    43a8:			; <UNDEFINED> instruction: 0x46284639
    43ac:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43b0:	strtmi	r4, [r0], -r7, lsl #19
    43b4:			; <UNDEFINED> instruction: 0xf7fe4479
    43b8:	stmdacs	r0, {r2, r4, r6, r7, fp, sp, lr, pc}
    43bc:	rsbhi	pc, sp, #64	; 0x40
    43c0:	bmi	16aa7e0 <strspn@plt+0x16a7c68>
    43c4:	fstmiaxmi	r4, {d4-d68}	;@ Deprecated
    43c8:	stmiapl	fp, {r1, r3, r7, fp, ip, lr}^
    43cc:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    43d0:	andcs	r6, r1, #26
    43d4:	strtmi	r2, [r0], -r0, lsl #2
    43d8:			; <UNDEFINED> instruction: 0xf9a6f00e
    43dc:	blx	134041c <strspn@plt+0x133d8a4>
    43e0:	bls	1971e0 <strspn@plt+0x194668>
    43e4:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, lr}
    43e8:	stmdavc	fp!, {r1, r2, r4, r6, ip, lr, pc}
    43ec:			; <UNDEFINED> instruction: 0xf0002b00
    43f0:	blmi	1ee522c <strspn@plt+0x1ee26b4>
    43f4:	ldmpl	r5, {r1, r2, r9, fp, ip, pc}^
    43f8:	movwcc	r6, #6187	; 0x182b
    43fc:	rsbshi	pc, r6, #0
    4400:	ldrdhi	pc, [r0, #143]!	; 0x8f
    4404:	ldrbtmi	r4, [r8], #3960	; 0xf78
    4408:			; <UNDEFINED> instruction: 0x4641447f
    440c:			; <UNDEFINED> instruction: 0x46b94638
    4410:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4414:	ldmdbmi	r5!, {r2, r3, r5, fp, sp, lr}^
    4418:	addcs	pc, sl, #64, 4
    441c:	msreq	CPSR_xc, #70	; 0x46
    4420:	cfstrsls	mvf9, [r6], {2}
    4424:	ldmdbmi	r2!, {r2, r5, r6, fp, ip, lr}^
    4428:	andls	r4, r0, r9, ror r4
    442c:	addsvc	pc, r2, r1, lsl #10
    4430:	ldmdbmi	r0!, {r0, r1, r2, r5, fp, sp, lr}^
    4434:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    4438:	b	1dc2438 <strspn@plt+0x1dbf8c0>
    443c:	strbmi	r4, [r8], -r1, asr #12
    4440:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4444:	stmdavs	sl!, {r0, r5, fp, sp, lr}
    4448:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    444c:	tstcs	r0, sl, ror #16
    4450:	ldrtmi	r9, [r3], -r0, lsl #2
    4454:	ldrbtmi	r4, [r8], #-2409	; 0xfffff697
    4458:	addsvc	pc, r2, r0, lsl #10
    445c:	addcs	pc, lr, #64, 4
    4460:	strcs	r4, [r1, #-1145]	; 0xfffffb87
    4464:	b	fec42464 <strspn@plt+0xfec3f8ec>
    4468:	svclt	0x005df7fe
    446c:	movwls	r2, #58113	; 0xe301
    4470:	ldmlt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4474:	bge	43fcdc <strspn@plt+0x43d164>
    4478:	ldrsbtlt	pc, [ip], -sp	; <UNPREDICTABLE>
    447c:	tstcs	r1, r0, ror #16
    4480:	vrhadd.s8	d25, d0, d0
    4484:	ldmdbmi	pc, {r0, r5, r6, r9, sp}^	; <UNPREDICTABLE>
    4488:	blls	2d5670 <strspn@plt+0x2d2af8>
    448c:	ldrbtmi	r3, [r9], #-196	; 0xffffff3c
    4490:	b	fe6c2490 <strspn@plt+0xfe6bf918>
    4494:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4498:	blcs	2254c <strspn@plt+0x1f9d4>
    449c:	ldmdami	sl, {r0, r3, r5, r7, r8, ip, lr, pc}^
    44a0:	tstls	r0, r1, lsl #2
    44a4:	ldmdbmi	r9, {r0, r1, r4, r5, r9, sl, lr}^
    44a8:			; <UNDEFINED> instruction: 0xf5004478
    44ac:	vst4.32	{d23-d26}, [pc :64], r2
    44b0:	ldrbtmi	r7, [r9], #-548	; 0xfffffddc
    44b4:	b	fe2424b4 <strspn@plt+0xfe23f93c>
    44b8:	bllt	ffb024bc <strspn@plt+0xffaff944>
    44bc:			; <UNDEFINED> instruction: 0xf7fe2501
    44c0:	svclt	0x0000bf32
    44c4:	andeq	fp, r1, sl, asr #27
    44c8:	andeq	fp, r1, r4, lsl r5
    44cc:	andeq	sl, r3, r6, ror #11
    44d0:	ldrdeq	sl, [r3], -lr
    44d4:	muleq	r1, r6, sp
    44d8:	andeq	fp, r1, r4, ror #9
    44dc:			; <UNDEFINED> instruction: 0x0001bab8
    44e0:	andeq	fp, r1, r8, ror #21
    44e4:	andeq	fp, r1, lr, ror #21
    44e8:	strdeq	fp, [r1], -r0
    44ec:	andeq	fp, r1, ip, ror sl
    44f0:			; <UNDEFINED> instruction: 0x0001bab2
    44f4:	andeq	fp, r1, r4, lsr #21
    44f8:	andeq	sp, r1, r6, lsr r8
    44fc:	ldrdeq	fp, [r1], -r8
    4500:	andeq	fp, r1, r2, lsr #8
    4504:			; <UNDEFINED> instruction: 0x0003a4ba
    4508:	andeq	sl, r3, lr, lsr #9
    450c:	andeq	sl, r3, lr, lsl #9
    4510:	andeq	sl, r3, r0, lsl #9
    4514:	strdeq	fp, [r1], -lr
    4518:	andeq	sl, r3, lr, lsr r4
    451c:	andeq	r0, r0, r8, lsr #4
    4520:	andeq	r0, r0, r4, asr #5
    4524:	muleq	r0, r8, r2
    4528:	ldrdeq	r0, [r0], -ip
    452c:	muleq	r0, ip, r2
    4530:			; <UNDEFINED> instruction: 0x0001bbb8
    4534:	andeq	fp, r1, r4, lsl #6
    4538:	andeq	fp, r1, lr, ror #6
    453c:	andeq	ip, r1, ip, asr r6
    4540:	andeq	sl, r3, r2, lsr #7
    4544:	andeq	r0, r0, r8, ror #4
    4548:	andeq	fp, r1, r0, ror #22
    454c:	andeq	fp, r1, lr, lsr #5
    4550:	andeq	fp, r1, r8, lsr fp
    4554:	andeq	fp, r1, r4, lsl #5
    4558:			; <UNDEFINED> instruction: 0x000002b4
    455c:	andeq	sl, r3, r2, lsr r3
    4560:	andeq	sp, r1, ip, ror r7
    4564:	andeq	fp, r1, sl, asr sl
    4568:	andeq	fp, r1, r4, lsr #3
    456c:	andeq	fp, r1, r6, lsr sl
    4570:	andeq	fp, r1, r2, lsl #3
    4574:	andeq	sl, r3, sl, lsl #4
    4578:	andeq	sl, r3, r4, lsl #4
    457c:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
    4580:	andeq	sl, r3, sl, ror #3
    4584:	andeq	fp, r1, ip, lsl #18
    4588:	andeq	fp, r1, sl, asr r0
    458c:	andeq	sl, r3, ip, asr #32
    4590:	ldrdeq	fp, [r1], -lr
    4594:	andeq	sl, r1, r8, lsr #26
    4598:	andeq	fp, r1, r6, asr #10
    459c:	muleq	r1, r0, ip
    45a0:	andeq	fp, r1, lr, lsl r5
    45a4:	andeq	sl, r1, ip, ror #24
    45a8:	andeq	r9, r3, r4, lsl sp
    45ac:	ldrdeq	r9, [r3], -r8
    45b0:	muleq	r1, r2, r4
    45b4:	ldrdeq	sl, [r1], -ip
    45b8:	andeq	r9, r3, ip, lsr #25
    45bc:	andeq	sl, r1, r6, asr #24
    45c0:	muleq	r3, r6, ip
    45c4:	andeq	fp, r1, r2, asr #3
    45c8:	andeq	fp, r1, r8, lsr r4
    45cc:	andeq	sl, r1, r6, lsl #23
    45d0:	strdeq	sl, [r1], -r4
    45d4:	andeq	r0, r0, r8, lsl #5
    45d8:	andeq	sl, r1, r0, ror #23
    45dc:	ldrdeq	r0, [r0], -r4
    45e0:	andeq	r0, r0, r8, lsr #5
    45e4:	andeq	fp, r1, r2, asr r2
    45e8:	andeq	ip, r1, r0, lsr #30
    45ec:	andeq	r0, r0, r4, ror #4
    45f0:			; <UNDEFINED> instruction: 0x0001b3b0
    45f4:	strdeq	sl, [r1], -r2
    45f8:	andeq	fp, r1, r2, lsl #7
    45fc:	andeq	sl, r1, r8, asr #21
    4600:	andeq	fp, r1, r0, asr r3
    4604:	muleq	r1, sl, sl
    4608:	andeq	fp, r1, r0, lsr r3
    460c:	andeq	sl, r1, r6, ror sl
    4610:	vqdmulh.s<illegal width 8>	d25, d0, d8
    4614:			; <UNDEFINED> instruction: 0xf8df42d7
    4618:			; <UNDEFINED> instruction: 0xf8df5964
    461c:	mrrcvs	9, 6, r6, ip, cr4	; <UNPREDICTABLE>
    4620:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    4624:	strbvc	pc, [r8, #1285]	; 0x505	; <UNPREDICTABLE>
    4628:			; <UNDEFINED> instruction: 0x46284631
    462c:			; <UNDEFINED> instruction: 0xf7fd4623
    4630:			; <UNDEFINED> instruction: 0xf8dfefdc
    4634:	stmdals	r9, {r4, r6, r8, fp, ip}
    4638:			; <UNDEFINED> instruction: 0xf7fd4479
    463c:	stmdacs	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4640:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    4644:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4648:			; <UNDEFINED> instruction: 0xf8df9906
    464c:	stmiapl	fp, {r6, r8, fp, sp}^
    4650:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    4654:			; <UNDEFINED> instruction: 0xf8df6013
    4658:	subscs	r5, r0, #56, 18	; 0xe0000
    465c:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4660:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4664:	stmdals	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    4668:	andls	r4, r0, #2063597568	; 0x7b000000
    466c:	andcs	r4, r4, #2030043136	; 0x79000000
    4670:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4674:	ldrbeq	r8, [r8, fp, ror #20]
    4678:	orrhi	pc, ip, r0, asr #2
    467c:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4680:	cfldrsvc	mvf4, [sl, #-492]	; 0xfffffe14
    4684:	bhi	16f2af4 <strspn@plt+0x16eff7c>
    4688:			; <UNDEFINED> instruction: 0xf1400799
    468c:			; <UNDEFINED> instruction: 0xf8df82fe
    4690:	ldrbtmi	r3, [fp], #-2320	; 0xfffff6f0
    4694:			; <UNDEFINED> instruction: 0x07528a5a
    4698:	mvnshi	pc, r0, asr #2
    469c:			; <UNDEFINED> instruction: 0xf7fe980b
    46a0:	teqlt	r8, r8, lsl r8
    46a4:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46a8:	blcs	31e6bc <strspn@plt+0x31bb44>
    46ac:	mvnshi	pc, #0
    46b0:	movwls	r2, #54016	; 0xd300
    46b4:	stmiapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    46b8:	ldrbtmi	r9, [sp], #-2059	; 0xfffff7f5
    46bc:	svc	0x00d0f7fd
    46c0:			; <UNDEFINED> instruction: 0xf7fd6828
    46c4:	stmdavs	r8!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    46c8:	svc	0x0094f7fd
    46cc:			; <UNDEFINED> instruction: 0xf0402800
    46d0:			; <UNDEFINED> instruction: 0xf8df8187
    46d4:	stmdbls	r6, {r2, r4, r5, r7, fp, sp}
    46d8:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    46dc:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    46e0:	ldmdavs	r3, {r3, r4, fp, sp, lr}
    46e4:	mulle	r1, r8, r2
    46e8:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46ec:			; <UNDEFINED> instruction: 0xf8df4623
    46f0:	stcls	8, cr0, [sp], {188}	; 0xbc
    46f4:	andspl	pc, r2, #64, 4
    46f8:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    46fc:			; <UNDEFINED> instruction: 0xf0844478
    4700:			; <UNDEFINED> instruction: 0xf5000501
    4704:	ldrbtmi	r7, [r9], #-200	; 0xffffff38
    4708:			; <UNDEFINED> instruction: 0xf7fe9400
    470c:	rsclt	lr, sp, #1540096	; 0x178000
    4710:	mcrlt	7, 0, pc, cr9, cr14, {7}	; <UNPREDICTABLE>
    4714:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4718:			; <UNDEFINED> instruction: 0xf8df9806
    471c:	stmdbls	r9, {r2, r3, r4, r7, fp, sp}
    4720:	ldrbtmi	r5, [sl], #-2240	; 0xfffff740
    4724:			; <UNDEFINED> instruction: 0xff38f003
    4728:	andeq	pc, r1, r0, lsl #1
    472c:			; <UNDEFINED> instruction: 0xf7feb2c5
    4730:			; <UNDEFINED> instruction: 0xf8dfbdfa
    4734:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
    4738:			; <UNDEFINED> instruction: 0x3010f9b3
    473c:			; <UNDEFINED> instruction: 0xf47f2bff
    4740:	vnmla.f64	d10, d9, d15
    4744:			; <UNDEFINED> instruction: 0x46213a10
    4748:	vmax.s8	d20, d0, d24
    474c:			; <UNDEFINED> instruction: 0xf7fe4223
    4750:	str	lr, [r6, #2128]!	; 0x850
    4754:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4758:			; <UNDEFINED> instruction: 0xf7fe4478
    475c:	lslvs	lr, r6, r8
    4760:			; <UNDEFINED> instruction: 0xf43f2800
    4764:	stmdavc	r3, {r2, r4, r9, fp, sp, pc}
    4768:			; <UNDEFINED> instruction: 0xf43f2b00
    476c:			; <UNDEFINED> instruction: 0xf7fdaa10
    4770:	rorvs	lr, lr, pc
    4774:			; <UNDEFINED> instruction: 0xf47f2800
    4778:			; <UNDEFINED> instruction: 0xf8dfaa0a
    477c:			; <UNDEFINED> instruction: 0xf8df7848
    4780:	ldrbtmi	r5, [pc], #-2120	; 4788 <strspn@plt+0x1c10>
    4784:	stmdavs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4788:			; <UNDEFINED> instruction: 0xf8df447d
    478c:	ldrtmi	r4, [r9], -r4, asr #16
    4790:			; <UNDEFINED> instruction: 0x4628447e
    4794:			; <UNDEFINED> instruction: 0xf7fd447c
    4798:			; <UNDEFINED> instruction: 0x4631eed0
    479c:	pkhtbmi	r3, r0, r4, asr #8
    47a0:			; <UNDEFINED> instruction: 0xf7fd4628
    47a4:	cdp	14, 1, cr14, cr9, cr10, {6}
    47a8:			; <UNDEFINED> instruction: 0xf8df3a90
    47ac:	vst2.8	{d17-d18}, [pc :128], r8
    47b0:			; <UNDEFINED> instruction: 0xf8cd7298
    47b4:	ldrbtmi	r8, [r9], #-0
    47b8:	msreq	CPSR_x, #67	; 0x43
    47bc:	andmi	lr, r1, sp, asr #19
    47c0:			; <UNDEFINED> instruction: 0xf7fe4620
    47c4:			; <UNDEFINED> instruction: 0x4639e8b2
    47c8:			; <UNDEFINED> instruction: 0xf7fd4628
    47cc:			; <UNDEFINED> instruction: 0x4631eeb6
    47d0:	strtmi	r4, [r8], -r6, lsl #12
    47d4:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    47d8:	strmi	r4, [r2], -r1, lsr #12
    47dc:			; <UNDEFINED> instruction: 0xf7fd4630
    47e0:			; <UNDEFINED> instruction: 0xf8dfefa4
    47e4:			; <UNDEFINED> instruction: 0x463057f4
    47e8:			; <UNDEFINED> instruction: 0x4629447d
    47ec:	svc	0x007ef7fd
    47f0:			; <UNDEFINED> instruction: 0xf0402800
    47f4:	movwcs	r8, #8547	; 0x2163
    47f8:	movwls	r7, #58720	; 0xe560
    47fc:	mcrlt	7, 6, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    4800:			; <UNDEFINED> instruction: 0xf7fd2024
    4804:	blls	34074c <strspn@plt+0x33dbd4>
    4808:	stmdacs	r0, {r3, r4, sp, lr}
    480c:	sbcshi	pc, r5, #0
    4810:	strmi	r4, [r3], -r2, lsl #12
    4814:	andvc	lr, r0, r0, asr #19
    4818:	svcvc	0x000cf842
    481c:			; <UNDEFINED> instruction: 0xf8436102
    4820:	bicvs	r7, r3, r8, lsl pc
    4824:	mrclt	7, 6, APSR_nzcv, cr7, cr14, {7}
    4828:	sbfxvc	pc, pc, #17, #17
    482c:	sbfxhi	pc, pc, #17, #17
    4830:			; <UNDEFINED> instruction: 0xf8dd447f
    4834:	ldrbtmi	fp, [r8], #44	; 0x2c
    4838:	sbfxpl	pc, pc, #17, #9
    483c:			; <UNDEFINED> instruction: 0xf8df4639
    4840:	strbmi	r6, [r0], -r8, lsr #15
    4844:			; <UNDEFINED> instruction: 0xf7fd447d
    4848:	ldrbtmi	lr, [lr], #-3704	; 0xfffff188
    484c:			; <UNDEFINED> instruction: 0xf04935dc
    4850:	vcgt.s8	d16, d0, d19
    4854:	ldrtmi	r2, [r1], -lr, lsl #4
    4858:	andls	r9, r0, r1, lsl #8
    485c:			; <UNDEFINED> instruction: 0xf7fe4628
    4860:	ldrtmi	lr, [r9], -r4, ror #16
    4864:			; <UNDEFINED> instruction: 0xf7fd4640
    4868:	strtmi	lr, [r1], -r8, ror #28
    486c:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    4870:	strbmi	r4, [fp], -r8, lsr #12
    4874:			; <UNDEFINED> instruction: 0xf04f4631
    4878:	andls	r3, r0, #-268435441	; 0xf000000f
    487c:	andcs	pc, pc, #64, 4
    4880:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4884:			; <UNDEFINED> instruction: 0x3764f8df
    4888:			; <UNDEFINED> instruction: 0xf04f2001
    488c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4890:			; <UNDEFINED> instruction: 0xf000821a
    4894:			; <UNDEFINED> instruction: 0xf7fffcd7
    4898:			; <UNDEFINED> instruction: 0xf8dfb8c4
    489c:			; <UNDEFINED> instruction: 0x46201754
    48a0:			; <UNDEFINED> instruction: 0xf7fe4479
    48a4:			; <UNDEFINED> instruction: 0xf8dfe8ea
    48a8:	bls	1925e0 <strspn@plt+0x18fa68>
    48ac:			; <UNDEFINED> instruction: 0x601858d3
    48b0:			; <UNDEFINED> instruction: 0xf47f2800
    48b4:			; <UNDEFINED> instruction: 0xf8dfad8e
    48b8:			; <UNDEFINED> instruction: 0xf8df9740
    48bc:	ldrbtmi	r8, [r9], #1856	; 0x740
    48c0:			; <UNDEFINED> instruction: 0x464944f8
    48c4:			; <UNDEFINED> instruction: 0xf7fd4640
    48c8:			; <UNDEFINED> instruction: 0xf046ee38
    48cc:			; <UNDEFINED> instruction: 0x46390332
    48d0:	rsbscs	pc, pc, #64, 4
    48d4:	andls	r9, r0, r1, lsl #8
    48d8:			; <UNDEFINED> instruction: 0xf7fe4628
    48dc:	strbmi	lr, [r9], -r6, lsr #16
    48e0:			; <UNDEFINED> instruction: 0xf7fd4640
    48e4:	strtmi	lr, [r1], -sl, lsr #28
    48e8:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48ec:			; <UNDEFINED> instruction: 0x3710f8df
    48f0:	ldmpl	r7, {r1, r2, r9, fp, ip, pc}^
    48f4:	blcs	1e9e8 <strspn@plt+0x1be70>
    48f8:	cfstrsge	mvf15, [r8, #252]!	; 0xfc
    48fc:			; <UNDEFINED> instruction: 0x5704f8df
    4900:			; <UNDEFINED> instruction: 0x4704f8df
    4904:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    4908:	strtmi	r4, [r0], -r9, lsr #12
    490c:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    4910:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    4914:	msreq	CPSR_xc, #70	; 0x46
    4918:	addcs	pc, sp, #64, 4
    491c:	andls	r4, r0, r9, ror r4
    4920:	andls	r6, r1, r8, lsr r8
    4924:	addsvc	pc, r2, r1, lsl #10
    4928:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    492c:			; <UNDEFINED> instruction: 0xf7fd4479
    4930:	qsub8mi	lr, r9, ip
    4934:			; <UNDEFINED> instruction: 0xf7fd4620
    4938:	ldmdavs	r9!, {r9, sl, fp, sp, lr, pc}
    493c:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    4940:			; <UNDEFINED> instruction: 0xf8dfe584
    4944:	stmdals	r9, {r4, r6, r7, r9, sl, ip}
    4948:			; <UNDEFINED> instruction: 0xf7fe4479
    494c:			; <UNDEFINED> instruction: 0xf8dfe896
    4950:	ldrbtmi	r3, [fp], #-1736	; 0xfffff938
    4954:	stmdacs	r0, {r3, r4, sp, lr}
    4958:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {3}
    495c:	ssathi	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    4960:	ssatvc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    4964:	ldrbtmi	r4, [pc], #-1272	; 496c <strspn@plt+0x1df4>
    4968:	ldrtmi	r4, [r8], -r1, asr #12
    496c:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    4970:	ldrtmi	r9, [r1], -r9, lsl #22
    4974:	sbcsmi	pc, sp, #64, 4
    4978:			; <UNDEFINED> instruction: 0xf0449301
    497c:	andls	r0, r0, r2, lsr r3
    4980:			; <UNDEFINED> instruction: 0xf7fd4628
    4984:			; <UNDEFINED> instruction: 0x4641efd2
    4988:			; <UNDEFINED> instruction: 0xf7fd4638
    498c:	stmdbls	r9, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    4990:	svc	0x00c4f7fd
    4994:	bhi	440204 <strspn@plt+0x43d68c>
    4998:	eorscc	pc, lr, #64, 4
    499c:			; <UNDEFINED> instruction: 0xf8df9b08
    49a0:			; <UNDEFINED> instruction: 0xf8df0684
    49a4:	mrrcvs	6, 8, r1, lr, cr4
    49a8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    49ac:	sbcsvc	pc, r4, r0, lsl #10
    49b0:	ldrtmi	r7, [r3], -sp, lsr #26
    49b4:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    49b8:			; <UNDEFINED> instruction: 0xf8df9a06
    49bc:			; <UNDEFINED> instruction: 0xf8dd35f8
    49c0:			; <UNDEFINED> instruction: 0xf852a02c
    49c4:			; <UNDEFINED> instruction: 0xf8d99003
    49c8:	cmnlt	r2, #8
    49cc:			; <UNDEFINED> instruction: 0x46436817
    49d0:	ldrbmi	r4, [r0], -r9, asr #12
    49d4:	ldrls	r9, [r6, -r0, lsl #10]
    49d8:	stc2	0, cr15, [r8], #24
    49dc:			; <UNDEFINED> instruction: 0xe7f49a16
    49e0:			; <UNDEFINED> instruction: 0x6648f8df
    49e4:			; <UNDEFINED> instruction: 0xf8df2300
    49e8:	ldrbtmi	r5, [lr], #-1608	; 0xfffff9b8
    49ec:	ldrbtmi	r9, [sp], #-781	; 0xfffffcf3
    49f0:			; <UNDEFINED> instruction: 0x46284631
    49f4:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    49f8:			; <UNDEFINED> instruction: 0x1638f8df
    49fc:			; <UNDEFINED> instruction: 0xf0449f09
    4a00:	ldrbtmi	r0, [r9], #-819	; 0xfffffccd
    4a04:	andpl	pc, ip, #64, 4
    4a08:	andls	r9, r0, r1, lsl #14
    4a0c:	sbcvc	pc, r8, r1, lsl #10
    4a10:			; <UNDEFINED> instruction: 0x1624f8df
    4a14:			; <UNDEFINED> instruction: 0xf7fd4479
    4a18:	ldrtmi	lr, [r1], -r8, lsl #31
    4a1c:			; <UNDEFINED> instruction: 0xf7fd4628
    4a20:	ldrtmi	lr, [r9], -ip, lsl #27
    4a24:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a28:	svcls	0x000be653
    4a2c:			; <UNDEFINED> instruction: 0xf7fd4638
    4a30:			; <UNDEFINED> instruction: 0xf8dfee50
    4a34:	ldrtmi	r1, [r3], -r8, lsl #12
    4a38:	subcc	pc, r5, #64, 4
    4a3c:			; <UNDEFINED> instruction: 0xf0804479
    4a40:	sbclt	r0, r5, #1
    4a44:	sbcsvc	pc, r4, r1, lsl #10
    4a48:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4a4c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    4a50:	svc	0x00baf7fd
    4a54:			; <UNDEFINED> instruction: 0xf43f2d00
    4a58:	blls	7302e4 <strspn@plt+0x72d76c>
    4a5c:			; <UNDEFINED> instruction: 0xf77f2b00
    4a60:	ldrtmi	sl, [r8], -sp, lsl #28
    4a64:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a68:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4a6c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4a70:	svc	0x00bcf7fd
    4a74:	cfmsub32	mvax0, mvfx14, mvfx8, mvfx2
    4a78:			; <UNDEFINED> instruction: 0x46213a10
    4a7c:	vmax.s8	d20, d0, d24
    4a80:			; <UNDEFINED> instruction: 0xf7fd327e
    4a84:			; <UNDEFINED> instruction: 0xf7ffeeb6
    4a88:			; <UNDEFINED> instruction: 0xf8dfb982
    4a8c:	strcs	r1, [r1, #-1320]	; 0xfffffad8
    4a90:	cdpls	15, 0, cr9, cr6, cr11, {0}
    4a94:	ldrcs	pc, [r0, #2271]!	; 0x8df
    4a98:			; <UNDEFINED> instruction: 0x46387d1b
    4a9c:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    4aa0:			; <UNDEFINED> instruction: 0xf0069500
    4aa4:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    4aa8:	cfldrdge	mvd15, [r8, #252]!	; 0xfc
    4aac:	adcmi	r9, fp, #28, 22	; 0x7000
    4ab0:	ldclge	7, cr15, [r4, #508]!	; 0x1fc
    4ab4:			; <UNDEFINED> instruction: 0xf7fe4638
    4ab8:	strb	lr, [pc, #2096]!	; 52f0 <strspn@plt+0x2778>
    4abc:	strvs	pc, [ip, #2271]	; 0x8df
    4ac0:	movwcs	r4, #5672	; 0x1628
    4ac4:	ldrbtmi	r9, [lr], #-782	; 0xfffffcf2
    4ac8:			; <UNDEFINED> instruction: 0xf7fd4631
    4acc:	mrc	13, 0, lr, cr9, cr6, {1}
    4ad0:			; <UNDEFINED> instruction: 0xf8df3a90
    4ad4:	vqrshl.s8	<illegal reg q8.5>, q14, q0
    4ad8:	bvs	9c930c <strspn@plt+0x9c6794>
    4adc:	smlsdxls	r1, r9, r4, r4
    4ae0:	msreq	CPSR_xc, #67	; 0x43
    4ae4:			; <UNDEFINED> instruction: 0xf1019000
    4ae8:			; <UNDEFINED> instruction: 0xf8df0054
    4aec:	ldrbtmi	r1, [r9], #-1384	; 0xfffffa98
    4af0:	svc	0x001af7fd
    4af4:			; <UNDEFINED> instruction: 0x46284631
    4af8:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4afc:			; <UNDEFINED> instruction: 0xf7fd6a21
    4b00:	mulcs	r1, r2, sp
    4b04:	blx	fe7c0b0e <strspn@plt+0xfe7bdf96>
    4b08:	stcllt	7, cr15, [r9, #-1016]	; 0xfffffc08
    4b0c:	strbls	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4b10:	strbhi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4b14:			; <UNDEFINED> instruction: 0xf8df44f9
    4b18:	ldrbtmi	sl, [r8], #1352	; 0x548
    4b1c:	ldrbtmi	r4, [sl], #1609	; 0x649
    4b20:			; <UNDEFINED> instruction: 0xf7fd4640
    4b24:			; <UNDEFINED> instruction: 0xf8dfed0a
    4b28:			; <UNDEFINED> instruction: 0xf046253c
    4b2c:	ldrbmi	r0, [r1], -r3, lsr #6
    4b30:	strls	r4, [r1], #-1146	; 0xfffffb86
    4b34:	ldrvc	pc, [r2, r2, lsl #10]
    4b38:	addcs	pc, r2, #64, 4
    4b3c:	ldrtmi	r9, [r8], -r0
    4b40:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    4b44:	strbmi	r4, [r0], -r9, asr #12
    4b48:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    4b4c:			; <UNDEFINED> instruction: 0xf7fd4621
    4b50:			; <UNDEFINED> instruction: 0xf8dfed6a
    4b54:	andcs	r3, r1, #172, 8	; 0xac000000
    4b58:	bls	1a0c08 <strspn@plt+0x19e090>
    4b5c:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4b60:	ldrdeq	pc, [r0], -r9
    4b64:	ldc2l	0, cr15, [r8, #80]!	; 0x50
    4b68:			; <UNDEFINED> instruction: 0xf0144620
    4b6c:			; <UNDEFINED> instruction: 0xf8c9fd8f
    4b70:	stmdacs	r0, {}	; <UNPREDICTABLE>
    4b74:	cfldrsge	mvf15, [r0], {127}	; 0x7f
    4b78:	strbtpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4b7c:			; <UNDEFINED> instruction: 0xf8df4640
    4b80:	ldrbtmi	r4, [sp], #-1260	; 0xfffffb14
    4b84:			; <UNDEFINED> instruction: 0x4629447c
    4b88:	ldcl	7, cr15, [r6], {253}	; 0xfd
    4b8c:	strmi	r4, [r1], r1, lsr #12
    4b90:			; <UNDEFINED> instruction: 0xf7fd4640
    4b94:	vfma.f32	q15, q8, q1
    4b98:			; <UNDEFINED> instruction: 0xf0462286
    4b9c:	ldrbmi	r0, [r1], -r2, lsr #6
    4ba0:	andls	pc, r0, sp, asr #17
    4ba4:	andls	r9, r2, r1, lsl #14
    4ba8:			; <UNDEFINED> instruction: 0xf7fd4638
    4bac:			; <UNDEFINED> instruction: 0x4629eebe
    4bb0:			; <UNDEFINED> instruction: 0xf7fd4640
    4bb4:	strtmi	lr, [r1], -r2, asr #25
    4bb8:	strbmi	r4, [r0], -r4, lsl #12
    4bbc:	ldc	7, cr15, [ip], #1012	; 0x3f4
    4bc0:			; <UNDEFINED> instruction: 0x46024639
    4bc4:			; <UNDEFINED> instruction: 0xf7fd4620
    4bc8:			; <UNDEFINED> instruction: 0xf8dfedb0
    4bcc:	ldrbmi	r7, [r5], -r4, lsr #9
    4bd0:	strthi	pc, [r0], #2271	; 0x8df
    4bd4:			; <UNDEFINED> instruction: 0xf8dd447f
    4bd8:	ldrbtmi	fp, [r8], #60	; 0x3c
    4bdc:	ldrmi	pc, [r8], #2271	; 0x8df
    4be0:	mrc	6, 0, r4, cr8, cr9, {1}
    4be4:			; <UNDEFINED> instruction: 0x4640aa10
    4be8:			; <UNDEFINED> instruction: 0xf7fd447c
    4bec:			; <UNDEFINED> instruction: 0xf8dfeca6
    4bf0:	cdp	4, 0, cr2, cr8, cr12, {4}
    4bf4:			; <UNDEFINED> instruction: 0x46214a10
    4bf8:			; <UNDEFINED> instruction: 0x9601447a
    4bfc:	strbeq	pc, [r4], #258	; 0x102	; <UNPREDICTABLE>
    4c00:	subscs	pc, fp, #64, 4
    4c04:	stmdals	fp, {ip, pc}
    4c08:	msreq	CPSR_xc, #64	; 0x40
    4c0c:			; <UNDEFINED> instruction: 0xf7fd4620
    4c10:	ldrtmi	lr, [r9], -ip, lsl #29
    4c14:			; <UNDEFINED> instruction: 0xf7fd4640
    4c18:			; <UNDEFINED> instruction: 0x4631ec90
    4c1c:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4c20:			; <UNDEFINED> instruction: 0xf7fd4628
    4c24:	mrc	12, 0, lr, cr8, cr12, {6}
    4c28:	blls	2cb470 <strspn@plt+0x2c88f8>
    4c2c:	vmax.s8	d20, d0, d16
    4c30:			; <UNDEFINED> instruction: 0xf8cd225d
    4c34:			; <UNDEFINED> instruction: 0xf7fd9000
    4c38:			; <UNDEFINED> instruction: 0xf7feeec8
    4c3c:	blls	234270 <strspn@plt+0x2316f8>
    4c40:	stmiavc	r2, {r3, r8, sl, ip, sp, lr, pc}^
    4c44:	vmin.s8	d20, d0, d17
    4c48:	strbmi	r4, [r0], -r7, asr #5
    4c4c:	movwls	r6, #30747	; 0x781b
    4c50:	stcl	7, cr15, [sl], {253}	; 0xfd
    4c54:	strtne	pc, [r8], #-2271	; 0xfffff721
    4c58:			; <UNDEFINED> instruction: 0x4620463a
    4c5c:			; <UNDEFINED> instruction: 0xf0094479
    4c60:	blls	2043cc <strspn@plt+0x201854>
    4c64:	ldrtmi	r4, [r1], -r0, asr #12
    4c68:	sbcmi	pc, fp, #64, 4
    4c6c:	stcl	7, cr15, [r0, #1012]	; 0x3f4
    4c70:	bllt	1442c74 <strspn@plt+0x14400fc>
    4c74:	strbmi	r9, [fp], -r0
    4c78:			; <UNDEFINED> instruction: 0x46284639
    4c7c:	eorcs	pc, sl, #64, 4
    4c80:	svc	0x002af7fd
    4c84:			; <UNDEFINED> instruction: 0xf7fe8274
    4c88:	blls	234a20 <strspn@plt+0x231ea8>
    4c8c:	rsbcc	pc, r3, #64, 4
    4c90:	mrcmi	13, 7, r4, cr13, cr12, {7}
    4c94:	cfldrdvs	mvd4, [fp], {125}	; 0x7d
    4c98:	strbvc	pc, [r0, #1285]!	; 0x505	; <UNPREDICTABLE>
    4c9c:			; <UNDEFINED> instruction: 0x4628447e
    4ca0:	movwls	r4, #30257	; 0x7631
    4ca4:	stc	7, cr15, [r0], #1012	; 0x3f4
    4ca8:	svcls	0x000b9b06
    4cac:	ldmibmi	r7!, {r0, r6, r7, fp, lr}^
    4cb0:	ldmdapl	r8, {r1, r3, r4, r5, r9, sl, lr}
    4cb4:			; <UNDEFINED> instruction: 0xf0094479
    4cb8:	ldrtmi	pc, [r8], -sp, lsr #27	; <UNPREDICTABLE>
    4cbc:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4cc0:	ldrtmi	r9, [r1], -r7, lsl #22
    4cc4:	andeq	pc, r1, #128	; 0x80
    4cc8:	sbcslt	r4, r5, #40, 12	; 0x2800000
    4ccc:	rsbcc	pc, r7, #64, 4
    4cd0:			; <UNDEFINED> instruction: 0xf7fd9500
    4cd4:	stccs	14, cr14, [r0, #-488]	; 0xfffffe18
    4cd8:	cfstrdge	mvd15, [r0], #252	; 0xfc
    4cdc:	blcs	6b954 <strspn@plt+0x68ddc>
    4ce0:	ldclge	7, cr15, [r5], {127}	; 0x7f
    4ce4:			; <UNDEFINED> instruction: 0xf7fd4638
    4ce8:	stmibmi	r9!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    4cec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4cf0:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    4cf4:	strmi	lr, [r5], -fp, asr #9
    4cf8:	mcrlt	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4cfc:	stclmi	15, cr4, [r6, #916]!	; 0x394
    4d00:	mcrmi	4, 7, r4, cr6, cr15, {3}
    4d04:	cfstrdmi	mvd4, [r6], #500	; 0x1f4
    4d08:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    4d0c:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    4d10:	ldc	7, cr15, [r2], {253}	; 0xfd
    4d14:	strbcc	r4, [r4], #1585	; 0x631
    4d18:	strtmi	r4, [r8], -r0, lsl #13
    4d1c:	stc	7, cr15, [ip], {253}	; 0xfd
    4d20:	stmibmi	r0!, {r0, r1, r3, r8, r9, fp, ip, pc}^
    4d24:	subcs	pc, r6, #64, 4
    4d28:	msreq	CPSR_x, #67	; 0x43
    4d2c:	andhi	pc, r0, sp, asr #17
    4d30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4d34:	strtmi	r4, [r0], -r1
    4d38:	svcmi	0x00dbe543
    4d3c:	ldrbtmi	r4, [pc], #-3547	; 4d44 <strspn@plt+0x21cc>
    4d40:	ldrbtmi	r4, [sp], #-3803	; 0xfffff125
    4d44:			; <UNDEFINED> instruction: 0x46394cdb
    4d48:			; <UNDEFINED> instruction: 0x4628447e
    4d4c:			; <UNDEFINED> instruction: 0xf7fd447c
    4d50:			; <UNDEFINED> instruction: 0x4631ebf4
    4d54:	pkhtbmi	r3, r0, r4, asr #8
    4d58:			; <UNDEFINED> instruction: 0xf7fd4628
    4d5c:	vnmla.f64	d14, d25, d30
    4d60:	ldmibmi	r5, {r4, r7, r9, fp, ip, sp}^
    4d64:			; <UNDEFINED> instruction: 0xf8cd227c
    4d68:	ldrbtmi	r8, [r9], #-0
    4d6c:	msreq	CPSR_x, #67	; 0x43
    4d70:	andmi	lr, r1, sp, asr #19
    4d74:	str	r4, [r4, #-1568]!	; 0xfffff9e0
    4d78:	stc	7, cr15, [r4], {253}	; 0xfd
    4d7c:	svcmi	0x00cf46a9
    4d80:	ldrbtmi	r4, [pc], #-3535	; 4d88 <strspn@plt+0x2210>
    4d84:	ldrbtmi	r4, [sp], #-3791	; 0xfffff131
    4d88:	ldrtmi	r4, [r9], -pc, asr #25
    4d8c:			; <UNDEFINED> instruction: 0x4628447e
    4d90:			; <UNDEFINED> instruction: 0xf7fd447c
    4d94:			; <UNDEFINED> instruction: 0x4631ebd2
    4d98:	strmi	r3, [r0], r8, lsr #9
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4628
    4da0:	stmibmi	sl, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    4da4:	msreq	CPSR_x, #73	; 0x49
    4da8:	sbcsvc	pc, r8, #1325400064	; 0x4f000000
    4dac:			; <UNDEFINED> instruction: 0xf8cd4479
    4db0:	stmib	sp, {pc}^
    4db4:	strtmi	r4, [r0], -r1
    4db8:			; <UNDEFINED> instruction: 0xf8dfe503
    4dbc:	stclmi	3, cr8, [r5, #80]	; 0x50
    4dc0:	svcmi	0x00c544f8
    4dc4:			; <UNDEFINED> instruction: 0x4641447d
    4dc8:			; <UNDEFINED> instruction: 0x4628447f
    4dcc:	bl	fed42dc8 <strspn@plt+0xfed40250>
    4dd0:			; <UNDEFINED> instruction: 0x46814639
    4dd4:			; <UNDEFINED> instruction: 0xf7fd4628
    4dd8:	blls	2ffca0 <strspn@plt+0x2fd128>
    4ddc:	vmin.s8	d20, d0, d17
    4de0:			; <UNDEFINED> instruction: 0xf0432235
    4de4:			; <UNDEFINED> instruction: 0xf8cd0322
    4de8:	strls	r9, [r1], #-0
    4dec:	strtmi	r9, [r0], -r2
    4df0:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    4df4:	strtmi	r4, [r8], -r1, asr #12
    4df8:	bl	fe7c2df4 <strspn@plt+0xfe7c027c>
    4dfc:	strbt	r4, [r7], #1593	; 0x639
    4e00:	ldcmi	14, cr4, [r7, #728]!	; 0x2d8
    4e04:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    4e08:			; <UNDEFINED> instruction: 0x46284631
    4e0c:	bl	fe542e08 <strspn@plt+0xfe540290>
    4e10:	bcc	fe44067c <strspn@plt+0xfe43db04>
    4e14:	vmul.i8	d20, d16, d19
    4e18:	strls	r1, [r1], #-575	; 0xfffffdc1
    4e1c:			; <UNDEFINED> instruction: 0xf0434479
    4e20:	andls	r0, r0, r2, lsr #6
    4e24:	subseq	pc, r4, r1, lsl #2
    4e28:	ldrbtmi	r4, [r9], #-2479	; 0xfffff651
    4e2c:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4e30:			; <UNDEFINED> instruction: 0x46284631
    4e34:	bl	fe042e30 <strspn@plt+0xfe0402b8>
    4e38:			; <UNDEFINED> instruction: 0xf7fd4621
    4e3c:	stcmi	12, cr14, [fp, #472]!	; 0x1d8
    4e40:	ldrbtmi	r4, [sp], #-3243	; 0xfffff355
    4e44:			; <UNDEFINED> instruction: 0x4629447c
    4e48:			; <UNDEFINED> instruction: 0xf7fd4620
    4e4c:	vmov.s16	lr, d9[1]
    4e50:	stmibmi	r8!, {r4, r7, r9, fp, ip, sp}
    4e54:	subne	pc, pc, #64, 4
    4e58:			; <UNDEFINED> instruction: 0xf0434479
    4e5c:	andls	r0, r0, r2, lsr #6
    4e60:	subseq	pc, r4, r1, lsl #2
    4e64:	ldrbtmi	r4, [r9], #-2468	; 0xfffff65c
    4e68:	ldcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4e6c:	strtmi	r4, [r0], -r9, lsr #12
    4e70:	bl	18c2e6c <strspn@plt+0x18c02f4>
    4e74:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    4e78:	addls	pc, r0, #14614528	; 0xdf0000
    4e7c:	ldrbtmi	r4, [r9], #3488	; 0xda0
    4e80:			; <UNDEFINED> instruction: 0x4649447d
    4e84:			; <UNDEFINED> instruction: 0xf7fd4628
    4e88:			; <UNDEFINED> instruction: 0xf046eb58
    4e8c:			; <UNDEFINED> instruction: 0x46410332
    4e90:	rsbcs	pc, lr, #64, 4
    4e94:	andls	r9, r0, r1, lsl #8
    4e98:			; <UNDEFINED> instruction: 0xf7fd4638
    4e9c:	strbmi	lr, [r9], -r6, asr #26
    4ea0:			; <UNDEFINED> instruction: 0xf7fd4628
    4ea4:	strtmi	lr, [r1], -sl, asr #22
    4ea8:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4eac:	ldcmi	15, cr4, [r6, #596]	; 0x254
    4eb0:	mrcmi	4, 4, r4, cr6, cr15, {3}
    4eb4:			; <UNDEFINED> instruction: 0x4639447d
    4eb8:			; <UNDEFINED> instruction: 0x4628447e
    4ebc:	bl	f42eb8 <strspn@plt+0xf40340>
    4ec0:			; <UNDEFINED> instruction: 0x46804631
    4ec4:			; <UNDEFINED> instruction: 0xf7fd4628
    4ec8:	bmi	fe47fbb0 <strspn@plt+0xfe47d038>
    4ecc:			; <UNDEFINED> instruction: 0xf0444991
    4ed0:	ldrbtmi	r0, [sl], #-802	; 0xfffffcde
    4ed4:	andhi	pc, r0, sp, asr #17
    4ed8:	strbvc	pc, [r8], #1282	; 0x502	; <UNPREDICTABLE>
    4edc:	vqshl.s8	q10, <illegal reg q12.5>, q0
    4ee0:	stmib	sp, {r0, r2, r9, ip, lr}^
    4ee4:	strtmi	r4, [r0], -r1
    4ee8:			; <UNDEFINED> instruction: 0xf8dfe46b
    4eec:	sfmmi	f0, 1, [fp], {44}	; 0x2c
    4ef0:	svcmi	0x008b44f8
    4ef4:			; <UNDEFINED> instruction: 0x4641447c
    4ef8:			; <UNDEFINED> instruction: 0x4620447f
    4efc:	bl	742ef8 <strspn@plt+0x740380>
    4f00:			; <UNDEFINED> instruction: 0x46824639
    4f04:			; <UNDEFINED> instruction: 0xf7fd4620
    4f08:			; <UNDEFINED> instruction: 0xf049eb18
    4f0c:	ldrtmi	r0, [r1], -r2, lsr #6
    4f10:	addsmi	pc, pc, #64, 4
    4f14:	andge	pc, r0, sp, asr #17
    4f18:	andls	r9, r2, r1, lsl #10
    4f1c:			; <UNDEFINED> instruction: 0xf7fd4628
    4f20:	strbmi	lr, [r1], -r4, lsl #26
    4f24:			; <UNDEFINED> instruction: 0xf7fd4620
    4f28:	ldrtmi	lr, [r9], -r8, lsl #22
    4f2c:	strtmi	r4, [r0], -r6, lsl #12
    4f30:	bl	c2f2c <strspn@plt+0xc03b4>
    4f34:	strmi	r4, [r2], -r9, lsr #12
    4f38:			; <UNDEFINED> instruction: 0xf7fd4630
    4f3c:			; <UNDEFINED> instruction: 0xf8dfebf6
    4f40:	ldfmip	f0, [r9], #-912	; 0xfffffc70
    4f44:	svcmi	0x007944f8
    4f48:			; <UNDEFINED> instruction: 0x4641447c
    4f4c:			; <UNDEFINED> instruction: 0x4620447f
    4f50:	b	ffcc2f4c <strspn@plt+0xffcc03d4>
    4f54:			; <UNDEFINED> instruction: 0x46824639
    4f58:			; <UNDEFINED> instruction: 0xf7fd4620
    4f5c:			; <UNDEFINED> instruction: 0xf049eaee
    4f60:	ldrtmi	r0, [r1], -r2, lsr #6
    4f64:	addsmi	pc, fp, #64, 4
    4f68:	andge	pc, r0, sp, asr #17
    4f6c:	andls	r9, r2, r1, lsl #10
    4f70:	stmdami	pc!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    4f74:			; <UNDEFINED> instruction: 0xf7fd4478
    4f78:	svclt	0x0000ebd8
    4f7c:			; <UNDEFINED> instruction: 0x0001b1b8
    4f80:	andeq	sl, r1, r6, lsl #18
    4f84:	andeq	sl, r1, r0, ror r9
    4f88:			; <UNDEFINED> instruction: 0x000002bc
    4f8c:	andeq	sl, r3, r4, lsl #21
    4f90:	andeq	r9, r3, r0, lsr #19
    4f94:	andeq	fp, r1, r0, asr #32
    4f98:	andeq	r0, r0, sp, lsr #24
    4f9c:	andeq	r9, r3, r4, lsl #19
    4fa0:	andeq	r9, r3, r2, ror r9
    4fa4:	andeq	sl, r3, sl, lsl sl
    4fa8:	strdeq	sl, [r3], -r6
    4fac:	ldrdeq	fp, [r1], -ip
    4fb0:	andeq	sl, r1, r2, lsr #16
    4fb4:	andeq	r0, r0, r8, ror #4
    4fb8:	andeq	r9, r3, r2, ror #17
    4fbc:	andeq	r9, r3, lr, asr #17
    4fc0:	andeq	sl, r1, r8, asr lr
    4fc4:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    4fc8:	andeq	ip, r1, r0, lsr #23
    4fcc:	ldrdeq	sl, [r1], -r0
    4fd0:	andeq	fp, r1, r4, asr #32
    4fd4:	andeq	sl, r1, r2, ror r7
    4fd8:	andeq	ip, r1, r0, asr #22
    4fdc:	andeq	sl, r1, ip, lsl sp
    4fe0:	strdeq	ip, [r1], -r2
    4fe4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    4fe8:	ldrdeq	sl, [r1], -lr
    4fec:	andeq	r9, r3, r6, ror r7
    4ff0:	andeq	fp, r1, r4, lsl #20
    4ff4:	andeq	r0, r0, r8, lsl #5
    4ff8:	andeq	sl, r1, lr, asr sp
    4ffc:	andeq	ip, r1, r8, ror #20
    5000:	andeq	r0, r0, r4, ror #4
    5004:	andeq	sl, r1, r4, ror sp
    5008:	andeq	ip, r1, r2, lsr #20
    500c:			; <UNDEFINED> instruction: 0x0001aebc
    5010:	strdeq	sl, [r1], -ip
    5014:	andeq	sp, r1, ip, ror r8
    5018:	andeq	sl, r3, r2, lsl #15
    501c:			; <UNDEFINED> instruction: 0x0001acb8
    5020:	andeq	ip, r1, r2, asr #19
    5024:	andeq	sl, r1, r0, lsr lr
    5028:	andeq	sl, r1, lr, ror r5
    502c:	andeq	sl, r1, r2, asr #25
    5030:	andeq	ip, r1, sl, lsr r9
    5034:	ldrdeq	sl, [r1], -r6
    5038:	andeq	sl, r1, r4, lsl r5
    503c:	muleq	r1, ip, sp
    5040:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    5044:	strdeq	fp, [r1], -sl
    5048:	andeq	fp, r1, sl, asr #7
    504c:	andeq	sl, r1, r2, lsr sl
    5050:	strdeq	sl, [r1], -ip
    5054:	andeq	sl, r1, sl, lsr r4
    5058:	andeq	sl, r1, ip, lsl fp
    505c:	andeq	ip, r1, lr, lsl #16
    5060:	andeq	sl, r1, sl, lsl #8
    5064:	andeq	sl, r1, r8, lsr #25
    5068:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    506c:	ldrdeq	sl, [r1], -ip
    5070:	andeq	sl, r1, r8, asr #18
    5074:	andeq	ip, r1, lr, asr #14
    5078:	andeq	sl, r1, r0, asr #6
    507c:	andeq	sl, r1, r0, ror #23
    5080:	ldrdeq	r0, [r0], -r1
    5084:	andeq	sl, r1, r4, asr #22
    5088:	andeq	sl, r1, ip, lsl #5
    508c:	strdeq	r0, [r0], -r5
    5090:	andeq	fp, r1, sl, ror r1
    5094:	andeq	sl, r1, ip, ror r7
    5098:	andeq	ip, r1, r4, lsr #12
    509c:	andeq	sl, r1, r6, asr r2
    50a0:	andeq	sl, r1, sl, asr #21
    50a4:	strdeq	sl, [r1], -r8
    50a8:	andeq	sl, r1, lr, lsr r7
    50ac:	andeq	ip, r1, r6, ror #11
    50b0:	andeq	sl, r1, r8, lsl r2
    50b4:	andeq	sl, r1, ip, lsl #21
    50b8:			; <UNDEFINED> instruction: 0x0001a1be
    50bc:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    50c0:	andeq	ip, r1, r2, lsr #11
    50c4:	ldrdeq	sl, [r1], -r4
    50c8:	andeq	sl, r1, r8, asr #20
    50cc:	andeq	sl, r1, ip, ror r1
    50d0:			; <UNDEFINED> instruction: 0x0001a6bc
    50d4:	andeq	ip, r1, r4, ror #10
    50d8:	muleq	r1, r8, r1
    50dc:			; <UNDEFINED> instruction: 0x0001a7bc
    50e0:	andeq	ip, r1, r2, lsr #10
    50e4:			; <UNDEFINED> instruction: 0x0001a9bc
    50e8:	strdeq	sl, [r1], -lr
    50ec:	andeq	sl, r1, lr, lsr #15
    50f0:	andeq	ip, r1, r4, ror #9
    50f4:	andeq	sl, r1, r0, lsl #19
    50f8:	andeq	sl, r1, r2, asr #1
    50fc:	muleq	r1, lr, r7
    5100:	andeq	ip, r1, r8, lsr #9
    5104:	andeq	sl, r1, ip, asr #11
    5108:	andeq	ip, r1, r4, ror r4
    510c:	andeq	sl, r1, r8, lsr #1
    5110:	andeq	sl, r1, r6, lsl #18
    5114:	andeq	sl, r1, ip, asr #32
    5118:	andeq	sl, r1, ip, lsl #11
    511c:	andeq	ip, r1, r4, lsr r4
    5120:	andeq	sl, r1, r8, rrx
    5124:	andeq	sl, r1, r8, lsr r5
    5128:	andeq	ip, r1, r0, ror #7
    512c:	andeq	sl, r1, r4, lsl r0
    5130:	andeq	sl, r1, r8, lsl r7
    5134:	bleq	41278 <strspn@plt+0x3e700>
    5138:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    513c:	strbtmi	fp, [sl], -r2, lsl #24
    5140:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    5144:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    5148:	ldrmi	sl, [sl], #776	; 0x308
    514c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    5150:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    5154:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    5158:			; <UNDEFINED> instruction: 0xf85a4b06
    515c:	stmdami	r6, {r0, r1, ip, sp}
    5160:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    5164:	bl	c43160 <strspn@plt+0xc405e8>
    5168:	ldcl	7, cr15, [ip], {253}	; 0xfd
    516c:	andeq	r8, r3, r0, lsr #23
    5170:	andeq	r0, r0, r4, lsr #4
    5174:	andeq	r0, r0, r0, lsr #5
    5178:	andeq	r0, r0, r0, asr #5
    517c:	ldr	r3, [pc, #20]	; 5198 <strspn@plt+0x2620>
    5180:	ldr	r2, [pc, #20]	; 519c <strspn@plt+0x2624>
    5184:	add	r3, pc, r3
    5188:	ldr	r2, [r3, r2]
    518c:	cmp	r2, #0
    5190:	bxeq	lr
    5194:	b	2844 <__gmon_start__@plt>
    5198:	andeq	r8, r3, r0, lsl #23
    519c:	andeq	r0, r0, r0, lsl #5
    51a0:	blmi	1d71c0 <strspn@plt+0x1d4648>
    51a4:	bmi	1d638c <strspn@plt+0x1d3814>
    51a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    51ac:	andle	r4, r3, sl, ror r4
    51b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    51b4:	ldrmi	fp, [r8, -r3, lsl #2]
    51b8:	svclt	0x00004770
    51bc:	andeq	r9, r3, ip, lsr #30
    51c0:	andeq	r9, r3, r8, lsr #30
    51c4:	andeq	r8, r3, ip, asr fp
    51c8:	andeq	r0, r0, r0, asr #4
    51cc:	stmdbmi	r9, {r3, fp, lr}
    51d0:	bmi	2563b8 <strspn@plt+0x253840>
    51d4:	bne	2563c0 <strspn@plt+0x253848>
    51d8:	svceq	0x00cb447a
    51dc:			; <UNDEFINED> instruction: 0x01a1eb03
    51e0:	andle	r1, r3, r9, asr #32
    51e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    51e8:	ldrmi	fp, [r8, -r3, lsl #2]
    51ec:	svclt	0x00004770
    51f0:	andeq	r9, r3, r0, lsl #30
    51f4:	strdeq	r9, [r3], -ip
    51f8:	andeq	r8, r3, r0, lsr fp
    51fc:	andeq	r0, r0, r0, ror #5
    5200:	blmi	2b2628 <strspn@plt+0x2afab0>
    5204:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    5208:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    520c:	blmi	2737c0 <strspn@plt+0x270c48>
    5210:	ldrdlt	r5, [r3, -r3]!
    5214:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    5218:			; <UNDEFINED> instruction: 0xf7fd6818
    521c:			; <UNDEFINED> instruction: 0xf7ffe9a8
    5220:	blmi	1c5124 <strspn@plt+0x1c25ac>
    5224:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5228:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    522c:	andeq	r9, r3, sl, asr #29
    5230:	andeq	r8, r3, r0, lsl #22
    5234:	andeq	r0, r0, ip, lsr r2
    5238:	andeq	r8, r3, sl, ror #27
    523c:	andeq	r9, r3, sl, lsr #29
    5240:	svclt	0x0000e7c4
    5244:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    5248:	cmnlt	r0, fp, ror r4
    524c:	ldmpl	fp, {r0, r1, r2, r3, r9, fp, lr}
    5250:			; <UNDEFINED> instruction: 0xf7fd681c
    5254:	bmi	3bfaa4 <strspn@plt+0x3bcf2c>
    5258:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    525c:	strtmi	r4, [r0], -r3, lsl #12
    5260:	bl	fe54325c <strspn@plt+0xfe5406e4>
    5264:			; <UNDEFINED> instruction: 0xf7fd2001
    5268:	bmi	2bfea0 <strspn@plt+0x2bd328>
    526c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    5270:	b	c326c <strspn@plt+0xc06f4>
    5274:	tstcs	r1, r8, lsl #20
    5278:			; <UNDEFINED> instruction: 0x4603447a
    527c:	pop	{r5, r9, sl, lr}
    5280:			; <UNDEFINED> instruction: 0xf7fd4010
    5284:	svclt	0x0000bb81
    5288:	andeq	r8, r3, r0, asr #21
    528c:	andeq	r0, r0, r0, ror r2
    5290:	andeq	r9, r1, sl, lsl #24
    5294:			; <UNDEFINED> instruction: 0x000002bc
    5298:	andeq	r9, r1, ip, ror #23
    529c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    52a0:			; <UNDEFINED> instruction: 0xf7fd6819
    52a4:	svclt	0x0000bc2b
    52a8:	andeq	r9, r3, r6, lsr lr
    52ac:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    52b0:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    52b4:	strmi	r4, [lr], -r6, lsr #24
    52b8:	stmdbmi	r6!, {r0, r1, r2, r9, sl, lr}
    52bc:	addlt	r4, r2, r6, lsr #16
    52c0:	ldrbtmi	r5, [r9], #-2332	; 0xfffff6e4
    52c4:			; <UNDEFINED> instruction: 0x46154478
    52c8:	subcc	pc, lr, #64, 4
    52cc:	ldrdge	pc, [r4], #-132	; 0xffffff7c
    52d0:			; <UNDEFINED> instruction: 0xf7fd4653
    52d4:	ldmhi	r0!, {r1, r3, r7, r8, fp, sp, lr, pc}
    52d8:	ldc2l	0, cr15, [r2, #-36]!	; 0xffffffdc
    52dc:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r8, fp, lr}
    52e0:			; <UNDEFINED> instruction: 0x46024479
    52e4:			; <UNDEFINED> instruction: 0xf7fd4628
    52e8:	ldmdbvs	r4!, {r1, r7, r8, r9, fp, sp, lr, pc}
    52ec:			; <UNDEFINED> instruction: 0xf8dfb1b4
    52f0:			; <UNDEFINED> instruction: 0xf04f8070
    52f4:	ldrbtmi	r3, [r8], #2559	; 0x9ff
    52f8:	ldrtmi	r4, [r9], -r2, lsr #12
    52fc:	strtmi	r2, [r8], -r0, lsl #6
    5300:	andls	pc, r0, sp, asr #17
    5304:			; <UNDEFINED> instruction: 0xf848f005
    5308:	strbmi	r6, [r1], -r4, lsr #16
    530c:			; <UNDEFINED> instruction: 0xb12c4628
    5310:	adcmi	r6, r3, #835584	; 0xcc000
    5314:			; <UNDEFINED> instruction: 0xf7fdd0f0
    5318:	strb	lr, [sp, sl, ror #22]!
    531c:			; <UNDEFINED> instruction: 0x46284911
    5320:			; <UNDEFINED> instruction: 0xf7fd4479
    5324:	strtmi	lr, [r8], -r4, ror #22
    5328:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    532c:	ldrbmi	r4, [r3], -lr, lsl #18
    5330:	subscc	pc, r9, #64, 4
    5334:	submi	r4, r4, #2030043136	; 0x79000000
    5338:	strls	r4, [r0], #-2060	; 0xfffff7f4
    533c:			; <UNDEFINED> instruction: 0xf7fd4478
    5340:	strtmi	lr, [r0], -ip, asr #23
    5344:	pop	{r1, ip, sp, pc}
    5348:	svclt	0x000087f0
    534c:	andeq	r8, r3, r6, asr sl
    5350:	andeq	r0, r0, r8, asr #4
    5354:	andeq	r9, r1, r6, ror #24
    5358:	andeq	sl, r1, r4, lsl r5
    535c:	andeq	r9, r1, r0, ror ip
    5360:	andeq	r9, r1, r6, ror #24
    5364:	andeq	sl, r1, r8, asr #22
    5368:	strdeq	r9, [r1], -r4
    536c:	muleq	r1, ip, r4
    5370:	svcmi	0x00f0e92d
    5374:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    5378:	strmi	r8, [lr], -r2, lsl #22
    537c:			; <UNDEFINED> instruction: 0x46904c95
    5380:	vmla.f32	d20, d16, d5
    5384:	ldrbtmi	r2, [ip], #-750	; 0xfffffd12
    5388:	umulllt	r4, fp, r4, r8
    538c:	stmdbpl	r5!, {r2, r4, r7, r8, fp, lr}^
    5390:	movwls	r4, #33912	; 0x8478
    5394:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    5398:	stclvs	6, cr9, [sp], #-36	; 0xffffffdc
    539c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx11
    53a0:			; <UNDEFINED> instruction: 0xf7fd5a10
    53a4:	blmi	fe3ff834 <strspn@plt+0xfe3fccbc>
    53a8:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    53ac:	ldrdcc	pc, [r0], -fp
    53b0:			; <UNDEFINED> instruction: 0xf0002b00
    53b4:	ldmibvs	sp, {r1, r2, r3, r4, r7, pc}
    53b8:	stfcss	f2, [r0, #-0]
    53bc:	addshi	pc, r9, r0
    53c0:	tstcc	r1, sp, lsr #16
    53c4:	mvnsle	r2, r0, lsl #26
    53c8:	strtmi	r2, [r8], -r4, lsl #4
    53cc:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53d0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    53d4:	adchi	pc, lr, r0
    53d8:	ldrdcc	pc, [r0], -fp
    53dc:			; <UNDEFINED> instruction: 0x2c00699c
    53e0:	addshi	pc, sp, r0
    53e4:	strtmi	r1, [r5], -r3, lsl #30
    53e8:	ldrmi	r9, [r9], r5, lsl #6
    53ec:			; <UNDEFINED> instruction: 0x212e686e
    53f0:			; <UNDEFINED> instruction: 0xf7fd4630
    53f4:	teqlt	r8, r8, asr sl
    53f8:	ldrtmi	r1, [r0], -r1, lsl #23
    53fc:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5400:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5404:	sbchi	pc, r5, r0
    5408:			; <UNDEFINED> instruction: 0xf849682d
    540c:	stccs	15, cr6, [r0, #-16]
    5410:	blls	279bc8 <strspn@plt+0x277050>
    5414:	ldmdavs	r2, {r1, r3, r4, fp, sp, lr}^
    5418:	ldrdls	pc, [r0], -r2
    541c:	svceq	0x0000f1b9
    5420:	movwcs	sp, #123	; 0x7b
    5424:			; <UNDEFINED> instruction: 0xf8d99307
    5428:	strbmi	r3, [sp], -r4
    542c:	streq	pc, [r4], -sl, lsr #3
    5430:			; <UNDEFINED> instruction: 0xf8d3685b
    5434:	ldmdblt	ip, {ip, pc}
    5438:	stmdavs	r4!, {r1, r3, r6, sp, lr, pc}
    543c:	suble	r2, r7, r0, lsl #24
    5440:			; <UNDEFINED> instruction: 0x100cf9b5
    5444:			; <UNDEFINED> instruction: 0xf5b16862
    5448:			; <UNDEFINED> instruction: 0xf8567f81
    544c:	tstle	fp, r4, lsl #30
    5450:	mulne	r0, r8, r8
    5454:	ldrmi	fp, [r1], -r1, asr #18
    5458:	movwls	r6, #26792	; 0x68a8
    545c:			; <UNDEFINED> instruction: 0xf7fd9205
    5460:	ldmib	sp, {r7, fp, sp, lr, pc}^
    5464:	teqlt	r0, r5, lsl #6
    5468:	ldrtmi	r2, [r8], -r0, lsl #2
    546c:			; <UNDEFINED> instruction: 0xf00f9500
    5470:	stmdacs	r1, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    5474:	movwcs	sp, #4577	; 0x11e1
    5478:			; <UNDEFINED> instruction: 0xf8db9307
    547c:	ldmibvs	ip, {ip, sp}
    5480:	svceq	0x0000f1b9
    5484:	cmnlt	ip, pc, asr #3
    5488:	movweq	pc, #16810	; 0x41aa	; <UNPREDICTABLE>
    548c:	stcls	3, cr9, [r5, #-20]	; 0xffffffec
    5490:	svceq	0x0004f855
    5494:	addmi	r6, r3, #6488064	; 0x630000
    5498:			; <UNDEFINED> instruction: 0xf7fdd001
    549c:	stmdavs	r4!, {r5, r7, fp, sp, lr, pc}
    54a0:	mvnsle	r2, r0, lsl #24
    54a4:			; <UNDEFINED> instruction: 0xf7fd4650
    54a8:	blls	1ff718 <strspn@plt+0x1fcba0>
    54ac:	vadd.i8	q10, q0, q7
    54b0:	stmdbmi	lr, {r0, r1, r4, r5, r9, ip, sp}^
    54b4:	movwls	r4, #1144	; 0x478
    54b8:	mrc	0, 0, r3, cr8, cr4, {0}
    54bc:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    54c0:	b	fe0c34bc <strspn@plt+0xfe0c0944>
    54c4:	andlt	r9, fp, r7, lsl #16
    54c8:	blhi	c07c4 <strspn@plt+0xbdc4c>
    54cc:	svchi	0x00f0e8bd
    54d0:	ldmdavc	fp, {r3, r8, r9, fp, ip, pc}
    54d4:	sbcsle	r2, r0, r0, lsl #22
    54d8:	andcc	lr, r0, #3489792	; 0x354000
    54dc:	subsvs	fp, sl, r3, lsr r1
    54e0:	strtmi	r6, [r8], -sl, ror #16
    54e4:			; <UNDEFINED> instruction: 0xf00c6013
    54e8:	strb	pc, [r6, fp, ror #28]	; <UNPREDICTABLE>
    54ec:	andvs	r9, sl, r9, lsl #18
    54f0:	ldmdami	pc!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    54f4:	ldmdbmi	pc!, {r0, sl, sp}	; <UNPREDICTABLE>
    54f8:	rscscs	pc, r1, #64, 4
    54fc:	mrc	4, 0, r4, cr8, cr8, {3}
    5500:	andscc	r3, r4, r0, lsl sl
    5504:	strls	r4, [r0], #-1145	; 0xfffffb87
    5508:			; <UNDEFINED> instruction: 0xf7fd9407
    550c:	stmdals	r7, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    5510:	ldc	0, cr11, [sp], #44	; 0x2c
    5514:	pop	{r1, r8, r9, fp, pc}
    5518:	strls	r8, [r7, #-4080]	; 0xfffff010
    551c:	blls	27f400 <strspn@plt+0x27c888>
    5520:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    5524:	ldrdls	pc, [r0], -r3
    5528:	svceq	0x0000f1b9
    552c:	svcge	0x0079f47f
    5530:	ldr	r9, [r7, r7, lsl #10]!
    5534:	ldcmi	15, cr4, [r1, #-192]!	; 0xffffff40
    5538:	mrcmi	4, 1, r4, cr1, cr15, {3}
    553c:	cfldrsmi	mvf4, [r1], #-500	; 0xfffffe0c
    5540:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    5544:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    5548:	svc	0x00f6f7fc
    554c:	ldrcc	r4, [r4], #-1585	; 0xfffff9cf
    5550:	strtmi	r4, [r8], -r0, lsl #13
    5554:	svc	0x00f0f7fc
    5558:	bcc	440dc0 <strspn@plt+0x43e248>
    555c:	vmla.i8	d20, d0, d26
    5560:			; <UNDEFINED> instruction: 0xf8cd22f9
    5564:	ldrbtmi	r8, [r9], #-0
    5568:	msreq	CPSR_x, #67	; 0x43
    556c:	andmi	lr, r1, sp, asr #19
    5570:			; <UNDEFINED> instruction: 0xf7fd4620
    5574:			; <UNDEFINED> instruction: 0x4639e9da
    5578:			; <UNDEFINED> instruction: 0xf7fc4628
    557c:			; <UNDEFINED> instruction: 0x4631efde
    5580:	strtmi	r4, [r8], -r6, lsl #12
    5584:	svc	0x00d8f7fc
    5588:	strmi	r4, [r2], -r1, lsr #12
    558c:			; <UNDEFINED> instruction: 0xf7fd4630
    5590:	svcmi	0x001ee8cc
    5594:	ldrbtmi	r4, [pc], #-3358	; 559c <strspn@plt+0x2a24>
    5598:	ldrbtmi	r4, [sp], #-3614	; 0xfffff1e2
    559c:			; <UNDEFINED> instruction: 0x46394c1e
    55a0:			; <UNDEFINED> instruction: 0x4628447e
    55a4:			; <UNDEFINED> instruction: 0xf7fc447c
    55a8:	ldrtmi	lr, [r1], -r8, asr #31
    55ac:	pkhbtmi	r3, r0, r4, lsl #8
    55b0:			; <UNDEFINED> instruction: 0xf7fc4628
    55b4:	cdp	15, 1, cr14, cr8, cr2, {6}
    55b8:	ldmdbmi	r8, {r4, r9, fp, ip, sp}
    55bc:	subvc	pc, r0, #1325400064	; 0x4f000000
    55c0:	andhi	pc, r0, sp, asr #17
    55c4:			; <UNDEFINED> instruction: 0xf0434479
    55c8:	stmib	sp, {r1, r5, r8, r9}^
    55cc:	strtmi	r4, [r0], -r1
    55d0:	svclt	0x0000e7cf
    55d4:	andeq	r8, r3, r2, lsl #19
    55d8:	andeq	r0, r0, r8, asr #4
    55dc:	andeq	sl, r1, r8, asr #8
    55e0:	muleq	r1, r2, fp
    55e4:			; <UNDEFINED> instruction: 0x000002b4
    55e8:	andeq	sl, r1, r4, lsr #6
    55ec:	andeq	r9, r1, sl, ror #20
    55f0:	ldrdeq	sl, [r1], -ip
    55f4:	andeq	r9, r1, r4, lsr #20
    55f8:	andeq	r9, r1, r4, asr #30
    55fc:	andeq	fp, r1, ip, ror #27
    5600:	andeq	r9, r1, lr, lsl sl
    5604:	muleq	r1, r2, r2
    5608:	andeq	r9, r1, r2, asr #19
    560c:	andeq	r9, r1, r6, ror #29
    5610:	andeq	fp, r1, lr, lsl #27
    5614:	andeq	r9, r1, r0, asr #19
    5618:	andeq	sl, r1, r4, lsr r2
    561c:	andeq	r9, r1, r4, ror #18
    5620:	svcmi	0x00f0e92d
    5624:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    5628:	ldrmi	r8, [r0], r2, lsl #22
    562c:			; <UNDEFINED> instruction: 0xf44f4e73
    5630:	lfmmi	f7, 2, [r3, #-160]!	; 0xffffff60
    5634:	cfldrdmi	mvd4, [r3], #-504	; 0xfffffe08
    5638:	ldmdbmi	r3!, {r0, r4, r7, ip, sp, pc}^
    563c:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    5640:	ldmdami	r2!, {r1, r2, r9, sl, lr}^
    5644:	strls	r6, [pc, #-2093]	; 4e1f <strspn@plt+0x22a7>
    5648:	streq	pc, [r0, #-79]	; 0xffffffb1
    564c:	ldrbtmi	r4, [r8], #-3440	; 0xfffff290
    5650:	eorcc	r4, ip, r9, ror r4
    5654:	movwls	r5, #22885	; 0x5965
    5658:	stclvs	7, cr9, [sp], #-28	; 0xffffffe4
    565c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx11
    5660:			; <UNDEFINED> instruction: 0xf7fc5a10
    5664:	blmi	1b01574 <strspn@plt+0x1afe9fc>
    5668:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    566c:	ldrdcs	pc, [r0], -r9
    5670:			; <UNDEFINED> instruction: 0xf0002a00
    5674:	ldmdavs	r5, {r0, r1, r2, r3, r5, r7, pc}
    5678:			; <UNDEFINED> instruction: 0xf0002d00
    567c:	blls	1e5920 <strspn@plt+0x1e2da8>
    5680:	ldmdavs	r2, {r1, r3, r4, fp, sp, lr}^
    5684:	stccs	8, cr6, [r0], {20}
    5688:	adcshi	pc, r3, r0
    568c:	svcge	0x00086862
    5690:	ldmdavs	r2, {r0, r5, r6, r8, r9, fp, lr}^
    5694:	movwls	r4, #25723	; 0x647b
    5698:	movwls	r2, #17152	; 0x4300
    569c:	ldrdlt	pc, [r0], -r2
    56a0:	eor	fp, fp, r5, ror #18
    56a4:	blcs	8e36d8 <strspn@plt+0x8e0b60>
    56a8:	strmi	sp, [r8], -r9, rrx
    56ac:			; <UNDEFINED> instruction: 0xf972f011
    56b0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    56b4:	stmdavs	sp!, {r4, r5, r6, r8, ip, lr, pc}
    56b8:	eorsle	r2, r2, r0, lsl #26
    56bc:			; <UNDEFINED> instruction: 0x300cf9b4
    56c0:			; <UNDEFINED> instruction: 0xf5b36869
    56c4:	mvnle	r7, r1, lsl #31
    56c8:	mulcc	r0, r8, r8
    56cc:	mvnle	r2, r0, lsl #22
    56d0:	smlatbls	r3, r0, r8, r6
    56d4:	svc	0x0044f7fc
    56d8:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
    56dc:	movwcs	sp, #4578	; 0x11e2
    56e0:			; <UNDEFINED> instruction: 0xf1bb9304
    56e4:	eorle	r0, sp, r0, lsl #30
    56e8:			; <UNDEFINED> instruction: 0xf8d9465c
    56ec:	stmdavs	r2!, {ip, sp}^
    56f0:	ldmdavs	r2, {r0, r2, r3, r4, fp, sp, lr}^
    56f4:	ldrdlt	pc, [r0], -r2
    56f8:	bicsle	r2, pc, r0, lsl #26
    56fc:	strtmi	r9, [r2], -r6, lsl #22
    5700:			; <UNDEFINED> instruction: 0x46304639
    5704:	movwls	r9, #34057	; 0x8509
    5708:	mvnscc	pc, #79	; 0x4f
    570c:	strpl	lr, [ip, #-2509]	; 0xfffff633
    5710:	stmib	sp, {r1, r2, r3, r8, sl, ip, pc}^
    5714:			; <UNDEFINED> instruction: 0xf00e330a
    5718:	stmdacs	r1, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    571c:	andls	fp, r4, r8, lsl #30
    5720:	blls	179aa4 <strspn@plt+0x176f2c>
    5724:	blcs	23798 <strspn@plt+0x20c20>
    5728:	ldmib	r4, {r0, r1, r3, r4, r6, r7, ip, lr, pc}^
    572c:	blcs	11f34 <strspn@plt+0xf3bc>
    5730:	subsvs	sp, sl, r9, asr #32
    5734:	strtmi	r6, [r0], -r2, ror #16
    5738:			; <UNDEFINED> instruction: 0xf00c6013
    573c:			; <UNDEFINED> instruction: 0xf1bbfd41
    5740:	bicsle	r0, r1, r0, lsl #30
    5744:	ldmdami	r5!, {r2, r9, fp, ip, pc}
    5748:	ldrbtmi	r4, [r8], #-2357	; 0xfffff6cb
    574c:	cdp	2, 1, cr9, cr8, cr0, {0}
    5750:	eorcc	r3, ip, r0, lsl sl
    5754:	vqshl.s8	q10, <illegal reg q12.5>, q0
    5758:			; <UNDEFINED> instruction: 0xf7fd22e1
    575c:	bmi	c7fc3c <strspn@plt+0xc7d0c4>
    5760:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    5764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5768:	subsmi	r9, sl, pc, lsl #22
    576c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5770:	stmdals	r4, {r0, r6, r8, ip, lr, pc}
    5774:	ldc	0, cr11, [sp], #68	; 0x44
    5778:	pop	{r1, r8, r9, fp, pc}
    577c:	mcrrne	15, 15, r8, r8, cr0
    5780:			; <UNDEFINED> instruction: 0xf7fd4639
    5784:	blls	23fdbc <strspn@plt+0x23d244>
    5788:	stmdavs	r9!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    578c:			; <UNDEFINED> instruction: 0xf0114608
    5790:	strmi	pc, [r2], r1, lsl #18
    5794:	addle	r2, lr, r0, lsl #16
    5798:	ldrbmi	r4, [r1], -r2, lsr #12
    579c:			; <UNDEFINED> instruction: 0xf00e4630
    57a0:	stmdacs	r1, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    57a4:	ldrbmi	sp, [r0], -r3
    57a8:			; <UNDEFINED> instruction: 0xff40f010
    57ac:	strmi	lr, [r2], -r3, lsl #15
    57b0:	andls	r4, r4, #80, 12	; 0x5000000
    57b4:			; <UNDEFINED> instruction: 0xff3af010
    57b8:			; <UNDEFINED> instruction: 0xf010e793
    57bc:	pkhtbmi	pc, r2, pc, asr #30	; <UNPREDICTABLE>
    57c0:	mvnle	r2, r0, lsl #16
    57c4:	stmdbls	r7, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    57c8:	ldr	r6, [r3, sl]!
    57cc:	bcs	1fb1c <strspn@plt+0x1cfa4>
    57d0:	svcge	0x0055f47f
    57d4:	strcs	r4, [r1], #-2068	; 0xfffff7ec
    57d8:	vst2.8	{d20,d22}, [pc :64], r4
    57dc:	ldrbtmi	r7, [r8], #-553	; 0xfffffdd7
    57e0:	bcc	441048 <strspn@plt+0x43e4d0>
    57e4:	ldrbtmi	r3, [r9], #-44	; 0xffffffd4
    57e8:	strls	r9, [r4], #-1024	; 0xfffffc00
    57ec:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57f0:	strls	lr, [r4], #-1973	; 0xfffff84b
    57f4:			; <UNDEFINED> instruction: 0xf7fce7a6
    57f8:	svclt	0x0000ef46
    57fc:	ldrdeq	r8, [r3], -r4
    5800:	andeq	r0, r0, r0, asr r2
    5804:	andeq	r8, r3, sl, asr #13
    5808:	ldrdeq	r9, [r1], -r8
    580c:	andeq	sl, r1, sl, lsl #3
    5810:	andeq	r0, r0, r8, asr #4
    5814:			; <UNDEFINED> instruction: 0x000002b4
    5818:	andeq	r9, r1, r8, ror #17
    581c:	andeq	sl, r1, lr, lsl #1
    5820:	ldrdeq	r9, [r1], -r4
    5824:	andeq	r8, r3, r6, lsr #11
    5828:	strdeq	r9, [r1], -sl
    582c:	andeq	r9, r1, r2, asr #14
    5830:	stmhi	fp, {r3, r8, sl, ip, sp, pc}
    5834:	svcvc	0x008ff5b3
    5838:			; <UNDEFINED> instruction: 0xf5b3d00a
    583c:			; <UNDEFINED> instruction: 0xd1057f90
    5840:	tsteq	r6, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    5844:	andscc	r3, r4, #20, 2
    5848:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    584c:	stclt	0, cr2, [r8, #-0]
    5850:	tsteq	r6, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    5854:	andscc	r3, r4, #20, 2
    5858:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    585c:	stclt	0, cr2, [r8, #-0]
    5860:	ldrbmi	lr, [r0, sp, lsr #18]!
    5864:			; <UNDEFINED> instruction: 0xf8df4606
    5868:	strhlt	r9, [r2], r8
    586c:	strmi	r4, [sp], -sp, lsr #22
    5870:	cfstrsmi	mvf4, [sp], #-996	; 0xfffffc1c
    5874:	ldrsbtge	pc, [r4], pc	; <UNPREDICTABLE>
    5878:			; <UNDEFINED> instruction: 0xf8594617
    587c:	ldrbtmi	r3, [ip], #-3
    5880:	strbcc	r4, [r4], #-1274	; 0xfffffb06
    5884:	adccc	pc, r6, #64, 4
    5888:	ldrdhi	pc, [r0], -r3
    588c:	ldrbmi	r4, [r1], -r0, lsr #12
    5890:			; <UNDEFINED> instruction: 0xf7fc4643
    5894:	strtmi	lr, [r9], -sl, lsr #29
    5898:			; <UNDEFINED> instruction: 0xf7fc4630
    589c:	orrslt	lr, r0, #1568	; 0x620
    58a0:	strtmi	r4, [r9], -r3, lsr #22
    58a4:			; <UNDEFINED> instruction: 0xf859463a
    58a8:			; <UNDEFINED> instruction: 0xf0080003
    58ac:	pkhbtmi	pc, r1, r1, lsl #30	; <UNPREDICTABLE>
    58b0:	lsllt	r4, r5, #12
    58b4:	ldmdblt	r4, {r2, r8, fp, sp, lr}
    58b8:	stmdavs	r4!, {r5, sp, lr, pc}
    58bc:			; <UNDEFINED> instruction: 0xf9b4b1f4
    58c0:			; <UNDEFINED> instruction: 0xf5b1100c
    58c4:	mvnsle	r7, r1, lsl #31
    58c8:	ldrtmi	r6, [sl], -r1, lsr #17
    58cc:			; <UNDEFINED> instruction: 0xf7ff4630
    58d0:	strmi	pc, [r5], -r7, asr #31
    58d4:	rscsle	r2, r0, r0, lsl #16
    58d8:			; <UNDEFINED> instruction: 0xf0084648
    58dc:	ldmdami	r5, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    58e0:	ldmdbmi	r5, {r0, r1, r6, r9, sl, lr}
    58e4:	rsbvc	pc, lr, #1325400064	; 0x4f000000
    58e8:	strls	r4, [r0, #-1144]	; 0xfffffb88
    58ec:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
    58f0:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58f4:	andlt	r4, r2, r8, lsr #12
    58f8:			; <UNDEFINED> instruction: 0x87f0e8bd
    58fc:	strcs	r4, [r0, #-1608]	; 0xfffff9b8
    5900:			; <UNDEFINED> instruction: 0xff60f008
    5904:	strtmi	lr, [r0], -fp, ror #15
    5908:	strbmi	r2, [r3], -r1, lsl #10
    590c:	vmin.s8	q10, q0, <illegal reg q0.5>
    5910:	strls	r3, [r0, #-681]	; 0xfffffd57
    5914:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5918:	andlt	r4, r2, r8, lsr #12
    591c:			; <UNDEFINED> instruction: 0x87f0e8bd
    5920:	muleq	r3, r8, r4
    5924:	andeq	r0, r0, r8, asr #4
    5928:	andeq	r9, r1, sl, asr pc
    592c:	andeq	r9, r1, r8, lsr #13
    5930:	andeq	r0, r0, r8, ror #4
    5934:	strdeq	r9, [r1], -r0
    5938:	andeq	r9, r1, sl, lsr r6
    593c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5940:	ldmlt	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5944:	andeq	sl, r1, r6, ror #18
    5948:			; <UNDEFINED> instruction: 0x460db570
    594c:	blmi	839a8 <strspn@plt+0x80e30>
    5950:			; <UNDEFINED> instruction: 0x4606b334
    5954:	ldmdale	r5, {r1, r5, sl, fp, sp}
    5958:	ldmdble	r9, {r0, r1, r2, sl, fp, sp}
    595c:	movweq	pc, #33188	; 0x81a4	; <UNPREDICTABLE>
    5960:	ldmdale	r5, {r1, r3, r4, r8, r9, fp, sp}
    5964:			; <UNDEFINED> instruction: 0xf003e8df
    5968:	strtne	r2, [r9], #-3893	; 0xfffff0cb
    596c:	ldrne	r1, [r4], #-3363	; 0xfffff2dd
    5970:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    5974:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    5978:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    597c:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    5980:	andseq	r1, r0, r4, lsl r4
    5984:	tstle	r3, ip, asr ip
    5988:	subscs	r4, ip, r1, lsr r6
    598c:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5990:	ldrtmi	r4, [r1], -r0, lsr #12
    5994:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5998:	blmi	839f4 <strspn@plt+0x80e7c>
    599c:	bicsle	r2, r9, r0, lsl #24
    59a0:			; <UNDEFINED> instruction: 0x4631bd70
    59a4:			; <UNDEFINED> instruction: 0xf7fd205c
    59a8:	rsbscs	lr, r2, r0, ror #16
    59ac:			; <UNDEFINED> instruction: 0x4631e7f1
    59b0:			; <UNDEFINED> instruction: 0xf7fd205c
    59b4:	rsbcs	lr, r6, sl, asr r8
    59b8:	ldrtmi	lr, [r1], -fp, ror #15
    59bc:			; <UNDEFINED> instruction: 0xf7fd205c
    59c0:	rsbcs	lr, lr, r4, asr r8
    59c4:	ldrtmi	lr, [r1], -r5, ror #15
    59c8:			; <UNDEFINED> instruction: 0xf7fd205c
    59cc:	rsbscs	lr, r4, lr, asr #16
    59d0:			; <UNDEFINED> instruction: 0x4631e7df
    59d4:			; <UNDEFINED> instruction: 0xf7fd205c
    59d8:	rsbcs	lr, r2, r8, asr #16
    59dc:	svclt	0x0000e7d9
    59e0:			; <UNDEFINED> instruction: 0x4604b538
    59e4:	strmi	r4, [r1], -sp, lsl #12
    59e8:			; <UNDEFINED> instruction: 0xf7fd2022
    59ec:			; <UNDEFINED> instruction: 0x4629e83e
    59f0:			; <UNDEFINED> instruction: 0xf7ff4620
    59f4:	strtmi	pc, [r1], -r9, lsr #31
    59f8:	pop	{r1, r5, sp}
    59fc:			; <UNDEFINED> instruction: 0xf7fd4038
    5a00:	svclt	0x0000b831
    5a04:	ldrbmi	lr, [r0, sp, lsr #18]!
    5a08:	ldcmi	6, cr4, [sp], {136}	; 0x88
    5a0c:	cfmsub32mi	mvax0, mvfx4, mvfx13, mvfx5
    5a10:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    5a14:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
    5a18:	stmibpl	r6!, {r3, r4, r6, r7, r9, sp}
    5a1c:			; <UNDEFINED> instruction: 0xf8dd4479
    5a20:	ldrbtmi	r9, [r8], #-32	; 0xffffffe0
    5a24:	ldrdge	pc, [r4], #-134	; 0xffffff7a
    5a28:			; <UNDEFINED> instruction: 0x4653461e
    5a2c:	ldcl	7, cr15, [ip, #1008]	; 0x3f0
    5a30:	svceq	0x0000f1b9
    5a34:			; <UNDEFINED> instruction: 0xf109d008
    5a38:	cfstrscc	mvf3, [r1], {255}	; 0xff
    5a3c:	eorcs	r4, r0, r9, lsr #12
    5a40:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a44:	mvnsle	r1, r3, ror #24
    5a48:	svceq	0x0000f1b8
    5a4c:	strbmi	sp, [r0], -r3
    5a50:			; <UNDEFINED> instruction: 0xf7fd4629
    5a54:	tstlt	pc, r6, asr r8	; <UNPREDICTABLE>
    5a58:			; <UNDEFINED> instruction: 0x46284639
    5a5c:			; <UNDEFINED> instruction: 0xff74f7ff
    5a60:			; <UNDEFINED> instruction: 0x4629b11e
    5a64:			; <UNDEFINED> instruction: 0xf7fd4630
    5a68:	stmdbmi	r9, {r2, r3, r6, fp, sp, lr, pc}
    5a6c:	stmdami	r9, {r0, r1, r4, r6, r9, sl, lr}
    5a70:	pop	{r1, r5, r6, r7, r9, sp}
    5a74:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
    5a78:			; <UNDEFINED> instruction: 0xf7fc4478
    5a7c:	svclt	0x0000beb7
    5a80:	strdeq	r8, [r3], -r6
    5a84:	andeq	r0, r0, r8, asr #4
    5a88:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    5a8c:	andeq	sl, r1, sl, ror r4
    5a90:	andeq	r9, r1, sl, lsr pc
    5a94:	andeq	sl, r1, r4, lsr #8
    5a98:	svcmi	0x00f0e92d
    5a9c:	mcrrmi	6, 0, r4, sl, cr5
    5aa0:	cdpmi	0, 4, cr11, cr10, cr3, {4}
    5aa4:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    5aa8:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    5aac:	stmibpl	r6!, {r0, r4, r7, r9, sl, lr}
    5ab0:			; <UNDEFINED> instruction: 0xf8dd4478
    5ab4:			; <UNDEFINED> instruction: 0x469a8034
    5ab8:	ldrbtmi	r3, [r9], #-16
    5abc:	adccs	r6, r3, #30208	; 0x7600
    5ac0:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    5ac4:			; <UNDEFINED> instruction: 0xf7fc4633
    5ac8:			; <UNDEFINED> instruction: 0xf1b8ed90
    5acc:	andle	r0, r8, r0, lsl #30
    5ad0:	ldrbtcc	pc, [pc], #264	; 5ad8 <strspn@plt+0x2f60>	; <UNPREDICTABLE>
    5ad4:	strtmi	r3, [r9], -r1, lsl #24
    5ad8:			; <UNDEFINED> instruction: 0xf7fc2020
    5adc:	stclne	15, cr14, [r3], #-792	; 0xfffffce8
    5ae0:			; <UNDEFINED> instruction: 0xb11fd1f8
    5ae4:			; <UNDEFINED> instruction: 0x46294638
    5ae8:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aec:	strtmi	r4, [r8], -r9, asr #12
    5af0:			; <UNDEFINED> instruction: 0xff76f7ff
    5af4:	eorscs	r4, sl, r9, lsr #12
    5af8:	svc	0x00b6f7fc
    5afc:	eorcs	r4, r0, r9, lsr #12
    5b00:	svc	0x00b2f7fc
    5b04:	ldrdcc	pc, [r0], -sl
    5b08:	stmdale	sp, {r1, r2, r8, r9, fp, sp}
    5b0c:			; <UNDEFINED> instruction: 0xf003e8df
    5b10:	eorsmi	r2, r6, #2496	; 0x9c0
    5b14:	andseq	r0, pc, r2, asr r4	; <UNPREDICTABLE>
    5b18:	mulcc	r4, sl, r8
    5b1c:	stmdami	lr!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    5b20:			; <UNDEFINED> instruction: 0x46294478
    5b24:	svc	0x00ecf7fc
    5b28:	svceq	0x0000f1bb
    5b2c:	strtmi	sp, [r9], -r3
    5b30:			; <UNDEFINED> instruction: 0xf7fc4658
    5b34:	stmdami	r9!, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5b38:	stmdbmi	r9!, {r0, r1, r4, r5, r9, sl, lr}
    5b3c:	ldrbtmi	r2, [r8], #-717	; 0xfffffd33
    5b40:	andscc	r4, r0, r9, ror r4
    5b44:	pop	{r0, r1, ip, sp, pc}
    5b48:			; <UNDEFINED> instruction: 0xf7fc4ff0
    5b4c:	stmdami	r5!, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, pc}
    5b50:	andcs	r4, r4, #45088768	; 0x2b00000
    5b54:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5b58:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    5b5c:			; <UNDEFINED> instruction: 0xf8dae7e4
    5b60:	strtmi	r1, [r8], -r4
    5b64:			; <UNDEFINED> instruction: 0xff3cf7ff
    5b68:	bmi	7ffae8 <strspn@plt+0x7fcf70>
    5b6c:			; <UNDEFINED> instruction: 0xf8da2101
    5b70:	strtmi	r3, [r8], -r4
    5b74:			; <UNDEFINED> instruction: 0xf7fc447a
    5b78:	ldrb	lr, [r5, sl, lsl #30]
    5b7c:	tstcs	r1, fp, lsl sl
    5b80:	ldrdcc	pc, [r4], -sl
    5b84:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5b88:	svc	0x0000f7fc
    5b8c:	ldmdami	r8, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5b90:			; <UNDEFINED> instruction: 0xe7c64478
    5b94:			; <UNDEFINED> instruction: 0xf0464c17
    5b98:	ldmdami	r7, {r1, r5, r8, r9}
    5b9c:	ldmdbmi	r7, {r1, r6, r7, r9, sp}
    5ba0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    5ba4:	andscc	r4, r0, r9, ror r4
    5ba8:			; <UNDEFINED> instruction: 0xf7fc9400
    5bac:			; <UNDEFINED> instruction: 0x4620eebe
    5bb0:	ldc	7, cr15, [sl, #1008]!	; 0x3f0
    5bb4:			; <UNDEFINED> instruction: 0xf0464c12
    5bb8:	ldmdami	r2, {r1, r5, r8, r9}
    5bbc:	ldmdbmi	r2, {r0, r2, r6, r7, r9, sp}
    5bc0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    5bc4:			; <UNDEFINED> instruction: 0xe7ee4479
    5bc8:	andeq	r8, r3, r2, ror #4
    5bcc:	andeq	r0, r0, r8, asr #4
    5bd0:	andeq	sl, r1, ip, ror #7
    5bd4:	strdeq	r9, [r1], -r6
    5bd8:	andeq	r9, r1, r4, asr #29
    5bdc:	andeq	sl, r1, lr, asr r3
    5be0:	andeq	r9, r1, r0, ror lr
    5be4:	muleq	r1, r6, lr
    5be8:	andeq	fp, r1, r4, lsr #28
    5bec:	andeq	lr, r1, lr, lsr pc
    5bf0:	andeq	r9, r1, ip, asr #28
    5bf4:	andeq	r9, r1, r4, asr lr
    5bf8:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    5bfc:	andeq	r9, r1, ip, lsl #28
    5c00:	andeq	r9, r1, ip, asr lr
    5c04:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    5c08:	andeq	r9, r1, ip, ror #27
    5c0c:	svcmi	0x00f0e92d
    5c10:	ldclmi	0, cr11, [r3, #-540]!	; 0xfffffde4
    5c14:	ldclmi	6, cr4, [r3], #-552	; 0xfffffdd8
    5c18:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    5c1c:			; <UNDEFINED> instruction: 0xf8df4b72
    5c20:	vrhadd.s8	q12, q8, q6
    5c24:	stmdbpl	ip!, {r0, r1, r2, r4, r6, r9, sp}
    5c28:			; <UNDEFINED> instruction: 0xf8df447b
    5c2c:	ldrbtmi	fp, [r8], #452	; 0x1c4
    5c30:	strls	r6, [r5], #-2084	; 0xfffff7dc
    5c34:	streq	pc, [r0], #-79	; 0xffffffb1
    5c38:	ldrbtmi	r4, [fp], #3182	; 0xc6e
    5c3c:	stmdaeq	r0!, {r3, r8, ip, sp, lr, pc}
    5c40:	ldcne	6, cr4, [r7, #-20]!	; 0xffffffec
    5c44:			; <UNDEFINED> instruction: 0x4640591c
    5c48:			; <UNDEFINED> instruction: 0xf8d44659
    5c4c:			; <UNDEFINED> instruction: 0xf8da9044
    5c50:	strbmi	r4, [fp], -ip
    5c54:	stcl	7, cr15, [r8], {252}	; 0xfc
    5c58:	bmi	1a181fc <strspn@plt+0x1a15684>
    5c5c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    5c60:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5c64:	mrscs	r9, (UNDEF: 17)
    5c68:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    5c6c:	mulscc	sl, sl, r8
    5c70:	andls	r2, r3, #0, 4
    5c74:			; <UNDEFINED> instruction: 0xf0002b2b
    5c78:	blcs	b65f08 <strspn@plt+0xb63390>
    5c7c:	adchi	pc, r7, r0
    5c80:			; <UNDEFINED> instruction: 0xf0002b01
    5c84:			; <UNDEFINED> instruction: 0xf8df80a0
    5c88:			; <UNDEFINED> instruction: 0x4640c178
    5c8c:	vmin.s8	q10, q0, <illegal reg q4.5>
    5c90:	ldrbtmi	r2, [ip], #615	; 0x267
    5c94:			; <UNDEFINED> instruction: 0xf8cd9301
    5c98:			; <UNDEFINED> instruction: 0xf049c000
    5c9c:	strbtmi	r0, [r0], r3, lsr #6
    5ca0:	mcr	7, 2, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5ca4:	mulsne	sl, sl, r8
    5ca8:			; <UNDEFINED> instruction: 0xf7fc4640
    5cac:	blmi	1580fa4 <strspn@plt+0x157e42c>
    5cb0:	movwls	r4, #17531	; 0x447b
    5cb4:	ldrsbgt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5cb8:	bmi	15308cc <strspn@plt+0x152dd54>
    5cbc:	ldrbtmi	r2, [ip], #256	; 0x100
    5cc0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5cc4:	andgt	pc, r0, sp, asr #17
    5cc8:			; <UNDEFINED> instruction: 0xf1069701
    5ccc:			; <UNDEFINED> instruction: 0xf7ff0807
    5cd0:	blmi	1405864 <strspn@plt+0x1402cec>
    5cd4:	strtmi	r4, [r8], -pc, asr #18
    5cd8:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    5cdc:	ldrdcs	pc, [r8], -sl
    5ce0:			; <UNDEFINED> instruction: 0xf7ff4479
    5ce4:			; <UNDEFINED> instruction: 0xf116fe8f
    5ce8:	andle	r0, r8, r8, lsl #30
    5cec:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5cf0:	eorcs	r4, r0, r9, lsr #12
    5cf4:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    5cf8:	svccc	0x00fff1b8
    5cfc:			; <UNDEFINED> instruction: 0xf7fcd1f6
    5d00:			; <UNDEFINED> instruction: 0x4623edba
    5d04:			; <UNDEFINED> instruction: 0xf8da4682
    5d08:	ldmdavc	sl, {}	; <UNPREDICTABLE>
    5d0c:	movwcc	r4, #5657	; 0x1619
    5d10:	andsmi	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    5d14:	ldrbtle	r0, [r8], #2020	; 0x7e4
    5d18:	strmi	fp, [fp], -r2, lsr #6
    5d1c:	mullt	r1, r3, r8
    5d20:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    5d24:	svceq	0x0000f1bb
    5d28:			; <UNDEFINED> instruction: 0xf830d015
    5d2c:			; <UNDEFINED> instruction: 0x07e2401b
    5d30:	cfldr32ne	mvfx13, [ip], {83}	; 0x53
    5d34:	andeq	pc, r0, #79	; 0x4f
    5d38:			; <UNDEFINED> instruction: 0xf8884628
    5d3c:			; <UNDEFINED> instruction: 0xf7ff2000
    5d40:	strtmi	pc, [r9], -pc, asr #28
    5d44:			; <UNDEFINED> instruction: 0xf7fc202c
    5d48:			; <UNDEFINED> instruction: 0xf888ee90
    5d4c:	strtmi	fp, [r3], -r0
    5d50:	ldrdeq	pc, [r0], -sl
    5d54:			; <UNDEFINED> instruction: 0x4628e7d9
    5d58:	andlt	pc, r0, r8, lsl #17
    5d5c:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    5d60:	andlt	pc, r0, r8, lsl #17
    5d64:	andcs	r4, sl, r9, lsr #12
    5d68:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    5d6c:	bmi	ad8e1c <strspn@plt+0xad62a4>
    5d70:	ldrbtmi	r4, [ip], #-1595	; 0xfffff9c5
    5d74:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5d78:	strls	r4, [r0], #-1576	; 0xfffff9d8
    5d7c:	mcr	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5d80:	ldrtmi	r4, [r3], -r7, lsr #20
    5d84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5d88:	strls	r4, [r0], #-1576	; 0xfffff9d8
    5d8c:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    5d90:	stmdbmi	r5!, {r2, r5, fp, lr}
    5d94:	ldrbtmi	r4, [r8], #-1611	; 0xfffff9b5
    5d98:	addcs	pc, r7, #64, 4
    5d9c:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
    5da0:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5da4:	blmi	3d8630 <strspn@plt+0x3d5ab8>
    5da8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5dac:	blls	15fe1c <strspn@plt+0x15d2a4>
    5db0:			; <UNDEFINED> instruction: 0xf04f405a
    5db4:	mrsle	r0, ELR_hyp
    5db8:	pop	{r0, r1, r2, ip, sp, pc}
    5dbc:	blmi	729d84 <strspn@plt+0x72720c>
    5dc0:	movwls	r4, #17531	; 0x447b
    5dc4:	blmi	6ffba4 <strspn@plt+0x6fd02c>
    5dc8:	movwls	r4, #17531	; 0x447b
    5dcc:	blmi	6bfb9c <strspn@plt+0x6bd024>
    5dd0:	movwls	r4, #17531	; 0x447b
    5dd4:			; <UNDEFINED> instruction: 0xf7fce76e
    5dd8:			; <UNDEFINED> instruction: 0x4643ec56
    5ddc:	svclt	0x0000e79e
    5de0:	andeq	r8, r3, lr, ror #1
    5de4:	andeq	r0, r0, r0, asr r2
    5de8:	andeq	r8, r3, r0, ror #1
    5dec:	andeq	sl, r1, lr, ror #4
    5df0:	andeq	r9, r1, r6, ror sp
    5df4:	andeq	r0, r0, r8, asr #4
    5df8:	andeq	sl, r1, lr, lsl r8
    5dfc:	andeq	r9, r1, r2, ror #27
    5e00:	ldrdeq	r9, [r1], -lr
    5e04:	andeq	r9, r1, r8, ror #27
    5e08:	andeq	r9, r1, lr, lsr #31
    5e0c:	andeq	r9, r1, r2, ror #27
    5e10:	andeq	sl, r1, sl, lsl #3
    5e14:	andeq	r9, r1, r8, ror #29
    5e18:	andeq	sl, r1, sl, lsl #14
    5e1c:	andeq	r9, r1, sl, lsr sp
    5e20:	andeq	r9, r1, r2, lsr sp
    5e24:	andeq	sl, r1, r6, lsl #2
    5e28:	andeq	r9, r1, r2, lsl ip
    5e2c:	andeq	r7, r3, r0, ror #30
    5e30:	andeq	r9, r1, ip, lsl #25
    5e34:	muleq	r1, ip, ip
    5e38:	andeq	r9, r1, r8, lsl #25
    5e3c:	blmi	2b3324 <strspn@plt+0x2b07ac>
    5e40:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    5e44:	stmdavs	r1!, {r2, r3, r4, r7, fp, ip, lr}
    5e48:	stmdavs	r5, {r0, r3, r4, r6, r8, ip, sp, pc}
    5e4c:			; <UNDEFINED> instruction: 0xf854e002
    5e50:	teqlt	r1, ip, lsl pc
    5e54:			; <UNDEFINED> instruction: 0xf7fc4628
    5e58:	stmdacs	r0, {r2, r7, r8, r9, fp, sp, lr, pc}
    5e5c:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    5e60:			; <UNDEFINED> instruction: 0xf04fbd38
    5e64:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    5e68:	andeq	r7, r3, r6, asr #29
    5e6c:	andeq	r0, r0, r8, ror #5
    5e70:	svcmi	0x00f0e92d
    5e74:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    5e78:	ldrmi	r8, [r8], r2, lsl #22
    5e7c:			; <UNDEFINED> instruction: 0x571cf8df
    5e80:			; <UNDEFINED> instruction: 0xf8df468b
    5e84:	ldrbtmi	r4, [sp], #-1820	; 0xfffff8e4
    5e88:			; <UNDEFINED> instruction: 0xc718f8df
    5e8c:			; <UNDEFINED> instruction: 0x7718f8df
    5e90:	stmdbpl	ip!, {r0, r4, r7, ip, sp, pc}
    5e94:			; <UNDEFINED> instruction: 0xf8df44fc
    5e98:	stmdavs	r4!, {r2, r4, r8, r9, sl, sp, pc}
    5e9c:			; <UNDEFINED> instruction: 0xf04f940f
    5ea0:			; <UNDEFINED> instruction: 0xf89d0400
    5ea4:			; <UNDEFINED> instruction: 0xf85c3070
    5ea8:	ldrbtmi	r2, [sl], #7
    5eac:			; <UNDEFINED> instruction: 0x5700f8df
    5eb0:			; <UNDEFINED> instruction: 0xf89d4604
    5eb4:			; <UNDEFINED> instruction: 0x46517078
    5eb8:	ldrdls	pc, [r4], #-130	; 0xffffff7e
    5ebc:			; <UNDEFINED> instruction: 0xf105447d
    5ec0:	andls	r0, r9, #60	; 0x3c
    5ec4:	vcgt.s8	d25, d0, d6
    5ec8:			; <UNDEFINED> instruction: 0x464b125d
    5ecc:	strls	r9, [r8, -r7]
    5ed0:			; <UNDEFINED> instruction: 0xf89d9d1d
    5ed4:			; <UNDEFINED> instruction: 0xf7fc7080
    5ed8:	movwcs	lr, #2952	; 0xb88
    5edc:	movwls	r9, #47111	; 0xb807
    5ee0:			; <UNDEFINED> instruction: 0xf0002e00
    5ee4:	vld4.8	{d24,d26,d28,d30}, [pc :64], fp
    5ee8:	bl	2220f0 <strspn@plt+0x21f578>
    5eec:	strls	r0, [ip], -r0, lsl #6
    5ef0:	vqdmulh.s<illegal width 8>	d2, d0, d25
    5ef4:	ldm	pc, {r3, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    5ef8:	cmpeq	r3, r3, lsl r0	; <UNPREDICTABLE>
    5efc:	subseq	r0, r6, #144	; 0x90
    5f00:	cmpeq	r9, pc, ror #4
    5f04:	mlaeq	sl, sl, r0, r0
    5f08:	subseq	r0, r6, #1610612741	; 0x60000005
    5f0c:	subseq	r0, r6, #1610612741	; 0x60000005
    5f10:	subseq	r0, r6, #1610612741	; 0x60000005
    5f14:	subseq	r0, r6, #1610612741	; 0x60000005
    5f18:	subseq	r0, r6, #1610612741	; 0x60000005
    5f1c:	subseq	r0, r6, #1610612741	; 0x60000005
    5f20:	subseq	r0, r6, #1610612741	; 0x60000005
    5f24:	subseq	r0, r6, #1610612741	; 0x60000005
    5f28:	subseq	r0, r6, #1610612741	; 0x60000005
    5f2c:	subseq	r0, r6, #1610612741	; 0x60000005
    5f30:	subseq	r0, r6, #42	; 0x2a
    5f34:	subseq	r0, r6, #1610612741	; 0x60000005
    5f38:	subseq	r0, r6, #1610612741	; 0x60000005
    5f3c:	subseq	r0, r6, #1610612741	; 0x60000005
    5f40:	subseq	r0, r6, #1610612741	; 0x60000005
    5f44:	subseq	r0, r6, #1610612741	; 0x60000005
    5f48:	subseq	r0, r6, #1610612741	; 0x60000005
    5f4c:	stccs	0, cr0, [r4, #-168]	; 0xffffff58
    5f50:	rscshi	pc, lr, #0, 4
    5f54:			; <UNDEFINED> instruction: 0xf015e8df
    5f58:	rscseq	r0, fp, r5
    5f5c:	andeq	r0, r2, #247	; 0xf7
    5f60:			; <UNDEFINED> instruction: 0xf8df0202
    5f64:	ldrbtmi	r5, [sp], #-1616	; 0xfffff9b0
    5f68:			; <UNDEFINED> instruction: 0xf5b8463b
    5f6c:	svclt	0x00147f81
    5f70:			; <UNDEFINED> instruction: 0xf0032300
    5f74:	blcs	6b80 <strspn@plt+0x4008>
    5f78:	cdpls	0, 0, cr13, cr12, cr5, {3}
    5f7c:	mvnscc	pc, #79	; 0x4f
    5f80:	bls	1eaba4 <strspn@plt+0x1e802c>
    5f84:			; <UNDEFINED> instruction: 0x46584631
    5f88:	blx	fe8c1fb2 <strspn@plt+0xfe8bf43a>
    5f8c:	stmdacs	r0, {r7, r9, sl, lr}
    5f90:	adchi	pc, r6, r0
    5f94:	vstrcs.16	s12, [r0, #-10]	; <UNPREDICTABLE>
    5f98:	orrshi	pc, sp, r0
    5f9c:	vmla.f64	d9, d8, d7
    5fa0:			; <UNDEFINED> instruction: 0x46599a10
    5fa4:			; <UNDEFINED> instruction: 0xf5a39f08
    5fa8:			; <UNDEFINED> instruction: 0xf8df768f
    5fac:			; <UNDEFINED> instruction: 0xf8dd360c
    5fb0:	ldrbtmi	fp, [fp], #-124	; 0xffffff84
    5fb4:	bl	d7a7c <strspn@plt+0xd4f04>
    5fb8:	andls	r0, r9, r6, lsl #21
    5fbc:			; <UNDEFINED> instruction: 0xf8dd46d1
    5fc0:	ands	sl, lr, r8, lsl r0
    5fc4:			; <UNDEFINED> instruction: 0xf686fab6
    5fc8:			; <UNDEFINED> instruction: 0xf1b80976
    5fcc:	vmax.f32	d0, d0, d3
    5fd0:			; <UNDEFINED> instruction: 0xf8d982a5
    5fd4:	ldrtmi	ip, [r8], -r8, rrx
    5fd8:	stmdavs	r8!, {r0, r1, r2, r3, r4, r8, ip, sp, pc}
    5fdc:			; <UNDEFINED> instruction: 0xf080fab0
    5fe0:	stmib	sp, {r6, r8, fp}^
    5fe4:	andcs	r0, r1, r2, lsl #22
    5fe8:	andgt	pc, r4, sp, asr #17
    5fec:	strtmi	r9, [r0], -r4
    5ff0:	tstls	r6, r0, lsl #12
    5ff4:			; <UNDEFINED> instruction: 0xff3cf7ff
    5ff8:	stmdbls	r6, {r0, r2, r3, r5, fp, sp, lr}
    5ffc:			; <UNDEFINED> instruction: 0xf0002d00
    6000:	stmiavs	sl!, {r1, r2, r5, r6, r8, pc}
    6004:			; <UNDEFINED> instruction: 0x300cf9b5
    6008:			; <UNDEFINED> instruction: 0x600ef9b5
    600c:	svceq	0x0000f1ba
    6010:	mcrcc	1, 0, sp, cr0, cr8, {6}
    6014:			; <UNDEFINED> instruction: 0x2601bf18
    6018:	stccs	7, cr14, [r4, #-860]	; 0xfffffca4
    601c:	adchi	pc, fp, #0, 4
    6020:			; <UNDEFINED> instruction: 0xf015e8df
    6024:	orrseq	r0, r6, sl, lsl #3
    6028:			; <UNDEFINED> instruction: 0x01900190
    602c:	ldmdavc	r3!, {r2, r7, r8}^
    6030:	andls	r1, ip, #29184	; 0x7200
    6034:			; <UNDEFINED> instruction: 0xf0002b3a
    6038:	blcs	8e6598 <strspn@plt+0x8e3a20>
    603c:	eorhi	pc, r4, #0
    6040:	ldrbpl	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6044:	blls	197240 <strspn@plt+0x1946c8>
    6048:			; <UNDEFINED> instruction: 0xf0002b00
    604c:	blls	7e6264 <strspn@plt+0x7e36ec>
    6050:			; <UNDEFINED> instruction: 0xf1031e5e
    6054:	blcs	806c <strspn@plt+0x54f4>
    6058:	mvnshi	pc, r0
    605c:	svccc	0x00014637
    6060:	eorcs	r4, r0, r1, lsr #12
    6064:	stc	7, cr15, [r0, #-1008]	; 0xfffffc10
    6068:	mvnsle	r1, sl, ror ip
    606c:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6070:	andcs	r4, r2, #36700160	; 0x2300000
    6074:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6078:			; <UNDEFINED> instruction: 0xf7fc2705
    607c:			; <UNDEFINED> instruction: 0xf8dfeb4a
    6080:	strtmi	r3, [sl], -r4, asr #10
    6084:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    6088:	movwls	r4, #1568	; 0x620
    608c:			; <UNDEFINED> instruction: 0xf8cdab0b
    6090:	strcs	r8, [r1, #-4]
    6094:			; <UNDEFINED> instruction: 0xf7ff9306
    6098:			; <UNDEFINED> instruction: 0xf8dffcff
    609c:	tstcs	r0, ip, lsr #10
    60a0:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    60a4:	blls	19728c <strspn@plt+0x194714>
    60a8:	ldrbtmi	r9, [sl], #-0
    60ac:			; <UNDEFINED> instruction: 0xf8cd4620
    60b0:	strls	r8, [fp, -r4]
    60b4:	eorspl	pc, r0, sp, lsl #17
    60b8:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    60bc:	strtmi	r3, [r1], -r1, lsl #28
    60c0:			; <UNDEFINED> instruction: 0xf7fc2020
    60c4:	ldclne	12, cr14, [r3], #-840	; 0xfffffcb8
    60c8:			; <UNDEFINED> instruction: 0x4621d1f8
    60cc:			; <UNDEFINED> instruction: 0xf7fc207d
    60d0:	blls	241408 <strspn@plt+0x23e890>
    60d4:	suble	r2, pc, r0, lsl #22
    60d8:	andcs	r4, sl, r1, lsr #12
    60dc:	stcl	7, cr15, [r4], {252}	; 0xfc
    60e0:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    60e4:			; <UNDEFINED> instruction: 0xf8df464b
    60e8:	vst3.<illegal width 64>	{d17-d19}, [pc :128], ip
    60ec:	ldrbtmi	r7, [r8], #-513	; 0xfffffdff
    60f0:	eorscc	r4, ip, r9, ror r4
    60f4:	bl	1f440ec <strspn@plt+0x1f41574>
    60f8:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    60fc:	strtcc	pc, [r0], #2271	; 0x8df
    6100:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6104:	blls	3e0174 <strspn@plt+0x3dd5fc>
    6108:			; <UNDEFINED> instruction: 0xf04f405a
    610c:			; <UNDEFINED> instruction: 0xf0400300
    6110:	andslt	r8, r1, sl, lsl #4
    6114:	blhi	c1410 <strspn@plt+0xbe898>
    6118:	svchi	0x00f0e8bd
    611c:	svcvc	0x008ef5b8
    6120:			; <UNDEFINED> instruction: 0xf5b8d02f
    6124:			; <UNDEFINED> instruction: 0xf0407f95
    6128:			; <UNDEFINED> instruction: 0xf8df8203
    612c:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    6130:	stccs	3, cr9, [r4, #-48]	; 0xffffffd0
    6134:	andhi	pc, ip, #0, 4
    6138:			; <UNDEFINED> instruction: 0xf015e8df
    613c:	andeq	r0, r9, fp, asr #2
    6140:	cmpeq	r8, r5
    6144:			; <UNDEFINED> instruction: 0xf8df0148
    6148:	ldrbtmi	r5, [sp], #-1176	; 0xfffffb68
    614c:			; <UNDEFINED> instruction: 0xf8dfe70c
    6150:	ldrbtmi	r5, [sp], #-1172	; 0xfffffb6c
    6154:	blls	7ffd7c <strspn@plt+0x7fd204>
    6158:			; <UNDEFINED> instruction: 0xf8df462a
    615c:	strtmi	r6, [r0], -ip, lsl #9
    6160:	strne	pc, [r8], #2271	; 0x8df
    6164:	ldrbtmi	r9, [lr], #-769	; 0xfffffcff
    6168:	ldrbtmi	sl, [r9], #-2827	; 0xfffff4f5
    616c:			; <UNDEFINED> instruction: 0xf7ff9600
    6170:	blls	2453c4 <strspn@plt+0x24284c>
    6174:			; <UNDEFINED> instruction: 0xd1af2b00
    6178:	eorcs	r4, ip, r1, lsr #12
    617c:	ldcl	7, cr15, [r4], #-1008	; 0xfffffc10
    6180:			; <UNDEFINED> instruction: 0xf8dfe7aa
    6184:	ldrbtmi	r3, [fp], #-1132	; 0xfffffb94
    6188:	ldrb	r9, [r2, ip, lsl #6]
    618c:	strcc	r9, [r1], -r6, lsl #22
    6190:	strbtpl	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6194:	ldrbtmi	r9, [sp], #-1548	; 0xfffff9f4
    6198:			; <UNDEFINED> instruction: 0xf47f2b00
    619c:			; <UNDEFINED> instruction: 0xe7daaf58
    61a0:	rscscs	r9, r0, #9216	; 0x2400
    61a4:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    61a8:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    61ac:	ldrdlt	pc, [r4], #-131	; 0xffffff7d
    61b0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    61b4:			; <UNDEFINED> instruction: 0x465b3054
    61b8:	b	5c41b0 <strspn@plt+0x5c1638>
    61bc:			; <UNDEFINED> instruction: 0xf8df9a1f
    61c0:	movwcs	r1, #1088	; 0x440
    61c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61c8:	ldrmi	r9, [sl], -r0, lsl #4
    61cc:	ldc2	7, cr15, [sl], {255}	; 0xff
    61d0:	strtmi	r9, [r1], -r6, lsl #22
    61d4:	ldmvs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    61d8:			; <UNDEFINED> instruction: 0xf0002b00
    61dc:	blls	7e6800 <strspn@plt+0x7e3c88>
    61e0:			; <UNDEFINED> instruction: 0xf103200a
    61e4:			; <UNDEFINED> instruction: 0xf7fc0804
    61e8:	ldmdavs	r1!, {r6, sl, fp, sp, lr, pc}^
    61ec:			; <UNDEFINED> instruction: 0xf0002900
    61f0:			; <UNDEFINED> instruction: 0xf8df811a
    61f4:			; <UNDEFINED> instruction: 0x4620a410
    61f8:	strcc	pc, [ip], #-2271	; 0xfffff721
    61fc:	ldrbtmi	r2, [sl], #1280	; 0x500
    6200:	strcs	pc, [r8], #-2271	; 0xfffff721
    6204:			; <UNDEFINED> instruction: 0xf8cd447b
    6208:	ldrbtmi	r8, [sl], #-0
    620c:			; <UNDEFINED> instruction: 0xf7ff4651
    6210:	blmi	51fc <strspn@plt+0x2684>
    6214:			; <UNDEFINED> instruction: 0x46516832
    6218:			; <UNDEFINED> instruction: 0x4620447b
    621c:			; <UNDEFINED> instruction: 0xf7ff9500
    6220:	ldmdavs	r2!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    6224:			; <UNDEFINED> instruction: 0x46294653
    6228:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    622c:	blx	ffac4232 <strspn@plt+0xffac16ba>
    6230:			; <UNDEFINED> instruction: 0xb1b368b3
    6234:	andcs	r4, r2, #16187392	; 0xf70000
    6238:	strtmi	r2, [r3], -r1, lsl #2
    623c:			; <UNDEFINED> instruction: 0xf7fc4478
    6240:	ldmvs	r3!, {r3, r5, r6, r9, fp, sp, lr, pc}
    6244:			; <UNDEFINED> instruction: 0xf00b6818
    6248:	ldmvs	r5!, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
    624c:	blge	34e654 <strspn@plt+0x34badc>
    6250:	stmdavs	sp!, {r0, r2, r3, r8, ip, pc}^
    6254:	stmdane	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6258:	strmi	r9, [r2], -lr, lsl #10
    625c:			; <UNDEFINED> instruction: 0xf7ff4620
    6260:	blls	1c52d4 <strspn@plt+0x1c275c>
    6264:	cmple	fp, r0, lsl #22
    6268:			; <UNDEFINED> instruction: 0xf1b84621
    626c:	eorsle	r0, r6, r0, lsl #30
    6270:			; <UNDEFINED> instruction: 0xf1a8200a
    6274:			; <UNDEFINED> instruction: 0xf7fc0505
    6278:			; <UNDEFINED> instruction: 0xf1b8ebf8
    627c:	andle	r0, r6, r4, lsl #30
    6280:	stccc	6, cr4, [r1, #-132]	; 0xffffff7c
    6284:			; <UNDEFINED> instruction: 0xf7fc2020
    6288:			; <UNDEFINED> instruction: 0x1c69ebf0
    628c:			; <UNDEFINED> instruction: 0x4621d1f8
    6290:			; <UNDEFINED> instruction: 0xf7fc207d
    6294:	blls	241244 <strspn@plt+0x23e6cc>
    6298:	ldclmi	3, cr11, [pc, #428]	; 644c <strspn@plt+0x38d4>
    629c:	ldclmi	6, cr4, [pc], {33}	; 0x21
    62a0:	ldrbtmi	r2, [sp], #-10
    62a4:	bl	ff84429c <strspn@plt+0xff841724>
    62a8:			; <UNDEFINED> instruction: 0x465b447c
    62ac:	subseq	pc, r4, r4, lsl #2
    62b0:	vmax.s8	d20, d0, d25
    62b4:	strls	r1, [r6, #-547]	; 0xfffffddd
    62b8:	b	fe6c42b0 <strspn@plt+0xfe6c1738>
    62bc:			; <UNDEFINED> instruction: 0xf1049906
    62c0:			; <UNDEFINED> instruction: 0x464b003c
    62c4:	addsne	pc, r9, #64, 4
    62c8:	b	fe4c42c0 <strspn@plt+0xfe4c1748>
    62cc:	mrc	7, 0, lr, cr8, cr4, {0}
    62d0:			; <UNDEFINED> instruction: 0xf8dd9a10
    62d4:	strbmi	r8, [r0], -r4, lsr #32
    62d8:	blx	1d42300 <strspn@plt+0x1d3f788>
    62dc:	eorcs	lr, r0, r0, lsl #14
    62e0:	bl	ff0c42d8 <strspn@plt+0xff0c1760>
    62e4:	ldmvc	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    62e8:	andls	r1, ip, #45568	; 0xb200
    62ec:	rsbsle	r2, r6, r3, lsr #22
    62f0:	ldrbtmi	r4, [sp], #-3531	; 0xfffff235
    62f4:	strtmi	lr, [r1], -r7, lsr #13
    62f8:			; <UNDEFINED> instruction: 0xf7fc202c
    62fc:			; <UNDEFINED> instruction: 0xe7ccebb6
    6300:	strtmi	r4, [r3], -r8, asr #17
    6304:	tstcs	r1, r2, lsl #4
    6308:	strcs	r4, [r5, #-1144]	; 0xfffffb88
    630c:	b	44304 <strspn@plt+0x4178c>
    6310:	smlabtcs	r0, r5, sl, r4
    6314:	ldrbtmi	sl, [sl], #-2829	; 0xfffff4f3
    6318:	stmib	sp, {r5, r9, sl, lr}^
    631c:	strls	r1, [sp, #-2048]	; 0xfffff800
    6320:			; <UNDEFINED> instruction: 0xf88d2501
    6324:			; <UNDEFINED> instruction: 0xf7ff5038
    6328:			; <UNDEFINED> instruction: 0xe79dfbb7
    632c:			; <UNDEFINED> instruction: 0xf0402f00
    6330:	ldcmi	0, cr8, [lr, #836]!	; 0x344
    6334:	sxtab16	r4, r6, sp, ror #8
    6338:			; <UNDEFINED> instruction: 0xf0402f00
    633c:	ldcmi	0, cr8, [ip, #796]!	; 0x31c
    6340:	sxtab16	r4, r0, sp, ror #8
    6344:			; <UNDEFINED> instruction: 0xf0402f00
    6348:	ldcmi	0, cr8, [sl, #820]!	; 0x334
    634c:			; <UNDEFINED> instruction: 0xe67a447d
    6350:			; <UNDEFINED> instruction: 0xf0402f00
    6354:	ldcmi	0, cr8, [r8, #780]!	; 0x30c
    6358:			; <UNDEFINED> instruction: 0xe674447d
    635c:	stmdavc	r3, {r2, r3, fp, ip, pc}
    6360:			; <UNDEFINED> instruction: 0xf0402b23
    6364:	stmdbge	sp, {r1, r5, r6, r7, pc}
    6368:			; <UNDEFINED> instruction: 0xf7fc3001
    636c:	stmdbls	sp, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    6370:			; <UNDEFINED> instruction: 0xf0002900
    6374:	ldcmi	0, cr8, [r1, #820]!	; 0x334
    6378:	msreq	CPSR_xc, #73	; 0x49
    637c:	vtst.8	d20, d16, d16
    6380:	stmib	sp, {r0, r2, r3, r5, r7, r9, ip}^
    6384:	ldrbtmi	r1, [sp], #-1537	; 0xfffff9ff
    6388:	ldrbtmi	r4, [r8], #-2478	; 0xfffff652
    638c:	strls	r3, [r0, #-60]	; 0xffffffc4
    6390:			; <UNDEFINED> instruction: 0xf7fc4479
    6394:	strtmi	lr, [r8], -sl, asr #21
    6398:	ldrtmi	r4, [r2], -fp, lsr #27
    639c:			; <UNDEFINED> instruction: 0xf7fc990d
    63a0:	ldrbtmi	lr, [sp], #-2370	; 0xfffff6be
    63a4:	cfstr32mi	mvfx14, [r9], #896	; 0x380
    63a8:	msreq	CPSR_x, #73	; 0x49
    63ac:	vst2.32	{d20-d21}, [pc :128], r8
    63b0:	stmibmi	r8!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, sp, lr}
    63b4:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    63b8:	stmdami	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    63bc:	ldrbtmi	r3, [r9], #-60	; 0xffffffc4
    63c0:	b	fecc43b8 <strspn@plt+0xfecc1840>
    63c4:	strtmi	r4, [r0], -r1, asr #12
    63c8:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    63cc:	ldrbtmi	r4, [sp], #-3490	; 0xfffff25e
    63d0:	cfstr32mi	mvfx14, [r2, #808]!	; 0x328
    63d4:			; <UNDEFINED> instruction: 0xe636447d
    63d8:	ldrbtmi	r4, [sp], #-3489	; 0xfffff25f
    63dc:	stmdbge	sp, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
    63e0:			; <UNDEFINED> instruction: 0xf7fc1cf0
    63e4:	stmdbls	sp, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    63e8:			; <UNDEFINED> instruction: 0xf0002900
    63ec:	stmdals	ip, {r0, r1, r3, r7, pc}
    63f0:	msreq	CPSR_xc, #73	; 0x49
    63f4:			; <UNDEFINED> instruction: 0xf2404e9b
    63f8:	tstls	r1, r9, ror r2
    63fc:	ldrbtmi	r1, [lr], #-3137	; 0xfffff3bf
    6400:	ldfmid	f1, [r9, #8]
    6404:			; <UNDEFINED> instruction: 0x46304999
    6408:	eorscc	r4, ip, sp, ror r4
    640c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    6410:	b	fe2c4408 <strspn@plt+0xfe2c1890>
    6414:	strtmi	r9, [r8], -ip, lsl #20
    6418:	stmdbls	sp, {r0, r2, r4, r7, r8, sl, fp, lr}
    641c:	ldrbtmi	r3, [sp], #-513	; 0xfffffdff
    6420:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6424:	ldmdavs	r5!, {r0, r1, r2, r3, r9, sl, sp, lr, pc}
    6428:	bmi	fe4b1064 <strspn@plt+0xfe4ae4ec>
    642c:			; <UNDEFINED> instruction: 0xf8cd4620
    6430:	ldrbtmi	r8, [sl], #-4
    6434:	mrsls	r9, (UNDEF: 29)
    6438:			; <UNDEFINED> instruction: 0xf7ff950e
    643c:	ldrbt	pc, [r7], sp, lsr #22	; <UNPREDICTABLE>
    6440:	strtmi	r4, [r3], -sp, lsl #17
    6444:	tstcs	r1, r2, lsl #4
    6448:			; <UNDEFINED> instruction: 0x26054478
    644c:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6450:	ldmdbls	pc, {r1, r3, r7, r8, r9, fp, lr}	; <UNPREDICTABLE>
    6454:	strtmi	r4, [r0], -sl, lsr #12
    6458:	ldrbtmi	r2, [fp], #-1284	; 0xfffffafc
    645c:	movwls	r9, #1281	; 0x501
    6460:	movwls	sl, #27403	; 0x6b0b
    6464:	blx	64446a <strspn@plt+0x6418f2>
    6468:	bmi	fe198684 <strspn@plt+0xfe195b0c>
    646c:	strls	r4, [r1, #-1144]	; 0xfffffb88
    6470:	ldrbtmi	r9, [sl], #-0
    6474:	strtmi	r9, [r0], -r6, lsl #22
    6478:	strcs	r9, [r1, #-2335]	; 0xfffff6e1
    647c:			; <UNDEFINED> instruction: 0xf88d960b
    6480:			; <UNDEFINED> instruction: 0xf7ff5030
    6484:	strt	pc, [r0], -r9, lsl #22
    6488:			; <UNDEFINED> instruction: 0x1cb0a90d
    648c:	bl	1c4484 <strspn@plt+0x1c190c>
    6490:	orrlt	r9, r9, #212992	; 0x34000
    6494:			; <UNDEFINED> instruction: 0xf049980c
    6498:	cdpmi	3, 7, cr0, cr11, cr3, {1}
    649c:	sbcvc	pc, r3, #1325400064	; 0x4f000000
    64a0:	stfnep	f1, [r1], {1}
    64a4:	ldrbtmi	r4, [lr], #-3449	; 0xfffff287
    64a8:			; <UNDEFINED> instruction: 0xf1069102
    64ac:	ldmdbmi	r8!, {r2, r3, r4, r5}^
    64b0:	strls	r4, [r0, #-1149]	; 0xfffffb83
    64b4:			; <UNDEFINED> instruction: 0xf7fc4479
    64b8:	bls	340da0 <strspn@plt+0x33e228>
    64bc:	ldclmi	6, cr4, [r5, #-160]!	; 0xffffff60
    64c0:	andcc	r9, r1, #212992	; 0x34000
    64c4:			; <UNDEFINED> instruction: 0xf7fc447d
    64c8:	ldr	lr, [ip, #2222]!	; 0x8ae
    64cc:	tstne	pc, #64, 4	; <UNPREDICTABLE>
    64d0:	ldrb	r9, [r6, #-775]	; 0xfffffcf9
    64d4:	orrsvc	pc, r0, #1325400064	; 0x4f000000
    64d8:	ldrb	r9, [r2, #-775]	; 0xfffffcf9
    64dc:	orrvc	pc, pc, #1325400064	; 0x4f000000
    64e0:	strb	r9, [lr, #-775]	; 0xfffffcf9
    64e4:	msrne	CPSR_c, #64, 4
    64e8:	strb	r9, [sl, #-775]	; 0xfffffcf9
    64ec:			; <UNDEFINED> instruction: 0xf7fc2020
    64f0:			; <UNDEFINED> instruction: 0xf8ddeabc
    64f4:			; <UNDEFINED> instruction: 0xe6788018
    64f8:	movwcs	r4, #7527	; 0x1d67
    64fc:	ldrbtmi	r9, [sp], #-12
    6500:	str	r9, [r0, #779]!	; 0x30b
    6504:	movwcs	r4, #7525	; 0x1d65
    6508:	ldrbtmi	r9, [sp], #-12
    650c:	ldr	r9, [sl, #779]	; 0x30b
    6510:	movwcs	r4, #7523	; 0x1d63
    6514:	ldrbtmi	r9, [sp], #-12
    6518:	str	r9, [r5, #-779]!	; 0xfffffcf5
    651c:	stmdbls	r7, {r0, r5, r6, fp, lr}
    6520:			; <UNDEFINED> instruction: 0xf7fc4478
    6524:			; <UNDEFINED> instruction: 0xf7fce902
    6528:	ldclmi	8, cr14, [pc, #-696]	; 6278 <strspn@plt+0x3700>
    652c:	ldr	r4, [fp, #-1149]	; 0xfffffb83
    6530:			; <UNDEFINED> instruction: 0x46514c5e
    6534:	msreq	CPSR_x, #73	; 0x49
    6538:	adcsvc	pc, r6, #1325400064	; 0x4f000000
    653c:			; <UNDEFINED> instruction: 0xf8cd447c
    6540:	strls	r8, [r0], #-4
    6544:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6548:	strtmi	r4, [r0], -r1, asr #12
    654c:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6550:			; <UNDEFINED> instruction: 0xf0494c57
    6554:	ldmdami	r7, {r1, r5, r8, r9}^
    6558:	adcsne	pc, r7, #64, 4
    655c:	ldrbtmi	r4, [ip], #-2390	; 0xfffff6aa
    6560:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6564:	eorscc	r4, ip, r0, lsl #10
    6568:			; <UNDEFINED> instruction: 0xf7fc4479
    656c:			; <UNDEFINED> instruction: 0x4629e9de
    6570:			; <UNDEFINED> instruction: 0xf7fc4620
    6574:	mrrcmi	8, 13, lr, r1, cr10
    6578:	msreq	CPSR_x, #73	; 0x49
    657c:	vst2.16	{d20-d21}, [pc :64], r0
    6580:	ldmdbmi	r0, {r0, r2, r3, r5, r6, r7, r9, ip, sp, lr}^
    6584:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    6588:	strmi	lr, [r0, #-2509]	; 0xfffff633
    658c:	ldrbtmi	r3, [r9], #-60	; 0xffffffc4
    6590:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6594:	strtmi	r4, [r0], -r9, lsr #12
    6598:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    659c:	andeq	r7, r3, r2, lsl #29
    65a0:	andeq	r0, r0, r0, asr r2
    65a4:	andeq	r7, r3, r4, ror lr
    65a8:	andeq	r0, r0, r8, asr #4
    65ac:	andeq	r9, r1, r6, lsl #22
    65b0:	andeq	r9, r1, r0, ror #31
    65b4:	ldrdeq	r9, [r1], -lr
    65b8:	andeq	r9, r1, sl, ror #29
    65bc:	andeq	r9, r1, ip, ror sl
    65c0:	andeq	r9, r1, lr, ror #23
    65c4:	andeq	r9, r1, r6, ror #23
    65c8:	andeq	r9, r1, r4, asr #27
    65cc:	andeq	r9, r1, sl, lsr #22
    65d0:	andeq	r9, r1, lr, lsr #27
    65d4:	andeq	r9, r1, r0, asr #17
    65d8:	andeq	r7, r3, r8, lsl #24
    65dc:	andeq	sl, r1, lr, asr #6
    65e0:	andeq	r9, r1, r6, ror r9
    65e4:	andeq	r9, r1, lr, lsl #19
    65e8:	andeq	r9, r1, lr, ror #21
    65ec:	andeq	r9, r1, r6, ror #21
    65f0:	ldrdeq	r9, [r1], -r2
    65f4:	andeq	r9, r1, sl, ror r9
    65f8:	andeq	r9, r1, ip, ror #25
    65fc:	strdeq	r9, [r1], -lr
    6600:	andeq	r9, r1, r6, lsl #20
    6604:	andeq	r9, r1, sl, asr #19
    6608:	andeq	r9, r1, ip, asr #19
    660c:	andeq	r9, r1, sl, lsr r3
    6610:	andeq	sl, r1, ip, lsr #6
    6614:	andeq	r9, r1, r0, lsr sl
    6618:	andeq	r9, r1, lr, lsl #14
    661c:	strdeq	r9, [r1], -r4
    6620:	andeq	r9, r1, sl, lsr #16
    6624:	andeq	r9, r1, r4, ror #18
    6628:			; <UNDEFINED> instruction: 0x000198be
    662c:	ldrdeq	r9, [r1], -r0
    6630:	andeq	r9, r1, ip, lsr #15
    6634:	strdeq	r9, [r1], -r8
    6638:	andeq	r9, r1, r0, lsr #15
    663c:	andeq	r9, r1, r6, asr r8
    6640:	andeq	r9, r1, r2, lsl fp
    6644:	andeq	r9, r1, r0, lsr #12
    6648:	andeq	r9, r1, r2, lsr r7
    664c:	andeq	r9, r1, r4, ror #16
    6650:	andeq	r9, r1, r6, ror #21
    6654:	strdeq	r9, [r1], -r2
    6658:	andeq	r9, r1, r6, lsl #14
    665c:	andeq	r9, r1, r0, ror r1
    6660:	andeq	r9, r1, r2, asr r7
    6664:	muleq	r1, lr, sl
    6668:	andeq	r9, r1, r4, ror r7
    666c:	andeq	r9, r1, r2, lsr #11
    6670:	strdeq	r9, [r1], -lr
    6674:	andeq	r9, r1, r2, lsl r1
    6678:	andeq	r9, r1, ip, lsl r8
    667c:	andeq	r9, r1, r2, lsl r8
    6680:	strdeq	r9, [r1], -ip
    6684:	andeq	r9, r1, r2, ror #14
    6688:	strdeq	r9, [r1], -r6
    668c:	strdeq	r9, [r1], -r8
    6690:	strdeq	r9, [r1], -ip
    6694:	strdeq	r9, [r1], -ip
    6698:	andeq	r9, r1, r2, asr r6
    669c:	andeq	r9, r1, lr, lsr #12
    66a0:			; <UNDEFINED> instruction: 0x000195b6
    66a4:	andeq	r9, r1, r4, lsl r7
    66a8:	andeq	r9, r1, r8, lsr #11
    66ac:	andeq	r9, r1, r0, lsr #12
    66b0:	andeq	r9, r1, r2, lsr #13
    66b4:	andeq	r9, r1, ip, lsr r9
    66b8:	andeq	r9, r1, r8, asr #8
    66bc:	andeq	r9, r1, ip, ror r6
    66c0:	andeq	r9, r1, r6, lsl r9
    66c4:	andeq	r9, r1, r2, lsr #8
    66c8:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    66cc:	ldrbtmi	r4, [ip], #2895	; 0xb4f
    66d0:	ldrbmi	lr, [r0, sp, lsr #18]!
    66d4:			; <UNDEFINED> instruction: 0xf85c460d
    66d8:	addlt	r3, r8, r3
    66dc:	ldrmi	r4, [r6], -ip, asr #24
    66e0:	vmla.i8	q10, q0, q6
    66e4:			; <UNDEFINED> instruction: 0xf8d32219
    66e8:	ldrbtmi	sl, [ip], #-68	; 0xffffffbc
    66ec:	ldrbtmi	r3, [r9], #-1144	; 0xfffffb88
    66f0:	tstls	r7, r7, lsl #12
    66f4:			; <UNDEFINED> instruction: 0x46204653
    66f8:	svc	0x0076f7fb
    66fc:	ldmvs	r3!, {r1, r3, r5, r7, fp, pc}^
    6700:	addsmi	r9, sl, #114688	; 0x1c000
    6704:	ldmvs	r3!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}
    6708:	mrrcne	8, 3, r6, sl, cr0
    670c:	adcsvs	r6, r2, r1, lsr r9
    6710:	cmple	fp, r0, lsl #22
    6714:	blcs	25be8 <strspn@plt+0x23070>
    6718:	blmi	ffacdc <strspn@plt+0xff8164>
    671c:	ldmdavs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6720:	tstls	r0, lr, lsr ip
    6724:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6728:	andmi	lr, r1, #3358720	; 0x334000
    672c:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
    6730:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6734:	movwcc	r6, #18739	; 0x4933
    6738:	movwls	r6, #307	; 0x133
    673c:	blmi	e98c28 <strspn@plt+0xe960b0>
    6740:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    6744:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6748:			; <UNDEFINED> instruction: 0xf95cf7ff
    674c:	ldmdbvs	r2!, {r2, r3, r5, r8, fp, sp, lr}
    6750:	teqvs	r3, r3, lsl sp
    6754:			; <UNDEFINED> instruction: 0xf8dfb34c
    6758:			; <UNDEFINED> instruction: 0xf04f90d4
    675c:	ldrbtmi	r0, [r9], #2048	; 0x800
    6760:	ldmdavs	r0!, {r0, r4, r5, r6, r7, fp, sp, lr}
    6764:	orrvc	pc, pc, #675282944	; 0x28400000
    6768:	stmdale	r9, {r0, r1, r8, r9, fp, sp}^
    676c:	bl	260c48 <strspn@plt+0x25e0d0>
    6770:	stmiavs	r2!, {r0, r1, r7, sl, fp}
    6774:			; <UNDEFINED> instruction: 0xf9b44639
    6778:	stmib	sp, {r2, r3, ip, sp}^
    677c:	stmdavs	r5!, {r0, r1, fp, ip, lr}
    6780:	ldrdgt	pc, [r8], #-140	; 0xffffff74	; <UNPREDICTABLE>
    6784:			; <UNDEFINED> instruction: 0xf585fab5
    6788:	andgt	pc, r4, sp, asr #17
    678c:	strls	r0, [r2, #-2413]	; 0xfffff693
    6790:			; <UNDEFINED> instruction: 0x500ef9b4
    6794:	svclt	0x00183d00
    6798:	strls	r2, [r0, #-1281]	; 0xfffffaff
    679c:	blx	1a447a2 <strspn@plt+0x1a41c2a>
    67a0:	stccs	8, cr6, [r0], {36}	; 0x24
    67a4:	ldmdbvs	r2!, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
    67a8:	stmdami	r1!, {r2, r9, fp, ip, sp}
    67ac:	stmdbmi	r1!, {r0, r1, r4, r6, r9, sl, lr}
    67b0:	teqvs	r2, r8, ror r4
    67b4:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    67b8:	andls	r2, r0, #0, 4
    67bc:	andvc	pc, ip, #1325400064	; 0x4f000000
    67c0:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67c4:	andlt	r2, r8, r0
    67c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    67cc:			; <UNDEFINED> instruction: 0x460b4c1a
    67d0:	tstcs	r1, sl, lsl sl
    67d4:	strls	r4, [r0], #-1148	; 0xfffffb84
    67d8:			; <UNDEFINED> instruction: 0xf7fc447a
    67dc:	ldmdbvs	r3!, {r3, r4, r6, r7, fp, sp, lr, pc}
    67e0:	strtmi	lr, [r0], -fp, lsr #15
    67e4:	strcs	r4, [r0], #-1619	; 0xfffff9ad
    67e8:	andvc	pc, r7, #1325400064	; 0x4f000000
    67ec:			; <UNDEFINED> instruction: 0xf7fc9400
    67f0:	andcs	lr, r0, r4, ror r9
    67f4:	pop	{r3, ip, sp, pc}
    67f8:	blmi	4687c0 <strspn@plt+0x465c48>
    67fc:			; <UNDEFINED> instruction: 0xe78e447b
    6800:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    6804:	svc	0x0090f7fb
    6808:	andeq	r7, r3, sl, lsr r6
    680c:	andeq	r0, r0, r8, asr #4
    6810:			; <UNDEFINED> instruction: 0x000197b2
    6814:	andeq	r9, r1, r2, asr #5
    6818:	andeq	r9, r1, r0, ror #26
    681c:	andeq	r9, r1, r6, asr sp
    6820:	andeq	r9, r1, sl, lsr #10
    6824:	andeq	r9, r1, r6, lsl #9
    6828:	andeq	r9, r1, r0, lsr #14
    682c:	andeq	r9, r1, lr, lsr r7
    6830:	andeq	r9, r1, ip, ror #13
    6834:	strdeq	r9, [r1], -sl
    6838:	andeq	r9, r1, r8, lsr #25
    683c:	muleq	r1, r0, r4
    6840:	andeq	r8, r1, ip, lsl sp
    6844:	andeq	r9, r1, r2, lsr r4
    6848:	ldrbmi	lr, [r0, sp, lsr #18]!
    684c:	cdpmi	0, 3, cr11, cr7, cr10, {4}
    6850:	ldcmi	6, cr4, [r7, #-548]!	; 0xfffffddc
    6854:	ldrbtmi	r4, [lr], #-1680	; 0xfffff970
    6858:	svcmi	0x00374c36
    685c:	eorsvc	pc, ip, #1325400064	; 0x4f000000
    6860:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    6864:	ldrsbgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    6868:	stmdavs	sp!, {r1, r3, r4, r7, r9, sl, lr}
    686c:			; <UNDEFINED> instruction: 0xf04f9509
    6870:	ldmdbmi	r3!, {r8, sl}
    6874:	ldrbtmi	r5, [ip], #2535	; 0x9e7
    6878:			; <UNDEFINED> instruction: 0x46054479
    687c:	addeq	pc, ip, ip, lsl #2
    6880:	umaalvs	pc, r8, sp, r8	; <UNPREDICTABLE>
    6884:	strcs	r6, [r4], #-3199	; 0xfffff381
    6888:			; <UNDEFINED> instruction: 0xf7fb463b
    688c:	pushmi	{r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    6890:	strbmi	sl, [r8], -r3, lsl #20
    6894:	movwcs	r4, #1145	; 0x479
    6898:	andshi	pc, r8, sp, asr #17
    689c:	strls	r9, [r3, #-773]	; 0xfffffcfb
    68a0:	andsge	pc, r0, sp, asr #17
    68a4:	eorvs	pc, r0, sp, lsl #17
    68a8:			; <UNDEFINED> instruction: 0xf0079407
    68ac:	blls	186780 <strspn@plt+0x183c08>
    68b0:	blls	1f34e4 <strspn@plt+0x1f096c>
    68b4:	teqlt	r3, ip, asr lr
    68b8:	strtmi	r3, [r9], -r1, lsl #24
    68bc:			; <UNDEFINED> instruction: 0xf7fc2020
    68c0:	stclne	8, cr14, [r2], #-848	; 0xfffffcb0
    68c4:	stmdami	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    68c8:	andcs	r4, r2, #45088768	; 0x2b00000
    68cc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    68d0:	svc	0x001ef7fb
    68d4:	svcne	0x00239c07
    68d8:	movwls	r3, #31749	; 0x7c05
    68dc:	stfccd	f3, [r1], {51}	; 0x33
    68e0:	eorcs	r4, r0, r9, lsr #12
    68e4:	stmia	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68e8:	mvnsle	r1, r3, ror #24
    68ec:	rsbscs	r4, sp, r9, lsr #12
    68f0:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68f4:	ldmdami	r5, {r0, r9, sl, sp}
    68f8:	ldmdbmi	r5, {r0, r1, r3, r4, r5, r9, sl, lr}
    68fc:	andcc	pc, r2, #64, 4
    6900:			; <UNDEFINED> instruction: 0x96004478
    6904:	ldrbtmi	r3, [r9], #-140	; 0xffffff74
    6908:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    690c:	blmi	219158 <strspn@plt+0x2165e0>
    6910:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6914:	blls	260984 <strspn@plt+0x25de0c>
    6918:			; <UNDEFINED> instruction: 0xf04f405a
    691c:	mrsle	r0, SP_svc
    6920:	andlt	r4, sl, r0, lsr r6
    6924:			; <UNDEFINED> instruction: 0x87f0e8bd
    6928:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    692c:			; <UNDEFINED> instruction: 0x000374b2
    6930:	andeq	r0, r0, r0, asr r2
    6934:	andeq	r7, r3, r6, lsr #9
    6938:	andeq	r0, r0, r8, asr #4
    693c:	andeq	r9, r1, r6, lsr #12
    6940:	andeq	r9, r1, r8, lsr r1
    6944:			; <UNDEFINED> instruction: 0xfffffe31
    6948:	andeq	r9, r1, r2, lsr #7
    694c:	muleq	r1, ip, r5
    6950:	andeq	r9, r1, sl, lsr #1
    6954:	strdeq	r7, [r3], -r8
    6958:	svcmi	0x00f0e92d
    695c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    6960:			; <UNDEFINED> instruction: 0xf8df8b08
    6964:			; <UNDEFINED> instruction: 0xf8df5d28
    6968:	ldrbtmi	r4, [sp], #-3368	; 0xfffff2d8
    696c:	stccc	8, cr15, [r4, #-892]!	; 0xfffffc84
    6970:	stcvc	8, cr15, [r4, #-892]!	; 0xfffffc84
    6974:	stmdbpl	ip!, {r0, r2, r3, r4, r7, ip, sp, pc}
    6978:			; <UNDEFINED> instruction: 0xf8df447b
    697c:	cdp	13, 0, cr5, cr8, cr0, {1}
    6980:	stmdavs	r4!, {r4, r9, fp, sp, lr}
    6984:			; <UNDEFINED> instruction: 0xf04f941b
    6988:	strmi	r0, [ip], -r0, lsl #8
    698c:			; <UNDEFINED> instruction: 0x461759d8
    6990:	stcne	8, cr15, [ip, #-892]	; 0xfffffc84
    6994:	ldrbtmi	r9, [r9], #-9
    6998:			; <UNDEFINED> instruction: 0xf101595a
    699c:	stcls	0, cr0, [r9, #-672]	; 0xfffffd60
    69a0:	stcne	8, cr15, [r0, #-892]	; 0xfffffc84
    69a4:	vhsub.s8	d25, d0, d13
    69a8:	sfmvs	f4, 2, [sp], #-408	; 0xfffffe68
    69ac:	strls	r4, [ip, #-1145]	; 0xfffffb87
    69b0:	blls	32ddec <strspn@plt+0x32b274>
    69b4:	ldrdls	pc, [r0], -r5
    69b8:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    69bc:	blcs	b64a50 <strspn@plt+0xb61ed8>
    69c0:	stmdavc	r3!, {r0, r1, r3, r6, r8, ip, lr, pc}^
    69c4:	cmple	r8, r0, lsl #22
    69c8:	rsbscs	r4, fp, r9, asr #12
    69cc:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69d0:			; <UNDEFINED> instruction: 0x07da8a7b
    69d4:	strcs	fp, [r0], #-3912	; 0xfffff0b8
    69d8:	strhi	pc, [r4, #-320]	; 0xfffffec0
    69dc:	bcs	25ecc <strspn@plt+0x23354>
    69e0:	ldrbeq	sp, [r9, -r6, rrx]
    69e4:	adcshi	pc, r0, r0, asr #2
    69e8:	ldceq	8, cr15, [ip], #892	; 0x37c
    69ec:	andcs	r4, r3, #78643200	; 0x4b00000
    69f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    69f4:	mcr	7, 4, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    69f8:			; <UNDEFINED> instruction: 0xf7fb4648
    69fc:			; <UNDEFINED> instruction: 0x4648edd6
    6a00:	ldcl	7, cr15, [r8, #1004]!	; 0x3ec
    6a04:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    6a08:	blx	fec17f3c <strspn@plt+0xfec153c4>
    6a0c:	b	1403c14 <strspn@plt+0x140109c>
    6a10:	andle	r1, r2, r4, asr r4
    6a14:			; <UNDEFINED> instruction: 0xf7fb4648
    6a18:			; <UNDEFINED> instruction: 0xf8dfefc6
    6a1c:	vfma.f32	d16, d16, d0
    6a20:			; <UNDEFINED> instruction: 0xf8df428a
    6a24:	ldrbtmi	r1, [r8], #-3212	; 0xfffff374
    6a28:	adccc	r9, r8, ip, lsl #22
    6a2c:	strls	r4, [r0], #-1145	; 0xfffffb87
    6a30:	svc	0x00caf7fb
    6a34:	ldclcs	8, cr15, [ip], #-892	; 0xfffffc84
    6a38:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    6a3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a40:	blls	6e0ab0 <strspn@plt+0x6ddf38>
    6a44:			; <UNDEFINED> instruction: 0xf04f405a
    6a48:			; <UNDEFINED> instruction: 0xf0410300
    6a4c:			; <UNDEFINED> instruction: 0x462081b2
    6a50:	ldc	0, cr11, [sp], #116	; 0x74
    6a54:	pop	{r3, r8, r9, fp, pc}
    6a58:			; <UNDEFINED> instruction: 0xf8df8ff0
    6a5c:			; <UNDEFINED> instruction: 0x46201c5c
    6a60:			; <UNDEFINED> instruction: 0xf7fc4479
    6a64:	strmi	lr, [r1], sl, lsl #16
    6a68:			; <UNDEFINED> instruction: 0xd1ad2800
    6a6c:	mcrrvs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    6a70:	mcrrpl	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    6a74:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    6a78:			; <UNDEFINED> instruction: 0x46284631
    6a7c:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    6a80:	mcrrne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    6a84:	vqdmulh.s<illegal width 8>	d25, d0, d12
    6a88:	ldrbtmi	r4, [r9], #-618	; 0xfffffd96
    6a8c:			; <UNDEFINED> instruction: 0xf0439401
    6a90:	andls	r0, r0, r2, lsr r3
    6a94:	adceq	pc, r8, r1, lsl #2
    6a98:	stcne	8, cr15, [ip], #-892	; 0xfffffc84
    6a9c:			; <UNDEFINED> instruction: 0xf7fb4479
    6aa0:	ldrtmi	lr, [r1], -r4, asr #30
    6aa4:			; <UNDEFINED> instruction: 0xf7fb4628
    6aa8:	strtmi	lr, [r1], -r8, asr #26
    6aac:	svc	0x0036f7fb
    6ab0:	ldrle	r0, [r6], #1944	; 0x798
    6ab4:			; <UNDEFINED> instruction: 0xf44f9b09
    6ab8:			; <UNDEFINED> instruction: 0xf8df7243
    6abc:			; <UNDEFINED> instruction: 0xf8df5c10
    6ac0:			; <UNDEFINED> instruction: 0xf8d36c10
    6ac4:	ldrbtmi	r8, [sp], #-68	; 0xffffffbc
    6ac8:	ldrbcc	r4, [r8, #1150]!	; 0x47e
    6acc:	strtmi	r4, [r8], -r3, asr #12
    6ad0:			; <UNDEFINED> instruction: 0xf7fb4631
    6ad4:			; <UNDEFINED> instruction: 0xf8dfed8a
    6ad8:	vmov.s16	r3, d24[1]
    6adc:	vst1.8	{d17-d18}, [pc :64], r0
    6ae0:	ldrbtmi	r7, [fp], #-656	; 0xfffffd70
    6ae4:	strbmi	r9, [r8], -r0, lsl #8
    6ae8:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    6aec:	blcc	ffa44e70 <strspn@plt+0xffa422f8>
    6af0:	bne	442358 <strspn@plt+0x43f7e0>
    6af4:	eorne	pc, r1, #64, 4
    6af8:	andls	r4, r0, fp, ror r4
    6afc:			; <UNDEFINED> instruction: 0xf7ff4648
    6b00:			; <UNDEFINED> instruction: 0xf8dffea3
    6b04:			; <UNDEFINED> instruction: 0xee183bd8
    6b08:	vst1.8	{d17-d18}, [pc :64], r0
    6b0c:	ldrbtmi	r7, [fp], #-655	; 0xfffffd71
    6b10:	strbmi	r9, [r8], -r0
    6b14:	mrc2	7, 4, pc, cr8, cr15, {7}
    6b18:	blcc	ff144e9c <strspn@plt+0xff142324>
    6b1c:	bne	442384 <strspn@plt+0x43f80c>
    6b20:	andsne	pc, pc, #64, 4
    6b24:	andls	r4, r0, fp, ror r4
    6b28:			; <UNDEFINED> instruction: 0xf7ff4648
    6b2c:	strbmi	pc, [r3], -sp, lsl #29	; <UNPREDICTABLE>
    6b30:	vmin.s8	d20, d0, d17
    6b34:			; <UNDEFINED> instruction: 0x46043217
    6b38:	strls	r4, [r0], #-1576	; 0xfffff9d8
    6b3c:	svc	0x0044f7fb
    6b40:			; <UNDEFINED> instruction: 0x07598a7b
    6b44:	svcge	0x0050f53f
    6b48:	vqdmulh.s<illegal width 8>	d25, d0, d9
    6b4c:			; <UNDEFINED> instruction: 0xf8df424c
    6b50:			; <UNDEFINED> instruction: 0xf8df5b94
    6b54:	vldmdbvc	r9!, {d6-d15}
    6b58:	cfldrdvs	mvd4, [fp], {125}	; 0x7d
    6b5c:			; <UNDEFINED> instruction: 0xf505447e
    6b60:	smlabbls	r8, r6, r5, r7
    6b64:			; <UNDEFINED> instruction: 0x46284631
    6b68:	bcc	44239c <strspn@plt+0x43f824>
    6b6c:	ldc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6b70:	bcc	4423d8 <strspn@plt+0x43f860>
    6b74:	blcs	20be8 <strspn@plt+0x1e070>
    6b78:	tsthi	fp, r1	; <UNPREDICTABLE>
    6b7c:			; <UNDEFINED> instruction: 0xf0402c00
    6b80:			; <UNDEFINED> instruction: 0xf8df86fb
    6b84:	ldrbtmi	r3, [fp], #-2920	; 0xfffff498
    6b88:	bleq	1944f0c <strspn@plt+0x1942394>
    6b8c:			; <UNDEFINED> instruction: 0xf8df2104
    6b90:	ldrbtmi	r2, [r8], #-2916	; 0xfffff49c
    6b94:	andls	r9, r1, r0, lsl #2
    6b98:	tstcs	r1, sl, ror r4
    6b9c:			; <UNDEFINED> instruction: 0xf7fb4648
    6ba0:	mrc	14, 0, lr, cr8, cr6, {7}
    6ba4:	ldmdavs	fp, {r4, r9, fp, ip, sp}
    6ba8:	blcs	2b7d8 <strspn@plt+0x28c60>
    6bac:	eorhi	pc, r6, r1
    6bb0:	mvnsne	pc, #64, 4
    6bb4:	blcs	1044f38 <strspn@plt+0x10423c0>
    6bb8:			; <UNDEFINED> instruction: 0xf8df4619
    6bbc:	ldrbtmi	r3, [sl], #-2880	; 0xfffff4c0
    6bc0:	mvnvc	pc, pc, asr #13
    6bc4:			; <UNDEFINED> instruction: 0xf502447b
    6bc8:			; <UNDEFINED> instruction: 0xf5037292
    6bcc:			; <UNDEFINED> instruction: 0x9113739c
    6bd0:	bcs	442400 <strspn@plt+0x43f888>
    6bd4:	bcc	fe442404 <strspn@plt+0xfe43f88c>
    6bd8:	vqdmulh.s<illegal width 8>	d25, d0, d9
    6bdc:			; <UNDEFINED> instruction: 0xf8df4214
    6be0:	vnmls.f64	d1, d10, d16
    6be4:	vmovvs	r0, fp, s0, s1
    6be8:	mcr	4, 0, r4, cr8, cr9, {3}
    6bec:			; <UNDEFINED> instruction: 0xf7fb3a90
    6bf0:	blls	2c1fe8 <strspn@plt+0x2bf470>
    6bf4:	movwls	r6, #26907	; 0x691b
    6bf8:			; <UNDEFINED> instruction: 0xf0002b00
    6bfc:			; <UNDEFINED> instruction: 0xf8df87ed
    6c00:	movwcs	r4, #35588	; 0x8b04
    6c04:	blcs	44f88 <strspn@plt+0x42410>
    6c08:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6c0c:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6c10:			; <UNDEFINED> instruction: 0xf7fb9400
    6c14:			; <UNDEFINED> instruction: 0xf8dfeebc
    6c18:	movwcs	r2, #51956	; 0xcaf4
    6c1c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    6c20:	strbmi	r2, [r8], -r1, lsl #2
    6c24:	mrc	7, 5, APSR_nzcv, cr2, cr11, {7}
    6c28:	ldmvs	ip, {r1, r3, r8, r9, fp, ip, pc}
    6c2c:			; <UNDEFINED> instruction: 0x2610b1dc
    6c30:	svcls	0x00082504
    6c34:			; <UNDEFINED> instruction: 0xf9b44648
    6c38:	stmiavs	r2!, {r2, r3, ip, sp}
    6c3c:	strvs	lr, [r3, -sp, asr #19]
    6c40:	strls	r6, [r1, #-2087]	; 0xfffff7d9
    6c44:			; <UNDEFINED> instruction: 0xf787fab7
    6c48:	bne	4424b0 <strspn@plt+0x43f938>
    6c4c:	smlsdxls	r2, pc, r9, r0	; <UNPREDICTABLE>
    6c50:			; <UNDEFINED> instruction: 0x700ef9b4
    6c54:	svclt	0x00183f00
    6c58:	strls	r2, [r0, -r1, lsl #14]
    6c5c:			; <UNDEFINED> instruction: 0xf908f7ff
    6c60:	stccs	8, cr6, [r0], {36}	; 0x24
    6c64:			; <UNDEFINED> instruction: 0xf8dfd1e5
    6c68:	movwcs	r4, #51880	; 0xcaa8
    6c6c:	bcs	fe944ff0 <strspn@plt+0xfe942478>
    6c70:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6c74:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6c78:			; <UNDEFINED> instruction: 0xf7fb9400
    6c7c:			; <UNDEFINED> instruction: 0xf8dfee88
    6c80:	movwcs	r2, #51864	; 0xca98
    6c84:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    6c88:	strbmi	r2, [r8], -r1, lsl #2
    6c8c:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    6c90:	ldmvs	ip, {r1, r2, r8, r9, fp, ip, pc}^
    6c94:			; <UNDEFINED> instruction: 0x2610b1dc
    6c98:	strcs	r9, [r1, -r8, lsl #26]
    6c9c:			; <UNDEFINED> instruction: 0x300cf9b4
    6ca0:	stmiavs	r2!, {r3, r6, r9, sl, lr}
    6ca4:	strvs	lr, [r3, #-2509]	; 0xfffff633
    6ca8:	strls	r6, [r1, -r5, lsr #16]
    6cac:			; <UNDEFINED> instruction: 0xf585fab5
    6cb0:	bne	442518 <strspn@plt+0x43f9a0>
    6cb4:	strls	r0, [r2, #-2413]	; 0xfffff693
    6cb8:			; <UNDEFINED> instruction: 0x500ef9b4
    6cbc:	svclt	0x00183d00
    6cc0:	strls	r2, [r0, #-1281]	; 0xfffffaff
    6cc4:			; <UNDEFINED> instruction: 0xf8d4f7ff
    6cc8:	stccs	8, cr6, [r0], {36}	; 0x24
    6ccc:			; <UNDEFINED> instruction: 0xf8dfd1e4
    6cd0:	movwcs	r4, #51788	; 0xca4c
    6cd4:	bcs	1245058 <strspn@plt+0x12424e0>
    6cd8:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6cdc:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6ce0:			; <UNDEFINED> instruction: 0xf7fb9400
    6ce4:			; <UNDEFINED> instruction: 0xf8dfee54
    6ce8:	movwcs	r2, #51772	; 0xca3c
    6cec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6cf0:	strls	r4, [r0], #-1608	; 0xfffff9b8
    6cf4:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6cf8:			; <UNDEFINED> instruction: 0xf8d39b06
    6cfc:			; <UNDEFINED> instruction: 0xf1b88014
    6d00:			; <UNDEFINED> instruction: 0xf0000f00
    6d04:			; <UNDEFINED> instruction: 0xf8df8747
    6d08:			; <UNDEFINED> instruction: 0xf8df3a20
    6d0c:	ldrbtmi	r2, [fp], #-2592	; 0xfffff5e0
    6d10:			; <UNDEFINED> instruction: 0xf503447a
    6d14:	mcr	3, 0, r7, cr9, cr12, {4}
    6d18:	vmov	s18, r2
    6d1c:	blls	255764 <strspn@plt+0x252bec>
    6d20:	eorcc	pc, fp, #64, 4
    6d24:	bne	442590 <strspn@plt+0x43fa18>
    6d28:	beq	fe442594 <strspn@plt+0xfe43fa1c>
    6d2c:			; <UNDEFINED> instruction: 0xf8df6c5b
    6d30:			; <UNDEFINED> instruction: 0xf8d84a00
    6d34:	movwls	r6, #28672	; 0x7000
    6d38:	mrrc	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    6d3c:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6d40:	ldrbtmi	r2, [ip], #-784	; 0xfffffcf0
    6d44:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6d48:	strls	r4, [r0], #-1608	; 0xfffff9b8
    6d4c:	mrc	7, 0, APSR_nzcv, cr14, cr11, {7}
    6d50:	ldrdcc	pc, [r8], -r8
    6d54:	eorsle	r2, ip, r0, lsl #22
    6d58:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6d5c:	strls	r2, [r0], #-788	; 0xfffffcec
    6d60:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6d64:			; <UNDEFINED> instruction: 0xf7fb4648
    6d68:			; <UNDEFINED> instruction: 0xf8d8ee12
    6d6c:	ldmdavs	ip, {r3, ip, sp}
    6d70:			; <UNDEFINED> instruction: 0x2718b31c
    6d74:	beq	102eb8 <strspn@plt+0x100340>
    6d78:	strbmi	r9, [r8], -r8, lsl #26
    6d7c:			; <UNDEFINED> instruction: 0x300cf9b4
    6d80:	stmib	sp, {r1, r5, r7, fp, sp, lr}^
    6d84:			; <UNDEFINED> instruction: 0xf8d47503
    6d88:			; <UNDEFINED> instruction: 0xf8cdc000
    6d8c:	blx	fef2eda4 <strspn@plt+0xfef2c22c>
    6d90:	cdp	12, 1, cr15, cr8, cr12, {4}
    6d94:	b	13cd5dc <strspn@plt+0x13caa64>
    6d98:			; <UNDEFINED> instruction: 0xf8cd1c5c
    6d9c:			; <UNDEFINED> instruction: 0xf9b4c008
    6da0:			; <UNDEFINED> instruction: 0xf1bcc00e
    6da4:	svclt	0x00180c00
    6da8:	stceq	0, cr15, [r1], {79}	; 0x4f
    6dac:	andgt	pc, r0, sp, asr #17
    6db0:			; <UNDEFINED> instruction: 0xf85ef7ff
    6db4:	stccs	8, cr6, [r0], {36}	; 0x24
    6db8:			; <UNDEFINED> instruction: 0xf8dfd1de
    6dbc:	tstcs	r4, #128, 18	; 0x200000
    6dc0:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6dc4:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6dc8:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6dcc:			; <UNDEFINED> instruction: 0xf7fb9400
    6dd0:			; <UNDEFINED> instruction: 0xf8d8edde
    6dd4:	blcs	12e0c <strspn@plt+0x10294>
    6dd8:			; <UNDEFINED> instruction: 0xf8dfd03f
    6ddc:	tstcs	r4, #104, 18	; 0x1a0000
    6de0:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6de4:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6de8:	strls	r4, [r0], #-1608	; 0xfffff9b8
    6dec:			; <UNDEFINED> instruction: 0xf7fb447a
    6df0:			; <UNDEFINED> instruction: 0xf8d8edce
    6df4:	ldmdavs	ip, {r2, r3, ip, sp}
    6df8:			; <UNDEFINED> instruction: 0x2718b31c
    6dfc:	beq	c2f40 <strspn@plt+0xc03c8>
    6e00:	strbmi	r9, [r8], -r8, lsl #26
    6e04:			; <UNDEFINED> instruction: 0x300cf9b4
    6e08:	stmib	sp, {r1, r5, r7, fp, sp, lr}^
    6e0c:			; <UNDEFINED> instruction: 0xf8d47503
    6e10:			; <UNDEFINED> instruction: 0xf8cdc000
    6e14:	blx	fef2ee2c <strspn@plt+0xfef2c2b4>
    6e18:	cdp	12, 1, cr15, cr8, cr12, {4}
    6e1c:	b	13cd664 <strspn@plt+0x13caaec>
    6e20:			; <UNDEFINED> instruction: 0xf8cd1c5c
    6e24:			; <UNDEFINED> instruction: 0xf9b4c008
    6e28:			; <UNDEFINED> instruction: 0xf1bcc00e
    6e2c:	svclt	0x00180c00
    6e30:	stceq	0, cr15, [r1], {79}	; 0x4f
    6e34:	andgt	pc, r0, sp, asr #17
    6e38:			; <UNDEFINED> instruction: 0xf81af7ff
    6e3c:	stccs	8, cr6, [r0], {36}	; 0x24
    6e40:			; <UNDEFINED> instruction: 0xf8dfd1de
    6e44:	tstcs	r4, #8, 18	; 0x20000
    6e48:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e4c:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    6e50:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6e54:			; <UNDEFINED> instruction: 0xf7fb9400
    6e58:			; <UNDEFINED> instruction: 0xf8d8ed9a
    6e5c:	blcs	12ec4 <strspn@plt+0x1034c>
    6e60:			; <UNDEFINED> instruction: 0xf8d8dc04
    6e64:	movwcc	r3, #4124	; 0x101c
    6e68:	ldrhi	pc, [r3, -r0]!
    6e6c:	muls	r5, r8, r8
    6e70:			; <UNDEFINED> instruction: 0xf8df2314
    6e74:	smlattcs	r1, r0, r8, r2
    6e78:	beq	10c3bb8 <strspn@plt+0x10c1040>
    6e7c:	mulsmi	r6, r8, r8
    6e80:			; <UNDEFINED> instruction: 0x5014f8d8
    6e84:			; <UNDEFINED> instruction: 0xf898447a
    6e88:	vqadd.u8	d23, d14, d4
    6e8c:			; <UNDEFINED> instruction: 0xf8b81e02
    6e90:	vqadd.u8	d28, d4, d4
    6e94:	andls	r0, r0, #133120	; 0x20800
    6e98:	vmull.s<illegal width 8>	<illegal reg q7.5>, d10, d3[3]
    6e9c:	strbmi	r9, [r8], -pc, lsl #4
    6ea0:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6ea4:	vst3.32	{d15[0],d17[0],d19[0]}, [lr]
    6ea8:	blx	13ebef0 <strspn@plt+0x13e9378>
    6eac:	ldrbtmi	pc, [sl], #-1163	; 0xfffffb75	; <UNPREDICTABLE>
    6eb0:	vshl.u8	d25, d14, d12
    6eb4:	strls	r1, [fp], #-1154	; 0xfffffb7e
    6eb8:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    6ebc:			; <UNDEFINED> instruction: 0x3018f8d8
    6ec0:	strbeq	pc, [r2, r7, asr #6]	; <UNPREDICTABLE>
    6ec4:	sbccc	pc, r2, #335544321	; 0x14000001
    6ec8:	stmib	sp, {r8, r9, fp, sp}^
    6ecc:	rsbslt	r2, pc, #71303168	; 0x4400000
    6ed0:	strthi	pc, [lr], r0, lsl #6
    6ed4:	stmmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6ed8:			; <UNDEFINED> instruction: 0xf8d8447c
    6edc:	movwcc	r3, #4124	; 0x101c
    6ee0:			; <UNDEFINED> instruction: 0xf108d033
    6ee4:			; <UNDEFINED> instruction: 0xf7fb001c
    6ee8:	strmi	lr, [r3], -r6, lsr #26
    6eec:			; <UNDEFINED> instruction: 0xf0002800
    6ef0:			; <UNDEFINED> instruction: 0xf8df86d0
    6ef4:			; <UNDEFINED> instruction: 0xf10d286c
    6ef8:	tstcs	r0, ip, asr sl
    6efc:			; <UNDEFINED> instruction: 0x4650447a
    6f00:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    6f04:			; <UNDEFINED> instruction: 0xf0402800
    6f08:			; <UNDEFINED> instruction: 0xf8df86ab
    6f0c:			; <UNDEFINED> instruction: 0xf8dfb858
    6f10:	ldrbtmi	sl, [fp], #2136	; 0x858
    6f14:			; <UNDEFINED> instruction: 0x465944fa
    6f18:			; <UNDEFINED> instruction: 0xf7fb4650
    6f1c:			; <UNDEFINED> instruction: 0xf8dfeb0e
    6f20:	blls	1cd058 <strspn@plt+0x1ca4e0>
    6f24:	subscc	pc, sp, #64, 4
    6f28:			; <UNDEFINED> instruction: 0xf0434479
    6f2c:	andls	r0, r0, r3, lsr #6
    6f30:	addsvc	pc, ip, r1, lsl #10
    6f34:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f38:			; <UNDEFINED> instruction: 0xf7fb4479
    6f3c:			; <UNDEFINED> instruction: 0x4659ecf6
    6f40:			; <UNDEFINED> instruction: 0xf7fb4650
    6f44:			; <UNDEFINED> instruction: 0xf7fbeafa
    6f48:			; <UNDEFINED> instruction: 0xf8d8eb6e
    6f4c:	movwcc	r3, #4128	; 0x1020
    6f50:			; <UNDEFINED> instruction: 0xf108d033
    6f54:			; <UNDEFINED> instruction: 0xf7fb0020
    6f58:	strmi	lr, [r3], -lr, ror #25
    6f5c:			; <UNDEFINED> instruction: 0xf0002800
    6f60:			; <UNDEFINED> instruction: 0xf8df852d
    6f64:			; <UNDEFINED> instruction: 0xf10d2810
    6f68:	tstcs	r0, ip, asr sl
    6f6c:			; <UNDEFINED> instruction: 0x4650447a
    6f70:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    6f74:			; <UNDEFINED> instruction: 0xf0402800
    6f78:			; <UNDEFINED> instruction: 0xf8df8504
    6f7c:			; <UNDEFINED> instruction: 0xf8dfb7fc
    6f80:	ldrbtmi	sl, [fp], #2044	; 0x7fc
    6f84:			; <UNDEFINED> instruction: 0x465944fa
    6f88:			; <UNDEFINED> instruction: 0xf7fb4650
    6f8c:			; <UNDEFINED> instruction: 0xf8dfead6
    6f90:	blls	1ccf58 <strspn@plt+0x1ca3e0>
    6f94:	subsvc	pc, fp, #1325400064	; 0x4f000000
    6f98:			; <UNDEFINED> instruction: 0xf0434479
    6f9c:	andls	r0, r0, r3, lsr #6
    6fa0:	addsvc	pc, ip, r1, lsl #10
    6fa4:			; <UNDEFINED> instruction: 0x17dcf8df
    6fa8:			; <UNDEFINED> instruction: 0xf7fb4479
    6fac:			; <UNDEFINED> instruction: 0x4659ecbe
    6fb0:			; <UNDEFINED> instruction: 0xf7fb4650
    6fb4:			; <UNDEFINED> instruction: 0xf7fbeac2
    6fb8:	blls	301c98 <strspn@plt+0x2ff120>
    6fbc:	strbeq	pc, [r5, #871]	; 0x367	; <UNPREDICTABLE>
    6fc0:	strne	pc, [r8, #867]	; 0x363
    6fc4:	movweq	pc, #28677	; 0x7005	; <UNPREDICTABLE>
    6fc8:	blx	17d1bec <strspn@plt+0x17cf074>
    6fcc:	andsle	pc, sp, r5, lsl #21
    6fd0:			; <UNDEFINED> instruction: 0xf383fab3
    6fd4:	strbmi	r4, [r9], -r0, lsr #12
    6fd8:	sbcsmi	r2, r3, r5, lsl #4
    6fdc:			; <UNDEFINED> instruction: 0xf88d9215
    6fe0:			; <UNDEFINED> instruction: 0xf7fb3058
    6fe4:			; <UNDEFINED> instruction: 0xf8dfed8e
    6fe8:	andscs	r1, r8, #160, 14	; 0x2800000
    6fec:	blge	56b7f8 <strspn@plt+0x568c80>
    6ff0:			; <UNDEFINED> instruction: 0xf8df4479
    6ff4:			; <UNDEFINED> instruction: 0x91002798
    6ff8:			; <UNDEFINED> instruction: 0xf8df4648
    6ffc:	ldrbtmi	r1, [sl], #-1940	; 0xfffff86c
    7000:			; <UNDEFINED> instruction: 0x4790f8df
    7004:			; <UNDEFINED> instruction: 0xf7fe4479
    7008:	ldrbtmi	pc, [ip], #-3399	; 0xfffff2b9	; <UNPREDICTABLE>
    700c:	beq	e4303c <strspn@plt+0xe404c4>
    7010:	svceq	0x0038f1ba
    7014:	svccc	0x0000d01e
    7018:	strbmi	r4, [r9], -r0, lsr #12
    701c:	movweq	pc, #20559	; 0x504f	; <UNPREDICTABLE>
    7020:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    7024:			; <UNDEFINED> instruction: 0xf88d9315
    7028:			; <UNDEFINED> instruction: 0xf7fb7058
    702c:			; <UNDEFINED> instruction: 0xf8dfed6a
    7030:	andscs	r1, r8, #104, 14	; 0x1a00000
    7034:	blge	56b840 <strspn@plt+0x568cc8>
    7038:			; <UNDEFINED> instruction: 0xf8df4479
    703c:	tstls	r0, r0, ror #14
    7040:			; <UNDEFINED> instruction: 0xf8df4648
    7044:	ldrbtmi	r1, [sl], #-1884	; 0xfffff8a4
    7048:	smmlsmi	r8, pc, r8, pc	; <UNPREDICTABLE>
    704c:			; <UNDEFINED> instruction: 0xf7fe4479
    7050:	ldrbtmi	pc, [ip], #-3363	; 0xfffff2dd	; <UNPREDICTABLE>
    7054:	vst1.8	{d25-d26}, [pc :64], r2
    7058:	vbic.i32	q10, #3584	; 0x00000e00
    705c:	andsmi	r0, sl, pc, lsl r3
    7060:	bls	4d88b4 <strspn@plt+0x4d5d3c>
    7064:	vst4.8	{d4-d7}, [r3 :64], r5
    7068:			; <UNDEFINED> instruction: 0xf5b23260
    706c:	b	1156df4 <strspn@plt+0x115427c>
    7070:	andsle	r0, lr, r3, lsl #10
    7074:			; <UNDEFINED> instruction: 0x46209b11
    7078:	andcs	r4, r5, #76546048	; 0x4900000
    707c:	andsls	r3, r5, #0, 22
    7080:			; <UNDEFINED> instruction: 0x4724f8df
    7084:	movwcs	fp, #7960	; 0x1f18
    7088:	subscc	pc, r8, sp, lsl #17
    708c:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    7090:			; <UNDEFINED> instruction: 0x1718f8df
    7094:	andls	r2, r1, #24, 4	; 0x80000001
    7098:			; <UNDEFINED> instruction: 0xf8df4479
    709c:	tstls	r0, r4, lsl r7
    70a0:			; <UNDEFINED> instruction: 0xf8dfab15
    70a4:	ldrbtmi	r1, [sl], #-1808	; 0xfffff8f0
    70a8:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    70ac:			; <UNDEFINED> instruction: 0xf7fe4479
    70b0:			; <UNDEFINED> instruction: 0xf405fcf3
    70b4:			; <UNDEFINED> instruction: 0xf5b373e0
    70b8:	andsle	r7, lr, r0, ror #31
    70bc:	strtmi	r9, [r0], -fp, lsl #22
    70c0:	andcs	r4, r5, #76546048	; 0x4900000
    70c4:	andsls	r3, r5, #0, 22
    70c8:	usatmi	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    70cc:	movwcs	fp, #7960	; 0x1f18
    70d0:	subscc	pc, r8, sp, lsl #17
    70d4:	ldc	7, cr15, [r4, #-1004]	; 0xfffffc14
    70d8:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    70dc:	andls	r2, r1, #24, 4	; 0x80000001
    70e0:			; <UNDEFINED> instruction: 0xf8df4479
    70e4:	ldrdls	r2, [r0, -ip]
    70e8:			; <UNDEFINED> instruction: 0xf8dfab15
    70ec:	ldrbtmi	r1, [sl], #-1752	; 0xfffff928
    70f0:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    70f4:			; <UNDEFINED> instruction: 0xf7fe4479
    70f8:	vqdmulh.s<illegal width 8>	<illegal reg q15.5>, <illegal reg q10.5>, d3[3]
    70fc:			; <UNDEFINED> instruction: 0xf0034307
    7100:	blcs	707d78 <strspn@plt+0x705200>
    7104:	blls	3bb184 <strspn@plt+0x3b860c>
    7108:	strbmi	r4, [r9], -r0, lsr #12
    710c:	blcc	f928 <strspn@plt+0xcdb0>
    7110:			; <UNDEFINED> instruction: 0xf8df9215
    7114:	svclt	0x001846b4
    7118:			; <UNDEFINED> instruction: 0xf88d2301
    711c:			; <UNDEFINED> instruction: 0xf7fb3058
    7120:			; <UNDEFINED> instruction: 0xf8dfecf0
    7124:	andscs	r1, r8, #168, 12	; 0xa800000
    7128:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    712c:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    7130:	blge	56b538 <strspn@plt+0x5689c0>
    7134:			; <UNDEFINED> instruction: 0x169cf8df
    7138:			; <UNDEFINED> instruction: 0x4648447a
    713c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    7140:	stc2	7, cr15, [sl], #1016	; 0x3f8
    7144:	strcs	pc, [r7, #-965]	; 0xfffffc3b
    7148:	movweq	pc, #57349	; 0xe005	; <UNPREDICTABLE>
    714c:	andsle	r2, lr, lr, lsl #22
    7150:	strtmi	r9, [r0], -pc, lsl #22
    7154:	andcs	r4, r5, #76546048	; 0x4900000
    7158:	andsls	r3, r5, #0, 22
    715c:			; <UNDEFINED> instruction: 0x4678f8df
    7160:	movwcs	fp, #7960	; 0x1f18
    7164:	subscc	pc, r8, sp, lsl #17
    7168:	stcl	7, cr15, [sl], {251}	; 0xfb
    716c:			; <UNDEFINED> instruction: 0x166cf8df
    7170:	andls	r2, r1, #24, 4	; 0x80000001
    7174:			; <UNDEFINED> instruction: 0xf8df4479
    7178:	tstls	r0, r8, ror #12
    717c:			; <UNDEFINED> instruction: 0xf8dfab15
    7180:	ldrbtmi	r1, [sl], #-1636	; 0xfffff99c
    7184:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    7188:			; <UNDEFINED> instruction: 0xf7fe4479
    718c:			; <UNDEFINED> instruction: 0xf005fc85
    7190:	cfldr64cs	mvdx0, [r0, #-448]!	; 0xfffffe40
    7194:	blls	43b214 <strspn@plt+0x43869c>
    7198:	strbmi	r4, [r9], -r0, lsr #12
    719c:	blcc	f9b8 <strspn@plt+0xce40>
    71a0:			; <UNDEFINED> instruction: 0xf8df9215
    71a4:	svclt	0x00184644
    71a8:			; <UNDEFINED> instruction: 0xf88d2301
    71ac:			; <UNDEFINED> instruction: 0xf7fb3058
    71b0:			; <UNDEFINED> instruction: 0xf8dfeca8
    71b4:	andscs	r1, r8, #56, 12	; 0x3800000
    71b8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    71bc:			; <UNDEFINED> instruction: 0x2630f8df
    71c0:	blge	56b5c8 <strspn@plt+0x568a50>
    71c4:			; <UNDEFINED> instruction: 0x162cf8df
    71c8:			; <UNDEFINED> instruction: 0x4648447a
    71cc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    71d0:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    71d4:	ldmibvs	sp, {r1, r2, r8, r9, fp, ip, pc}^
    71d8:	subsle	r2, r6, r0, lsl #26
    71dc:			; <UNDEFINED> instruction: 0xb618f8df
    71e0:	ldrbtmi	r9, [fp], #1547	; 0x60b
    71e4:	eor	r4, r4, lr, asr r6
    71e8:			; <UNDEFINED> instruction: 0x4620b2ff
    71ec:			; <UNDEFINED> instruction: 0xf7fb4649
    71f0:	svccs	0x0004ec88
    71f4:	strhi	pc, [r4, #0]!
    71f8:	stccs	8, cr6, [r0], {236}	; 0xec
    71fc:	strhi	pc, [r0, #0]!
    7200:			; <UNDEFINED> instruction: 0xf0002f06
    7204:			; <UNDEFINED> instruction: 0xf8df8594
    7208:			; <UNDEFINED> instruction: 0x201815f4
    720c:	blge	5614bc <strspn@plt+0x55e944>
    7210:	tstls	r0, r9, ror r4
    7214:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7218:	strbmi	r9, [r8], -r1
    721c:	ldrls	r4, [r6], #-1145	; 0xfffffb87
    7220:	ldrls	r2, [r5], #-1024	; 0xfffffc00
    7224:	ldc2	7, cr15, [r8], #-1016	; 0xfffffc08
    7228:	ldrbmi	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    722c:	stmdavs	sp!, {r2, r3, r4, r5, r6, sl, lr}
    7230:			; <UNDEFINED> instruction: 0xf105b355
    7234:			; <UNDEFINED> instruction: 0xf7fe0008
    7238:	mcrrne	14, 0, pc, r2, cr1	; <UNPREDICTABLE>
    723c:	bicsle	r4, r3, r7, lsl #12
    7240:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    7244:	strbge	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    7248:	ldrbtmi	r4, [sl], #1147	; 0x47b
    724c:			; <UNDEFINED> instruction: 0x469b4619
    7250:			; <UNDEFINED> instruction: 0xf7fb4650
    7254:	stmiavs	pc!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7258:	vqdmulh.s<illegal width 8>	d25, d0, d7
    725c:			; <UNDEFINED> instruction: 0xf8df32aa
    7260:			; <UNDEFINED> instruction: 0xf04315b0
    7264:	strls	r0, [r1, -r3, lsr #6]
    7268:	andls	r4, r0, r9, ror r4
    726c:	beq	fe442adc <strspn@plt+0xfe43ff64>
    7270:	bl	16c5264 <strspn@plt+0x16c26ec>
    7274:			; <UNDEFINED> instruction: 0x46504659
    7278:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    727c:			; <UNDEFINED> instruction: 0xf7fb68a9
    7280:	stmdavs	sp!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    7284:	bicsle	r2, r4, r0, lsl #26
    7288:	strbmi	r9, [r9], -fp, lsl #28
    728c:			; <UNDEFINED> instruction: 0xf7fb200a
    7290:			; <UNDEFINED> instruction: 0xf8dfebec
    7294:			; <UNDEFINED> instruction: 0xf8df4580
    7298:	tstcs	r4, #128, 10	; 0x20000000
    729c:	tstcs	r1, ip, ror r4
    72a0:			; <UNDEFINED> instruction: 0x4648447a
    72a4:			; <UNDEFINED> instruction: 0xf7fb9400
    72a8:			; <UNDEFINED> instruction: 0xf8d8eb72
    72ac:	blcs	13344 <strspn@plt+0x107cc>
    72b0:			; <UNDEFINED> instruction: 0xf8d8d03c
    72b4:	blcs	1335c <strspn@plt+0x107e4>
    72b8:			; <UNDEFINED> instruction: 0xf8dfd038
    72bc:	tstcs	r4, #96, 10	; 0x18000000
    72c0:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    72c4:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    72c8:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    72cc:			; <UNDEFINED> instruction: 0xf7fb9500
    72d0:			; <UNDEFINED> instruction: 0xf8dfeb5e
    72d4:			; <UNDEFINED> instruction: 0xf8d82550
    72d8:	strcs	r3, [r0, -r4, lsr #32]
    72dc:	andls	r4, r0, #2046820352	; 0x7a000000
    72e0:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    72e4:	ldrcs	r4, [r8], #-1593	; 0xfffff9c7
    72e8:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    72ec:	strls	r9, [r1], #-790	; 0xfffffcea
    72f0:			; <UNDEFINED> instruction: 0x9715ab15
    72f4:			; <UNDEFINED> instruction: 0xf7fe930b
    72f8:			; <UNDEFINED> instruction: 0xf8dffbcf
    72fc:			; <UNDEFINED> instruction: 0x46482530
    7300:	ldrdne	pc, [r8], -r8	; <UNPREDICTABLE>
    7304:	andls	r4, r0, #2046820352	; 0x7a000000
    7308:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    730c:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    7310:	strls	r9, [r1], #-278	; 0xfffffeea
    7314:			; <UNDEFINED> instruction: 0xf7fe4639
    7318:			; <UNDEFINED> instruction: 0xf8dffbbf
    731c:	tstcs	r4, #24, 10	; 0x6000000
    7320:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7324:	strls	r4, [r0, #-1608]	; 0xfffff9b8
    7328:	bl	c4531c <strspn@plt+0xc427a4>
    732c:	strmi	pc, [r8, #-2271]	; 0xfffff721
    7330:			; <UNDEFINED> instruction: 0xf8df2314
    7334:	tstcs	r1, r8, lsl #10
    7338:			; <UNDEFINED> instruction: 0x4648447c
    733c:	strls	r4, [r0], #-1146	; 0xfffffb86
    7340:	bl	945334 <strspn@plt+0x9427bc>
    7344:			; <UNDEFINED> instruction: 0xf0002e00
    7348:	ldrcs	r8, [r8, #-1001]	; 0xfffffc17
    734c:			; <UNDEFINED> instruction: 0xf8d82400
    7350:	ldmvs	r3!, {r3, sp}
    7354:			; <UNDEFINED> instruction: 0xf000429a
    7358:			; <UNDEFINED> instruction: 0xf8d88353
    735c:			; <UNDEFINED> instruction: 0xf9b33010
    7360:	ldmvs	sl, {r1, r2, r3, ip, sp, lr}
    7364:			; <UNDEFINED> instruction: 0xf9b33f00
    7368:	svclt	0x0018300c
    736c:	stmdbls	r8, {r0, r8, r9, sl, sp}
    7370:	strls	r2, [r0, -r0]
    7374:	strbmi	r9, [r8], -r1
    7378:	tstcs	r1, r4, lsl #2
    737c:	tstcs	r8, r2, lsl #2
    7380:	mnfe	f1, f3
    7384:			; <UNDEFINED> instruction: 0xf7fe1a10
    7388:			; <UNDEFINED> instruction: 0xf8dffd73
    738c:			; <UNDEFINED> instruction: 0xf8df44b4
    7390:	tstcs	r4, #180, 8	; 0xb4000000
    7394:	tstcs	r1, ip, ror r4
    7398:			; <UNDEFINED> instruction: 0x4648447a
    739c:			; <UNDEFINED> instruction: 0xf7fb9400
    73a0:			; <UNDEFINED> instruction: 0xf8d8eaf6
    73a4:	blcs	133ac <strspn@plt+0x10834>
    73a8:	strhi	pc, [r5, #-0]
    73ac:	ldrpl	pc, [r8], #2271	; 0x8df
    73b0:			; <UNDEFINED> instruction: 0xf8df2310
    73b4:			; <UNDEFINED> instruction: 0x21012498
    73b8:			; <UNDEFINED> instruction: 0x4648447d
    73bc:	strls	r4, [r0], #-1146	; 0xfffffb86
    73c0:	ldrtmi	r9, [r0], r1, lsl #10
    73c4:	b	ff8c53b8 <strspn@plt+0xff8c2840>
    73c8:	streq	pc, [r4], #2271	; 0x8df
    73cc:	strne	pc, [r4], #2271	; 0x8df
    73d0:	andmi	pc, r7, #64, 4
    73d4:	blls	1d85bc <strspn@plt+0x1d5a44>
    73d8:	addsvc	pc, ip, r0, lsl #10
    73dc:			; <UNDEFINED> instruction: 0xf7fb4479
    73e0:	ldr	lr, [ip], #2568	; 0xa08
    73e4:	vqdmulh.s<illegal width 8>	d25, d0, d9
    73e8:			; <UNDEFINED> instruction: 0xf8df22a1
    73ec:			; <UNDEFINED> instruction: 0xf8df546c
    73f0:			; <UNDEFINED> instruction: 0xf8d3646c
    73f4:	ldrbtmi	fp, [sp], #-68	; 0xffffffbc
    73f8:	ldrbtmi	r7, [lr], #-3387	; 0xfffff2c5
    73fc:	ldrtmi	r3, [r1], -r0, asr #11
    7400:	strtmi	r9, [r8], -r8, lsl #6
    7404:			; <UNDEFINED> instruction: 0xf7fb465b
    7408:	mrc	8, 0, lr, cr8, cr0, {7}
    740c:	ldmvs	ip, {r4, r9, fp, ip, sp}
    7410:			; <UNDEFINED> instruction: 0xf0002c00
    7414:			; <UNDEFINED> instruction: 0xf8df84b5
    7418:	andcs	r3, r4, r8, asr #8
    741c:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7420:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    7424:	movwls	r9, #4096	; 0x1000
    7428:			; <UNDEFINED> instruction: 0x4648447a
    742c:	b	febc5420 <strspn@plt+0xfebc28a8>
    7430:	bcc	442c98 <strspn@plt+0x440120>
    7434:	stccs	8, cr6, [r0], {156}	; 0x9c
    7438:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    743c:	strtcc	pc, [r8], #-2271	; 0xfffff721
    7440:	strtne	pc, [r8], #-2271	; 0xfffff721
    7444:	movwls	r4, #42107	; 0xa47b
    7448:	smlsdxls	fp, r9, r4, r4
    744c:			; <UNDEFINED> instruction: 0xf8df461a
    7450:	sbcscc	r3, r4, #32, 8	; 0x20000000
    7454:	bne	fe442c7c <strspn@plt+0xfe440104>
    7458:	biccc	r4, r0, #2063597568	; 0x7b000000
    745c:	bcc	442c88 <strspn@plt+0x440110>
    7460:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    7464:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7468:	ldrmi	r3, [r3], r6, lsl #22
    746c:	andeq	pc, r8, r4, lsl #2
    7470:	stc2l	7, cr15, [r4], #1016	; 0x3f8
    7474:	strmi	r1, [r5], -r6, asr #24
    7478:	eorhi	pc, r8, #0
    747c:	tstcs	r1, r6, lsl #22
    7480:	bcs	fe442ce8 <strspn@plt+0xfe440170>
    7484:			; <UNDEFINED> instruction: 0xf8df4648
    7488:	movwls	sl, #1008	; 0x3f0
    748c:			; <UNDEFINED> instruction: 0xf7fb2308
    7490:	blls	281e90 <strspn@plt+0x27f318>
    7494:	ldrbtmi	r6, [sl], #2342	; 0x926
    7498:	eorscs	pc, fp, #64, 4
    749c:	mrrcvs	6, 5, r4, pc, cr8	; <UNPREDICTABLE>
    74a0:			; <UNDEFINED> instruction: 0xf9b44651
    74a4:			; <UNDEFINED> instruction: 0x463b8018
    74a8:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74ac:	blcs	21580 <strspn@plt+0x1ea08>
    74b0:	subshi	pc, sl, #0
    74b4:	tstcs	r1, r6, lsl #22
    74b8:			; <UNDEFINED> instruction: 0x46484af0
    74bc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    74c0:			; <UNDEFINED> instruction: 0xf7fb230c
    74c4:	ldmdavs	r6!, {r2, r5, r6, r9, fp, sp, lr, pc}
    74c8:			; <UNDEFINED> instruction: 0xf5a8b36e
    74cc:	blcs	e42e8 <strspn@plt+0xe1770>
    74d0:	strbthi	pc, [sl], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    74d4:			; <UNDEFINED> instruction: 0xf04f9a0a
    74d8:	bl	89d20 <strspn@plt+0x871a8>
    74dc:			; <UNDEFINED> instruction: 0xf8d30383
    74e0:			; <UNDEFINED> instruction: 0xf9b680e8
    74e4:	strbmi	ip, [r8], -ip
    74e8:	ldmvs	r2!, {r3, r8, r9, fp, ip, pc}
    74ec:	bne	442d54 <strspn@plt+0x4401dc>
    74f0:	movwge	lr, #14797	; 0x39cd
    74f4:			; <UNDEFINED> instruction: 0xf8d64663
    74f8:			; <UNDEFINED> instruction: 0xf8cdc000
    74fc:	blx	fef27514 <strspn@plt+0xfef2499c>
    7500:	b	1406738 <strspn@plt+0x1403bc0>
    7504:			; <UNDEFINED> instruction: 0xf8cd1c5c
    7508:			; <UNDEFINED> instruction: 0xf9b6c008
    750c:			; <UNDEFINED> instruction: 0xf1bcc00e
    7510:	svclt	0x00180c00
    7514:	stceq	0, cr15, [r1], {79}	; 0x4f
    7518:	andgt	pc, r0, sp, asr #17
    751c:	stc2	7, cr15, [r8], #1016	; 0x3f8
    7520:	mcrcs	8, 0, r6, cr0, cr6, {1}
    7524:	mrcmi	1, 6, sp, cr6, cr13, {6}
    7528:	bmi	ff590160 <strspn@plt+0xff58d5e8>
    752c:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    7530:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    7534:			; <UNDEFINED> instruction: 0xf7fb9600
    7538:	ldmmi	r3, {r1, r3, r5, r9, fp, sp, lr, pc}^
    753c:			; <UNDEFINED> instruction: 0x463b49d3
    7540:	vst3.16	{d20-d22}, [pc :256], r8
    7544:	sbcscc	r7, r4, r3, lsl r2
    7548:			; <UNDEFINED> instruction: 0xf7fb4479
    754c:			; <UNDEFINED> instruction: 0x4ed0e952
    7550:	bmi	ff43410c <strspn@plt+0xff431594>
    7554:	ldrbtmi	r2, [lr], #-780	; 0xfffffcf4
    7558:	strls	r2, [r0], -r1, lsl #2
    755c:			; <UNDEFINED> instruction: 0x4648447a
    7560:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7564:	b	4c5558 <strspn@plt+0x4c29e0>
    7568:	teqhi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    756c:	stccs	15, cr4, [r4, #-816]	; 0xfffffcd0
    7570:	ldrbtmi	r4, [sl], #1574	; 0x626
    7574:	ldrbtmi	r6, [r8], #2084	; 0x824
    7578:	eorle	r4, pc, pc, ror r4	; <UNPREDICTABLE>
    757c:	ldrdgt	pc, [ip], -r6
    7580:	svceq	0x0000f1bc
    7584:	stccs	0, cr13, [r6, #-168]	; 0xffffff58
    7588:	orrshi	pc, sl, r0
    758c:	tstcs	r0, r5, asr #17
    7590:	blge	561860 <strspn@plt+0x55ece8>
    7594:	tstls	r1, r8, ror r4
    7598:	ldrtmi	r9, [r9], -r0
    759c:	strcs	r4, [r0, #-1608]	; 0xfffff9b8
    75a0:	subsgt	pc, r8, sp, asr #17
    75a4:			; <UNDEFINED> instruction: 0xf7fe9515
    75a8:	cmplt	r4, #487424	; 0x77000	; <UNPREDICTABLE>
    75ac:	stmdbvs	r3!, {r1, r4, r5, r8, fp, sp, lr}
    75b0:			; <UNDEFINED> instruction: 0xd126429a
    75b4:	andeq	pc, r8, r4, lsl #2
    75b8:	mcrr2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    75bc:	strmi	r1, [r5], -r3, asr #24
    75c0:			; <UNDEFINED> instruction: 0x81adf000
    75c4:	rsclt	r4, sp, #184, 16	; 0xb80000
    75c8:	andcs	r4, r2, #78643200	; 0x4b00000
    75cc:	tstcs	r1, r8, ror r4
    75d0:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75d4:	strtmi	r2, [r6], -r4, lsl #26
    75d8:	bicle	r6, pc, r4, lsr #16
    75dc:	movwcs	r6, #22706	; 0x58b2
    75e0:	tstcs	r0, r5, lsl r3
    75e4:	blge	5670c0 <strspn@plt+0x564548>
    75e8:	smlabthi	r0, sp, r9, lr
    75ec:	stccc	6, cr4, [r0, #-288]	; 0xfffffee0
    75f0:	svclt	0x00184651
    75f4:			; <UNDEFINED> instruction: 0xf88d2501
    75f8:			; <UNDEFINED> instruction: 0xf7fe5058
    75fc:			; <UNDEFINED> instruction: 0x2c00fa4d
    7600:			; <UNDEFINED> instruction: 0x4649d1d4
    7604:			; <UNDEFINED> instruction: 0xf7fb200a
    7608:	strcs	lr, [ip, #-2608]	; 0xfffff5d0
    760c:	eorcs	r4, r0, r9, asr #12
    7610:	b	ac5604 <strspn@plt+0xac2a8c>
    7614:	mvnsle	r3, r1, lsl #26
    7618:	strbmi	r4, [fp], -r4, lsr #17
    761c:	tstcs	r1, r2, lsl #4
    7620:	strcs	r4, [r8, #-1144]	; 0xfffffb88
    7624:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7628:	eorcs	r4, r0, r9, asr #12
    762c:	b	745620 <strspn@plt+0x742aa8>
    7630:	mvnsle	r3, r1, lsl #26
    7634:			; <UNDEFINED> instruction: 0xf0002c00
    7638:	blmi	fe767c8c <strspn@plt+0xfe765114>
    763c:	bmi	fe758830 <strspn@plt+0xfe755cb8>
    7640:	strbmi	r2, [r8], -r1, lsl #2
    7644:			; <UNDEFINED> instruction: 0xf7fb447a
    7648:			; <UNDEFINED> instruction: 0x2c00e9a2
    764c:	svcge	0x000ef47f
    7650:			; <UNDEFINED> instruction: 0xb01cf8dd
    7654:	strcs	r9, [r4], #-3851	; 0xfffff0f5
    7658:	eorcs	r4, r0, r9, asr #12
    765c:	b	145650 <strspn@plt+0x142ad8>
    7660:	mvnsle	r3, r1, lsl #24
    7664:	subscs	r4, sp, r9, asr #12
    7668:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    766c:	ldmibmi	r3, {r1, r4, r7, fp, lr}
    7670:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    7674:	sbccc	r4, r0, fp, asr r6
    7678:	vst3.16	{d20-d22}, [pc :256], r9
    767c:	strls	r7, [r0], #-569	; 0xfffffdc7
    7680:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7684:			; <UNDEFINED> instruction: 0xf7ff8a7b
    7688:	svclt	0x0000b9a9
    768c:	muleq	r3, lr, r3
    7690:	andeq	r0, r0, r0, asr r2
    7694:	muleq	r3, r0, r3
    7698:	andeq	r0, r0, r8, asr #4
    769c:			; <UNDEFINED> instruction: 0x000002bc
    76a0:	andeq	r9, r1, r6, lsl #10
    76a4:	andeq	r9, r1, r4
    76a8:	andeq	r9, r1, r6, lsr #9
    76ac:	andeq	r9, r1, r6, ror r4
    76b0:	andeq	r8, r1, r4, lsl #31
    76b4:	andeq	r7, r3, ip, asr #5
    76b8:	andeq	fp, r1, r4, ror #14
    76bc:	andeq	r8, r1, r8, lsr #23
    76c0:			; <UNDEFINED> instruction: 0x0001a8b2
    76c4:	andeq	r9, r1, r2, lsl r4
    76c8:	andeq	r8, r1, r4, lsl pc
    76cc:	ldrdeq	r9, [r1], -r6
    76d0:	andeq	r8, r1, r8, ror #29
    76d4:	ldrdeq	r9, [r1], -sl
    76d8:	ldrdeq	r9, [r1], -r4
    76dc:	andeq	r9, r1, lr, asr #3
    76e0:	andeq	r9, r1, r8, asr #3
    76e4:	andeq	r9, r1, r4, asr #6
    76e8:	andeq	r8, r1, r4, asr lr
    76ec:	strdeq	r9, [r1], -r6
    76f0:	andeq	r9, r1, sl, ror #17
    76f4:	andeq	r9, r1, r4, ror #2
    76f8:	ldrdeq	r9, [r1], -lr
    76fc:	ldrdeq	r9, [r1], -r8
    7700:	andeq	r8, r1, r8, asr #27
    7704:	andeq	r9, r1, r2, ror r8
    7708:	andeq	r8, r1, r6, lsr lr
    770c:	strdeq	r9, [r1], -lr
    7710:	andeq	r9, r1, sl, lsl #16
    7714:	strdeq	r8, [r1], -r2
    7718:	andeq	r9, r1, sl, lsr #1
    771c:	andeq	r9, r1, r2, lsr #15
    7720:	andeq	r8, r1, sl, lsl #31
    7724:	andeq	r9, r1, r6, asr r0
    7728:	andeq	r9, r1, lr, lsl #3
    772c:	andeq	r8, r1, r0, lsr #25
    7730:	andeq	r9, r1, sl, lsr r7
    7734:	strdeq	r8, [r1], -lr
    7738:	strdeq	r8, [r1], -r6
    773c:			; <UNDEFINED> instruction: 0x000196b6
    7740:	muleq	r1, lr, lr
    7744:	muleq	r1, r6, r6
    7748:	andeq	r8, r1, r0, lsl #31
    774c:	andeq	r9, r1, lr, lsr #12
    7750:	andeq	r8, r1, r6, lsl lr
    7754:	strdeq	r9, [r1], -r8
    7758:	ldrdeq	r8, [r1], -r6
    775c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    7760:	andeq	r8, r1, r0, asr #29
    7764:			; <UNDEFINED> instruction: 0x00018eba
    7768:	andeq	sl, r1, r4, lsl r4
    776c:	andeq	r8, r1, r4, ror pc
    7770:	andeq	r8, r1, r8, ror sl
    7774:	andeq	r8, r1, r0, asr lr
    7778:	andeq	r8, r1, sl, asr #28
    777c:	andeq	sl, r1, r4, lsr #7
    7780:	andeq	r8, r1, r4, lsl #30
    7784:	andeq	r8, r1, r8, lsl #20
    7788:	andeq	r8, r1, r4, ror #24
    778c:	andeq	r8, r1, r2, lsl #28
    7790:	andeq	r8, r1, ip, asr #24
    7794:	andeq	r8, r1, r2, ror #24
    7798:	andeq	r8, r1, ip, lsl ip
    779c:	andeq	r8, r1, sl, asr #27
    77a0:	andeq	r8, r1, r4, lsl #24
    77a4:	andeq	r8, r1, sl, lsl ip
    77a8:	andeq	r8, r1, r2, asr #23
    77ac:			; <UNDEFINED> instruction: 0x00018bbc
    77b0:	andeq	r8, r1, r2, ror sp
    77b4:	andeq	r8, r1, r4, lsr #23
    77b8:	andeq	r8, r1, sl, ror fp
    77bc:	andeq	r8, r1, r4, ror fp
    77c0:	andeq	r8, r1, r6, lsr sp
    77c4:	andeq	r8, r1, ip, asr fp
    77c8:	andeq	r8, r1, r0, lsr fp
    77cc:	andeq	r8, r1, sl, lsr #22
    77d0:	strdeq	r8, [r1], -r4
    77d4:	andeq	r8, r1, r2, lsl fp
    77d8:	andeq	r8, r1, r6, ror #21
    77dc:	andeq	r8, r1, r0, ror #21
    77e0:			; <UNDEFINED> instruction: 0x00018cba
    77e4:	andeq	r8, r1, r8, asr #21
    77e8:	andeq	r8, r1, r0, lsr #21
    77ec:	muleq	r1, sl, sl
    77f0:	andeq	r8, r1, r0, lsl #25
    77f4:	andeq	r8, r1, r2, lsl #21
    77f8:	andeq	r8, r1, lr, ror #20
    77fc:	andeq	r8, r1, r4, asr #20
    7800:	andeq	r8, r1, r4, lsr sl
    7804:	andeq	r8, r1, r0, asr #20
    7808:	andeq	r9, r1, r0, lsr ip
    780c:	ldrdeq	sl, [r1], -lr
    7810:	andeq	r8, r1, r8, asr #14
    7814:	andeq	r9, r1, r0, ror #3
    7818:	andeq	r8, r1, r8, asr #19
    781c:			; <UNDEFINED> instruction: 0x000191b6
    7820:	andeq	r8, r1, sl, lsl #23
    7824:	muleq	r1, r0, r9
    7828:	andeq	r8, r1, r2, lsl #23
    782c:	andeq	r8, r1, r4, ror #22
    7830:	andeq	r8, r1, r6, ror #22
    7834:	andeq	r8, r1, r6, asr #18
    7838:	andeq	r9, r1, r4, asr #2
    783c:	andeq	r8, r1, r0, asr #22
    7840:	andeq	r9, r1, r8, ror #1
    7844:	andeq	r8, r1, r8, lsl r7
    7848:	andeq	r8, r1, r0, ror #2
    784c:	ldrdeq	r8, [r1], -r4
    7850:	andeq	r8, r1, r8, asr #21
    7854:	ldrdeq	r8, [r1], -r4
    7858:	andeq	r8, r1, r6, lsr #21
    785c:			; <UNDEFINED> instruction: 0x000185b6
    7860:	andeq	r9, r1, sl, asr r0
    7864:	andeq	r8, r1, ip, asr #16
    7868:	andeq	r8, r1, r8, asr sl
    786c:	strdeq	r8, [r1], -ip
    7870:	andeq	r8, r1, r4, asr #20
    7874:	andeq	r9, r1, r8, lsl r0
    7878:	andeq	r8, r1, sl, lsl r5
    787c:	andeq	r8, r1, lr, asr #15
    7880:	andeq	r8, r1, lr, asr #30
    7884:	andeq	r8, r1, r6, lsr r7
    7888:	andeq	r8, r1, ip, asr r9
    788c:	andeq	r8, r1, r8, ror #8
    7890:	andeq	r8, r1, r6, lsr #30
    7894:	andeq	r8, r1, r4, asr #14
    7898:	ldrdeq	r8, [r1], -lr
    789c:	ldrdeq	r8, [r1], -lr
    78a0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    78a4:	andeq	r8, r1, r0, asr #13
    78a8:	andeq	r8, r1, r0, lsr #13
    78ac:	andeq	r8, r1, r0, asr r6
    78b0:	ldrdeq	r7, [r1], -ip
    78b4:	andeq	r8, r1, r0, ror r6
    78b8:	andeq	r8, r1, sl, lsr #16
    78bc:	andeq	r8, r1, r8, lsr r3
    78c0:			; <UNDEFINED> instruction: 0x46312210
    78c4:			; <UNDEFINED> instruction: 0xf7fe4648
    78c8:	strbt	pc, [lr], -r1, lsr #19	; <UNPREDICTABLE>
    78cc:	ldrvs	pc, [r4, #-2271]	; 0xfffff721
    78d0:	ldrpl	pc, [r4, #-2271]	; 0xfffff721
    78d4:	stmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
    78d8:			; <UNDEFINED> instruction: 0x4631447d
    78dc:			; <UNDEFINED> instruction: 0xf7fa4628
    78e0:	stmiavs	r3!, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    78e4:	strne	pc, [r4, #-2271]	; 0xfffff721
    78e8:	eorvc	pc, fp, #1325400064	; 0x4f000000
    78ec:	movwls	r4, #5241	; 0x1479
    78f0:			; <UNDEFINED> instruction: 0xf0439b07
    78f4:	andls	r0, r0, r3, lsr #6
    78f8:	sbceq	pc, r0, r1, lsl #2
    78fc:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7900:			; <UNDEFINED> instruction: 0xf7fb4479
    7904:			; <UNDEFINED> instruction: 0x4631e812
    7908:			; <UNDEFINED> instruction: 0xf7fa4628
    790c:	stmiavs	r1!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    7910:			; <UNDEFINED> instruction: 0xf7fa463c
    7914:	stccs	14, cr14, [r0], {136}	; 0x88
    7918:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
    791c:			; <UNDEFINED> instruction: 0xf8dfe698
    7920:			; <UNDEFINED> instruction: 0xf8df64d4
    7924:	ldrbtmi	r5, [lr], #-1236	; 0xfffffb2c
    7928:			; <UNDEFINED> instruction: 0x4631447d
    792c:			; <UNDEFINED> instruction: 0xf7fa4628
    7930:	stmiavs	r7!, {r2, r9, sl, fp, sp, lr, pc}
    7934:			; <UNDEFINED> instruction: 0xf44f9b07
    7938:			; <UNDEFINED> instruction: 0xf8df7234
    793c:			; <UNDEFINED> instruction: 0xf04314c0
    7940:	strls	r0, [r1, -r3, lsr #6]
    7944:	andls	r4, r0, r9, ror r4
    7948:	beq	4431b4 <strspn@plt+0x44063c>
    794c:	svc	0x00ecf7fa
    7950:			; <UNDEFINED> instruction: 0x46284631
    7954:	ldcl	7, cr15, [r0, #1000]!	; 0x3e8
    7958:			; <UNDEFINED> instruction: 0xf7fa68a1
    795c:	ldrb	lr, [r0], -r4, ror #28
    7960:	ldrcc	pc, [ip], #2271	; 0x8df
    7964:			; <UNDEFINED> instruction: 0xe66a447b
    7968:			; <UNDEFINED> instruction: 0x4651463b
    796c:	eorscs	pc, lr, #64, 4
    7970:			; <UNDEFINED> instruction: 0xf7fa4658
    7974:	strb	lr, [sl, #3902]!	; 0xf3e
    7978:	strcc	pc, [r8], #2271	; 0x8df
    797c:			; <UNDEFINED> instruction: 0xf7ff447b
    7980:	strtmi	fp, [r0], -r3, lsl #18
    7984:	movwcs	r4, #1609	; 0x649
    7988:	subsge	pc, r8, sp, asr #17
    798c:			; <UNDEFINED> instruction: 0xf7fb9315
    7990:			; <UNDEFINED> instruction: 0xf8dfe8b8
    7994:	andscs	r1, r8, #116, 8	; 0x74000000
    7998:	blge	56c1a4 <strspn@plt+0x56962c>
    799c:			; <UNDEFINED> instruction: 0xf8df4479
    79a0:	tstls	r0, ip, ror #8
    79a4:			; <UNDEFINED> instruction: 0xf8df4648
    79a8:	ldrbtmi	r1, [sl], #-1128	; 0xfffffb98
    79ac:	strbtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79b0:			; <UNDEFINED> instruction: 0xf7fe4479
    79b4:	ldrbtmi	pc, [ip], #-2161	; 0xfffff78f	; <UNPREDICTABLE>
    79b8:	blt	59bc <strspn@plt+0x2e44>
    79bc:	ldrblt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79c0:	ldrbge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79c4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    79c8:			; <UNDEFINED> instruction: 0x46504659
    79cc:	ldc	7, cr15, [r4, #1000]!	; 0x3e8
    79d0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79d4:	vqdmulh.s<illegal width 8>	d25, d0, d7
    79d8:	ldrbtmi	r3, [r9], #-617	; 0xfffffd97
    79dc:	teqeq	r3, #67	; 0x43	; <UNPREDICTABLE>
    79e0:			; <UNDEFINED> instruction: 0xf5019000
    79e4:			; <UNDEFINED> instruction: 0xf8df709c
    79e8:	ldrbtmi	r1, [r9], #-1084	; 0xfffffbc4
    79ec:	svc	0x009cf7fa
    79f0:			; <UNDEFINED> instruction: 0x46504659
    79f4:	stc	7, cr15, [r0, #1000]!	; 0x3e8
    79f8:	ldmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79fc:	blt	ff785a00 <strspn@plt+0xff782e88>
    7a00:	ldrdcs	pc, [ip], -r8
    7a04:	addsmi	r6, sl, #15925248	; 0xf30000
    7a08:	cfstrsge	mvf15, [r7], #508	; 0x1fc
    7a0c:			; <UNDEFINED> instruction: 0xf0037db3
    7a10:	bcs	708288 <strspn@plt+0x705710>
    7a14:	bcs	23767c <strspn@plt+0x234b04>
    7a18:			; <UNDEFINED> instruction: 0xf898d006
    7a1c:	subsmi	r2, r3, r6, lsl r0
    7a20:	svceq	0x001cf013
    7a24:	cfldrsge	mvf15, [r9], {127}	; 0x7f
    7a28:			; <UNDEFINED> instruction: 0xf0037d73
    7a2c:	bcs	38826c <strspn@plt+0x3856f4>
    7a30:	bcs	137698 <strspn@plt+0x134b20>
    7a34:			; <UNDEFINED> instruction: 0xf898d006
    7a38:	subsmi	r2, sl, r5, lsl r0
    7a3c:	svceq	0x000ef012
    7a40:	cfstrsge	mvf15, [fp], {127}	; 0x7f
    7a44:	rsbseq	pc, r0, #3
    7a48:	svclt	0x00182a70
    7a4c:	andle	r2, r6, r0, lsr #20
    7a50:	mulscs	r5, r8, r8
    7a54:			; <UNDEFINED> instruction: 0xf0134053
    7a58:			; <UNDEFINED> instruction: 0xf47f0f70
    7a5c:	ldcvc	12, cr10, [r3, #-504]!	; 0xfffffe08
    7a60:	eorseq	pc, r8, #3
    7a64:	svclt	0x00182a38
    7a68:	andle	r2, r6, r0, lsl sl
    7a6c:	mulscs	r4, r8, r8
    7a70:			; <UNDEFINED> instruction: 0xf012405a
    7a74:			; <UNDEFINED> instruction: 0xf47f0f38
    7a78:			; <UNDEFINED> instruction: 0xf003ac70
    7a7c:	bcs	1c82a0 <strspn@plt+0x1c5728>
    7a80:	bcs	b76e8 <strspn@plt+0xb4b70>
    7a84:			; <UNDEFINED> instruction: 0xf898d005
    7a88:	subsmi	r2, r3, r4, lsl r0
    7a8c:			; <UNDEFINED> instruction: 0xf47f075b
    7a90:	bhi	fecf2c28 <strspn@plt+0xfecf00b0>
    7a94:	rscvc	pc, r0, #50331648	; 0x3000000
    7a98:	svcvc	0x00e0f5b2
    7a9c:	bcs	fe037704 <strspn@plt+0xfe034b8c>
    7aa0:			; <UNDEFINED> instruction: 0xf8b8d006
    7aa4:	subsmi	r2, r3, r4, lsl r0
    7aa8:	svcvc	0x00e0f413
    7aac:	cfldrdge	mvd15, [r5], {127}	; 0x7f
    7ab0:	vst2.16	{d6,d8}, [r3 :256], r3
    7ab4:			; <UNDEFINED> instruction: 0xf5b23260
    7ab8:	svclt	0x00183f60
    7abc:	svccc	0x0080f5b2
    7ac0:			; <UNDEFINED> instruction: 0xf8d8d006
    7ac4:	subsmi	r2, r3, r4, lsl r0
    7ac8:	svccc	0x0060f413
    7acc:	cfstrdge	mvd15, [r5], {127}	; 0x7f
    7ad0:			; <UNDEFINED> instruction: 0x3010f8d8
    7ad4:			; <UNDEFINED> instruction: 0xf8d86a71
    7ad8:			; <UNDEFINED> instruction: 0xf9b30024
    7adc:	ldmvs	sl, {r1, r2, r3, ip, sp, lr}
    7ae0:			; <UNDEFINED> instruction: 0xf9b33f00
    7ae4:	svclt	0x0018300c
    7ae8:	addmi	r2, r8, #262144	; 0x40000
    7aec:	cfldrsge	mvf15, [pc], #-508	; 78f8 <strspn@plt+0x4d80>
    7af0:			; <UNDEFINED> instruction: 0xf8d86ab1
    7af4:	addmi	r0, r8, #40	; 0x28
    7af8:	cfldrsge	mvf15, [r9], #-508	; 0xfffffe04
    7afc:	strbmi	r9, [r8], -r8, lsl #18
    7b00:	ldrtmi	r9, [r0], r2, lsl #8
    7b04:	stmib	sp, {r0, sl, ip, pc}^
    7b08:	strls	r5, [r0, -r3, lsl #2]
    7b0c:	bne	443374 <strspn@plt+0x4407fc>
    7b10:			; <UNDEFINED> instruction: 0xf9aef7fe
    7b14:	mcrcs	8, 0, r6, cr0, cr6, {1}
    7b18:	cfldrsge	mvf15, [r9], {127}	; 0x7f
    7b1c:			; <UNDEFINED> instruction: 0x2010f8d8
    7b20:	stmdals	r8, {r3, r4, r8, sl, sp}
    7b24:			; <UNDEFINED> instruction: 0xf9b24cc0
    7b28:			; <UNDEFINED> instruction: 0xf9b2100e
    7b2c:	ldrbtmi	r3, [ip], #-12
    7b30:	ldmvs	r2, {r8, fp, ip, sp}
    7b34:			; <UNDEFINED> instruction: 0xf04f9004
    7b38:	svclt	0x00180001
    7b3c:	andls	r2, r2, r1, lsl #2
    7b40:	andcs	r9, r0, r0, lsl #2
    7b44:	bne	4433ac <strspn@plt+0x440834>
    7b48:	strbmi	r9, [r8], -r1
    7b4c:			; <UNDEFINED> instruction: 0xf7fe9503
    7b50:	bmi	fedc6194 <strspn@plt+0xfedc361c>
    7b54:	tstcs	r1, r4, lsl r3
    7b58:			; <UNDEFINED> instruction: 0x4648447a
    7b5c:			; <UNDEFINED> instruction: 0xf7fa9400
    7b60:			; <UNDEFINED> instruction: 0xf8d8ef16
    7b64:	blcs	13b6c <strspn@plt+0x10ff4>
    7b68:	sbchi	pc, sl, r0, asr #32
    7b6c:	tstcs	r0, #176, 20	; 0xb0000
    7b70:	strbmi	r2, [r8], -r1, lsl #2
    7b74:	strls	r4, [r1], #-1146	; 0xfffffb86
    7b78:			; <UNDEFINED> instruction: 0xf7fa9400
    7b7c:	stmiami	sp!, {r3, r8, r9, sl, fp, sp, lr, pc}
    7b80:	vmla.i8	d20, d16, d29
    7b84:	ldrbtmi	r4, [r8], #-519	; 0xfffffdf9
    7b88:			; <UNDEFINED> instruction: 0xf5009b07
    7b8c:	ldrbtmi	r7, [r9], #-156	; 0xffffff64
    7b90:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7b94:	movwcs	r4, #52393	; 0xcca9
    7b98:	smlatbcs	r1, r9, sl, r4
    7b9c:			; <UNDEFINED> instruction: 0x4648447c
    7ba0:	strls	r4, [r0], #-1146	; 0xfffffb86
    7ba4:	mrc	7, 7, APSR_nzcv, cr2, cr10, {7}
    7ba8:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    7bac:			; <UNDEFINED> instruction: 0xf0002b00
    7bb0:	bmi	fe927f30 <strspn@plt+0xfe9253b8>
    7bb4:	andls	r4, r1, #2046820352	; 0x7a000000
    7bb8:	stcmi	3, cr2, [r3], #32
    7bbc:	bmi	fe8cffc8 <strspn@plt+0xfe8cd450>
    7bc0:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    7bc4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    7bc8:	mcr	7, 7, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7bcc:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    7bd0:	blcs	2c7f0 <strspn@plt+0x29c78>
    7bd4:	ldmdage	r3, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    7bd8:	vtst.8	d20, d16, d13
    7bdc:	ldmibmi	sp, {r2, r6, r9, lr}
    7be0:	mrc	4, 0, r4, cr8, cr8, {3}
    7be4:	ldrbtmi	r3, [r9], #-2704	; 0xfffff570
    7be8:	addsvc	pc, r2, r0, lsl #10
    7bec:	mcr	7, 0, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7bf0:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    7bf4:	blcs	2c824 <strspn@plt+0x29cac>
    7bf8:	svcge	0x00eef47e
    7bfc:	movwcs	r4, #19606	; 0x4c96
    7c00:			; <UNDEFINED> instruction: 0x21014a96
    7c04:			; <UNDEFINED> instruction: 0x4648447c
    7c08:	strls	r4, [r0], #-1146	; 0xfffffb86
    7c0c:	mrc	7, 5, APSR_nzcv, cr14, cr10, {7}
    7c10:	ldmibmi	r4, {r0, r1, r4, r7, fp, lr}
    7c14:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    7c18:	cdp	2, 1, cr9, cr11, cr0, {0}
    7c1c:			; <UNDEFINED> instruction: 0xf5003a10
    7c20:	ldrbtmi	r7, [r9], #-134	; 0xffffff7a
    7c24:	subsmi	pc, r9, #64, 4
    7c28:	mcr	7, 6, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7c2c:	mrclt	7, 6, APSR_nzcv, cr12, cr14, {7}
    7c30:	andcs	r4, sl, r9, asr #12
    7c34:	movwcs	r9, #8982	; 0x2316
    7c38:			; <UNDEFINED> instruction: 0xf7fa9315
    7c3c:	stmibmi	sl, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7c40:	andls	r2, r1, #24, 4	; 0x80000001
    7c44:	ldrbtmi	sl, [r9], #-2837	; 0xfffff4eb
    7c48:	smlabbls	r0, r8, sl, r4
    7c4c:	stmibmi	r8, {r3, r6, r9, sl, lr}
    7c50:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
    7c54:			; <UNDEFINED> instruction: 0xf7fd4479
    7c58:	ldrbtmi	pc, [ip], #-3871	; 0xfffff0e1	; <UNPREDICTABLE>
    7c5c:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c60:	strbmi	r4, [r9], -r0, lsr #12
    7c64:			; <UNDEFINED> instruction: 0xf8cd2300
    7c68:	tstls	r5, #88	; 0x58
    7c6c:	svc	0x0048f7fa
    7c70:	andscs	r4, r8, #2113536	; 0x204000
    7c74:	blge	56c480 <strspn@plt+0x569908>
    7c78:	bmi	fe018e64 <strspn@plt+0xfe0162ec>
    7c7c:	strbmi	r9, [r8], -r0, lsl #2
    7c80:	ldrbtmi	r4, [sl], #-2431	; 0xfffff681
    7c84:	ldrbtmi	r4, [r9], #-3199	; 0xfffff381
    7c88:			; <UNDEFINED> instruction: 0xff06f7fd
    7c8c:			; <UNDEFINED> instruction: 0xf7ff447c
    7c90:			; <UNDEFINED> instruction: 0xf8dfb95c
    7c94:			; <UNDEFINED> instruction: 0xf8dfb1f4
    7c98:	ldrbtmi	sl, [fp], #500	; 0x1f4
    7c9c:			; <UNDEFINED> instruction: 0x465944fa
    7ca0:			; <UNDEFINED> instruction: 0xf7fa4650
    7ca4:	ldmdbmi	sl!, {r1, r3, r6, sl, fp, sp, lr, pc}^
    7ca8:	vqdmulh.s<illegal width 8>	d25, d0, d7
    7cac:	ldrbtmi	r3, [r9], #-602	; 0xfffffda6
    7cb0:	teqeq	r3, #67	; 0x43	; <UNPREDICTABLE>
    7cb4:			; <UNDEFINED> instruction: 0xf5019000
    7cb8:	ldmdbmi	r6!, {r2, r3, r4, r7, ip, sp, lr}^
    7cbc:			; <UNDEFINED> instruction: 0xf7fa4479
    7cc0:			; <UNDEFINED> instruction: 0x4659ee34
    7cc4:			; <UNDEFINED> instruction: 0xf7fa4650
    7cc8:			; <UNDEFINED> instruction: 0xf7faec38
    7ccc:			; <UNDEFINED> instruction: 0xf7ffeeb4
    7cd0:			; <UNDEFINED> instruction: 0xf8d8b93c
    7cd4:	movwcc	r3, #4128	; 0x1020
    7cd8:	stmiage	r8, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    7cdc:			; <UNDEFINED> instruction: 0x3014f8d8
    7ce0:	rscsvc	pc, pc, #82837504	; 0x4f00000
    7ce4:	andseq	pc, pc, #192, 4
    7ce8:	tsteq	r4, #201326595	; 0xc000003	; <UNPREDICTABLE>
    7cec:			; <UNDEFINED> instruction: 0xf47f4293
    7cf0:	blls	1b1fec <strspn@plt+0x1af474>
    7cf4:	blcs	22468 <strspn@plt+0x1f8f0>
    7cf8:	ldmge	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    7cfc:	blt	ff585d00 <strspn@plt+0xff583188>
    7d00:	tstcs	r0, #6464	; 0x1940
    7d04:	tstcs	r1, r5, ror #20
    7d08:			; <UNDEFINED> instruction: 0x4648447d
    7d0c:	strls	r4, [r0], #-1146	; 0xfffffb86
    7d10:			; <UNDEFINED> instruction: 0xf7fa9501
    7d14:	stmdami	r2!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    7d18:	vmla.i8	q10, q0, q9
    7d1c:	ldrbtmi	r4, [r8], #-519	; 0xfffffdf9
    7d20:			; <UNDEFINED> instruction: 0xf5009b07
    7d24:	ldrbtmi	r7, [r9], #-156	; 0xffffff64
    7d28:	stcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    7d2c:	mrrcmi	7, 3, lr, lr, cr2	; <UNPREDICTABLE>
    7d30:			; <UNDEFINED> instruction: 0x46292218
    7d34:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    7d38:			; <UNDEFINED> instruction: 0xff68f7fd
    7d3c:	blt	1e05d40 <strspn@plt+0x1e031c8>
    7d40:	movwcs	r6, #22698	; 0x58aa
    7d44:	andscs	r9, r8, r5, lsl r3
    7d48:	blge	567800 <strspn@plt+0x564c88>
    7d4c:			; <UNDEFINED> instruction: 0x3c004957
    7d50:	ldrbtmi	r9, [r9], #-1
    7d54:	svclt	0x00184648
    7d58:			; <UNDEFINED> instruction: 0xf88d2401
    7d5c:	mrrcmi	0, 5, r4, r4, cr8	; <UNPREDICTABLE>
    7d60:	ldrtmi	r9, [r1], -r0, lsl #2
    7d64:	mrc2	7, 4, pc, cr8, cr13, {7}
    7d68:			; <UNDEFINED> instruction: 0xf7ff447c
    7d6c:	blls	2b66f4 <strspn@plt+0x2b3b7c>
    7d70:	ldmdavs	fp, {r1, r5, r9, sl, lr}
    7d74:			; <UNDEFINED> instruction: 0xf43f2b00
    7d78:	bmi	13b39f8 <strspn@plt+0x13b0e80>
    7d7c:			; <UNDEFINED> instruction: 0xe71a447a
    7d80:			; <UNDEFINED> instruction: 0x4631465b
    7d84:	vst1.8	{d20-d22}, [pc :128], r8
    7d88:	strls	r7, [r0], #-553	; 0xfffffdd7
    7d8c:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    7d90:	mrc	4, 0, lr, cr11, cr8, {3}
    7d94:			; <UNDEFINED> instruction: 0x46313a10
    7d98:	vmax.s8	d20, d0, d24
    7d9c:	strls	r4, [r0], #-591	; 0xfffffdb1
    7da0:	mrc	7, 0, APSR_nzcv, cr2, cr10, {7}
    7da4:	mcrlt	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    7da8:	strbmi	r4, [r1], -r3, asr #16
    7dac:			; <UNDEFINED> instruction: 0xf7fa4478
    7db0:			; <UNDEFINED> instruction: 0xf7faecbc
    7db4:	bmi	1082f5c <strspn@plt+0x10803e4>
    7db8:	tstcs	r1, r0, lsl r3
    7dbc:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    7dc0:	strls	r9, [r0], #-1025	; 0xfffffbff
    7dc4:			; <UNDEFINED> instruction: 0xf7fa46b0
    7dc8:	ldmdami	sp!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7dcc:	vmul.i8	d20, d0, d29
    7dd0:	ldrbtmi	r4, [r8], #-519	; 0xfffffdf9
    7dd4:			; <UNDEFINED> instruction: 0xf5009b07
    7dd8:	ldrbtmi	r7, [r9], #-156	; 0xffffff64
    7ddc:	stc	7, cr15, [r8, #-1000]	; 0xfffffc18
    7de0:	svclt	0x009df7fe
    7de4:	andeq	r9, r1, r4, lsr #11
    7de8:	andeq	r9, r1, r0, asr sl
    7dec:			; <UNDEFINED> instruction: 0x000185b0
    7df0:	strheq	r8, [r1], -r0
    7df4:	andeq	r9, r1, r2, asr r5
    7df8:	andeq	r9, r1, r0, lsl #20
    7dfc:	andeq	r8, r1, ip, rrx
    7e00:	andeq	r8, r1, r8, lsl fp
    7e04:	muleq	r1, ip, fp
    7e08:			; <UNDEFINED> instruction: 0x000182b8
    7e0c:	andeq	r8, r1, sl, asr #8
    7e10:	andeq	r8, r1, r0, lsr #5
    7e14:			; <UNDEFINED> instruction: 0x000182b6
    7e18:	andeq	r8, r1, r0, ror #7
    7e1c:	andeq	r9, r1, r2, ror #18
    7e20:	andeq	r8, r1, r2, asr #9
    7e24:	andeq	r7, r1, r6, asr #31
    7e28:	andeq	r8, r1, lr, asr #18
    7e2c:	andeq	r7, r1, r8, asr pc
    7e30:	andeq	r8, r1, ip, lsl r3
    7e34:	andeq	r8, r1, r6, lsl r3
    7e38:	andeq	r7, r1, r2, lsr #28
    7e3c:	andeq	r8, r1, r0, ror #17
    7e40:	andeq	r7, r1, r0, lsl pc
    7e44:	andeq	r7, r1, r4, ror #18
    7e48:			; <UNDEFINED> instruction: 0x000188ba
    7e4c:	andeq	r8, r1, sl, asr #5
    7e50:			; <UNDEFINED> instruction: 0x000182bc
    7e54:	andeq	r7, r1, sl, asr #27
    7e58:	andeq	r8, r1, r8, ror r8
    7e5c:	andeq	r8, r1, ip, lsl #2
    7e60:	andeq	r8, r1, r6, lsl #5
    7e64:	andeq	r7, r1, lr, lsl #27
    7e68:	andeq	r8, r1, lr
    7e6c:	andeq	r8, r1, r4, asr #2
    7e70:	strdeq	r7, [r1], -ip
    7e74:	andeq	r8, r1, r2, lsl r0
    7e78:	ldrdeq	r7, [r1], -ip
    7e7c:	andeq	r8, r1, r6, ror #2
    7e80:	andeq	r7, r1, sl, asr #31
    7e84:	andeq	r7, r1, r0, ror #31
    7e88:	andeq	r8, r1, sl, lsl #2
    7e8c:	andeq	r9, r1, ip, lsl #13
    7e90:	andeq	r8, r1, lr, ror #3
    7e94:	strdeq	r7, [r1], -r4
    7e98:	andeq	r7, r1, r0, lsl r8
    7e9c:	andeq	r8, r1, r4, lsl #3
    7ea0:	andeq	r8, r1, lr, ror r1
    7ea4:	andeq	r7, r1, sl, lsl #25
    7ea8:	andeq	r7, r1, r6, lsr pc
    7eac:	andeq	r7, r1, r2, lsl #30
    7eb0:	andeq	r7, r1, r4, lsl #30
    7eb4:	muleq	r1, ip, r7
    7eb8:	andeq	r7, r1, r0, ror #17
    7ebc:	ldrdeq	r8, [r1], -r2
    7ec0:	andeq	r8, r1, sl, asr #1
    7ec4:	ldrdeq	r7, [r1], -r6
    7ec8:			; <UNDEFINED> instruction: 0x4604b510
    7ecc:			; <UNDEFINED> instruction: 0xf7fa6800
    7ed0:	strtmi	lr, [r0], -r6, lsl #23
    7ed4:			; <UNDEFINED> instruction: 0x4010e8bd
    7ed8:	bllt	1fc5ec8 <strspn@plt+0x1fc3350>
    7edc:	stmdavs	r9, {fp, sp, lr}
    7ee0:	stclt	7, cr15, [r2], {250}	; 0xfa
    7ee4:	push	{r4, r5, r6, r8, r9, fp, lr}
    7ee8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    7eec:	addlt	r4, r5, pc, ror #30
    7ef0:			; <UNDEFINED> instruction: 0xb1bcf8df
    7ef4:	stclmi	6, cr4, [pc], #-84	; 7ea8 <strspn@plt+0x5330>
    7ef8:			; <UNDEFINED> instruction: 0xf853226a
    7efc:	ldrbtmi	r9, [fp], #7
    7f00:	sxtab16mi	r4, r8, ip, ror #8
    7f04:	ldrbmi	r4, [r9], -r6, lsl #12
    7f08:	ldrdvc	pc, [r4], #-137	; 0xffffff77
    7f0c:			; <UNDEFINED> instruction: 0xf1044620
    7f10:			; <UNDEFINED> instruction: 0x463b0a18
    7f14:	bl	1a45f04 <strspn@plt+0x1a4338c>
    7f18:	ldrdcc	pc, [r4], #-137	; 0xffffff77
    7f1c:	ldrbmi	r7, [r0], -ip, lsr #16
    7f20:	subcs	r4, sl, #93323264	; 0x5900000
    7f24:			; <UNDEFINED> instruction: 0xf7fa9303
    7f28:			; <UNDEFINED> instruction: 0x2c0aeb60
    7f2c:	suble	r9, r5, r3, lsl #22
    7f30:	stccs	8, cr13, [r0], {31}
    7f34:	andcs	sp, r1, #1073741853	; 0x4000001d
    7f38:	andls	r4, r0, #93323264	; 0x5900000
    7f3c:	subcs	r4, pc, #80, 12	; 0x5000000
    7f40:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    7f44:	bllt	fe0e5ff8 <strspn@plt+0xfe0e3480>
    7f48:			; <UNDEFINED> instruction: 0x46434a5b
    7f4c:	tstcs	r1, r0, lsr r6
    7f50:			; <UNDEFINED> instruction: 0xf7fa447a
    7f54:	ldmdbmi	r9, {r2, r3, r4, r8, sl, fp, sp, lr, pc}^
    7f58:	ldmdami	r9, {r0, sl, sp}^
    7f5c:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    7f60:	ldrbtmi	r2, [r8], #-637	; 0xfffffd83
    7f64:			; <UNDEFINED> instruction: 0xf7fa9400
    7f68:			; <UNDEFINED> instruction: 0x4620ed30
    7f6c:	pop	{r0, r2, ip, sp, pc}
    7f70:	stccs	15, cr8, [sp], {240}	; 0xf0
    7f74:			; <UNDEFINED> instruction: 0xf1a4d022
    7f78:	sbcslt	r0, r2, #32, 4
    7f7c:	stmdale	r7, {r2, r3, r4, r9, fp, sp}
    7f80:	blx	5038c <strspn@plt+0x4d814>
    7f84:	strmi	pc, [r8], -r2, lsl #4
    7f88:	andmi	pc, r0, r1, asr #5
    7f8c:	tstle	r5, r2, lsl #4
    7f90:	strble	r0, [r6, #-1570]	; 0xfffff9de
    7f94:	tstcs	r0, fp, asr #16
    7f98:	subscs	r9, r8, #0, 2
    7f9c:	ldrbtmi	r4, [r8], #-2378	; 0xfffff6b6
    7fa0:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
    7fa4:	ldc	7, cr15, [r0, #-1000]	; 0xfffffc18
    7fa8:	bmi	123fff8 <strspn@plt+0x123d480>
    7fac:	ldrtmi	r4, [r0], -r3, asr #12
    7fb0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7fb4:			; <UNDEFINED> instruction: 0xf7fa9500
    7fb8:	strb	lr, [ip, sl, ror #25]
    7fbc:	tstcs	r0, r4, asr #16
    7fc0:	subscs	r9, r5, #0, 2
    7fc4:	ldrbtmi	r4, [r8], #-2371	; 0xfffff6bd
    7fc8:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
    7fcc:	ldcl	7, cr15, [ip], #1000	; 0x3e8
    7fd0:			; <UNDEFINED> instruction: 0xf7fa4628
    7fd4:			; <UNDEFINED> instruction: 0xf64aec62
    7fd8:			; <UNDEFINED> instruction: 0xf6ca22ab
    7fdc:	sfmne	f2, 4, [r3], {170}	; 0xaa
    7fe0:	blx	fe8999ee <strspn@plt+0xfe896e76>
    7fe4:	ldmdaeq	fp, {r0, r1, r8, r9, sp}^
    7fe8:	movwcc	r0, #4251	; 0x109b
    7fec:	ldrmi	r9, [r8], -r3, lsl #6
    7ff0:	bl	ff645fe0 <strspn@plt+0xff643468>
    7ff4:	strmi	r9, [r4], -r3, lsl #22
    7ff8:	suble	r2, sl, r0, lsl #16
    7ffc:	strtmi	r4, [r8], -r9, asr #12
    8000:			; <UNDEFINED> instruction: 0xf0074622
    8004:	andcc	pc, r1, r1, asr #16
    8008:	bmi	cfc0e0 <strspn@plt+0xcf9568>
    800c:	ldrtmi	r4, [r0], -r3, asr #12
    8010:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8014:			; <UNDEFINED> instruction: 0xf7fa9400
    8018:			; <UNDEFINED> instruction: 0x4620ecba
    801c:	b	ff7c600c <strspn@plt+0xff7c3494>
    8020:	stclne	7, cr14, [r9], #-612	; 0xfffffd9c
    8024:	blcs	86070 <strspn@plt+0x834f8>
    8028:	streq	pc, [sl], #-418	; 0xfffffe5e
    802c:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    8030:	bcs	1fca5c8 <strspn@plt+0x1fc7a50>
    8034:			; <UNDEFINED> instruction: 0xf044bf88
    8038:	orrlt	r0, r2, r1, lsl #8
    803c:	svclt	0x00082a0d
    8040:	streq	pc, [r1], #-68	; 0xffffffbc
    8044:	rscle	r2, sp, r0, lsl #24
    8048:	tstcs	r0, r4, lsr #16
    804c:	subscs	r9, lr, #0, 2
    8050:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
    8054:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
    8058:	ldc	7, cr15, [r6], #1000	; 0x3e8
    805c:	stmdami	r1!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8060:	tstls	r0, r1, lsl #2
    8064:	stmdbmi	r0!, {r0, r5, r6, r9, sp}
    8068:	andscc	r4, r8, r8, ror r4
    806c:			; <UNDEFINED> instruction: 0xf7fa4479
    8070:	strb	lr, [r7, -ip, lsr #25]!
    8074:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    8078:	b	fec46068 <strspn@plt+0xfec434f0>
    807c:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
    8080:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    8084:	ldrbtmi	r2, [r8], #-627	; 0xfffffd8d
    8088:			; <UNDEFINED> instruction: 0xf7fa9400
    808c:			; <UNDEFINED> instruction: 0x4620ec9e
    8090:	andls	lr, r0, ip, ror #14
    8094:	ldmdbmi	r7, {r0, r1, r3, r4, r5, r9, sl, lr}
    8098:	ldmdami	r7, {r4, r5, r6, r9, sp}
    809c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    80a0:	ldc	7, cr15, [r2], {250}	; 0xfa
    80a4:	strb	r4, [r1, -r0, lsr #12]!
    80a8:	andeq	r5, r3, lr, lsl lr
    80ac:	andeq	r0, r0, r8, asr #4
    80b0:	andeq	r8, r1, sl, ror #1
    80b4:	andeq	r8, r1, r0, asr #7
    80b8:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    80bc:	andeq	r8, r1, sl, lsl #1
    80c0:	andeq	r8, r1, lr, asr r3
    80c4:	andeq	r8, r1, r2, lsr #6
    80c8:	andeq	r8, r1, r6, asr #32
    80cc:	andeq	r8, r1, lr, rrx
    80d0:	strdeq	r8, [r1], -sl
    80d4:	andeq	r8, r1, lr, lsl r0
    80d8:	andeq	r8, r1, r2
    80dc:	andeq	r8, r1, lr, ror #4
    80e0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    80e4:	andeq	r8, r1, r8, asr r2
    80e8:	andeq	r7, r1, ip, ror pc
    80ec:	andeq	r7, r1, r6, ror #30
    80f0:	andeq	r8, r1, sl, lsr r2
    80f4:	andeq	r7, r1, ip, asr #30
    80f8:	andeq	r8, r1, r2, lsr #4
    80fc:	svcmi	0x00f0e92d
    8100:	cdpmi	0, 9, cr11, cr7, cr11, {4}
    8104:	ldcmi	6, cr4, [r7], {136}	; 0x88
    8108:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    810c:	svcmi	0x00974d96
    8110:	ldmdbpl	r4!, {r0, r5, r6, r7, r9, sp}
    8114:			; <UNDEFINED> instruction: 0x4606447d
    8118:	stmdavs	r4!, {r0, r2, r4, r7, fp, lr}
    811c:			; <UNDEFINED> instruction: 0xf04f9409
    8120:	ldmibmi	r4, {sl}
    8124:	ldrbtmi	r5, [r8], #-2543	; 0xfffff611
    8128:	eorcc	r4, r4, ip, lsl r6
    812c:			; <UNDEFINED> instruction: 0xf89d4479
    8130:	ldclvs	0, cr10, [pc], #-320	; 7ff8 <strspn@plt+0x5480>
    8134:			; <UNDEFINED> instruction: 0x463b9d16
    8138:	b	15c6128 <strspn@plt+0x15c35b0>
    813c:	svcvc	0x008ef5b4
    8140:	sbchi	pc, r3, r0
    8144:			; <UNDEFINED> instruction: 0xf240dc2b
    8148:	addsmi	r1, ip, #67108864	; 0x4000000
    814c:			; <UNDEFINED> instruction: 0xf5b4d061
    8150:	smlalbble	r7, r5, r1, pc	; <UNPREDICTABLE>
    8154:			; <UNDEFINED> instruction: 0x46499a15
    8158:			; <UNDEFINED> instruction: 0xf0064640
    815c:			; <UNDEFINED> instruction: 0x4683fab9
    8160:	eorsle	r2, sp, r0, lsl #16
    8164:			; <UNDEFINED> instruction: 0xb1b46904
    8168:			; <UNDEFINED> instruction: 0xf9b468a2
    816c:			; <UNDEFINED> instruction: 0xf9b4300c
    8170:			; <UNDEFINED> instruction: 0xf1ba100e
    8174:			; <UNDEFINED> instruction: 0xf0000f00
    8178:	blx	fec68490 <strspn@plt+0xfec65918>
    817c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    8180:	strls	r9, [r2, #-2069]	; 0xfffff7eb
    8184:	andne	lr, r0, sp, asr #19
    8188:	ldrtmi	r4, [r0], -r1, asr #12
    818c:			; <UNDEFINED> instruction: 0xffb6f7ff
    8190:	stccs	8, cr6, [r0], {36}	; 0x24
    8194:	ldrbmi	sp, [r8], -r8, ror #3
    8198:	blx	5441ba <strspn@plt+0x541642>
    819c:			; <UNDEFINED> instruction: 0xf5b4e008
    81a0:			; <UNDEFINED> instruction: 0xd11d7f95
    81a4:			; <UNDEFINED> instruction: 0x46294a74
    81a8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    81ac:	mrc2	7, 4, pc, cr10, cr15, {7}
    81b0:			; <UNDEFINED> instruction: 0x463b4872
    81b4:	vst2.16	{d20,d22}, [pc :256], r2
    81b8:	ldrbtmi	r7, [r8], #-647	; 0xfffffd79
    81bc:	eorcc	r4, r4, r9, ror r4
    81c0:	bl	5c61b0 <strspn@plt+0x5c3638>
    81c4:	blmi	19dab88 <strspn@plt+0x19d8010>
    81c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81cc:	blls	26223c <strspn@plt+0x25f6c4>
    81d0:			; <UNDEFINED> instruction: 0xf04f405a
    81d4:			; <UNDEFINED> instruction: 0xf0400300
    81d8:	mullt	fp, ip, r0
    81dc:	svchi	0x00f0e8bd
    81e0:	svceq	0x0000f1ba
    81e4:	blmi	1a3c7d8 <strspn@plt+0x1a39c60>
    81e8:	bmi	1a193dc <strspn@plt+0x1a16864>
    81ec:	tstcs	r1, r8, lsl #16
    81f0:	andls	pc, r0, sp, asr #17
    81f4:			; <UNDEFINED> instruction: 0xf7fa447a
    81f8:	andcc	lr, r1, r2, asr #21
    81fc:	addhi	pc, fp, r0
    8200:	strtmi	r9, [r9], -r8, lsl #20
    8204:			; <UNDEFINED> instruction: 0xf7ff4630
    8208:	stmdals	r8, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    820c:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8210:			; <UNDEFINED> instruction: 0xf8d9e7ce
    8214:	blcs	1423c <strspn@plt+0x116c4>
    8218:	ldmdavs	r8, {r0, r1, r2, r5, r6, ip, lr, pc}
    821c:	blx	fee44248 <strspn@plt+0xfee416d0>
    8220:	ldrdcs	pc, [r8], -r9
    8224:	bcs	19a38 <strspn@plt+0x16ec0>
    8228:	addshi	pc, r4, r0
    822c:	ldrd	pc, [r0, #-143]!	; 0xffffff71
    8230:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    8234:	ldrbtmi	r6, [lr], #2132	; 0x854
    8238:			; <UNDEFINED> instruction: 0xf1ba44fc
    823c:	cmple	ip, r0, lsl #30
    8240:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    8244:	ldmib	r9, {r3, r4, r5, r6, r7, sl, lr}^
    8248:	bcs	8a50 <strspn@plt+0x5ed8>
    824c:	ldmdbmi	r3, {r0, r2, r3, r4, r6, ip, lr, pc}^
    8250:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8254:	tstcs	r1, r5, lsl #4
    8258:	andls	r4, r4, r1, asr sl
    825c:	ldrbtmi	sl, [sl], #-2056	; 0xfffff7f8
    8260:	stmdagt	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8264:	str	lr, [r0], #-2509	; 0xfffff633
    8268:	b	fe246258 <strspn@plt+0xfe2436e0>
    826c:	bicle	r3, r7, r1
    8270:	teqhi	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    8274:	ldrbtmi	r4, [r8], #3404	; 0xd4c
    8278:	ldrbtmi	r4, [sp], #-3660	; 0xfffff1b4
    827c:	strbmi	r4, [r1], -ip, asr #24
    8280:			; <UNDEFINED> instruction: 0x4628447e
    8284:			; <UNDEFINED> instruction: 0xf7fa447c
    8288:			; <UNDEFINED> instruction: 0x4631e958
    828c:	strmi	r3, [r1], r4, lsr #8
    8290:			; <UNDEFINED> instruction: 0xf7fa4628
    8294:	stmdbmi	r7, {r1, r4, r6, r8, fp, sp, lr, pc}^
    8298:	msreq	CPSR_x, #71	; 0x47
    829c:	ldrbtmi	r2, [r9], #-755	; 0xfffffd0d
    82a0:	andls	pc, r0, sp, asr #17
    82a4:	andmi	lr, r1, sp, asr #19
    82a8:			; <UNDEFINED> instruction: 0xf7fa4620
    82ac:			; <UNDEFINED> instruction: 0x4641eb3e
    82b0:			; <UNDEFINED> instruction: 0xf7fa4628
    82b4:	ldrtmi	lr, [r1], -r2, asr #18
    82b8:	strtmi	r4, [r8], -r6, lsl #12
    82bc:	ldmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82c0:	strmi	r4, [r2], -r1, lsr #12
    82c4:			; <UNDEFINED> instruction: 0xf7fa4630
    82c8:			; <UNDEFINED> instruction: 0xf1baea30
    82cc:	tstle	r9, r0, lsl #30
    82d0:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    82d4:	ldrtmi	r4, [r0], -r9, lsr #12
    82d8:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    82dc:	blmi	e02084 <strspn@plt+0xdff50c>
    82e0:			; <UNDEFINED> instruction: 0xe782447b
    82e4:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    82e8:	blmi	dc22c0 <strspn@plt+0xdbf748>
    82ec:			; <UNDEFINED> instruction: 0x461c447b
    82f0:			; <UNDEFINED> instruction: 0x469c469e
    82f4:	svceq	0x0000f1ba
    82f8:			; <UNDEFINED> instruction: 0xf8dfd0a2
    82fc:	ldrbtmi	r8, [r8], #204	; 0xcc
    8300:	stmdbcc	r0, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    8304:	tstcs	r1, r8, lsl pc
    8308:	ldmdbmi	r0!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    830c:			; <UNDEFINED> instruction: 0x460a4479
    8310:			; <UNDEFINED> instruction: 0xf7fae79f
    8314:			; <UNDEFINED> instruction: 0xf8dfe9b8
    8318:	stcmi	0, cr8, [lr, #-736]!	; 0xfffffd20
    831c:	mcrmi	4, 1, r4, cr14, cr8, {7}
    8320:	cfstrsmi	mvf4, [lr], #-500	; 0xfffffe0c
    8324:	ldrbtmi	r4, [lr], #-1601	; 0xfffff9bf
    8328:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    832c:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8330:	strtcc	r4, [r4], #-1585	; 0xfffff9cf
    8334:	strtmi	r4, [r8], -r1, lsl #13
    8338:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    833c:			; <UNDEFINED> instruction: 0xf0474928
    8340:	vst2.8	{d16-d19}, [pc :128], r2
    8344:	ldrbtmi	r7, [r9], #-643	; 0xfffffd7d
    8348:	andls	pc, r0, sp, asr #17
    834c:	andmi	lr, r1, sp, asr #19
    8350:	str	r4, [sl, r0, lsr #12]!
    8354:	ldrbtmi	r4, [ip], #-3107	; 0xfffff3dd
    8358:	strtmi	r4, [r4], r6, lsr #13
    835c:	svclt	0x0000e76d
    8360:	strdeq	r5, [r3], -lr
    8364:	andeq	r0, r0, r0, asr r2
    8368:	strdeq	r5, [r3], -r4
    836c:	andeq	r0, r0, r8, asr #4
    8370:	muleq	r1, sl, r1
    8374:			; <UNDEFINED> instruction: 0x00017ebc
    8378:	ldrdeq	r8, [r1], -r2
    837c:	andeq	r8, r1, r6, lsl #2
    8380:	andeq	r7, r1, ip, lsr #28
    8384:	andeq	r5, r3, r0, asr #22
    8388:	muleq	r1, r4, r2
    838c:			; <UNDEFINED> instruction: 0x000188b4
    8390:	andeq	r8, r1, lr, asr #7
    8394:	andeq	r8, r1, ip, lsl #6
    8398:	andeq	r8, r1, r8, lsr r2
    839c:	strdeq	r8, [r1], -r4
    83a0:	ldrdeq	r7, [r1], -sl
    83a4:	andeq	r7, r1, r6, lsl #4
    83a8:	andeq	r9, r1, lr, lsr #1
    83ac:	andeq	r6, r1, r0, ror #25
    83b0:	andeq	r8, r1, ip, lsr r0
    83b4:	andeq	r7, r1, sl, asr #26
    83b8:	andeq	r7, r1, r6, lsl #17
    83bc:	andeq	r8, r1, ip, lsr r3
    83c0:	andeq	r7, r1, sl, asr #26
    83c4:	muleq	r1, r0, r1
    83c8:	andeq	r8, r1, lr, lsl r3
    83cc:	andeq	r8, r1, r0, ror r1
    83d0:	andeq	r7, r1, r0, ror #2
    83d4:	andeq	r9, r1, r8
    83d8:	andeq	r6, r1, sl, lsr ip
    83dc:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    83e0:	andeq	r7, r1, r2, lsr #25
    83e4:	andeq	r8, r1, r6, lsr #2
    83e8:	mvnsmi	lr, #737280	; 0xb4000
    83ec:	mrrcmi	0, 8, fp, r4, cr7
    83f0:	bmi	1519c0c <strspn@plt+0x1517094>
    83f4:	blmi	15195ec <strspn@plt+0x1516a74>
    83f8:	stmiapl	r2!, {r2, r4, r6, r8, r9, sl, fp, lr}
    83fc:	mrcmi	4, 2, r4, cr4, cr11, {3}
    8400:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    8404:			; <UNDEFINED> instruction: 0xf04f9205
    8408:	ldmdbmi	r2, {r9}^
    840c:	ldrbtmi	r5, [lr], #-2527	; 0xfffff621
    8410:	eorseq	pc, r8, r6, lsl #2
    8414:	addcs	r4, r9, #2030043136	; 0x79000000
    8418:	ldrdhi	pc, [r4], #-135	; 0xffffff79
    841c:			; <UNDEFINED> instruction: 0xf7fa4643
    8420:	stmdavs	r4!, {r2, r5, r6, r7, fp, sp, lr, pc}
    8424:	eorsle	r2, lr, r0, lsl #24
    8428:	svcmi	0x004c4e4b
    842c:	teqls	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    8430:	ldrbtmi	r4, [pc], #-1150	; 8438 <strspn@plt+0x58c0>
    8434:			; <UNDEFINED> instruction: 0xe01a44f9
    8438:	eorle	r2, lr, fp, lsr #18
    843c:	eorle	r2, pc, sp, lsr #18
    8440:	ldrbtmi	r4, [r9], #-2376	; 0xfffff6b8
    8444:	strmi	r9, [r3], -r1, lsl #4
    8448:	stmdage	r4, {r0, r1, r2, r6, r9, fp, lr}
    844c:	mrscs	r9, (UNDEF: 17)
    8450:			; <UNDEFINED> instruction: 0xf7fa447a
    8454:	mulcc	r1, r4, r9
    8458:	bls	13c570 <strspn@plt+0x1399f8>
    845c:			; <UNDEFINED> instruction: 0x46284631
    8460:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    8464:			; <UNDEFINED> instruction: 0xf7fa9804
    8468:	stmdavs	r4!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    846c:			; <UNDEFINED> instruction: 0xf9b4b1dc
    8470:	vqadd.s8	d18, d0, d8
    8474:	addsmi	r1, sl, #603979776	; 0x24000000
    8478:	stmiavs	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    847c:	stmiavs	r0!, {r0, r5, r7, r9, sl, fp, ip, sp, lr}
    8480:	bicsle	r2, r9, r0, lsl #20
    8484:	tstlt	r9, fp, asr #12
    8488:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    848c:	ldrtmi	r9, [sl], -r0
    8490:	tstcs	r1, r4, lsl #16
    8494:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8498:	ldmdbmi	r5!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    849c:			; <UNDEFINED> instruction: 0xe7d14479
    84a0:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    84a4:	strtmi	lr, [r8], -lr, asr #15
    84a8:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84ac:			; <UNDEFINED> instruction: 0x46434932
    84b0:	ldrbtmi	r2, [r9], #-672	; 0xfffffd60
    84b4:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    84b8:	eorseq	pc, r8, r1, lsl #2
    84bc:	stmdbeq	r4!, {r0, r1, r2, r3, r5, r8, fp, lr}^
    84c0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    84c4:	b	fe0464b4 <strspn@plt+0xfe04393c>
    84c8:	blmi	79ad84 <strspn@plt+0x79820c>
    84cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84d0:	blls	162540 <strspn@plt+0x15f9c8>
    84d4:			; <UNDEFINED> instruction: 0xf04f405a
    84d8:			; <UNDEFINED> instruction: 0xd12f0300
    84dc:	andlt	r4, r7, r0, lsr #12
    84e0:	mvnshi	lr, #12386304	; 0xbd0000
    84e4:	stcmi	15, cr4, [r8, #-156]!	; 0xffffff64
    84e8:	mcrmi	4, 1, r4, cr8, cr15, {3}
    84ec:	cfstrsmi	mvf4, [r8], #-500	; 0xfffffe0c
    84f0:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    84f4:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    84f8:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84fc:	ldrtcc	r4, [r8], #-1585	; 0xfffff9cf
    8500:	strtmi	r4, [r8], -r1, lsl #13
    8504:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8508:	addscs	r4, r9, #557056	; 0x88000
    850c:	msreq	CPSR_x, #72	; 0x48
    8510:			; <UNDEFINED> instruction: 0xf8cd4479
    8514:	stmib	sp, {ip, pc}^
    8518:	strtmi	r4, [r0], -r1
    851c:	b	14650c <strspn@plt+0x143994>
    8520:			; <UNDEFINED> instruction: 0x46284639
    8524:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8528:			; <UNDEFINED> instruction: 0x46064631
    852c:			; <UNDEFINED> instruction: 0xf7fa4628
    8530:	strtmi	lr, [r1], -r4, lsl #16
    8534:	ldrtmi	r4, [r0], -r2, lsl #12
    8538:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    853c:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8540:	andeq	r5, r3, r4, lsl r9
    8544:	andeq	r0, r0, r0, asr r2
    8548:	andeq	r5, r3, ip, lsl #18
    854c:	andeq	r0, r0, r8, asr #4
    8550:			; <UNDEFINED> instruction: 0x00017eb2
    8554:	ldrdeq	r7, [r1], -r4
    8558:	andeq	r7, r1, r0, lsr ip
    855c:	andeq	r8, r1, r6, ror r6
    8560:	andeq	r8, r1, r8, ror #3
    8564:	andeq	r7, r1, r2, lsl ip
    8568:	andeq	r7, r1, r8, lsl #24
    856c:	strdeq	r7, [r1], -r2
    8570:			; <UNDEFINED> instruction: 0x00017bb0
    8574:	andeq	r7, r1, lr, lsr #23
    8578:	andeq	r7, r1, lr, lsl #28
    857c:	andeq	r7, r1, r6, lsr #22
    8580:	andeq	r5, r3, ip, lsr r8
    8584:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    8588:	andeq	r8, r1, ip, lsr lr
    858c:	andeq	r6, r1, lr, ror #20
    8590:	andeq	r7, r1, sl, asr #27
    8594:	ldrdeq	r7, [r1], -r8
    8598:	svcmi	0x00f0e92d
    859c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    85a0:	ldrmi	r8, [r0], r8, lsl #22
    85a4:	blpl	1646928 <strspn@plt+0x1643db0>
    85a8:	blmi	164692c <strspn@plt+0x1643db4>
    85ac:			; <UNDEFINED> instruction: 0xf8df447d
    85b0:	addslt	r3, pc, r8, asr fp	; <UNPREDICTABLE>
    85b4:	blvc	1546938 <strspn@plt+0x1543dc0>
    85b8:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    85bc:	blpl	1446940 <strspn@plt+0x1443dc8>
    85c0:	ldrls	r6, [sp], #-2084	; 0xfffff7dc
    85c4:	streq	pc, [r0], #-79	; 0xffffffb1
    85c8:			; <UNDEFINED> instruction: 0xf8df9205
    85cc:	vqdmulh.s<illegal width 8>	q10, q0, q4
    85d0:	ldmdbpl	r8, {r0, r1, r3, r4, r5, r6, r9, sp}^
    85d4:			; <UNDEFINED> instruction: 0xf8df460d
    85d8:	ldrbtmi	r6, [ip], #-2880	; 0xfffff4c0
    85dc:	cfstrdvs	mvd3, [r1], {76}	; 0x4c
    85e0:	andls	r4, r8, lr, ror r4
    85e4:	ldmibpl	pc, {r5, r9, sl, lr}^	; <UNPREDICTABLE>
    85e8:	ldrtmi	r9, [r1], -sl, lsl #2
    85ec:			; <UNDEFINED> instruction: 0xf8d79b0a
    85f0:	strls	r9, [lr, -r0]
    85f4:	svc	0x00f8f7f9
    85f8:			; <UNDEFINED> instruction: 0x3018f8d8
    85fc:			; <UNDEFINED> instruction: 0xf0002b00
    8600:	cmnlt	r5, r0, asr #15
    8604:	blcs	b666b8 <strspn@plt+0xb63b40>
    8608:			; <UNDEFINED> instruction: 0xf8dfd054
    860c:			; <UNDEFINED> instruction: 0x46281b10
    8610:			; <UNDEFINED> instruction: 0xf7fa4479
    8614:			; <UNDEFINED> instruction: 0x4681ea32
    8618:			; <UNDEFINED> instruction: 0xf0002800
    861c:			; <UNDEFINED> instruction: 0xf8df86f9
    8620:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    8624:			; <UNDEFINED> instruction: 0xf984f011
    8628:			; <UNDEFINED> instruction: 0xf8df9b05
    862c:	bhi	16d3214 <strspn@plt+0x16d069c>
    8630:			; <UNDEFINED> instruction: 0xf013447a
    8634:	andsvs	r0, r0, r1, lsl #10
    8638:	ldrthi	pc, [lr], -r0	; <UNPREDICTABLE>
    863c:	ldrle	r0, [sp, #-1884]!	; 0xfffff8a4
    8640:	bcc	ff9469c4 <strspn@plt+0xff943e4c>
    8644:	bne	ff9469c8 <strspn@plt+0xff943e50>
    8648:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    864c:			; <UNDEFINED> instruction: 0xf0116818
    8650:	strbmi	pc, [r8], -r5, asr #23	; <UNPREDICTABLE>
    8654:	svc	0x00a8f7f9
    8658:			; <UNDEFINED> instruction: 0xf7f94648
    865c:	blls	3c4594 <strspn@plt+0x3c1a1c>
    8660:	strbmi	r6, [fp, #-2075]	; 0xfffff7e5
    8664:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    8668:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
    866c:	strbmi	sp, [r8], -r2
    8670:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8674:	beq	fee469f8 <strspn@plt+0xfee43e80>
    8678:	addscs	pc, sl, #64, 4
    867c:	bne	fed46a00 <strspn@plt+0xfed43e88>
    8680:	blls	299868 <strspn@plt+0x296cf0>
    8684:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
    8688:			; <UNDEFINED> instruction: 0xf7fa9400
    868c:			; <UNDEFINED> instruction: 0xf8dfe99e
    8690:			; <UNDEFINED> instruction: 0xf8df2aa8
    8694:	ldrbtmi	r3, [sl], #-2672	; 0xfffff590
    8698:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    869c:	subsmi	r9, sl, sp, lsl fp
    86a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    86a4:	strhi	pc, [r5, r0, asr #32]
    86a8:	andslt	r4, pc, r0, lsr #12
    86ac:	blhi	2439a8 <strspn@plt+0x240e30>
    86b0:	svchi	0x00f0e8bd
    86b4:	blcs	26868 <strspn@plt+0x23cf0>
    86b8:			; <UNDEFINED> instruction: 0xe7a6d0b1
    86bc:	vqdmulh.s<illegal width 8>	d25, d0, d8
    86c0:			; <UNDEFINED> instruction: 0xf8df2269
    86c4:			; <UNDEFINED> instruction: 0xf8df4a78
    86c8:	mrrcvs	10, 7, r1, fp, cr8
    86cc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    86d0:	addeq	pc, r0, r4, lsl #2
    86d4:	bcc	fe443f08 <strspn@plt+0xfe441390>
    86d8:	svc	0x0086f7f9
    86dc:	ldrdcc	pc, [r0], -sl
    86e0:	blcs	2d30c <strspn@plt+0x2a794>
    86e4:	mvnhi	pc, #0
    86e8:	orrseq	pc, r8, #4, 2
    86ec:	bcs	1546a70 <strspn@plt+0x1543ef8>
    86f0:	bge	443f24 <strspn@plt+0x4413ac>
    86f4:	cfmadd32	mvax6, mvfx4, mvfx10, mvfx11
    86f8:			; <UNDEFINED> instruction: 0xf8df3a90
    86fc:	ldrbtmi	r3, [sl], #-2636	; 0xfffff5b4
    8700:	adccc	r4, ip, #2063597568	; 0x7b000000
    8704:	mcr	3, 0, r3, cr9, cr8, {5}
    8708:	vmov	s21, r2
    870c:	blls	216f54 <strspn@plt+0x2143dc>
    8710:	eorcs	pc, r6, #64, 4
    8714:	bne	d46a98 <strspn@plt+0xd43f20>
    8718:	beq	fe443f88 <strspn@plt+0xfe441410>
    871c:	ldrbtmi	r6, [r9], #-3163	; 0xfffff3a5
    8720:	bls	443f94 <strspn@plt+0x44141c>
    8724:			; <UNDEFINED> instruction: 0xf7f9930f
    8728:	blls	2844b0 <strspn@plt+0x281938>
    872c:	movwls	r6, #31003	; 0x791b
    8730:			; <UNDEFINED> instruction: 0xf0002b00
    8734:	blls	1e95c8 <strspn@plt+0x1e6a50>
    8738:			; <UNDEFINED> instruction: 0x8014f8d3
    873c:	svceq	0x0000f1b8
    8740:	orrshi	pc, r6, #0
    8744:	bcc	246ac8 <strspn@plt+0x243f50>
    8748:	bcs	246acc <strspn@plt+0x243f54>
    874c:			; <UNDEFINED> instruction: 0x33ac447b
    8750:	andls	r4, ip, #2046820352	; 0x7a000000
    8754:	bcc	443f80 <strspn@plt+0x441408>
    8758:	bls	16f384 <strspn@plt+0x16c80c>
    875c:	ldrdge	pc, [r0], -r8
    8760:	ldmibvs	r2, {r0, r1, r3, r4, r7, fp, sp, lr}
    8764:			; <UNDEFINED> instruction: 0xf9b39206
    8768:			; <UNDEFINED> instruction: 0xf5b2200c
    876c:	svclt	0x00087f8e
    8770:	andle	r9, r0, ip, lsl #24
    8774:	blls	2229ec <strspn@plt+0x21fe74>
    8778:	rscvc	pc, sp, #1325400064	; 0x4f000000
    877c:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8780:	beq	443fec <strspn@plt+0x441474>
    8784:	ldrbtmi	r6, [r9], #-3163	; 0xfffff3a5
    8788:	bcc	443fb0 <strspn@plt+0x441438>
    878c:	svc	0x002cf7f9
    8790:			; <UNDEFINED> instruction: 0xf7fa4620
    8794:	subeq	lr, r0, r2, lsl #17
    8798:	strbeq	pc, [r1], -r0, lsl #2	; <UNPREDICTABLE>
    879c:			; <UNDEFINED> instruction: 0xf7fa4630
    87a0:	strmi	lr, [r7], -r2, lsl #16
    87a4:			; <UNDEFINED> instruction: 0xf0002800
    87a8:			; <UNDEFINED> instruction: 0xf8df8630
    87ac:	bge	496e74 <strspn@plt+0x4942fc>
    87b0:	ldrbtmi	r9, [fp], #-1042	; 0xfffffbee
    87b4:	mcr	6, 0, r4, cr8, cr1, {0}
    87b8:	movwls	r2, #47760	; 0xba90
    87bc:			; <UNDEFINED> instruction: 0xf0116818
    87c0:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    87c4:	strbhi	pc, [pc], #-0	; 87cc <strspn@plt+0x5c54>	; <UNPREDICTABLE>
    87c8:	stmdavc	r2!, {r0, r2, r6, r7, fp, sp, lr}
    87cc:	eorsle	r2, lr, r0, lsl #20
    87d0:	ldrtmi	r4, [fp], -r1, lsr #12
    87d4:	cdpeq	0, 5, cr15, cr12, cr15, {2}
    87d8:			; <UNDEFINED> instruction: 0xf1a2940b
    87dc:	mrrcne	12, 2, r0, r8, cr0
    87e0:	svceq	0x003cf1bc
    87e4:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    87e8:	ldccs	0, cr15, [pc], {12}
    87ec:	stccs	7, cr2, [ip], #-156	; 0xffffff64
    87f0:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    87f4:	stccs	7, cr2, [r7], #-176	; 0xffffff50
    87f8:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    87fc:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8800:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8804:	stccs	7, cr2, [r7], #-176	; 0xffffff50
    8808:	stccs	12, cr2, [ip], #-156	; 0xffffff64
    880c:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8810:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8814:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8818:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    881c:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8820:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    8824:	eoreq	r2, r7, ip, lsr #24
    8828:	addmi	r9, ip, #2816	; 0xb00
    882c:			; <UNDEFINED> instruction: 0xf891d004
    8830:			; <UNDEFINED> instruction: 0xf1bcc001
    8834:	tstle	r4, r0, lsl #30
    8838:			; <UNDEFINED> instruction: 0x4603469c
    883c:	bl	c6874 <strspn@plt+0xc3cfc>
    8840:	andsvc	r4, sl, r0, ror #12
    8844:	svccs	0x0001f811
    8848:			; <UNDEFINED> instruction: 0x4603b112
    884c:	ldrtmi	lr, [r8], -r5, asr #15
    8850:	andvc	r2, r3, r0, lsl #6
    8854:	orrlt	r6, r3, fp, ror #16
    8858:			; <UNDEFINED> instruction: 0xf8df1bc1
    885c:	bne	1d92c74 <strspn@plt+0x1d900fc>
    8860:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    8864:	mvnscc	pc, #79	; 0x4f
    8868:	ldrtmi	r9, [r1], -r0, lsl #4
    886c:			; <UNDEFINED> instruction: 0xf7fa2201
    8870:	addmi	lr, r6, #2064384	; 0x1f8000
    8874:	orrshi	pc, r3, #64, 4
    8878:			; <UNDEFINED> instruction: 0xf8df686b
    887c:	mrrcne	8, 14, r1, sl, cr8
    8880:	beq	fe4440ec <strspn@plt+0xfe441574>
    8884:	ldrbtmi	r6, [r9], #-106	; 0xffffff96
    8888:	bcc	4440f0 <strspn@plt+0x441578>
    888c:	andvc	pc, r5, #1325400064	; 0x4f000000
    8890:			; <UNDEFINED> instruction: 0xf7f99700
    8894:	blls	1c42f4 <strspn@plt+0x1c177c>
    8898:	stmiacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    889c:	tstcs	r1, r1, lsl r8
    88a0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    88a4:			; <UNDEFINED> instruction: 0xf7f9463b
    88a8:	andcc	lr, r1, sl, ror #30
    88ac:			; <UNDEFINED> instruction: 0x83aaf000
    88b0:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    88b4:			; <UNDEFINED> instruction: 0xf8df4658
    88b8:	bls	45aba0 <strspn@plt+0x458028>
    88bc:			; <UNDEFINED> instruction: 0xf7ff4479
    88c0:	ldrbtmi	pc, [ip], #-2833	; 0xfffff4ef	; <UNPREDICTABLE>
    88c4:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    88c8:			; <UNDEFINED> instruction: 0x46214658
    88cc:	ldrbtmi	r9, [sl], #-1030	; 0xfffffbfa
    88d0:	blx	2468d6 <strspn@plt+0x243d5e>
    88d4:	stmiacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    88d8:	ldrbmi	r9, [r8], -r6, lsl #18
    88dc:			; <UNDEFINED> instruction: 0xf7ff447a
    88e0:			; <UNDEFINED> instruction: 0xf8dffb01
    88e4:			; <UNDEFINED> instruction: 0x463a1898
    88e8:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    88ec:	blx	ffec68f0 <strspn@plt+0xffec3d78>
    88f0:			; <UNDEFINED> instruction: 0xf7f94638
    88f4:	ldmdals	r1, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    88f8:	mrc	7, 3, APSR_nzcv, cr0, cr9, {7}
    88fc:	ldmvs	ip, {r0, r3, r8, r9, fp, ip, pc}
    8900:			; <UNDEFINED> instruction: 0xf8dfb1b4
    8904:	vst2.16	{d22-d23}, [pc :256], ip
    8908:	ldrbtmi	r7, [lr], #-1424	; 0xfffffa70
    890c:			; <UNDEFINED> instruction: 0x300cf9b4
    8910:	stmiavs	r2!, {r0, r3, r6, r9, sl, lr}
    8914:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    8918:			; <UNDEFINED> instruction: 0xf9b45601
    891c:	svccc	0x0000700e
    8920:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    8924:			; <UNDEFINED> instruction: 0xf7ff9700
    8928:	stmdavs	r4!, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    892c:	mvnle	r2, r0, lsl #24
    8930:	ldmvs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}^
    8934:			; <UNDEFINED> instruction: 0xf8dfb1b4
    8938:	vst2.16	{d22-d23}, [pc], ip
    893c:	ldrbtmi	r7, [lr], #-1423	; 0xfffffa71
    8940:			; <UNDEFINED> instruction: 0x300cf9b4
    8944:	stmiavs	r2!, {r0, r3, r6, r9, sl, lr}
    8948:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    894c:			; <UNDEFINED> instruction: 0xf9b45601
    8950:	svccc	0x0000700e
    8954:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    8958:			; <UNDEFINED> instruction: 0xf7ff9700
    895c:	stmdavs	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8960:	mvnle	r2, r0, lsl #24
    8964:	vqdmulh.s<illegal width 8>	d25, d0, d8
    8968:			; <UNDEFINED> instruction: 0xf8df121f
    896c:	mrc	8, 0, r1, cr10, cr12, {0}
    8970:	vmovvs	r0, fp, s0, s1
    8974:	cfstrsls	mvf4, [r7], {121}	; 0x79
    8978:			; <UNDEFINED> instruction: 0xf7f99306
    897c:			; <UNDEFINED> instruction: 0xf8d8ee36
    8980:			; <UNDEFINED> instruction: 0xf1043008
    8984:	bicslt	r0, fp, ip, lsl r7
    8988:	biclt	r6, ip, ip, lsl r8
    898c:	ubfxvs	pc, pc, #17, #29
    8990:	strne	pc, [r1, #-576]!	; 0xfffffdc0
    8994:			; <UNDEFINED> instruction: 0xf9b4447e
    8998:	strbmi	r3, [r9], -ip
    899c:	ldrbmi	r6, [r8], -r2, lsr #17
    89a0:	strpl	lr, [r1], -sp, asr #19
    89a4:			; <UNDEFINED> instruction: 0xc00ef9b4
    89a8:	stfeqd	f7, [r0], {188}	; 0xbc
    89ac:			; <UNDEFINED> instruction: 0xf04fbf18
    89b0:			; <UNDEFINED> instruction: 0xf8cd0c01
    89b4:			; <UNDEFINED> instruction: 0xf7ffc000
    89b8:	stmdavs	r4!, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    89bc:	mvnle	r2, r0, lsl #24
    89c0:	ldrdcc	pc, [ip], -r8
    89c4:	ldmdavs	ip, {r0, r1, r3, r4, r6, r7, r8, ip, sp, pc}
    89c8:			; <UNDEFINED> instruction: 0xf8dfb1cc
    89cc:	vabd.s8	q11, q8, q2
    89d0:	ldrbtmi	r1, [lr], #-1313	; 0xfffffadf
    89d4:			; <UNDEFINED> instruction: 0x300cf9b4
    89d8:	stmiavs	r2!, {r0, r3, r6, r9, sl, lr}
    89dc:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    89e0:			; <UNDEFINED> instruction: 0xf9b45601
    89e4:			; <UNDEFINED> instruction: 0xf1bcc00e
    89e8:	svclt	0x00180c00
    89ec:	stceq	0, cr15, [r1], {79}	; 0x4f
    89f0:	andgt	pc, r0, sp, asr #17
    89f4:	blx	fe0c69fa <strspn@plt+0xfe0c3e82>
    89f8:	stccs	8, cr6, [r0], {36}	; 0x24
    89fc:			; <UNDEFINED> instruction: 0xf8d8d1ea
    8a00:	movwcc	r3, #4124	; 0x101c
    8a04:			; <UNDEFINED> instruction: 0xf108d032
    8a08:			; <UNDEFINED> instruction: 0xf7f9001c
    8a0c:			; <UNDEFINED> instruction: 0x4603ef94
    8a10:			; <UNDEFINED> instruction: 0xf0002800
    8a14:			; <UNDEFINED> instruction: 0xf8df8358
    8a18:	ldcge	7, cr2, [r9], {124}	; 0x7c
    8a1c:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    8a20:			; <UNDEFINED> instruction: 0xf7f94620
    8a24:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    8a28:	movthi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
    8a2c:			; <UNDEFINED> instruction: 0x5768f8df
    8a30:			; <UNDEFINED> instruction: 0x4768f8df
    8a34:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    8a38:	strtmi	r4, [r0], -r9, lsr #12
    8a3c:	ldcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    8a40:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    8a44:	vqdmulh.s<illegal width 8>	d25, d0, d6
    8a48:	ldrbtmi	r1, [r9], #-567	; 0xfffffdc9
    8a4c:	msreq	CPSR_xc, #67	; 0x43
    8a50:			; <UNDEFINED> instruction: 0xf1019000
    8a54:			; <UNDEFINED> instruction: 0xf8df00b8
    8a58:	ldrbtmi	r1, [r9], #-1868	; 0xfffff8b4
    8a5c:	svc	0x0064f7f9
    8a60:	strtmi	r4, [r0], -r9, lsr #12
    8a64:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8a68:	ldcl	7, cr15, [ip, #996]	; 0x3e4
    8a6c:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    8a70:	eorsle	r3, r2, r1, lsl #6
    8a74:	eoreq	pc, r0, r8, lsl #2
    8a78:	svc	0x005cf7f9
    8a7c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8a80:	rsbshi	pc, r0, #0
    8a84:			; <UNDEFINED> instruction: 0x2720f8df
    8a88:	tstcs	r0, r9, lsl ip
    8a8c:			; <UNDEFINED> instruction: 0x4620447a
    8a90:	mcr	7, 5, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    8a94:			; <UNDEFINED> instruction: 0xf0402800
    8a98:			; <UNDEFINED> instruction: 0xf8df825e
    8a9c:			; <UNDEFINED> instruction: 0xf8df5710
    8aa0:	ldrbtmi	r4, [sp], #-1808	; 0xfffff8f0
    8aa4:			; <UNDEFINED> instruction: 0x4629447c
    8aa8:			; <UNDEFINED> instruction: 0xf7f94620
    8aac:			; <UNDEFINED> instruction: 0xf8dfed46
    8ab0:	blls	18e6c8 <strspn@plt+0x18bb50>
    8ab4:	adcvc	pc, r1, #1325400064	; 0x4f000000
    8ab8:			; <UNDEFINED> instruction: 0xf0434479
    8abc:	andls	r0, r0, r3, lsr #6
    8ac0:	adcseq	pc, r8, r1, lsl #2
    8ac4:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    8ac8:			; <UNDEFINED> instruction: 0xf7f94479
    8acc:	strtmi	lr, [r9], -lr, lsr #30
    8ad0:			; <UNDEFINED> instruction: 0xf7f94620
    8ad4:			; <UNDEFINED> instruction: 0xf7f9ed32
    8ad8:			; <UNDEFINED> instruction: 0xf8d8eda6
    8adc:	blcs	14b44 <strspn@plt+0x11fcc>
    8ae0:	andhi	pc, sp, #0, 6
    8ae4:			; <UNDEFINED> instruction: 0x4014f8d8
    8ae8:	mvnsvc	pc, #82837504	; 0x4f00000
    8aec:	tsteq	pc, #192, 4	; <UNPREDICTABLE>
    8af0:	andseq	pc, r4, #196, 6	; 0x10000003
    8af4:			; <UNDEFINED> instruction: 0xd077429a
    8af8:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
    8afc:	blcs	1f5698 <strspn@plt+0x1f2b20>
    8b00:	blcs	3cb34 <strspn@plt+0x39fbc>
    8b04:	adchi	pc, ip, #64	; 0x40
    8b08:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    8b0c:			; <UNDEFINED> instruction: 0xf8df447a
    8b10:			; <UNDEFINED> instruction: 0x465816b0
    8b14:			; <UNDEFINED> instruction: 0xf7ff4479
    8b18:			; <UNDEFINED> instruction: 0xf005f9e5
    8b1c:	cfldr32cs	mvfx0, [r8, #-224]!	; 0xffffff20
    8b20:	stccs	0, cr13, [r0, #-44]	; 0xffffffd4
    8b24:	mvnshi	pc, r0, asr #32
    8b28:			; <UNDEFINED> instruction: 0x2698f8df
    8b2c:			; <UNDEFINED> instruction: 0xf8df447a
    8b30:			; <UNDEFINED> instruction: 0x46581698
    8b34:			; <UNDEFINED> instruction: 0xf7ff4479
    8b38:	vst2.<illegal width 64>	{d15,d17}, [r4 :64], r5
    8b3c:			; <UNDEFINED> instruction: 0xf5b33360
    8b40:	andle	r3, fp, r0, ror #30
    8b44:			; <UNDEFINED> instruction: 0xf0002b00
    8b48:			; <UNDEFINED> instruction: 0xf8df81f1
    8b4c:	ldrbmi	r2, [r8], -r0, lsl #13
    8b50:			; <UNDEFINED> instruction: 0x167cf8df
    8b54:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8b58:			; <UNDEFINED> instruction: 0xf9c4f7ff
    8b5c:	mvnvc	pc, #4, 8	; 0x4000000
    8b60:	svcvc	0x00e0f5b3
    8b64:	blcs	fe0387cc <strspn@plt+0xfe035c54>
    8b68:	blcs	3cb9c <strspn@plt+0x3a024>
    8b6c:			; <UNDEFINED> instruction: 0x81bef040
    8b70:			; <UNDEFINED> instruction: 0x2660f8df
    8b74:			; <UNDEFINED> instruction: 0xf8df447a
    8b78:	ldrbmi	r1, [r8], -r0, ror #12
    8b7c:			; <UNDEFINED> instruction: 0xf7ff4479
    8b80:			; <UNDEFINED> instruction: 0xf3c4f9b1
    8b84:			; <UNDEFINED> instruction: 0xf0034307
    8b88:	blcs	709800 <strspn@plt+0x706c88>
    8b8c:	blcs	3cbc0 <strspn@plt+0x3a048>
    8b90:			; <UNDEFINED> instruction: 0x81aff040
    8b94:			; <UNDEFINED> instruction: 0x2644f8df
    8b98:			; <UNDEFINED> instruction: 0xf8df447a
    8b9c:	ldrbmi	r1, [r8], -r4, asr #12
    8ba0:			; <UNDEFINED> instruction: 0xf7ff4479
    8ba4:			; <UNDEFINED> instruction: 0xf3c4f99f
    8ba8:			; <UNDEFINED> instruction: 0xf0042407
    8bac:	blcs	3897ec <strspn@plt+0x386c74>
    8bb0:	blcs	3cbe4 <strspn@plt+0x3a06c>
    8bb4:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
    8bb8:			; <UNDEFINED> instruction: 0x2628f8df
    8bbc:			; <UNDEFINED> instruction: 0xf8df447a
    8bc0:	ldrbmi	r1, [r8], -r8, lsr #12
    8bc4:			; <UNDEFINED> instruction: 0xf7ff4479
    8bc8:			; <UNDEFINED> instruction: 0xf004f98d
    8bcc:	cfldrdcs	mvd0, [r0], #-448	; 0xfffffe40
    8bd0:	stccs	0, cr13, [r0], {10}
    8bd4:			; <UNDEFINED> instruction: 0xf8dfd175
    8bd8:	ldrbtmi	r2, [sl], #-1556	; 0xfffff9ec
    8bdc:			; <UNDEFINED> instruction: 0x1610f8df
    8be0:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    8be4:			; <UNDEFINED> instruction: 0xf97ef7ff
    8be8:			; <UNDEFINED> instruction: 0x46584639
    8bec:	blx	fff46bf2 <strspn@plt+0xfff4407a>
    8bf0:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    8bf4:			; <UNDEFINED> instruction: 0xf8d8b36b
    8bf8:	cmplt	r2, #40	; 0x28
    8bfc:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8c00:	mufe	f2, f0, f1
    8c04:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    8c08:	ldc	7, cr15, [r8, #996]!	; 0x3e4
    8c0c:			; <UNDEFINED> instruction: 0xf0003001
    8c10:			; <UNDEFINED> instruction: 0xf8df8440
    8c14:	ldrbmi	r4, [r8], -r4, ror #11
    8c18:	ldrbtmi	r9, [ip], #-2578	; 0xfffff5ee
    8c1c:			; <UNDEFINED> instruction: 0xf7ff4621
    8c20:	ldmdals	r2, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
    8c24:	ldcl	7, cr15, [sl], {249}	; 0xf9
    8c28:	ldrbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    8c2c:	beq	fe444494 <strspn@plt+0xfe44191c>
    8c30:			; <UNDEFINED> instruction: 0xf8d82101
    8c34:	ldrbtmi	r3, [sl], #-40	; 0xffffffd8
    8c38:	stc	7, cr15, [r0, #996]!	; 0x3e4
    8c3c:			; <UNDEFINED> instruction: 0xf0003001
    8c40:	bls	4a9d74 <strspn@plt+0x4a71fc>
    8c44:	ldrbmi	r4, [r8], -r1, lsr #12
    8c48:			; <UNDEFINED> instruction: 0xf94cf7ff
    8c4c:			; <UNDEFINED> instruction: 0xf7f99812
    8c50:			; <UNDEFINED> instruction: 0xf8d8ecc6
    8c54:	stmvs	sl, {r4, ip}
    8c58:			; <UNDEFINED> instruction: 0x300cf9b1
    8c5c:			; <UNDEFINED> instruction: 0x100ef9b1
    8c60:	svceq	0x0000f1ba
    8c64:	adcshi	pc, pc, r0
    8c68:	ldrpl	pc, [r4, #2271]	; 0x8df
    8c6c:	ldrne	pc, [pc], #-576	; 8c74 <strspn@plt+0x60fc>
    8c70:			; <UNDEFINED> instruction: 0xf8d8447d
    8c74:			; <UNDEFINED> instruction: 0xf8da7008
    8c78:	adcsmi	r6, r7, #8
    8c7c:	stmdbcc	r0, {r0, r2, r5, ip, lr, pc}
    8c80:	tstcs	r1, r8, lsl pc
    8c84:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8c88:	vrhadd.s8	d25, d0, d0
    8c8c:	ldrbtmi	r1, [r8], #-287	; 0xfffffee1
    8c90:	andne	lr, r1, sp, asr #19
    8c94:	ldrbmi	r4, [r8], -r9, asr #12
    8c98:	blx	c46c9c <strspn@plt+0xc44124>
    8c9c:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8ca0:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8ca4:	sbcne	pc, fp, #64, 4
    8ca8:	blls	199e90 <strspn@plt+0x197318>
    8cac:	ldrbtmi	r3, [r9], #-184	; 0xffffff48
    8cb0:	ldc	7, cr15, [lr, #996]	; 0x3e4
    8cb4:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
    8cb8:			; <UNDEFINED> instruction: 0xf0002a00
    8cbc:			; <UNDEFINED> instruction: 0x46d0849b
    8cc0:			; <UNDEFINED> instruction: 0xf8dfe0b1
    8cc4:	ldrbtmi	r2, [sl], #-1356	; 0xfffffab4
    8cc8:			; <UNDEFINED> instruction: 0xf8d8e788
    8ccc:			; <UNDEFINED> instruction: 0xf8da700c
    8cd0:	adcsmi	r6, r7, #12
    8cd4:			; <UNDEFINED> instruction: 0xf89ad1d3
    8cd8:			; <UNDEFINED> instruction: 0xf0066016
    8cdc:	svccs	0x001c071c
    8ce0:	svccs	0x0008bf18
    8ce4:			; <UNDEFINED> instruction: 0xf898d005
    8ce8:	rsbsmi	r7, lr, r6, lsl r0
    8cec:	svceq	0x001cf016
    8cf0:			; <UNDEFINED> instruction: 0xf89ad1c5
    8cf4:			; <UNDEFINED> instruction: 0xf0066015
    8cf8:	svccs	0x000e070e
    8cfc:	svccs	0x0004bf18
    8d00:			; <UNDEFINED> instruction: 0xf898d005
    8d04:	rsbsmi	r7, r7, r5, lsl r0
    8d08:	svceq	0x000ef017
    8d0c:			; <UNDEFINED> instruction: 0xf006d1b7
    8d10:	svccs	0x00700770
    8d14:	svccs	0x0020bf18
    8d18:			; <UNDEFINED> instruction: 0xf898d005
    8d1c:	rsbsmi	r7, lr, r5, lsl r0
    8d20:	svceq	0x0070f016
    8d24:			; <UNDEFINED> instruction: 0xf89ad1ab
    8d28:			; <UNDEFINED> instruction: 0xf0066014
    8d2c:	svccs	0x00380738
    8d30:	svccs	0x0010bf18
    8d34:			; <UNDEFINED> instruction: 0xf898d005
    8d38:	rsbsmi	r7, r7, r4, lsl r0
    8d3c:	svceq	0x0038f017
    8d40:			; <UNDEFINED> instruction: 0xf006d19d
    8d44:	svccs	0x00070707
    8d48:	svccs	0x0002bf18
    8d4c:			; <UNDEFINED> instruction: 0xf898d004
    8d50:	rsbsmi	r7, lr, r4, lsl r0
    8d54:	orrsle	r0, r2, r0, ror r7
    8d58:			; <UNDEFINED> instruction: 0x6014f8ba
    8d5c:	strbvc	pc, [r0, r6, lsl #8]!	; <UNPREDICTABLE>
    8d60:	svcvc	0x00e0f5b7
    8d64:	svccs	0x0080bf18
    8d68:			; <UNDEFINED> instruction: 0xf8b8d005
    8d6c:	rsbsmi	r7, lr, r4, lsl r0
    8d70:	svcvc	0x00e0f416
    8d74:			; <UNDEFINED> instruction: 0xf8dad183
    8d78:	vst4.8	{d7-d10}, [r7 :64], r4
    8d7c:			; <UNDEFINED> instruction: 0xf5b63660
    8d80:	svclt	0x00183f60
    8d84:	svccc	0x0080f5b6
    8d88:			; <UNDEFINED> instruction: 0xf8d8d006
    8d8c:	rsbsmi	r6, lr, r4, lsl r0
    8d90:	svccc	0x0060f416
    8d94:	svcge	0x0073f47f
    8d98:			; <UNDEFINED> instruction: 0xf8d83900
    8d9c:			; <UNDEFINED> instruction: 0xf8da6024
    8da0:	svclt	0x00187024
    8da4:	adcsmi	r2, lr, #1073741824	; 0x40000000
    8da8:	svcge	0x006cf47f
    8dac:	ldrdvc	pc, [r8], -r8	; <UNPREDICTABLE>
    8db0:	ldrdvs	pc, [r8], -sl	; <UNPREDICTABLE>
    8db4:			; <UNDEFINED> instruction: 0xf47f42b7
    8db8:	tstls	r0, r5, ror #30
    8dbc:			; <UNDEFINED> instruction: 0x46494658
    8dc0:	strmi	lr, [r1, #-2509]	; 0xfffff633
    8dc4:			; <UNDEFINED> instruction: 0xf99af7ff
    8dc8:	ldrdcc	pc, [r0], -sl
    8dcc:			; <UNDEFINED> instruction: 0xf0002b00
    8dd0:			; <UNDEFINED> instruction: 0xf8da8082
    8dd4:			; <UNDEFINED> instruction: 0x46d06010
    8dd8:	ldmvs	r2!, {r1, r3, r4, r7, r9, sl, lr}
    8ddc:			; <UNDEFINED> instruction: 0x300cf9b6
    8de0:			; <UNDEFINED> instruction: 0x100ef9b6
    8de4:	stmdbcc	r0, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    8de8:	tstcs	r1, r8, lsl pc
    8dec:	strteq	pc, [r4], #-2271	; 0xfffff721
    8df0:	vrhadd.s8	d25, d0, d0
    8df4:	ldrbtmi	r1, [r8], #-287	; 0xfffffee1
    8df8:	andne	lr, r1, sp, asr #19
    8dfc:	ldrbmi	r4, [r8], -r9, asr #12
    8e00:			; <UNDEFINED> instruction: 0xf97cf7ff
    8e04:	ldreq	pc, [r0], #-2271	; 0xfffff721
    8e08:	ldrne	pc, [r0], #-2271	; 0xfffff721
    8e0c:	sbcne	pc, fp, #64, 4
    8e10:	blls	199ff8 <strspn@plt+0x197480>
    8e14:	ldrbtmi	r3, [r9], #-184	; 0xffffff48
    8e18:	stcl	7, cr15, [sl], #996	; 0x3e4
    8e1c:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
    8e20:			; <UNDEFINED> instruction: 0xf04fb332
    8e24:	blls	14ae2c <strspn@plt+0x1482b4>
    8e28:	blcs	2319c <strspn@plt+0x20624>
    8e2c:	addsmi	fp, r3, #24, 30	; 0x60
    8e30:	cmnhi	r5, #192	; 0xc0	; <UNPREDICTABLE>
    8e34:	ldclmi	12, cr10, [sl, #100]!	; 0x64
    8e38:	andls	r2, r1, #872415232	; 0x34000000
    8e3c:	andcs	r4, r1, #26214400	; 0x1900000
    8e40:			; <UNDEFINED> instruction: 0x4620447d
    8e44:			; <UNDEFINED> instruction: 0xf7f99500
    8e48:	ldmibmi	r6!, {r1, r4, r7, r9, sl, fp, sp, lr, pc}^
    8e4c:	ldrbmi	r4, [r8], -r2, lsr #12
    8e50:			; <UNDEFINED> instruction: 0xf7ff4479
    8e54:	ldrbmi	pc, [r9], -r7, asr #16	; <UNPREDICTABLE>
    8e58:			; <UNDEFINED> instruction: 0xf7f9200a
    8e5c:	stmdbls	r5, {r1, r2, r9, sl, fp, sp, lr, pc}
    8e60:	stmdavs	sl, {r0, r1, r3, fp, sp, lr}^
    8e64:	andvs	r4, fp, r3, lsl r4
    8e68:	svceq	0x0000f1b8
    8e6c:	cfldrdge	mvd15, [r4], #-508	; 0xfffffe04
    8e70:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    8e74:	blcs	2da98 <strspn@plt+0x2af20>
    8e78:	cfldrdge	mvd15, [sp], {127}	; 0x7f
    8e7c:	mcrmi	6, 7, r4, cr10, cr8, {2}
    8e80:	bl	fee46e6c <strspn@plt+0xfee442f4>
    8e84:	ldrbtmi	r4, [lr], #-3561	; 0xfffff217
    8e88:	ldrbtmi	r9, [sp], #-2831	; 0xfffff4f1
    8e8c:	blx	fec1a758 <strspn@plt+0xfec17be0>
    8e90:	strmi	pc, [r4], -r0, lsl #5
    8e94:	addseq	pc, r8, r5, lsl #2
    8e98:	andls	r0, r0, #1343488	; 0x148000
    8e9c:	subscs	pc, lr, #64, 4
    8ea0:	ldc	7, cr15, [r2, #996]	; 0x3e4
    8ea4:			; <UNDEFINED> instruction: 0xf0402c00
    8ea8:	blls	269c28 <strspn@plt+0x2670b0>
    8eac:	movwls	r6, #38939	; 0x981b
    8eb0:			; <UNDEFINED> instruction: 0xf47f2b00
    8eb4:	ldrbmi	sl, [r9], ip, lsr #24
    8eb8:	ldrdcs	r4, [r1, -sp]
    8ebc:	vrhadd.s8	d25, d0, d0
    8ec0:	ldmibmi	ip, {r0, r1, r2, r3, r5, r6, r9, sp}^
    8ec4:	mrc	4, 0, r4, cr11, cr8, {3}
    8ec8:	umullcc	r3, r0, r0, sl
    8ecc:			; <UNDEFINED> instruction: 0xf7f94479
    8ed0:			; <UNDEFINED> instruction: 0xf7ffed7c
    8ed4:			; <UNDEFINED> instruction: 0xf8dabbb5
    8ed8:			; <UNDEFINED> instruction: 0xf9b33010
    8edc:	ldmvs	sl, {r1, r2, r3, ip}
    8ee0:			; <UNDEFINED> instruction: 0xf9b33900
    8ee4:	svclt	0x0018300c
    8ee8:	ldrb	r2, [pc, -r1, lsl #2]!
    8eec:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
    8ef0:	bmi	ff4c27fc <strspn@plt+0xff4bfc84>
    8ef4:			; <UNDEFINED> instruction: 0xe650447a
    8ef8:	ldrbtmi	r4, [sl], #-2769	; 0xfffff52f
    8efc:	bmi	ff482880 <strspn@plt+0xff47fd08>
    8f00:	mufe	f2, f0, f1
    8f04:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    8f08:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    8f0c:			; <UNDEFINED> instruction: 0xf0003001
    8f10:	stmibmi	sp, {r0, r2, r3, r4, r7, r9, pc}^
    8f14:	bls	49a87c <strspn@plt+0x497d04>
    8f18:			; <UNDEFINED> instruction: 0xf7fe4479
    8f1c:	ldmdals	r2, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8f20:	bl	1746f0c <strspn@plt+0x1744394>
    8f24:	bmi	ff2826a4 <strspn@plt+0xff27fb2c>
    8f28:			; <UNDEFINED> instruction: 0xe600447a
    8f2c:	ldrbmi	r4, [r8], -r8, asr #19
    8f30:	ldrbtmi	r4, [r9], #-2760	; 0xfffff538
    8f34:	ldrbtmi	r9, [sl], #-267	; 0xfffffef5
    8f38:			; <UNDEFINED> instruction: 0xffd4f7fe
    8f3c:	stmdbls	fp, {r1, r2, r6, r7, r9, fp, lr}
    8f40:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
    8f44:			; <UNDEFINED> instruction: 0xffcef7fe
    8f48:	stmdbls	fp, {r2, r6, r7, r9, fp, lr}
    8f4c:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
    8f50:			; <UNDEFINED> instruction: 0xffc8f7fe
    8f54:	stmibmi	r2, {r1, r9, sl, sp, lr, pc}^
    8f58:	ldrbmi	r4, [r8], -r2, lsr #12
    8f5c:			; <UNDEFINED> instruction: 0xf7fe4479
    8f60:	ldr	pc, [sl, #4033]!	; 0xfc1
    8f64:	stclmi	13, cr4, [r0], {191}	; 0xbf
    8f68:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    8f6c:	strtmi	r4, [r0], -r9, lsr #12
    8f70:	b	ff8c6f5c <strspn@plt+0xff8c43e4>
    8f74:	blls	19b670 <strspn@plt+0x198af8>
    8f78:	eorsne	pc, pc, #64, 4
    8f7c:			; <UNDEFINED> instruction: 0xf0434479
    8f80:	andls	r0, r0, r3, lsr r3
    8f84:	adcseq	pc, r8, r1, lsl #2
    8f88:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
    8f8c:	stcl	7, cr15, [ip], {249}	; 0xf9
    8f90:	strtmi	r4, [r0], -r9, lsr #12
    8f94:	b	ff446f80 <strspn@plt+0xff444408>
    8f98:	stcl	7, cr15, [ip, #-996]	; 0xfffffc1c
    8f9c:	ssatmi	lr, #9, sp, lsl #11
    8fa0:	ldcmi	14, cr4, [r5, #720]!	; 0x2d0
    8fa4:	mrc	4, 0, r4, cr8, cr14, {3}
    8fa8:	ldrbtmi	fp, [sp], #-2576	; 0xfffff5f0
    8fac:			; <UNDEFINED> instruction: 0x46314cb3
    8fb0:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    8fb4:	b	ff046fa0 <strspn@plt+0xff044428>
    8fb8:	ldmibmi	r1!, {r2, r3, r5, r7, sl, ip, sp}
    8fbc:	andcs	pc, lr, #64, 4
    8fc0:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    8fc4:	msreq	CPSR_xc, #75	; 0x4b
    8fc8:	strtmi	r9, [r0], -r0
    8fcc:	stc	7, cr15, [ip], #996	; 0x3e4
    8fd0:			; <UNDEFINED> instruction: 0x46284631
    8fd4:	b	fec46fc0 <strspn@plt+0xfec44448>
    8fd8:			; <UNDEFINED> instruction: 0xf7f94621
    8fdc:			; <UNDEFINED> instruction: 0xf8d8eb24
    8fe0:	blcs	14ff8 <strspn@plt+0x12480>
    8fe4:	ldrtmi	sp, [r8], -r0, rrx
    8fe8:	b	ffe46fd4 <strspn@plt+0xffe4445c>
    8fec:	stmibmi	r6!, {r0, r2, r5, r7, fp, lr}
    8ff0:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    8ff4:	adccc	r9, ip, r0, lsl #4
    8ff8:			; <UNDEFINED> instruction: 0x465b4479
    8ffc:	andscs	pc, r9, #64, 4
    9000:	b	ff7c6fec <strspn@plt+0xff7c4474>
    9004:	stcmi	15, cr4, [r2, #644]!	; 0x284
    9008:	mcrmi	4, 5, r4, cr2, cr15, {3}
    900c:	cfstrsmi	mvf4, [r2], #500	; 0x1f4
    9010:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    9014:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    9018:	b	fe3c7004 <strspn@plt+0xfe3c448c>
    901c:	ldrcc	r4, [r8], #1585	; 0x631
    9020:	strtmi	r4, [r8], -r0, lsl #13
    9024:	b	fe247010 <strspn@plt+0xfe244498>
    9028:	ldmibmi	ip, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    902c:	eorscs	pc, r9, #64, 4
    9030:	msreq	CPSR_x, #67	; 0x43
    9034:	andhi	pc, r0, sp, asr #17
    9038:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    903c:	strtmi	r4, [r0], -r1
    9040:	ldcl	7, cr15, [r2], #-996	; 0xfffffc1c
    9044:			; <UNDEFINED> instruction: 0x46284639
    9048:	b	1dc7034 <strspn@plt+0x1dc44bc>
    904c:			; <UNDEFINED> instruction: 0x46064631
    9050:			; <UNDEFINED> instruction: 0xf7f94628
    9054:			; <UNDEFINED> instruction: 0x4621ea72
    9058:	ldrtmi	r4, [r0], -r2, lsl #12
    905c:	bl	1947048 <strspn@plt+0x19444d0>
    9060:	ldrbtmi	r4, [sl], #-2703	; 0xfffff571
    9064:	andls	lr, sp, r3, asr r5
    9068:			; <UNDEFINED> instruction: 0xf7f92008
    906c:			; <UNDEFINED> instruction: 0x4605eb9c
    9070:			; <UNDEFINED> instruction: 0xf0002800
    9074:	bls	3697a4 <strspn@plt+0x366c2c>
    9078:	strtmi	r6, [r0], -r2, asr #32
    907c:	b	ffdc7068 <strspn@plt+0xffdc44f0>
    9080:	stmdacs	r0, {r3, r5, sp, lr}
    9084:	rsbhi	pc, fp, #0
    9088:	strtmi	r9, [r9], -fp, lsl #22
    908c:	ldmdavs	r8, {r0, r2, r3, r9, fp, ip, pc}
    9090:	ldc2	0, cr15, [lr], {16}
    9094:			; <UNDEFINED> instruction: 0xf43f2800
    9098:	ssatmi	sl, #9, r8, lsl #23
    909c:	blt	444904 <strspn@plt+0x441d8c>
    90a0:	ldrdcc	pc, [r4], -r8
    90a4:	orrsle	r2, lr, r0, lsl #22
    90a8:	ldrdeq	pc, [r0], -r8
    90ac:	b	fe5c7098 <strspn@plt+0xfe5c4520>
    90b0:			; <UNDEFINED> instruction: 0xf7f94640
    90b4:			; <UNDEFINED> instruction: 0xe796ea94
    90b8:			; <UNDEFINED> instruction: 0x4622497a
    90bc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    90c0:			; <UNDEFINED> instruction: 0xff10f7fe
    90c4:	cfldrdmi	mvd14, [r8, #-840]!	; 0xfffffcb8
    90c8:	ldrbtmi	r4, [sp], #-3192	; 0xfffff388
    90cc:			; <UNDEFINED> instruction: 0x4629447c
    90d0:			; <UNDEFINED> instruction: 0xf7f94620
    90d4:	ldmdbmi	r6!, {r1, r4, r5, r9, fp, sp, lr, pc}^
    90d8:			; <UNDEFINED> instruction: 0xf44f9b06
    90dc:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    90e0:	teqeq	r3, #67	; 0x43	; <UNPREDICTABLE>
    90e4:			; <UNDEFINED> instruction: 0xf1019000
    90e8:	ldmdbmi	r2!, {r3, r4, r5, r7}^
    90ec:			; <UNDEFINED> instruction: 0xf7f94479
    90f0:			; <UNDEFINED> instruction: 0x4629ec1c
    90f4:			; <UNDEFINED> instruction: 0xf7f94620
    90f8:			; <UNDEFINED> instruction: 0xf7f9ea20
    90fc:	ldrt	lr, [r5], #3228	; 0xc9c
    9100:	andeq	r5, r3, ip, asr r7
    9104:	andeq	r0, r0, r0, asr r2
    9108:	andeq	r5, r3, lr, asr #14
    910c:			; <UNDEFINED> instruction: 0x000002bc
    9110:	andeq	r0, r0, r8, asr #4
    9114:	andeq	r7, r1, r6, ror #25
    9118:	andeq	r7, r1, r8, lsl #20
    911c:			; <UNDEFINED> instruction: 0x00019bb4
    9120:			; <UNDEFINED> instruction: 0xfffff8b7
    9124:	andeq	r6, r3, r8, lsr #21
    9128:	muleq	r3, r0, sl
    912c:			; <UNDEFINED> instruction: 0xfffff87b
    9130:	andeq	r7, r1, r0, asr #24
    9134:	andeq	r7, r1, r2, ror #18
    9138:	andeq	r5, r3, r2, ror r6
    913c:	strdeq	r7, [r1], -r4
    9140:	andeq	r7, r1, sl, lsl r9
    9144:	andeq	r7, r1, r2, asr #23
    9148:	andeq	r7, r1, r0, asr #23
    914c:	andeq	r7, r1, sl, asr #17
    9150:	andeq	r7, r1, r4, ror fp
    9154:	andeq	r7, r1, r8, lsl #8
    9158:	andeq	r7, r1, r2, ror #16
    915c:	andeq	r6, r3, r6, lsr #18
    9160:	andeq	r7, r1, r2, lsr r9
    9164:	andeq	r7, r1, r2, ror #14
    9168:	andeq	r7, r1, r2, lsl sl
    916c:	andeq	r7, r1, r8, lsl #17
    9170:	andeq	r7, r1, sl, lsl #17
    9174:	andeq	r7, r1, sl, ror r8
    9178:	andeq	r7, r1, ip, ror r8
    917c:	andeq	r7, r1, sl, ror r8
    9180:	andeq	r7, r1, lr, lsr #17
    9184:	andeq	r7, r1, r6, lsl #17
    9188:	andeq	r7, r1, r4, ror r6
    918c:	andeq	r7, r1, ip, lsr r8
    9190:	andeq	r7, r1, lr, lsl #16
    9194:	muleq	r1, lr, r3
    9198:	muleq	r1, r8, r3
    919c:	strdeq	r8, [r1], -r2
    91a0:	andeq	r7, r1, r6, ror r8
    91a4:	andeq	r7, r1, lr, lsl #11
    91a8:	andeq	r7, r1, r0, lsr r3
    91ac:	andeq	r7, r1, sl, lsr #6
    91b0:	andeq	r8, r1, r4, lsl #17
    91b4:	andeq	r7, r1, r8, lsl #16
    91b8:	andeq	r7, r1, r0, lsr #10
    91bc:	strdeq	r7, [r1], -r4
    91c0:	andeq	r7, r1, ip, asr #10
    91c4:	andeq	r7, r1, r0, asr r5
    91c8:	andeq	r7, r1, ip, lsr #10
    91cc:	ldrdeq	r7, [r1], -r0
    91d0:	andeq	r7, r1, sl, lsl #10
    91d4:	andeq	r7, r1, r0, lsl r5
    91d8:	andeq	r7, r1, r4, ror #9
    91dc:	strdeq	r7, [r1], -r4
    91e0:	andeq	r7, r1, r0, asr #9
    91e4:	andeq	r7, r1, r4, ror #9
    91e8:	muleq	r1, ip, r4
    91ec:	ldrdeq	r7, [r1], -r2
    91f0:	andeq	r7, r1, lr, ror r4
    91f4:	andeq	r7, r1, lr, asr r6
    91f8:	andeq	r7, r1, r6, asr #8
    91fc:	andeq	r7, r1, r6, lsr r6
    9200:	andeq	r7, r1, r8, lsr r6
    9204:	andeq	r7, r1, sl, lsl r6
    9208:	andeq	r7, r1, r8, lsl r6
    920c:	andeq	r7, r1, sl, lsr r3
    9210:	andeq	r7, r1, r2, lsl #3
    9214:			; <UNDEFINED> instruction: 0x000174b2
    9218:			; <UNDEFINED> instruction: 0x000174b0
    921c:	ldrdeq	r7, [r1], -r2
    9220:	andeq	r8, r1, r8, asr fp
    9224:	andeq	r7, r1, ip, asr #8
    9228:	andeq	r7, r1, r2, ror #2
    922c:	andeq	r7, r1, r6, lsr r4
    9230:	strdeq	r7, [r1], -ip
    9234:	andeq	r7, r1, ip, lsl r1
    9238:	andeq	r6, r1, r6, lsr pc
    923c:	andeq	r6, r1, r8, lsr pc
    9240:	andeq	r6, r1, r2, asr #30
    9244:	andeq	r7, r1, sl, lsl #6
    9248:	andeq	r7, r1, r8, asr #2
    924c:	andeq	r6, r1, r8, ror #29
    9250:	andeq	r7, r1, lr, lsr #2
    9254:	strdeq	r7, [r1], -lr
    9258:	andeq	r7, r1, r2, lsl #6
    925c:	andeq	r7, r1, r6, lsl #6
    9260:	andeq	r7, r1, r4, lsr #5
    9264:	andeq	r6, r1, ip, lsr lr
    9268:			; <UNDEFINED> instruction: 0x000183be
    926c:	andeq	r7, r1, r4, asr #6
    9270:	andeq	r7, r1, lr, asr r0
    9274:	strdeq	r7, [r1], -r8
    9278:	andeq	r8, r1, lr, ror r3
    927c:	andeq	r7, r1, lr, lsl #6
    9280:	andeq	r7, r1, r6, lsr #32
    9284:	andeq	r7, r1, lr, asr #5
    9288:	strdeq	r6, [r1], -r0
    928c:	andeq	r6, r1, r4, ror r4
    9290:	andeq	r8, r1, ip, lsl r3
    9294:	andeq	r5, r1, lr, asr #30
    9298:	andeq	r7, r1, sl, lsr #5
    929c:			; <UNDEFINED> instruction: 0x00016fb0
    92a0:	andeq	r7, r1, sl
    92a4:	andeq	r7, r1, r2, lsr r1
    92a8:	ldrdeq	r6, [r1], -sl
    92ac:	andeq	r8, r1, ip, asr r2
    92b0:	andeq	r7, r1, r2, ror #3
    92b4:	strdeq	r6, [r1], -ip
    92b8:	svcge	0x00129b08
    92bc:	adccs	r9, lr, #1280	; 0x500
    92c0:	mrrcvs	8, 12, r4, fp, cr14
    92c4:	ldrbtmi	r6, [r8], #-2468	; 0xfffff65c
    92c8:	rsbcc	r4, r4, sp, asr #19
    92cc:	bcc	444af4 <strspn@plt+0x441f7c>
    92d0:	strls	r4, [r6], #-1145	; 0xfffffb87
    92d4:	stmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92d8:			; <UNDEFINED> instruction: 0x46382250
    92dc:	strtmi	r9, [fp], -r0, lsl #4
    92e0:	strtmi	r4, [r9], -sl, lsr #12
    92e4:	bl	1ac72d0 <strspn@plt+0x1ac4758>
    92e8:	ldrdmi	pc, [r8], -sl
    92ec:	rsbsle	r2, ip, r0, lsl #24
    92f0:	tstlt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    92f4:	tsthi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    92f8:	ldrbtmi	r4, [r8], #1275	; 0x4fb
    92fc:			; <UNDEFINED> instruction: 0x3018f9b4
    9300:	andne	pc, r9, #64, 4
    9304:	svclt	0x00084293
    9308:	andsle	r3, r7, r1, lsl #10
    930c:			; <UNDEFINED> instruction: 0x46384659
    9310:	strcs	r2, [r1], -r0, lsl #6
    9314:			; <UNDEFINED> instruction: 0xf7f99316
    9318:	movwcs	lr, #2922	; 0xb6a
    931c:	ldrbmi	r4, [r1], -r2, lsr #12
    9320:	ldrtmi	r9, [r8], -r0, lsl #12
    9324:			; <UNDEFINED> instruction: 0xf802f002
    9328:	mrcls	6, 0, r4, cr3, cr1, {1}
    932c:	stmdbvs	r3!, {r1, r6, r9, sl, lr}^
    9330:	strls	r4, [r1], -r8, asr #12
    9334:	strls	r6, [r0], -r6, ror #19
    9338:	bl	a47324 <strspn@plt+0xa447ac>
    933c:	stccs	8, cr6, [r0], {36}	; 0x24
    9340:			; <UNDEFINED> instruction: 0x4638d1dc
    9344:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9348:	subsle	r2, r1, r0, lsl #26
    934c:	ldmdage	r1, {r0, r1, r2, r3, r5, r7, r9, fp, lr}
    9350:	tstcs	r1, r6, lsl #22
    9354:			; <UNDEFINED> instruction: 0xf7f9447a
    9358:	andcc	lr, r1, r2, lsl sl
    935c:	msrhi	CPSR_fxc, r0
    9360:	strbmi	r4, [r8], -fp, lsr #19
    9364:	ldrbtmi	r9, [r9], #-2577	; 0xfffff5ef
    9368:			; <UNDEFINED> instruction: 0xf7fe4caa
    936c:	ldmdals	r1, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9370:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9374:	bmi	fea1a56c <strspn@plt+0xfea179f4>
    9378:	strtmi	r4, [r1], -r8, asr #12
    937c:	ldrbtmi	r9, [sl], #-1030	; 0xfffffbfa
    9380:			; <UNDEFINED> instruction: 0xf7fe4ca6
    9384:	bmi	fe9c8a48 <strspn@plt+0xfe9c5ed0>
    9388:	strbmi	r9, [r8], -r6, lsl #18
    938c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    9390:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
    9394:	stmibmi	r4!, {r0, r1, r5, r7, r9, fp, lr}
    9398:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    939c:			; <UNDEFINED> instruction: 0xf7fe4479
    93a0:	bmi	fe8c8a2c <strspn@plt+0xfe8c5eb4>
    93a4:	strbmi	r4, [r8], -r2, lsr #19
    93a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    93ac:	ldc2	7, cr15, [sl, #1016]	; 0x3f8
    93b0:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    93b4:			; <UNDEFINED> instruction: 0xf7ff4648
    93b8:			; <UNDEFINED> instruction: 0x4649f817
    93bc:			; <UNDEFINED> instruction: 0xf7f9200a
    93c0:			; <UNDEFINED> instruction: 0x4648eb54
    93c4:	ldmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93c8:	bcc	444c30 <strspn@plt+0x4420b8>
    93cc:	blx	fec11f18 <strspn@plt+0xfec0f3a0>
    93d0:			; <UNDEFINED> instruction: 0xf104f180
    93d4:	stmdbeq	r9, {r2, r5, r6}^
    93d8:	ldmibmi	r6, {r8, ip, pc}
    93dc:			; <UNDEFINED> instruction: 0xf7f94479
    93e0:	blls	183fb8 <strspn@plt+0x181440>
    93e4:			; <UNDEFINED> instruction: 0xf7ff8a5b
    93e8:	ldrtmi	fp, [r8], -r9, lsr #18
    93ec:	ldmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93f0:			; <UNDEFINED> instruction: 0x21014891
    93f4:	sbccs	r9, r1, #0, 2
    93f8:	ldrbtmi	r4, [r8], #-2448	; 0xfffff670
    93fc:	bcc	444c64 <strspn@plt+0x4420ec>
    9400:	ldrbtmi	r3, [r9], #-100	; 0xffffff9c
    9404:	b	ff8473f0 <strspn@plt+0xff844878>
    9408:	cdp	7, 1, cr14, cr8, cr11, {7}
    940c:	strb	fp, [sl, #2576]!	; 0xa10
    9410:	stcmi	14, cr4, [ip], {139}	; 0x8b
    9414:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    9418:			; <UNDEFINED> instruction: 0x46204631
    941c:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9420:	blls	29ba4c <strspn@plt+0x298ed4>
    9424:	addcs	pc, r3, #64, 4
    9428:	strls	r4, [r1, #-1145]	; 0xfffffb87
    942c:	teqeq	r2, #67	; 0x43	; <UNPREDICTABLE>
    9430:			; <UNDEFINED> instruction: 0xf1019000
    9434:	stmibmi	r5, {r2, r3, r6}
    9438:			; <UNDEFINED> instruction: 0xf7f94479
    943c:			; <UNDEFINED> instruction: 0x4631ea76
    9440:			; <UNDEFINED> instruction: 0xf7f94620
    9444:			; <UNDEFINED> instruction: 0x4629e87a
    9448:	b	1a47434 <strspn@plt+0x1a448bc>
    944c:	vstrmi	d4, [r1, #512]	; 0x200
    9450:	svcls	0x0006447b
    9454:	mcrmi	4, 4, r4, cr0, cr13, {3}
    9458:			; <UNDEFINED> instruction: 0x46994619
    945c:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    9460:	stmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9464:			; <UNDEFINED> instruction: 0x46314c7d
    9468:	ldrtcc	r4, [r8], #1148	; 0x47c
    946c:	strtmi	r4, [r8], -r0, lsl #13
    9470:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9474:			; <UNDEFINED> instruction: 0xf047497a
    9478:	vcgt.s8	d16, d0, d18
    947c:	ldrbtmi	r1, [r9], #-589	; 0xfffffdb3
    9480:	andhi	pc, r0, sp, asr #17
    9484:	andmi	lr, r1, sp, asr #19
    9488:			; <UNDEFINED> instruction: 0xf7f94620
    948c:	strbmi	lr, [r9], -lr, asr #20
    9490:	blmi	1d42bfc <strspn@plt+0x1d40084>
    9494:	ldrbtmi	r4, [fp], #-3444	; 0xfffff28c
    9498:	ldrbtmi	r9, [sp], #-3846	; 0xfffff0fa
    949c:			; <UNDEFINED> instruction: 0x46194e73
    94a0:			; <UNDEFINED> instruction: 0x46284699
    94a4:			; <UNDEFINED> instruction: 0xf7f9447e
    94a8:	ldclmi	8, cr14, [r1], #-288	; 0xfffffee0
    94ac:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    94b0:			; <UNDEFINED> instruction: 0x468034b8
    94b4:			; <UNDEFINED> instruction: 0xf7f94628
    94b8:	stmdbmi	lr!, {r6, fp, sp, lr, pc}^
    94bc:	msreq	CPSR_x, #71	; 0x47
    94c0:	sbcvc	pc, r2, #1325400064	; 0x4f000000
    94c4:			; <UNDEFINED> instruction: 0xf8cd4479
    94c8:	stmib	sp, {pc}^
    94cc:	strtmi	r4, [r0], -r1
    94d0:	b	ac74bc <strspn@plt+0xac4944>
    94d4:	ldr	r4, [r6, #1609]!	; 0x649
    94d8:	fstmdbxmi	r8!, {d20-d70}	;@ Deprecated
    94dc:	svcls	0x0006447b
    94e0:	mcrmi	4, 3, r4, cr7, cr13, {3}
    94e4:			; <UNDEFINED> instruction: 0x46994619
    94e8:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    94ec:	stmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94f0:	ldrtmi	r4, [r1], -r4, ror #24
    94f4:	ldrtcc	r4, [r8], #1148	; 0x47c
    94f8:	strtmi	r4, [r8], -r0, lsl #13
    94fc:	ldmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9500:			; <UNDEFINED> instruction: 0xf0474961
    9504:	vst2.8	{d16-d19}, [pc :128], r2
    9508:	ldrbtmi	r7, [r9], #-710	; 0xfffffd3a
    950c:	andhi	pc, r0, sp, asr #17
    9510:	andmi	lr, r1, sp, asr #19
    9514:			; <UNDEFINED> instruction: 0xf7f94620
    9518:	strbmi	lr, [r9], -r8, lsl #20
    951c:	cfldr64mi	mvdx14, [fp, #-588]	; 0xfffffdb4
    9520:	ldrbtmi	r4, [sp], #-3163	; 0xfffff3a5
    9524:			; <UNDEFINED> instruction: 0x4629447c
    9528:			; <UNDEFINED> instruction: 0xf7f94620
    952c:	svcls	0x0005e806
    9530:	vmul.i8	q10, q0, q4
    9534:	blls	3d1e88 <strspn@plt+0x3cf310>
    9538:	ldrbtmi	r6, [r9], #-2238	; 0xfffff742
    953c:	msreq	CPSR_x, #67	; 0x43
    9540:	streq	lr, [r0], -sp, asr #19
    9544:	addseq	pc, r8, r1, lsl #2
    9548:	ldrbtmi	r4, [r9], #-2387	; 0xfffff6ad
    954c:	stmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9550:	strtmi	r4, [r0], -r9, lsr #12
    9554:	svc	0x00f0f7f8
    9558:			; <UNDEFINED> instruction: 0xf7f968b9
    955c:	cdp	8, 1, cr14, cr8, cr6, {7}
    9560:	ssatmi	fp, #9, r0, lsl #20
    9564:	andcs	lr, r0, #679477248	; 0x28800000
    9568:	bcc	fe444ddc <strspn@plt+0xfe442264>
    956c:			; <UNDEFINED> instruction: 0xf1059200
    9570:	ldrtmi	r0, [r1], -r0, lsl #1
    9574:	rsbcs	pc, sp, #64, 4
    9578:			; <UNDEFINED> instruction: 0xf7f946d9
    957c:			; <UNDEFINED> instruction: 0xf7ffea26
    9580:	svcmi	0x0046b85f
    9584:	ldrbtmi	r4, [pc], #-3398	; 958c <strspn@plt+0x6a14>
    9588:			; <UNDEFINED> instruction: 0x4639447d
    958c:			; <UNDEFINED> instruction: 0xf7f84628
    9590:	blls	2c54e8 <strspn@plt+0x2c2970>
    9594:	vmin.s8	d20, d0, d17
    9598:			; <UNDEFINED> instruction: 0xf043227e
    959c:	andls	r0, r0, r2, lsr #6
    95a0:			; <UNDEFINED> instruction: 0xf7f94620
    95a4:	ldrtmi	lr, [r9], -r2, asr #19
    95a8:			; <UNDEFINED> instruction: 0xf7f84628
    95ac:			; <UNDEFINED> instruction: 0xf7f9efc6
    95b0:			; <UNDEFINED> instruction: 0xf7f9e8bc
    95b4:	svcmi	0x003be868
    95b8:	ldrbtmi	r4, [pc], #-3387	; 95c0 <strspn@plt+0x6a48>
    95bc:	ldrbtmi	r4, [sp], #-3643	; 0xfffff1c5
    95c0:			; <UNDEFINED> instruction: 0x46394c3b
    95c4:			; <UNDEFINED> instruction: 0x4628447e
    95c8:			; <UNDEFINED> instruction: 0xf7f8447c
    95cc:			; <UNDEFINED> instruction: 0x4631efb6
    95d0:	strmi	r3, [r0], r4, ror #8
    95d4:			; <UNDEFINED> instruction: 0xf7f84628
    95d8:	mrc	15, 0, lr, cr8, cr0, {5}
    95dc:	ldmdbmi	r5!, {r4, r9, fp, ip, sp}
    95e0:			; <UNDEFINED> instruction: 0xf8cd22c4
    95e4:	ldrbtmi	r8, [r9], #-0
    95e8:	msreq	CPSR_x, #67	; 0x43
    95ec:	andmi	lr, r1, sp, asr #19
    95f0:	str	r4, [r5, #-1568]!	; 0xfffff9e0
    95f4:			; <UNDEFINED> instruction: 0xf7ff46d0
    95f8:	svclt	0x0000b8af
    95fc:	strdeq	r6, [r1], -sl
    9600:	andeq	r6, r1, r8, lsl sp
    9604:	andeq	r6, r1, r8, lsl lr
    9608:	andeq	r6, r1, sl, lsl lr
    960c:	andeq	r6, r1, r0, ror #27
    9610:	ldrdeq	r6, [r1], -lr
    9614:	ldrdeq	r6, [r1], -r8
    9618:	andeq	r6, r1, sl, asr #27
    961c:	andeq	r6, r1, r2, lsr pc
    9620:	andeq	r6, r1, ip, asr #27
    9624:	andeq	r6, r1, lr, asr #3
    9628:	andeq	r6, r1, r8, asr #27
    962c:	andeq	r6, r1, r0, asr #27
    9630:	ldrdeq	r6, [r1], -lr
    9634:	andeq	r6, r1, ip, lsl #24
    9638:	andeq	r6, r1, r6, asr #29
    963c:	andeq	r6, r1, r6, ror #23
    9640:	andeq	r6, r1, r8, lsl #4
    9644:	andeq	r7, r1, r2, lsl pc
    9648:	muleq	r1, r8, lr
    964c:			; <UNDEFINED> instruction: 0x00016bb0
    9650:	andeq	r6, r1, ip, lsr #32
    9654:	ldrdeq	r7, [r1], -r4
    9658:	andeq	r5, r1, r2, lsl #22
    965c:	andeq	r6, r1, r8, asr lr
    9660:	andeq	r6, r1, sl, ror #22
    9664:	andeq	r5, r1, r6, ror #31
    9668:	andeq	r7, r1, lr, lsl #29
    966c:			; <UNDEFINED> instruction: 0x00015abc
    9670:	andeq	r6, r1, r2, lsl lr
    9674:	andeq	r6, r1, r4, lsr #22
    9678:	andeq	r5, r1, r0, lsr #31
    967c:	andeq	r7, r1, r8, asr #28
    9680:	andeq	r5, r1, r6, ror sl
    9684:	andeq	r6, r1, ip, asr #27
    9688:	ldrdeq	r6, [r1], -lr
    968c:	andeq	r6, r1, r2, asr sp
    9690:	andeq	r7, r1, r4, lsl #28
    9694:	andeq	r6, r1, r6, lsl #27
    9698:	muleq	r1, lr, sl
    969c:	andeq	r6, r1, r2, lsr fp
    96a0:	andeq	r7, r1, r0, lsr #27
    96a4:	andeq	r5, r1, r2, asr #29
    96a8:	andeq	r7, r1, sl, ror #26
    96ac:	muleq	r1, ip, r9
    96b0:	strdeq	r6, [r1], -r8
    96b4:	andeq	r6, r1, r2, lsl #20
    96b8:	blmi	fe41c0fc <strspn@plt+0xfe419584>
    96bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    96c0:			; <UNDEFINED> instruction: 0xb0914ff0
    96c4:			; <UNDEFINED> instruction: 0x460e58d3
    96c8:	strmi	r4, [r0], sp, lsl #25
    96cc:	movwls	r6, #63515	; 0xf81b
    96d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    96d4:	ldrbtmi	r4, [ip], #-2955	; 0xfffff475
    96d8:	stmmi	ip, {r0, r1, r3, r7, r8, fp, lr}
    96dc:	stmiapl	r3!, {r0, r1, r3, r4, r6, r9, sp}^
    96e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    96e4:			; <UNDEFINED> instruction: 0x463b6adf
    96e8:	svc	0x007ef7f8
    96ec:	stmiapl	r3!, {r3, r7, r8, r9, fp, lr}^
    96f0:	ldmdavs	ip, {r0, r1, r3, r4, fp, sp, lr}
    96f4:			; <UNDEFINED> instruction: 0xf0002e00
    96f8:	ldmdblt	ip, {r0, r1, r2, r4, r7, pc}
    96fc:	stmdavs	r4!, {r2, r3, r5, r6, sp, lr, pc}
    9700:	rsble	r2, r9, r0, lsl #24
    9704:	ldrtmi	r6, [r0], -r5, ror #16
    9708:			; <UNDEFINED> instruction: 0xf7f84629
    970c:			; <UNDEFINED> instruction: 0x4603eff0
    9710:	mvnsle	r2, r0, lsl #16
    9714:			; <UNDEFINED> instruction: 0x46284c7f
    9718:			; <UNDEFINED> instruction: 0xf04f497f
    971c:	bmi	1fd7b20 <strspn@plt+0x1fd4fa8>
    9720:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    9724:	ldrbtmi	r9, [sl], #-777	; 0xfffffcf7
    9728:	strpl	lr, [r5], #-2509	; 0xfffff633
    972c:	smlabtcs	sl, sp, r9, lr
    9730:	beq	545b6c <strspn@plt+0x542ff4>
    9734:	stmdahi	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9738:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    973c:	ldrtmi	r4, [r0], -r1, lsl #13
    9740:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9744:			; <UNDEFINED> instruction: 0xf1094448
    9748:			; <UNDEFINED> instruction: 0xf1000901
    974c:	andcs	r0, r1, sl, asr #2
    9750:	mcr	7, 7, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9754:	stmdacs	r0, {r2, r9, sl, lr}
    9758:	adcshi	pc, r4, r0
    975c:			; <UNDEFINED> instruction: 0xf10446d6
    9760:	ldm	lr!, {r5, r9, fp}
    9764:	ldrbmi	r0, [r4], pc
    9768:	bleq	f45b80 <strspn@plt+0xf43008>
    976c:	andeq	lr, pc, ip, lsr #17
    9770:	muleq	r7, lr, r8
    9774:	andeq	lr, r7, ip, lsl #17
    9778:	strbmi	r4, [sl], -r9, lsr #12
    977c:			; <UNDEFINED> instruction: 0xf7f84658
    9780:	stmdami	r7!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    9784:	bl	2dbd28 <strspn@plt+0x2d91b0>
    9788:	bmi	19ca3b4 <strspn@plt+0x19c783c>
    978c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9790:	eorlt	pc, r0, r4, asr #17
    9794:	stmdahi	r5, {r1, r3, r4, r5, r6, sl, lr}
    9798:			; <UNDEFINED> instruction: 0xc000f8b1
    979c:	vldrne	s24, [sl, #-12]
    97a0:	andpl	pc, r9, fp, lsr #16
    97a4:	rsbvs	r1, r3, #40192	; 0x9d00
    97a8:	andgt	pc, r2, r3, lsr #17
    97ac:	subsvs	r6, r8, r5, ror #6
    97b0:			; <UNDEFINED> instruction: 0x63a26099
    97b4:			; <UNDEFINED> instruction: 0xf8c4bb66
    97b8:	ldmdbmi	ip, {r3, r4, pc}^
    97bc:	ldmdami	ip, {r0, r9, sp}^
    97c0:	eorvs	r4, r2, fp, lsr r6
    97c4:			; <UNDEFINED> instruction: 0xf8c44479
    97c8:	ldrbtmi	sl, [r8], #-28	; 0xffffffe4
    97cc:	strls	r2, [r0], #-692	; 0xfffffd4c
    97d0:			; <UNDEFINED> instruction: 0xf7f84625
    97d4:	and	lr, sp, lr, ror #31
    97d8:	ldmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    97dc:	ldmdbmi	r5, {r1, r9, sp}^
    97e0:	ldrtmi	r2, [fp], -r0, lsl #10
    97e4:	andvs	r4, r2, r9, ror r4
    97e8:	ldmdami	r3, {r0, r3, r4, r5, r6, r9, sp}^
    97ec:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    97f0:	svc	0x00def7f8
    97f4:	blmi	105c140 <strspn@plt+0x10595c8>
    97f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    97fc:	blls	3e386c <strspn@plt+0x3e0cf4>
    9800:			; <UNDEFINED> instruction: 0xf04f405a
    9804:	cmnle	r4, r0, lsl #6
    9808:	andslt	r4, r1, r8, lsr #12
    980c:	svchi	0x00f0e8bd
    9810:			; <UNDEFINED> instruction: 0xf1034630
    9814:			; <UNDEFINED> instruction: 0xf7f9050c
    9818:	ldrtmi	lr, [r1], -r0, asr #16
    981c:	strtmi	r1, [r8], -r2, asr #24
    9820:	mrc	7, 7, APSR_nzcv, cr10, cr8, {7}
    9824:	strb	r6, [r8, r5, lsr #3]
    9828:	sbcsle	r2, r5, r0, lsl #24
    982c:	beq	545c68 <strspn@plt+0x5430f0>
    9830:	stmdavs	r4!, {r1, sp, lr, pc}
    9834:	sbcle	r2, pc, r0, lsl #24
    9838:	stmdavc	r2, {r5, r6, fp, sp, lr}
    983c:	mvnsle	r2, r3, lsr #20
    9840:	ldrbmi	r3, [r1], -r1
    9844:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9848:			; <UNDEFINED> instruction: 0x9014f8dd
    984c:	svceq	0x0000f1b9
    9850:	strmi	sp, [r0, #495]	; 0x1ef
    9854:	stfged	f5, [ip, #-948]	; 0xfffffc4c
    9858:	movwcs	r4, #51769	; 0xca39
    985c:	andhi	pc, r4, sp, asr #17
    9860:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    9864:	andls	r4, r0, #40, 12	; 0x2800000
    9868:			; <UNDEFINED> instruction: 0xf04f2201
    986c:			; <UNDEFINED> instruction: 0xf7f934ff
    9870:	ldmdbmi	r4!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    9874:			; <UNDEFINED> instruction: 0x46284a34
    9878:	ldrbtmi	r4, [r9], #-2868	; 0xfffff4cc
    987c:			; <UNDEFINED> instruction: 0xf8cd447a
    9880:	ldrbtmi	r9, [fp], #-36	; 0xffffffdc
    9884:	stmdane	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9888:	andcc	lr, sl, #3358720	; 0x334000
    988c:	strls	r9, [r5, #-1032]	; 0xfffffbf8
    9890:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9894:	andcs	r4, r1, r1, lsl #13
    9898:	cmpeq	r9, r9, lsl #2	; <UNPREDICTABLE>
    989c:			; <UNDEFINED> instruction: 0xf7f84481
    98a0:	strmi	lr, [r4], -r0, asr #28
    98a4:			; <UNDEFINED> instruction: 0x46d4b170
    98a8:	beq	845cb0 <strspn@plt+0x843138>
    98ac:			; <UNDEFINED> instruction: 0x000fe8bc
    98b0:			; <UNDEFINED> instruction: 0xf10446d6
    98b4:	stmia	lr!, {r2, r3, r4, r5, r8, r9, fp}
    98b8:	ldm	ip, {r0, r1, r2, r3}
    98bc:	stm	lr, {r0, r1, r2}
    98c0:	ldrb	r0, [r9, -r7]
    98c4:			; <UNDEFINED> instruction: 0xf0474922
    98c8:	stmdami	r2!, {r1, r5, r8, r9}
    98cc:	sfmmi	f2, 4, [r2], #-596	; 0xfffffdac
    98d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    98d4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    98d8:	stmib	sp, {sl, ip, pc}^
    98dc:			; <UNDEFINED> instruction: 0xf7f90102
    98e0:	ldmib	sp, {r2, r5, fp, sp, lr, pc}^
    98e4:	ldrtmi	r0, [fp], -r2, lsl #2
    98e8:	strls	r2, [r0, #-663]	; 0xfffffd69
    98ec:	svc	0x0060f7f8
    98f0:			; <UNDEFINED> instruction: 0xf7f8e780
    98f4:	svclt	0x0000eec8
    98f8:	andeq	r4, r3, ip, asr #12
    98fc:	andeq	r0, r0, r0, asr r2
    9900:	andeq	r4, r3, r2, lsr r6
    9904:	andeq	r0, r0, r8, asr #4
    9908:	andeq	r6, r1, ip, lsr #25
    990c:	andeq	r6, r1, lr, ror #25
    9910:			; <UNDEFINED> instruction: 0x000002b4
    9914:	andeq	r6, r1, r0, lsr #25
    9918:	andeq	r6, r1, r2, lsr #25
    991c:	andeq	r6, r1, r6, lsr #25
    9920:	andeq	r6, r1, r4, lsr ip
    9924:	andeq	r6, r1, lr, lsr ip
    9928:	andeq	r6, r1, r0, lsr ip
    992c:	andeq	r6, r1, r8, asr #23
    9930:	andeq	r6, r1, r6, lsl #24
    9934:	andeq	r6, r1, r8, lsr #23
    9938:	andeq	r6, r1, r2, ror #23
    993c:	andeq	r4, r3, r0, lsl r5
    9940:	andeq	r6, r1, sl, asr fp
    9944:	andeq	r6, r1, r6, asr #22
    9948:	andeq	r6, r1, r8, asr #22
    994c:	andeq	r6, r1, sl, asr #22
    9950:			; <UNDEFINED> instruction: 0x00016abc
    9954:	strdeq	r6, [r1], -lr
    9958:	andeq	r5, r1, sl, lsl #13
    995c:	svcmi	0x00f0e92d
    9960:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    9964:	strmi	r8, [r3], r2, lsl #22
    9968:	blmi	fe71c3dc <strspn@plt+0xfe719864>
    996c:	cfldrsmi	mvf4, [ip], {122}	; 0x7a
    9970:	ldcmi	0, cr11, [ip, #572]	; 0x23c
    9974:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    9978:	sbccs	r4, r6, #2539520	; 0x26c000
    997c:	movwls	r6, #55323	; 0xd81b
    9980:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9984:	ldrbtmi	r4, [r9], #-2969	; 0xfffff467
    9988:	ldrbtmi	r5, [fp], #-2405	; 0xfffff69b
    998c:	andseq	pc, r8, r3, lsl #2
    9990:	andslt	pc, r0, sp, asr #17
    9994:	ldrdls	pc, [ip], -r5	; <UNPREDICTABLE>
    9998:			; <UNDEFINED> instruction: 0xf7f8464b
    999c:	blmi	fe54523c <strspn@plt+0xfe5426c4>
    99a0:			; <UNDEFINED> instruction: 0xf0002f00
    99a4:	stmiapl	r3!, {r0, r1, r6, r7, pc}^
    99a8:	ldrdge	pc, [r0], -r3
    99ac:	ldrdmi	pc, [ip], -sl
    99b0:	adds	fp, r8, r4, lsr #18
    99b4:	stccs	8, cr6, [r0], {36}	; 0x24
    99b8:	addshi	pc, r5, r0
    99bc:	ldrtmi	r6, [r8], -r6, ror #16
    99c0:			; <UNDEFINED> instruction: 0xf7f84631
    99c4:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    99c8:			; <UNDEFINED> instruction: 0x4603d1f4
    99cc:			; <UNDEFINED> instruction: 0xf04f4630
    99d0:	movwls	r3, #29951	; 0x74ff
    99d4:	strls	r9, [r6], -r9, lsl #6
    99d8:			; <UNDEFINED> instruction: 0xf7f89408
    99dc:			; <UNDEFINED> instruction: 0xf8daef5e
    99e0:	strls	r5, [r4], #-0
    99e4:	mcrrne	6, 10, r4, r3, cr11
    99e8:	ldmdaeq	r1!, {r8, ip, sp, lr, pc}
    99ec:	bcc	445214 <strspn@plt+0x44269c>
    99f0:			; <UNDEFINED> instruction: 0xf04fb17d
    99f4:	ldrbmi	r0, [ip], -r0, lsl #22
    99f8:	strcc	r6, [r1], #-2152	; 0xfffff798
    99fc:	svc	0x004cf7f8
    9a00:	andcc	r6, r1, sp, lsr #16
    9a04:	cfstrscs	mvf4, [r0, #-512]	; 0xfffffe00
    9a08:	bl	23e1e8 <strspn@plt+0x23b670>
    9a0c:	strtmi	r0, [r3], r4, lsl #17
    9a10:	ldrtmi	fp, [r8], -pc, lsr #2
    9a14:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9a18:	svc	0x003ef7f8
    9a1c:	strbmi	r4, [r1], -r0, lsl #9
    9a20:			; <UNDEFINED> instruction: 0xf7f82001
    9a24:			; <UNDEFINED> instruction: 0x4605ed7e
    9a28:			; <UNDEFINED> instruction: 0xf0002800
    9a2c:			; <UNDEFINED> instruction: 0xf10080bc
    9a30:	movwls	r0, #21280	; 0x5320
    9a34:	ldmdaeq	r0!, {r8, ip, sp, lr, pc}
    9a38:	blge	19b2b0 <strspn@plt+0x198738>
    9a3c:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    9a40:			; <UNDEFINED> instruction: 0xf1bb000f
    9a44:	eorle	r0, sl, r0, lsl #30
    9a48:	ldrdge	pc, [r0], -sl
    9a4c:	streq	lr, [fp], #2824	; 0xb08
    9a50:	eorhi	pc, ip, r5, asr #17
    9a54:	svceq	0x0000f1ba
    9a58:	adchi	pc, r2, r0
    9a5c:			; <UNDEFINED> instruction: 0xf04f462b
    9a60:	ldrbmi	r0, [r5], -r0, lsl #16
    9a64:	stmdavs	r9!, {r1, r3, r4, r7, r9, sl, lr}^
    9a68:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9a6c:	tstls	r3, r8, lsl #12
    9a70:	svc	0x0012f7f8
    9a74:			; <UNDEFINED> instruction: 0xf1009903
    9a78:	strtmi	r0, [r0], -r1, lsl #22
    9a7c:			; <UNDEFINED> instruction: 0xf7f8465a
    9a80:			; <UNDEFINED> instruction: 0xf8daedcc
    9a84:	stmdavs	sp!, {r2, r3, r5, ip, sp}
    9a88:	orreq	lr, r8, #3072	; 0xc00
    9a8c:	stcmi	8, cr15, [r4], {67}	; 0x43
    9a90:	cfstrscs	mvf4, [r0, #-368]	; 0xfffffe90
    9a94:	ldrbmi	sp, [r5], -r7, ror #3
    9a98:	andcs	r4, r0, #160, 12	; 0xa000000
    9a9c:	mrc	0, 0, r6, cr8, cr10, {0}
    9aa0:			; <UNDEFINED> instruction: 0x46402a10
    9aa4:	stmne	r4, {r0, r4, r5, r9, sl, lr}
    9aa8:	ldc	7, cr15, [r6, #992]!	; 0x3e0
    9aac:	eorhi	pc, r0, r5, asr #17
    9ab0:	eorsle	r2, r8, r0, lsl #30
    9ab4:			; <UNDEFINED> instruction: 0xf7f84638
    9ab8:			; <UNDEFINED> instruction: 0x4639eef0
    9abc:	strtmi	r1, [r0], -r2, asr #24
    9ac0:	stc	7, cr15, [sl, #992]!	; 0x3e0
    9ac4:	bls	16217c <strspn@plt+0x15f604>
    9ac8:	stmdami	sl, {r0, r1, r3, r6, r9, sl, lr}^
    9acc:	ldrbtmi	r4, [r8], #-2378	; 0xfffff6b6
    9ad0:	andscc	r6, r8, sl, ror #3
    9ad4:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    9ad8:	vst4.8	{d22-d25}, [pc :128], sl
    9adc:	strls	r7, [r0, #-657]	; 0xfffffd6f
    9ae0:	mcr	7, 3, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9ae4:			; <UNDEFINED> instruction: 0xf7f8e00f
    9ae8:	bmi	11456c8 <strspn@plt+0x1142b50>
    9aec:	strcs	r2, [r0, #-258]	; 0xfffffefe
    9af0:			; <UNDEFINED> instruction: 0x464b447a
    9af4:			; <UNDEFINED> instruction: 0xf1026001
    9af8:	stmdbmi	r1, {r3, r4}^
    9afc:	strls	r2, [r0, #-740]	; 0xfffffd1c
    9b00:			; <UNDEFINED> instruction: 0xf7f84479
    9b04:	bmi	1005464 <strspn@plt+0x10028ec>
    9b08:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    9b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b10:	subsmi	r9, sl, sp, lsl #22
    9b14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b18:			; <UNDEFINED> instruction: 0x4628d15c
    9b1c:	ldc	0, cr11, [sp], #60	; 0x3c
    9b20:	pop	{r1, r8, r9, fp, pc}
    9b24:	blls	12daec <strspn@plt+0x12af74>
    9b28:	strb	r6, [ip, fp, lsr #3]
    9b2c:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    9b30:	stccs	8, cr6, [r0], {220}	; 0xdc
    9b34:	mcrge	0, 0, sp, cr6, cr7, {6}
    9b38:	stmdavs	r4!, {r1, sp, lr, pc}
    9b3c:	sbcsle	r2, r2, r0, lsl #24
    9b40:	stmdavc	r3, {r5, r6, fp, sp, lr}
    9b44:	mvnsle	r2, r3, lsr #22
    9b48:	ldrtmi	r3, [r1], -r1
    9b4c:	svc	0x00a6f7f8
    9b50:	blcs	30770 <strspn@plt+0x2dbf8>
    9b54:	bls	13e320 <strspn@plt+0x13b7a8>
    9b58:	mvnle	r4, r2, lsl #5
    9b5c:	cdpge	12, 0, cr9, cr10, cr4, {0}
    9b60:	ldrmi	r4, [r8], r9, lsr #20
    9b64:	ldrtmi	r2, [r0], -ip, lsl #6
    9b68:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    9b6c:	andls	r9, r0, #16777216	; 0x1000000
    9b70:			; <UNDEFINED> instruction: 0xf7f82201
    9b74:	shsub8mi	lr, r0, ip
    9b78:	stmdavs	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9b7c:	stmdami	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9b80:	mcr	7, 4, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    9b84:	ldrdge	pc, [r0], -r5
    9b88:	ldrdpl	pc, [r0], -sl
    9b8c:	mcrrne	6, 10, r4, r3, cr11
    9b90:	ldmdaeq	r1!, {r8, ip, sp, lr, pc}
    9b94:	bcc	4453bc <strspn@plt+0x442844>
    9b98:			; <UNDEFINED> instruction: 0xf47f2d00
    9b9c:	ldr	sl, [lr, -sl, lsr #30]!
    9ba0:	strtmi	r4, [r0], r3, asr #12
    9ba4:	ldmdami	r9, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    9ba8:	msreq	CPSR_x, #73	; 0x49
    9bac:	rscscs	r4, ip, #24, 18	; 0x60000
    9bb0:	ldrbtmi	r4, [r8], #-3096	; 0xfffff3e8
    9bb4:	andscc	r4, r8, r9, ror r4
    9bb8:	strls	r4, [r0], #-1148	; 0xfffffb84
    9bbc:	smlabteq	r3, sp, r9, lr
    9bc0:	mrc	7, 5, APSR_nzcv, cr2, cr8, {7}
    9bc4:	ldrdeq	lr, [r3, -sp]
    9bc8:	rscscs	r4, lr, #78643200	; 0x4b00000
    9bcc:			; <UNDEFINED> instruction: 0xf7f89500
    9bd0:			; <UNDEFINED> instruction: 0xe798edf0
    9bd4:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    9bd8:	muleq	r3, ip, r3
    9bdc:	andeq	r0, r0, r0, asr r2
    9be0:	muleq	r3, r2, r3
    9be4:	andeq	r0, r0, r8, asr #4
    9be8:	andeq	r6, r1, r6, lsl #20
    9bec:	andeq	r6, r1, r6, asr #20
    9bf0:			; <UNDEFINED> instruction: 0x000002b4
    9bf4:	andeq	r6, r1, r2, lsl #18
    9bf8:			; <UNDEFINED> instruction: 0x000168b6
    9bfc:	andeq	r6, r1, r0, ror #17
    9c00:	andeq	r6, r1, ip, lsl #17
    9c04:	strdeq	r4, [r3], -lr
    9c08:	andeq	r6, r1, r2, asr r8
    9c0c:	andeq	r6, r1, lr, lsl r8
    9c10:	ldrdeq	r6, [r1], -r8
    9c14:	andeq	r5, r1, r8, lsr #7
    9c18:	blmi	1edc208 <strspn@plt+0x1ed9690>
    9c1c:	push	{r0, r3, r4, r5, r6, sl, lr}
    9c20:	strdlt	r4, [r7], r0
    9c24:	strmi	r5, [r0], fp, asr #17
    9c28:			; <UNDEFINED> instruction: 0x46164c78
    9c2c:	movwls	r6, #22555	; 0x581b
    9c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9c34:	ldrbtmi	r4, [ip], #-2934	; 0xfffff48a
    9c38:	ldmdbmi	r7!, {r1, r2, r4, r5, r6, fp, lr}^
    9c3c:	addsvc	pc, fp, #1325400064	; 0x4f000000
    9c40:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    9c44:	eorscc	r4, r0, r9, ror r4
    9c48:			; <UNDEFINED> instruction: 0x462b6add
    9c4c:	stcl	7, cr15, [ip], {248}	; 0xf8
    9c50:	stmiapl	r7!, {r1, r4, r5, r6, r8, r9, fp, lr}^
    9c54:	ldmvs	ip, {r0, r1, r3, r4, r5, fp, sp, lr}^
    9c58:	tstcs	r0, ip, asr #2
    9c5c:	stmdavs	r4!, {r0, r1, r5, r6, fp, sp, lr}
    9c60:	blcs	8e7cd4 <strspn@plt+0x8e515c>
    9c64:	tstcc	r1, r8, lsl #30
    9c68:	mvnsle	r2, r0, lsl #24
    9c6c:			; <UNDEFINED> instruction: 0x4620bb19
    9c70:			; <UNDEFINED> instruction: 0xf7f82600
    9c74:			; <UNDEFINED> instruction: 0x4634ecb4
    9c78:	mcr	7, 1, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9c7c:	tstcs	r2, r8, ror #20
    9c80:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    9c84:			; <UNDEFINED> instruction: 0xf1026001
    9c88:	stmdbmi	r6!, {r4, r5}^
    9c8c:	subsne	pc, sp, #64, 4
    9c90:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    9c94:	stc	7, cr15, [ip, #992]	; 0x3e0
    9c98:	blmi	16dc62c <strspn@plt+0x16d9ab4>
    9c9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9ca0:	blls	163d10 <strspn@plt+0x161198>
    9ca4:			; <UNDEFINED> instruction: 0xf04f405a
    9ca8:			; <UNDEFINED> instruction: 0xf0400300
    9cac:	strtmi	r8, [r0], -fp, lsl #1
    9cb0:	pop	{r0, r1, r2, ip, sp, pc}
    9cb4:	qsub8mi	r8, r0, r0
    9cb8:			; <UNDEFINED> instruction: 0xf7f82204
    9cbc:	strmi	lr, [r4], -r8, lsl #25
    9cc0:	rsble	r2, r6, r0, lsl #16
    9cc4:			; <UNDEFINED> instruction: 0xf8d3683b
    9cc8:			; <UNDEFINED> instruction: 0xf1b9900c
    9ccc:	sbcle	r0, lr, r0, lsl #30
    9cd0:	beq	44610c <strspn@plt+0x443594>
    9cd4:	and	r2, r4, r0, lsl #14
    9cd8:	ldrdls	pc, [r0], -r9
    9cdc:	svceq	0x0000f1b9
    9ce0:			; <UNDEFINED> instruction: 0xf8d9d00f
    9ce4:	stmdavc	r3, {r2}
    9ce8:	mvnsle	r2, r3, lsr #22
    9cec:	ldrbmi	r3, [r1], -r1
    9cf0:	mrc	7, 6, APSR_nzcv, cr4, cr8, {7}
    9cf4:	blcs	3090c <strspn@plt+0x2dd94>
    9cf8:			; <UNDEFINED> instruction: 0xf844d1ee
    9cfc:	strcc	r0, [r1, -r7, lsr #32]
    9d00:	svccs	0x0000e7ea
    9d04:			; <UNDEFINED> instruction: 0xf8d8d0b3
    9d08:	b	13f5d10 <strspn@plt+0x13f3198>
    9d0c:	ldrbmi	r0, [r8], -r7, lsl #21
    9d10:	stcl	7, cr15, [r2, #992]	; 0x3e0
    9d14:	msreq	CPSR_fc, sl, lsl #2
    9d18:	andcs	r4, r1, r2, lsl #12
    9d1c:	strmi	r4, [r2], #-1041	; 0xfffffbef
    9d20:			; <UNDEFINED> instruction: 0xf7f89202
    9d24:	bls	c4d24 <strspn@plt+0xc21ac>
    9d28:	stmdacs	r0, {r7, r9, sl, lr}
    9d2c:			; <UNDEFINED> instruction: 0xf100d04c
    9d30:	ldrbmi	r0, [r9], -r8, lsr #6
    9d34:	stmdbeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
    9d38:	strtmi	r6, [r2], #579	; 0x243
    9d3c:			; <UNDEFINED> instruction: 0xf7f84648
    9d40:			; <UNDEFINED> instruction: 0xf8d8ec6c
    9d44:	strtmi	r1, [r3], -r4, lsr #32
    9d48:	eoreq	pc, r0, r8, lsl #2
    9d4c:	andcs	r3, r1, #4, 18	; 0x10000
    9d50:	andsls	pc, r8, r8, asr #17
    9d54:	andvs	pc, r4, r8, asr #17
    9d58:	andseq	pc, ip, r8, asr #17
    9d5c:	andcs	pc, r0, r8, asr #17
    9d60:	blcs	147eb4 <strspn@plt+0x14533c>
    9d64:			; <UNDEFINED> instruction: 0xf8414553
    9d68:	mvnsle	r2, r4, lsl #30
    9d6c:			; <UNDEFINED> instruction: 0xf8c84620
    9d70:			; <UNDEFINED> instruction: 0xf7f87020
    9d74:	stmdami	sp!, {r2, r4, r5, sl, fp, sp, lr, pc}
    9d78:	strtmi	r4, [fp], -sp, lsr #18
    9d7c:	vqshl.s8	q10, q12, q0
    9d80:	eorscc	r1, r0, r5, lsl #5
    9d84:			; <UNDEFINED> instruction: 0xf8cd4479
    9d88:	strbmi	r8, [r4], -r0
    9d8c:	ldc	7, cr15, [r0, #-992]	; 0xfffffc20
    9d90:	stmdami	r8!, {r1, r7, r8, r9, sl, sp, lr, pc}
    9d94:	msreq	CPSR_x, #69	; 0x45
    9d98:	vst2.8	{d20,d22}, [pc :128], r7
    9d9c:	cdpmi	2, 2, cr7, cr7, cr5, {5}
    9da0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9da4:	ldrbtmi	r3, [lr], #-48	; 0xffffffd0
    9da8:	stmib	sp, {r9, sl, ip, pc}^
    9dac:			; <UNDEFINED> instruction: 0xf7f80102
    9db0:	ldmib	sp, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    9db4:	strtmi	r0, [fp], -r2, lsl #2
    9db8:	adcvc	pc, r6, #1325400064	; 0x4f000000
    9dbc:			; <UNDEFINED> instruction: 0xf7f89400
    9dc0:			; <UNDEFINED> instruction: 0xe769ecf8
    9dc4:	mrrc	7, 15, pc, lr, cr8	; <UNPREDICTABLE>
    9dc8:			; <UNDEFINED> instruction: 0xf0454e1d
    9dcc:	ldmdbmi	sp, {r1, r5, r8, r9}
    9dd0:	adcsvc	pc, r3, #1325400064	; 0x4f000000
    9dd4:	svcmi	0x001c447e
    9dd8:	ldrbtmi	r3, [r9], #-1584	; 0xfffff9d0
    9ddc:	smlsdxls	r0, pc, r4, r4	; <UNPREDICTABLE>
    9de0:	tstls	r2, r0, lsr r6
    9de4:	stc	7, cr15, [r0, #992]!	; 0x3e0
    9de8:			; <UNDEFINED> instruction: 0xf7f84620
    9dec:	stmdbls	r2, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9df0:			; <UNDEFINED> instruction: 0x462b4630
    9df4:	rsbne	pc, r9, #64, 4
    9df8:	andls	pc, r0, sp, asr #17
    9dfc:			; <UNDEFINED> instruction: 0xf7f8464c
    9e00:			; <UNDEFINED> instruction: 0xe749ecd8
    9e04:	andeq	r4, r3, ip, ror #1
    9e08:	andeq	r0, r0, r0, asr r2
    9e0c:	ldrdeq	r4, [r3], -r2
    9e10:	andeq	r0, r0, r8, asr #4
    9e14:	andeq	r6, r1, lr, lsl #15
    9e18:	andeq	r6, r1, r8, asr #14
    9e1c:			; <UNDEFINED> instruction: 0x000002b4
    9e20:	andeq	r6, r1, lr, asr #14
    9e24:	strdeq	r6, [r1], -sl
    9e28:	andeq	r4, r3, ip, rrx
    9e2c:	andeq	r6, r1, r4, asr r6
    9e30:	andeq	r6, r1, r8, lsl #12
    9e34:	andeq	r6, r1, r0, lsr r6
    9e38:	andeq	r6, r1, sl, ror #11
    9e3c:			; <UNDEFINED> instruction: 0x000151ba
    9e40:	strdeq	r6, [r1], -ip
    9e44:			; <UNDEFINED> instruction: 0x000165b2
    9e48:	andeq	r5, r1, r4, lsl #3
    9e4c:	svcmi	0x00f0e92d
    9e50:	vpush	{s8-s113}
    9e54:	blmi	1aaca64 <strspn@plt+0x1aa9eec>
    9e58:	cfstrdmi	mvd4, [sl], #-488	; 0xfffffe18
    9e5c:	ldmpl	r3, {r1, r3, r5, r6, r8, sl, fp, lr}^
    9e60:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    9e64:	ldmdavs	fp, {r0, r3, r5, r6, r8, fp, lr}
    9e68:			; <UNDEFINED> instruction: 0xf04f9307
    9e6c:	andls	r0, r2, r0, lsl #6
    9e70:	ldrbtmi	r4, [r9], #-2919	; 0xfffff499
    9e74:	vmla.i8	<illegal reg q10.5>, q0, <illegal reg q10.5>
    9e78:	ldrbtmi	r1, [fp], #-663	; 0xfffffd69
    9e7c:	subseq	pc, r0, r3, lsl #2
    9e80:	vmls.f32	s12, s17, s23
    9e84:			; <UNDEFINED> instruction: 0xf7f83a10
    9e88:	blmi	18c4d50 <strspn@plt+0x18c21d8>
    9e8c:	movwls	r5, #14563	; 0x38e3
    9e90:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    9e94:			; <UNDEFINED> instruction: 0xf0002b00
    9e98:	strcs	r8, [r0, #-144]	; 0xffffff70
    9e9c:	strcc	r6, [r1, #-2075]	; 0xfffff7e5
    9ea0:	mvnsle	r2, r0, lsl #22
    9ea4:			; <UNDEFINED> instruction: 0xf7f82047
    9ea8:	stmdacs	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9eac:			; <UNDEFINED> instruction: 0x2320bfdc
    9eb0:	ldclle	3, cr9, [sp], #-20	; 0xffffffec
    9eb4:			; <UNDEFINED> instruction: 0xf10d9b02
    9eb8:	ldmdavs	r8, {r3, r4, r9, fp}
    9ebc:	stcl	7, cr15, [ip], #992	; 0x3e0
    9ec0:	movwls	r1, #19523	; 0x4c43
    9ec4:			; <UNDEFINED> instruction: 0xf1009b05
    9ec8:	blx	cbb76 <strspn@plt+0xc8ffe>
    9ecc:	ldrtmi	r7, [r9], -r5, lsl #14
    9ed0:			; <UNDEFINED> instruction: 0xf7f82001
    9ed4:	strmi	lr, [r6], -r6, lsr #22
    9ed8:	rsbsle	r2, r0, r0, lsl #16
    9edc:	msreq	CPSR_f, #0, 2
    9ee0:	bl	e27f4 <strspn@plt+0xdfc7c>
    9ee4:	blls	8b500 <strspn@plt+0x88988>
    9ee8:	strtmi	r9, [r8], -r4, lsl #20
    9eec:	stmiane	ip!, {r0, r3, r4, fp, sp, lr}
    9ef0:	bl	fe4c7ed8 <strspn@plt+0xfe4c5360>
    9ef4:			; <UNDEFINED> instruction: 0xf1069b03
    9ef8:	tstcs	r1, r0, lsr #4
    9efc:	ldmdavs	fp, {r0, r2, r4, r5, r7, r8, sp, lr}
    9f00:			; <UNDEFINED> instruction: 0xf8d36031
    9f04:	mvnsvs	r9, ip
    9f08:	svceq	0x0000f1b9
    9f0c:	strtmi	sp, [r0], sl, lsr #32
    9f10:	strbmi	r2, [ip], -r0, lsl #10
    9f14:			; <UNDEFINED> instruction: 0x4648e015
    9f18:	ldc	7, cr15, [lr], #992	; 0x3e0
    9f1c:	movweq	lr, #27560	; 0x6ba8
    9f20:	bleq	86328 <strspn@plt+0x837b0>
    9f24:	adcsmi	r4, fp, #1526726656	; 0x5b000000
    9f28:			; <UNDEFINED> instruction: 0x4640d83a
    9f2c:	ldrbmi	r4, [sl], -r9, asr #12
    9f30:	bl	1cc7f18 <strspn@plt+0x1cc53a0>
    9f34:			; <UNDEFINED> instruction: 0xf8436a73
    9f38:	ldrbmi	r8, [r8], #37	; 0x25
    9f3c:	stmdavs	r4!, {r0, r8, sl, ip, sp}
    9f40:			; <UNDEFINED> instruction: 0xf8d4b18c
    9f44:			; <UNDEFINED> instruction: 0xf8999004
    9f48:	blcs	8d5f50 <strspn@plt+0x8d33d8>
    9f4c:			; <UNDEFINED> instruction: 0xf109d1e3
    9f50:	ldrbmi	r0, [r1], -r1
    9f54:	stc	7, cr15, [r2, #992]!	; 0x3e0
    9f58:	blcs	30b78 <strspn@plt+0x2e000>
    9f5c:			; <UNDEFINED> instruction: 0xf8d4d0ef
    9f60:	ldrb	r9, [r8, r4]
    9f64:	stmdami	ip!, {r0, r2, r3, r6, r9, sl, lr}
    9f68:	rscne	pc, r3, #64, 4
    9f6c:	ldrbtmi	r4, [r8], #-2347	; 0xfffff6d5
    9f70:	mrc	2, 0, r6, cr8, cr5, {1}
    9f74:	subscc	r3, r0, r0, lsl sl
    9f78:			; <UNDEFINED> instruction: 0x96004479
    9f7c:	ldc	7, cr15, [r8], {248}	; 0xf8
    9f80:	blmi	7dc824 <strspn@plt+0x7d9cac>
    9f84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9f88:	blls	1e3ff8 <strspn@plt+0x1e1480>
    9f8c:			; <UNDEFINED> instruction: 0xf04f405a
    9f90:	teqle	r0, r0, lsl #6
    9f94:	andlt	r4, r9, r0, lsr r6
    9f98:	blhi	c5294 <strspn@plt+0xc271c>
    9f9c:	svchi	0x00f0e8bd
    9fa0:	ldrtmi	r9, [r0], -r5, lsl #22
    9fa4:	andeq	lr, r3, #11264	; 0x2c00
    9fa8:			; <UNDEFINED> instruction: 0xf7f84417
    9fac:	usada8	lr, r8, fp, lr
    9fb0:			; <UNDEFINED> instruction: 0xf7f82047
    9fb4:	andls	lr, r5, r4, ror fp
    9fb8:			; <UNDEFINED> instruction: 0x461de77c
    9fbc:	mrc	7, 0, lr, cr8, cr2, {3}
    9fc0:	vst1.8	{d21-d22}, [pc :64], r0
    9fc4:	ldmdami	r7, {r1, r3, r4, r6, r7, r9, ip, sp, lr}
    9fc8:			; <UNDEFINED> instruction: 0x4c184917
    9fcc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9fd0:	ldrbtmi	r3, [ip], #-80	; 0xffffffb0
    9fd4:	stmib	sp, {sl, ip, pc}^
    9fd8:			; <UNDEFINED> instruction: 0xf0450102
    9fdc:			; <UNDEFINED> instruction: 0xf7f80322
    9fe0:	cdp	12, 1, cr14, cr8, cr4, {5}
    9fe4:	ldmib	sp, {r4, r9, fp, ip, sp}^
    9fe8:	vst4.8	{d16,d18,d20,d22}, [pc], r2
    9fec:			; <UNDEFINED> instruction: 0x960072db
    9ff0:	bl	ff7c7fd8 <strspn@plt+0xff7c5460>
    9ff4:			; <UNDEFINED> instruction: 0xf7f8e7c4
    9ff8:	svclt	0x0000eb46
    9ffc:			; <UNDEFINED> instruction: 0x00033eb0
    a000:	andeq	r0, r0, r0, asr r2
    a004:	andeq	r3, r3, r6, lsr #29
    a008:	andeq	r0, r0, r8, asr #4
    a00c:	andeq	r6, r1, sl, lsl r5
    a010:	andeq	r6, r1, r6, asr r5
    a014:			; <UNDEFINED> instruction: 0x000002b4
    a018:	andeq	r6, r1, r2, ror #8
    a01c:	andeq	r6, r1, r4, lsl r4
    a020:	andeq	r3, r3, r4, lsl #27
    a024:	andeq	r6, r1, r4, lsl #8
    a028:			; <UNDEFINED> instruction: 0x000163be
    a02c:	andeq	r4, r1, lr, lsl #31
    a030:	ldrbmi	lr, [r0, sp, lsr #18]!
    a034:			; <UNDEFINED> instruction: 0xf8df4688
    a038:			; <UNDEFINED> instruction: 0x460592bc
    a03c:	addlt	r4, r6, lr, lsr #25
    a040:	stmibmi	lr!, {r0, r3, r4, r5, r6, r7, sl, lr}
    a044:	ldrmi	r4, [r6], -lr, lsr #17
    a048:	andvc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    a04c:			; <UNDEFINED> instruction: 0x461c4479
    a050:	eorscs	r4, r6, #120, 8	; 0x78000000
    a054:	mlasge	r8, sp, r8, pc	; <UNPREDICTABLE>
    a058:			; <UNDEFINED> instruction: 0x463b6c7f
    a05c:	b	ff148044 <strspn@plt+0xff1454cc>
    a060:	svcvc	0x008ef5b4
    a064:			; <UNDEFINED> instruction: 0xf5b4dc17
    a068:	ldcle	15, cr7, [r6, #-512]!	; 0xfffffe00
    a06c:	orrvc	pc, r0, pc, ror #8
    a070:	cfldrscs	mvf4, [fp], {12}
    a074:	ldm	pc, {r0, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a078:	cdplt	0, 9, cr15, cr4, cr4, {0}
    a07c:	ldrtvc	r3, [r0], #-48	; 0xffffffd0
    a080:	eorscc	r3, r0, r0, lsr r0
    a084:	eorscc	r3, r0, r0, lsr r0
    a088:	eorscc	r3, r0, r0, lsr r0
    a08c:	eorscc	r3, r0, r0, lsr r0
    a090:	eorscc	r3, r0, r0, lsr r0
    a094:			; <UNDEFINED> instruction: 0xf5b45630
    a098:			; <UNDEFINED> instruction: 0xd11e7f95
    a09c:	svceq	0x0000f1ba
    a0a0:	rscshi	pc, r7, r0
    a0a4:	ldrbtmi	r4, [sl], #-2711	; 0xfffff569
    a0a8:			; <UNDEFINED> instruction: 0xf8594b97
    a0ac:	ldmdbvs	fp, {r0, r1, ip, sp}
    a0b0:			; <UNDEFINED> instruction: 0xf0002b00
    a0b4:	ldmibmi	r5, {r0, r1, r2, r3, r8, pc}
    a0b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a0bc:	ldc	7, cr15, [r6], {248}	; 0xf8
    a0c0:	ldmdavc	r3!, {r2, r3, r4, r5, sp, lr, pc}^
    a0c4:			; <UNDEFINED> instruction: 0xf0402b3a
    a0c8:	bmi	fe46a4fc <strspn@plt+0xfe467984>
    a0cc:	ldmibmi	r1, {r3, r5, r9, sl, lr}
    a0d0:	ldrbtmi	r3, [sl], #-1538	; 0xfffff9fe
    a0d4:			; <UNDEFINED> instruction: 0xf7f84479
    a0d8:	ldmdavc	r3!, {r1, r3, r7, sl, fp, sp, lr, pc}
    a0dc:			; <UNDEFINED> instruction: 0xf0002b23
    a0e0:	stmibmi	sp, {r0, r1, r2, r3, r4, r6, r7, pc}
    a0e4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a0e8:	ldcl	7, cr15, [lr], {248}	; 0xf8
    a0ec:			; <UNDEFINED> instruction: 0xf0002800
    a0f0:			; <UNDEFINED> instruction: 0xf1ba80c2
    a0f4:			; <UNDEFINED> instruction: 0xf0400f00
    a0f8:	bmi	fe22a3ec <strspn@plt+0xfe227874>
    a0fc:	stmibmi	r8, {r1, r3, r4, r5, r6, sl, lr}
    a100:	stcmi	6, cr4, [r8], {40}	; 0x28
    a104:			; <UNDEFINED> instruction: 0xf7f84479
    a108:	ldrbtmi	lr, [ip], #-3186	; 0xfffff38e
    a10c:	ldrtmi	r4, [r3], -r6, lsl #21
    a110:	strtmi	r4, [r8], -r1, lsr #12
    a114:	strls	r4, [r5], #-1146	; 0xfffffb86
    a118:	ldc	7, cr15, [r8], {248}	; 0xf8
    a11c:	strtmi	r9, [r8], -r5, lsl #18
    a120:	stcl	7, cr15, [r4], #-992	; 0xfffffc20
    a124:			; <UNDEFINED> instruction: 0xf1bae00a
    a128:			; <UNDEFINED> instruction: 0xf0400f00
    a12c:	bmi	1fea450 <strspn@plt+0x1fe78d8>
    a130:	ldmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    a134:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a138:	mrrc	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    a13c:			; <UNDEFINED> instruction: 0xf7f84628
    a140:	ldmdbmi	ip!, {r3, r6, r7, r9, fp, sp, lr, pc}^
    a144:	rsbscs	r4, fp, #61865984	; 0x3b00000
    a148:			; <UNDEFINED> instruction: 0xf0804479
    a14c:	sbclt	r0, r4, #1
    a150:	strls	r4, [r0], #-2169	; 0xfffff787
    a154:			; <UNDEFINED> instruction: 0xf7f84478
    a158:			; <UNDEFINED> instruction: 0x4620ec38
    a15c:	pop	{r1, r2, ip, sp, pc}
    a160:	ldmdbmi	r6!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    a164:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a168:	ldc	7, cr15, [lr], {248}	; 0xf8
    a16c:	adcle	r2, r8, r0, lsl #16
    a170:	blcs	8e8244 <strspn@plt+0x8e56cc>
    a174:	ldmdbmi	r2!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    a178:	ldrbtmi	r1, [r9], #-3184	; 0xfffff390
    a17c:	ldcl	7, cr15, [ip], #992	; 0x3e0
    a180:	stmdavc	r3, {r4, r5, sl, lr}^
    a184:			; <UNDEFINED> instruction: 0xd1b42b00
    a188:	svceq	0x0000f1ba
    a18c:	adchi	pc, r5, r0, asr #32
    a190:	ldrbtmi	r4, [sl], #-2668	; 0xfffff594
    a194:	ldrtmi	r4, [r3], -ip, ror #18
    a198:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a19c:	stc	7, cr15, [r6], #-992	; 0xfffffc20
    a1a0:	ldmvs	r3!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a1a4:	ldmdavs	r8, {r0, r1, r4, r6, r8, ip, sp, pc}
    a1a8:	blx	ffcc61cc <strspn@plt+0xffcc3654>
    a1ac:	stmdbmi	r7!, {r0, r1, r4, r5, r7, fp, sp, lr}^
    a1b0:	ldrbtmi	r6, [r9], #-2139	; 0xfffff7a5
    a1b4:	strtmi	r4, [r8], -r2, lsl #12
    a1b8:	ldc	7, cr15, [r8], {248}	; 0xf8
    a1bc:	svceq	0x0000f1ba
    a1c0:	addhi	pc, r2, r0, asr #32
    a1c4:	strtmi	r4, [r8], -r2, ror #20
    a1c8:	ldmdavs	r3!, {r1, r5, r6, r8, fp, lr}
    a1cc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a1d0:			; <UNDEFINED> instruction: 0xf7f89205
    a1d4:	ldmdavs	r3!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    a1d8:	adcle	r2, pc, r0, lsl #22
    a1dc:			; <UNDEFINED> instruction: 0x4628495e
    a1e0:			; <UNDEFINED> instruction: 0xf7f84479
    a1e4:	ldmdbmi	sp, {r2, sl, fp, sp, lr, pc}^
    a1e8:			; <UNDEFINED> instruction: 0x46286873
    a1ec:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    a1f0:	bl	feb481d8 <strspn@plt+0xfeb45660>
    a1f4:	blls	444084 <strspn@plt+0x44150c>
    a1f8:			; <UNDEFINED> instruction: 0xf43f1c5a
    a1fc:	ldrmi	sl, [sl], -lr, ror #30
    a200:			; <UNDEFINED> instruction: 0x46404631
    a204:	blx	194621c <strspn@plt+0x19436a4>
    a208:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a20c:	svcge	0x0065f43f
    a210:			; <UNDEFINED> instruction: 0x2c006904
    a214:	cdpmi	0, 5, cr13, cr2, cr0, {2}
    a218:	stmiavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    a21c:			; <UNDEFINED> instruction: 0x300cf9b4
    a220:			; <UNDEFINED> instruction: 0x100ef9b4
    a224:	svceq	0x0000f1ba
    a228:	blx	fec7e2a8 <strspn@plt+0xfec7b730>
    a22c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    a230:	andls	r9, r2, r0, lsl r8
    a234:	stmib	sp, {r0, r1, r2, r3, fp, ip, pc}^
    a238:	strbmi	r1, [r1], -r0
    a23c:			; <UNDEFINED> instruction: 0xf7ff4628
    a240:	stmdavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a244:	ldrtmi	r9, [r1], -pc, lsl #20
    a248:			; <UNDEFINED> instruction: 0xb32c4628
    a24c:			; <UNDEFINED> instruction: 0x3010f8d9
    a250:	rscle	r4, r2, r3, lsr #5
    a254:	bl	ff2c823c <strspn@plt+0xff2c56c4>
    a258:			; <UNDEFINED> instruction: 0xf9b468a2
    a25c:			; <UNDEFINED> instruction: 0xf9b4300c
    a260:			; <UNDEFINED> instruction: 0xf1ba100e
    a264:	mvnle	r0, r0, lsl #30
    a268:	svclt	0x00183900
    a26c:	ldrb	r2, [pc, r1, lsl #2]
    a270:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
    a274:			; <UNDEFINED> instruction: 0xf1bae743
    a278:			; <UNDEFINED> instruction: 0xd1220f00
    a27c:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    a280:			; <UNDEFINED> instruction: 0x46284a3a
    a284:	ldrbtmi	r4, [sl], #-2362	; 0xfffff6c6
    a288:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    a28c:	bl	17c8274 <strspn@plt+0x17c56fc>
    a290:	bmi	e43fe8 <strspn@plt+0xe41470>
    a294:	smlsdx	r7, sl, r4, r4
    a298:			; <UNDEFINED> instruction: 0xf0044648
    a29c:			; <UNDEFINED> instruction: 0xe74dfa93
    a2a0:			; <UNDEFINED> instruction: 0x1c704935
    a2a4:			; <UNDEFINED> instruction: 0xf7f84479
    a2a8:	ldrtmi	lr, [r0], #-3176	; 0xfffff398
    a2ac:	blcs	283c0 <strspn@plt+0x25848>
    a2b0:	svcge	0x0017f47f
    a2b4:	svceq	0x0000f1ba
    a2b8:	strb	sp, [r9, -pc, lsl #2]!
    a2bc:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
    a2c0:	blmi	c03fa4 <strspn@plt+0xc0142c>
    a2c4:			; <UNDEFINED> instruction: 0xe7db447b
    a2c8:	strtmi	r4, [r8], -lr, lsr #18
    a2cc:			; <UNDEFINED> instruction: 0xf7f84479
    a2d0:	ldrb	lr, [r7, -lr, lsl #23]!
    a2d4:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    a2d8:	bmi	b43e94 <strspn@plt+0xb4131c>
    a2dc:			; <UNDEFINED> instruction: 0xe759447a
    a2e0:	strtmi	r4, [r8], -fp, lsr #20
    a2e4:	strcc	r4, [r1], -fp, lsr #18
    a2e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a2ec:	bl	1fc82d4 <strspn@plt+0x1fc575c>
    a2f0:	svclt	0x0000e6f3
    a2f4:	andeq	r3, r3, r8, asr #25
    a2f8:	andeq	r0, r0, r8, asr #4
    a2fc:	strdeq	r6, [r1], -r0
    a300:	ldrdeq	r6, [r1], -ip
    a304:	andeq	r6, r1, r6, ror r5
    a308:	muleq	r0, r4, r2
    a30c:	andeq	r6, r1, lr, ror #19
    a310:			; <UNDEFINED> instruction: 0x000163ba
    a314:	andeq	r6, r1, r0, lsl #16
    a318:	andeq	r6, r1, r2, lsr #7
    a31c:	andeq	r6, r1, r0, lsl #7
    a320:	andeq	r6, r1, r0, lsr #30
    a324:			; <UNDEFINED> instruction: 0x00015abe
    a328:	andeq	r6, r1, r0, asr #15
    a32c:	andeq	r6, r1, ip, asr #6
    a330:	andeq	r6, r1, lr, lsr #6
    a334:	strdeq	r6, [r1], -r4
    a338:	ldrdeq	r6, [r1], -r8
    a33c:	andeq	r6, r1, r2, lsr #6
    a340:	andeq	r6, r1, sl, lsl r3
    a344:	andeq	r6, r1, sl, ror #5
    a348:	andeq	r6, r1, lr, lsl #18
    a34c:			; <UNDEFINED> instruction: 0x000162ba
    a350:	andeq	r6, r1, r8, lsl #14
    a354:	andeq	r6, r1, r6, lsr #5
    a358:	andeq	r6, r1, r4, ror #6
    a35c:	muleq	r1, r2, r2
    a360:			; <UNDEFINED> instruction: 0x000166bc
    a364:	andeq	r6, r1, sl, lsr #7
    a368:	strdeq	r6, [r1], -lr
    a36c:	andeq	r6, r1, r2, lsr #16
    a370:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a374:	andeq	r6, r1, r8, ror #3
    a378:	strdeq	r6, [r1], -r0
    a37c:	andeq	r6, r1, lr, asr r3
    a380:	andeq	r6, r1, r8, asr r3
    a384:	andeq	r6, r1, r0, asr r3
    a388:	andeq	r6, r1, r6, lsr #3
    a38c:	andeq	r6, r1, r0, asr #6
    a390:	andeq	r6, r1, r8, lsr #3
    a394:	andeq	r6, r1, sl, ror #11
    a398:	addlt	fp, r5, r0, lsr r5
    a39c:			; <UNDEFINED> instruction: 0x400ef9b2
    a3a0:	stccc	13, cr9, [r0], {8}
    a3a4:	strls	r9, [r2, #-769]	; 0xfffffcff
    a3a8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    a3ac:			; <UNDEFINED> instruction: 0xf9b29400
    a3b0:	ldmvs	r2, {r2, r3, ip, sp}
    a3b4:	mrc2	7, 1, pc, cr12, cr15, {7}
    a3b8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    a3bc:	mvnsmi	lr, sp, lsr #18
    a3c0:	mcrrmi	6, 1, r4, sl, cr7
    a3c4:	stclmi	6, cr4, [sl, #-512]	; 0xfffffe00
    a3c8:	ldrbtmi	fp, [ip], #-132	; 0xffffff7c
    a3cc:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    a3d0:	stmdbpl	r6!, {r0, r1, r2, r3, r7, r9, sp}^
    a3d4:			; <UNDEFINED> instruction: 0x461f463d
    a3d8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    a3dc:	ldclvs	0, cr3, [r3], #-112	; 0xffffff90
    a3e0:			; <UNDEFINED> instruction: 0xf7f89303
    a3e4:	vstrcs.16	s28, [r1, #-4]	; <UNPREDICTABLE>
    a3e8:	stmdble	sp, {r0, r1, r8, r9, fp, ip, pc}
    a3ec:	stmdami	r3, {sl, sp}^
    a3f0:	stmdbmi	r3, {r3, r5, r7, r9, sp}^
    a3f4:	strls	r4, [r0], #-1144	; 0xfffffb88
    a3f8:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
    a3fc:	b	ff9483e4 <strspn@plt+0xff94586c>
    a400:	andlt	r4, r4, r0, lsr #12
    a404:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a408:			; <UNDEFINED> instruction: 0x4640493e
    a40c:			; <UNDEFINED> instruction: 0xf7f84479
    a410:	blls	1046b8 <strspn@plt+0x101b40>
    a414:	ldmdavc	sl!, {r3, r4, r5, r8, fp, ip, sp, pc}
    a418:	streq	pc, [r1, #-133]	; 0xffffff7b
    a41c:	vshl.u32	d18, d1, d5
    a420:	eorsvc	r0, sl, r2, lsl #4
    a424:	ldmdbmi	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a428:	movwls	r4, #13888	; 0x3640
    a42c:			; <UNDEFINED> instruction: 0xf7f84479
    a430:	blls	104698 <strspn@plt+0x101b20>
    a434:	ldmdbmi	r5!, {r3, r5, r6, r8, ip, sp, pc}
    a438:	movwls	r4, #13888	; 0x3640
    a43c:			; <UNDEFINED> instruction: 0xf7f84479
    a440:	blls	104688 <strspn@plt+0x101b10>
    a444:	ldmdavc	sl!, {r3, r4, r6, r8, fp, ip, sp, pc}^
    a448:	vshl.u32	d18, d1, d5
    a44c:	rsbsvc	r0, sl, r3, asr #4
    a450:	ldmvc	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a454:	vshl.u32	d18, d1, d5
    a458:	adcsvc	r0, sl, r4, lsl #5
    a45c:	stmdbmi	ip!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    a460:	movwls	r4, #13888	; 0x3640
    a464:			; <UNDEFINED> instruction: 0xf7f84479
    a468:	blls	104660 <strspn@plt+0x101ae8>
    a46c:	stmdbmi	r9!, {r3, r5, r6, r8, ip, sp, pc}
    a470:	movwls	r4, #13888	; 0x3640
    a474:			; <UNDEFINED> instruction: 0xf7f84479
    a478:	blls	104650 <strspn@plt+0x101ad8>
    a47c:	ldmdavc	sl!, {r3, r4, r6, r8, fp, ip, sp, pc}
    a480:	vshl.u32	d18, d1, d5
    a484:	eorsvc	r0, sl, r5, asr #5
    a488:	ldmdavc	sl!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    a48c:	vshl.u32	d18, d1, d5
    a490:	rsbsvc	r1, sl, r6, lsl #4
    a494:	stmdbmi	r0!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a498:	movwls	r4, #13888	; 0x3640
    a49c:			; <UNDEFINED> instruction: 0xf7f84479
    a4a0:	blls	104628 <strspn@plt+0x101ab0>
    a4a4:	ldmdahi	sl!, {r3, r5, r8, fp, ip, sp, pc}
    a4a8:	vshl.u32	d18, d1, d5
    a4ac:	eorshi	r1, sl, r8, lsl #5
    a4b0:	ldmdbmi	sl, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    a4b4:	movwls	r4, #13888	; 0x3640
    a4b8:			; <UNDEFINED> instruction: 0xf7f84479
    a4bc:	blls	10460c <strspn@plt+0x101a94>
    a4c0:	ldmdbmi	r7, {r4, r5, r6, r8, ip, sp, pc}
    a4c4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a4c8:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4cc:	teqlt	r8, r3, lsl #22
    a4d0:			; <UNDEFINED> instruction: 0x46404914
    a4d4:			; <UNDEFINED> instruction: 0xf7f84479
    a4d8:	blls	1045f0 <strspn@plt+0x101a78>
    a4dc:	orrle	r2, r5, r0, lsl #16
    a4e0:	strcs	r6, [r1], #-2106	; 0xfffff7c6
    a4e4:	sbcscc	pc, r1, #-1811939327	; 0x94000001
    a4e8:			; <UNDEFINED> instruction: 0xe780603a
    a4ec:	andeq	r3, r3, lr, lsr r9
    a4f0:	andeq	r0, r0, r8, asr #4
    a4f4:	andeq	r6, r1, r4, asr r2
    a4f8:	andeq	r6, r1, r2, rrx
    a4fc:	andeq	r6, r1, r8, lsr r2
    a500:	andeq	r6, r1, r2, asr #32
    a504:	strdeq	r5, [r1], -r4
    a508:	andeq	r5, r1, r0, lsl #20
    a50c:	andeq	r5, r1, r0, lsl #20
    a510:	andeq	r5, r1, r4, ror #19
    a514:	muleq	r1, ip, r9
    a518:	andeq	r5, r1, r8, lsl #19
    a51c:	andeq	r5, r1, ip, ror #26
    a520:	ldrdeq	r5, [r1], -sl
    a524:	ldrdeq	r5, [r1], -r8
    a528:	adcscs	r4, r3, #66560	; 0x10400
    a52c:	svcmi	0x00f0e92d
    a530:	mcrmi	4, 2, r4, cr0, cr11, {3}
    a534:	svcmi	0x0040460d
    a538:	stmdbmi	r0, {r0, r2, r7, ip, sp, pc}^
    a53c:	ldmibpl	lr, {r2, r9, sl, lr}
    a540:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    a544:	eorseq	pc, r8, r7, lsl #2
    a548:			; <UNDEFINED> instruction: 0x46336c76
    a54c:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a550:	b	1be4604 <strspn@plt+0x1be1a8c>
    a554:	b	1bdf2a8 <strspn@plt+0x1bdc730>
    a558:	eorvs	r5, fp, r3, asr #6
    a55c:	rsble	r2, r4, r0, lsl #24
    a560:	stccs	8, cr6, [r0], {36}	; 0x24
    a564:			; <UNDEFINED> instruction: 0xf8dfd061
    a568:			; <UNDEFINED> instruction: 0x270190d8
    a56c:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a570:	ldrsblt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a574:			; <UNDEFINED> instruction: 0xf8df44f9
    a578:	ldrbtmi	sl, [r8], #212	; 0xd4
    a57c:			; <UNDEFINED> instruction: 0xf10944fb
    a580:	ldrbtmi	r0, [sl], #2360	; 0x938
    a584:	ldmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
    a588:	stmdbcs	fp!, {r2, r4, sp, lr, pc}
    a58c:	pushcs	{r2, r6, ip, lr, pc}
    a590:	stmdami	pc!, {r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    a594:	stmdbmi	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a598:	adcscs	r9, sl, #805306368	; 0x30000000
    a59c:	tstls	r0, r9, ror r4
    a5a0:	andls	r4, r2, sp, lsr #18
    a5a4:	strls	r4, [r1, -r0, asr #12]
    a5a8:	smlsdxcs	r0, r9, r4, r4
    a5ac:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5b0:	tstlt	ip, #36, 16	; 0x240000
    a5b4:	strtmi	r7, [fp], -r2, lsr #29
    a5b8:	ldrdeq	lr, [r2, -r4]
    a5bc:	mrc2	7, 7, pc, cr14, cr15, {7}
    a5c0:	mvnsle	r2, r0, lsl #16
    a5c4:			; <UNDEFINED> instruction: 0xf04668e2
    a5c8:	cdpvc	3, 10, cr0, cr1, cr3, {0}
    a5cc:	bcs	24870 <strspn@plt+0x21cf8>
    a5d0:			; <UNDEFINED> instruction: 0xb321d1db
    a5d4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    a5d8:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    a5dc:			; <UNDEFINED> instruction: 0x970222be
    a5e0:	ldrbtmi	r4, [ip], #1625	; 0x659
    a5e4:			; <UNDEFINED> instruction: 0xf8cd9001
    a5e8:	strbmi	sl, [r8], -ip
    a5ec:	andgt	pc, r0, sp, asr #17
    a5f0:			; <UNDEFINED> instruction: 0xf7f82700
    a5f4:	stmdavs	r4!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
    a5f8:	bicsle	r2, fp, r0, lsl #24
    a5fc:			; <UNDEFINED> instruction: 0x46334819
    a600:	sbccs	r4, r6, #409600	; 0x64000
    a604:	smlsdxls	r0, r8, r4, r4
    a608:	ldrbtmi	r3, [r9], #-56	; 0xffffffc8
    a60c:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a610:	andlt	r4, r5, r8, lsr r6
    a614:	svchi	0x00f0e8bd
    a618:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    a61c:	ldmdami	r4, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a620:			; <UNDEFINED> instruction: 0xe7d94478
    a624:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    a628:			; <UNDEFINED> instruction: 0x2701e7b5
    a62c:	svclt	0x0000e7e6
    a630:	ldrdeq	r3, [r3], -r8
    a634:	andeq	r0, r0, r8, asr #4
    a638:	andeq	r6, r1, ip, ror #1
    a63c:	strdeq	r5, [r1], -sl
    a640:	strheq	r6, [r1], -r8
    a644:	strheq	r6, [r1], -r2
    a648:	andeq	r5, r1, r0, asr #29
    a64c:	strdeq	r5, [r1], -sl
    a650:	andeq	r5, r1, r0, asr #21
    a654:	andeq	r5, r1, r0, lsr #30
    a658:	muleq	r1, r4, lr
    a65c:	andeq	r5, r1, r6, lsr #29
    a660:	ldrdeq	r5, [r1], -sl
    a664:	andeq	r6, r1, r8, lsr #32
    a668:	andeq	r5, r1, r2, lsr lr
    a66c:	andeq	r5, r1, r2, lsr sl
    a670:	strdeq	r5, [r1], -ip
    a674:	andeq	r5, r1, sl, lsr #20
    a678:	svcmi	0x00f0e92d
    a67c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    a680:	strmi	r8, [fp], r2, lsl #22
    a684:			; <UNDEFINED> instruction: 0x564cf8df
    a688:			; <UNDEFINED> instruction: 0x464cf8df
    a68c:			; <UNDEFINED> instruction: 0xf8df447d
    a690:	addslt	ip, r1, ip, asr #12
    a694:			; <UNDEFINED> instruction: 0x6648f8df
    a698:	ldrbtmi	r5, [ip], #2348	; 0x92c
    a69c:			; <UNDEFINED> instruction: 0xf8df4615
    a6a0:	stmdavs	r4!, {r2, r6, r9, sl, ip, pc}
    a6a4:			; <UNDEFINED> instruction: 0xf04f940f
    a6a8:	cfldrsls	mvf0, [ip], {-0}
    a6ac:			; <UNDEFINED> instruction: 0x1638f8df
    a6b0:	bvc	445ed8 <strspn@plt+0x443360>
    a6b4:	andcs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    a6b8:	stmdaeq	r2, {r2, r6, r8, r9, ip, sp, lr, pc}
    a6bc:	cdpeq	3, 12, cr15, cr2, cr4, {2}
    a6c0:	blx	13dbaac <strspn@plt+0x13d8f34>
    a6c4:	strls	pc, [r5, -r8, lsl #15]
    a6c8:	blx	13e5818 <strspn@plt+0x13e2ca0>
    a6cc:	strls	pc, [r6, -lr, lsl #15]
    a6d0:	subseq	pc, r8, r9, lsl #2
    a6d4:			; <UNDEFINED> instruction: 0x7074f89d
    a6d8:	andls	r4, r8, #2030043136	; 0x79000000
    a6dc:	sbcscs	r4, r7, #31457280	; 0x1e00000
    a6e0:	strls	r9, [r9, -r8, lsl #22]
    a6e4:	svc	0x0080f7f7
    a6e8:	vpadd.f32	d23, d20, d27
    a6ec:	smlabbls	r7, r2, r1, r4
    a6f0:	bcs	10c7408 <strspn@plt+0x10c4890>
    a6f4:	andseq	pc, ip, #3
    a6f8:	blt	fe445f20 <strspn@plt+0xfe4433a8>
    a6fc:	vpmin.u8	d18, d4, d12
    a700:	svclt	0x00183b02
    a704:	orreq	pc, r2, #201326593	; 0xc000001
    a708:	stmibcc	r2, {r2, r6, r8, r9, ip, sp, lr, pc}^
    a70c:	stmne	r2, {r2, r6, r8, r9, ip, sp, lr, pc}
    a710:	subslt	fp, fp, #28, 30	; 0x70
    a714:	stclvc	3, cr9, [fp, #-28]!	; 0xffffffe4
    a718:	andeq	pc, lr, #3
    a71c:	svclt	0x001c2a0e
    a720:	subeq	pc, r2, #201326593	; 0xc000001
    a724:	blx	fe0c9068 <strspn@plt+0xfe0c64f0>
    a728:	rsbseq	pc, r0, #3
    a72c:	svclt	0x001c2a70
    a730:	movwne	pc, #9027	; 0x2343	; <UNPREDICTABLE>
    a734:	blx	fe10907a <strspn@plt+0xfe106502>
    a738:			; <UNDEFINED> instruction: 0xf0037d2b
    a73c:	bcs	e0b024 <strspn@plt+0xe084ac>
    a740:	vmaxnm.f32	d27, d3, d14
    a744:	subslt	r0, r2, #536870924	; 0x2000000c
    a748:			; <UNDEFINED> instruction: 0xf0039206
    a74c:	bcs	1caf70 <strspn@plt+0x1c83f8>
    a750:	vmaxnm.f32	d27, d3, d14
    a754:	subslt	r0, fp, #134217728	; 0x8000000
    a758:	stmdbvs	fp!, {r0, r2, r8, r9, ip, pc}^
    a75c:	rsbcc	pc, r0, #50331648	; 0x3000000
    a760:	svccc	0x0060f5b2
    a764:	vmaxnm.f32	d27, d3, d8
    a768:	bhi	fead8e78 <strspn@plt+0xfead6300>
    a76c:	rscvc	pc, r0, #50331648	; 0x3000000
    a770:	svcvc	0x00e0f5b2
    a774:	svclt	0x00186a6a
    a778:	stmne	r2, {r0, r1, r6, r8, r9, ip, sp, lr, pc}
    a77c:	tstlt	lr, sl, asr r1
    a780:	addsmi	r6, sl, #471040	; 0x73000
    a784:	rsbhi	pc, r4, #0
    a788:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    a78c:	beq	445ff4 <strspn@plt+0x44347c>
    a790:			; <UNDEFINED> instruction: 0xf7f84479
    a794:	bvs	feac4c4c <strspn@plt+0xfeac20d4>
    a798:	tstlt	lr, sl, asr r1
    a79c:	addsmi	r6, r3, #733184	; 0xb3000
    a7a0:	subshi	pc, pc, #0
    a7a4:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a7a8:	beq	446010 <strspn@plt+0x443498>
    a7ac:			; <UNDEFINED> instruction: 0xf7f84479
    a7b0:	stmibvs	sl!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    a7b4:	vldrle	s4, [sl, #-0]
    a7b8:	ldmibvs	r3!, {r1, r2, r3, r4, r8, ip, sp, pc}
    a7bc:			; <UNDEFINED> instruction: 0xf0004293
    a7c0:	andls	r8, r1, #-536870905	; 0xe0000007
    a7c4:			; <UNDEFINED> instruction: 0xf8dfaa0b
    a7c8:	movwcs	ip, #54572	; 0xd52c
    a7cc:			; <UNDEFINED> instruction: 0x46104617
    a7d0:			; <UNDEFINED> instruction: 0x461944fc
    a7d4:			; <UNDEFINED> instruction: 0xf8cd2201
    a7d8:			; <UNDEFINED> instruction: 0xf7f8c000
    a7dc:			; <UNDEFINED> instruction: 0xf8dfe9c8
    a7e0:	mrc	5, 0, r1, cr8, cr8, {0}
    a7e4:			; <UNDEFINED> instruction: 0x463a0a10
    a7e8:			; <UNDEFINED> instruction: 0xf7f84479
    a7ec:	stmibvs	fp!, {r8, fp, sp, lr, pc}^
    a7f0:	andsle	r1, r5, r8, asr ip
    a7f4:	ldmibvs	r2!, {r1, r2, r3, r4, r8, ip, sp, pc}^
    a7f8:			; <UNDEFINED> instruction: 0xf000429a
    a7fc:	blge	2eaf44 <strspn@plt+0x2e83cc>
    a800:	andseq	pc, ip, r5, lsl #2
    a804:			; <UNDEFINED> instruction: 0xf7f8461f
    a808:			; <UNDEFINED> instruction: 0xf8dfe896
    a80c:			; <UNDEFINED> instruction: 0x211024f0
    a810:			; <UNDEFINED> instruction: 0x4603447a
    a814:			; <UNDEFINED> instruction: 0xf7f74638
    a818:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a81c:	subhi	pc, r7, #64	; 0x40
    a820:	mrrcne	10, 2, r6, r9, cr11
    a824:	tstlt	lr, r5, lsl r0
    a828:	addsmi	r6, sl, #204800	; 0x32000
    a82c:	bicshi	pc, r2, r0
    a830:			; <UNDEFINED> instruction: 0xf105ab0b
    a834:	ldrmi	r0, [pc], -r0, lsr #32
    a838:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a83c:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a840:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    a844:	ldrtmi	r4, [r8], -r3, lsl #12
    a848:	svc	0x00caf7f7
    a84c:			; <UNDEFINED> instruction: 0xf0402800
    a850:	blls	16b0f0 <strspn@plt+0x168578>
    a854:	streq	pc, [r2], #-867	; 0xfffffc9d
    a858:	vqrdmulh.s32	d25, d3, d6
    a85c:	vshl.u32	q8, <illegal reg q2.5>, q12
    a860:	vshl.u32	d17, d8, d26
    a864:	vshl.u32	q9, <illegal reg q5.5>, <illegal reg q5.5>
    a868:	vshl.u32	d19, d14, d9
    a86c:	vst3.<illegal width 64>	{d3-d5}, [r4 :64], r1
    a870:			; <UNDEFINED> instruction: 0xf5b373e0
    a874:	svclt	0x00187fe0
    a878:			; <UNDEFINED> instruction: 0xf0002b80
    a87c:	cdpcs	0, 0, cr8, cr0, cr9, {6}
    a880:	adcshi	pc, sp, r0
    a884:	bhi	fec6d334 <strspn@plt+0xfec6a7bc>
    a888:			; <UNDEFINED> instruction: 0xf412404a
    a88c:			; <UNDEFINED> instruction: 0xf0407fe0
    a890:	blls	16ab70 <strspn@plt+0x167ff8>
    a894:	streq	pc, [r2], #-867	; 0xfffffc9d
    a898:	vqrdmulh.s32	d25, d3, d6
    a89c:	vshl.u32	q8, <illegal reg q2.5>, q12
    a8a0:			; <UNDEFINED> instruction: 0xf0041488
    a8a4:	bcs	e0b18c <strspn@plt+0xe08614>
    a8a8:	bcs	43a510 <strspn@plt+0x437998>
    a8ac:			; <UNDEFINED> instruction: 0xf040b2e3
    a8b0:			; <UNDEFINED> instruction: 0xf00380be
    a8b4:	blcs	1cb4d8 <strspn@plt+0x1c8960>
    a8b8:	blcs	ba520 <strspn@plt+0xb79a8>
    a8bc:	rscshi	pc, r5, r0, asr #32
    a8c0:	strne	pc, [r8], #872	; 0x368
    a8c4:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    a8c8:	strcc	pc, [lr], #-875	; 0xfffffc95
    a8cc:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    a8d0:	andcs	pc, r7, #196, 6	; 0x10000003
    a8d4:	andeq	pc, lr, #2
    a8d8:	svclt	0x00182a0e
    a8dc:	andsle	r2, r1, r4, lsl #20
    a8e0:	stfvcp	f3, [r9, #-216]!	; 0xffffff28
    a8e4:	subsmi	r7, r9, r3, ror sp
    a8e8:	svceq	0x000ef011
    a8ec:	orrshi	pc, r0, r0
    a8f0:			; <UNDEFINED> instruction: 0xf0402a00
    a8f4:			; <UNDEFINED> instruction: 0xf8df81c5
    a8f8:	ldrbtmi	r1, [r9], #-1036	; 0xfffffbf4
    a8fc:	beq	446164 <strspn@plt+0x4435ec>
    a900:	ldmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a904:	strne	pc, [r8], #872	; 0x368
    a908:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    a90c:	strcc	pc, [lr], #-875	; 0xfffffc95
    a910:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    a914:	movwcs	pc, #29636	; 0x73c4	; <UNPREDICTABLE>
    a918:	cmneq	r0, #3	; <UNPREDICTABLE>
    a91c:	svclt	0x00182b70
    a920:			; <UNDEFINED> instruction: 0xf0002b20
    a924:	mcrcs	0, 0, r8, cr0, cr15, {6}
    a928:	msrhi	CPSR_sx, r0
    a92c:	ldclvc	13, cr7, [r2, #-420]!	; 0xfffffe5c
    a930:			; <UNDEFINED> instruction: 0xf0114051
    a934:			; <UNDEFINED> instruction: 0xf0400f70
    a938:	blls	16adbc <strspn@plt+0x168244>
    a93c:	streq	pc, [r2], #-867	; 0xfffffc9d
    a940:	vqrdmulh.s32	d25, d3, d6
    a944:	blls	1cbc60 <strspn@plt+0x1c90e8>
    a948:	strne	pc, [r8], #872	; 0x368
    a94c:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    a950:	strcc	pc, [lr], #-875	; 0xfffffc95
    a954:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    a958:	ldrmi	pc, [r4], #867	; 0x363
    a95c:	msrcc	SPSR_, #4, 8	; 0x4000000
    a960:	svccc	0x0060f5b3
    a964:			; <UNDEFINED> instruction: 0xf5b3bf18
    a968:			; <UNDEFINED> instruction: 0xf0403f80
    a96c:	vshr.u64	q12, <illegal reg q2.5>, #60
    a970:			; <UNDEFINED> instruction: 0xf0044407
    a974:	cfstrscs	mvf0, [r8], {28}
    a978:	ldccs	15, cr11, [ip], {24}
    a97c:	rschi	pc, fp, r0, asr #32
    a980:	vqdmulh.s<illegal width 8>	d25, d0, d9
    a984:	stmdbvs	ip!, {r0, r1, r2, r3, r4, ip}
    a988:	vldrmi	d18, [pc]	; a990 <strspn@plt+0x7e18>
    a98c:	bne	fe4461f4 <strspn@plt+0xfe44367c>
    a990:			; <UNDEFINED> instruction: 0x300cf9b4
    a994:			; <UNDEFINED> instruction: 0xf04fbf08
    a998:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    a99c:	andls	r4, r2, sp, ror r4
    a9a0:			; <UNDEFINED> instruction: 0xf9b49501
    a9a4:	cdp	0, 1, cr4, cr8, cr14, {0}
    a9a8:			; <UNDEFINED> instruction: 0x3c000a10
    a9ac:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    a9b0:			; <UNDEFINED> instruction: 0xf7ff9400
    a9b4:	vmov.s16	pc, d8[0]
    a9b8:			; <UNDEFINED> instruction: 0xf7f70a10
    a9bc:	ldmibmi	r3, {r1, r3, r7, r9, sl, fp, sp, lr, pc}^
    a9c0:	vqdmulh.s<illegal width 8>	d25, d0, d8
    a9c4:	ldrbtmi	r1, [r9], #-521	; 0xfffffdf7
    a9c8:	andeq	pc, r1, r0, lsl #1
    a9cc:			; <UNDEFINED> instruction: 0xf101b2c4
    a9d0:	stmibmi	pc, {r3, r4, r6}^	; <UNPREDICTABLE>
    a9d4:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    a9d8:	svc	0x00f6f7f7
    a9dc:	blmi	fef9d518 <strspn@plt+0xfef9a9a0>
    a9e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9e4:	blls	3e4a54 <strspn@plt+0x3e1edc>
    a9e8:			; <UNDEFINED> instruction: 0xf04f405a
    a9ec:			; <UNDEFINED> instruction: 0xf0400300
    a9f0:	strtmi	r8, [r0], -pc, ror #2
    a9f4:	ldc	0, cr11, [sp], #68	; 0x44
    a9f8:	pop	{r1, r8, r9, fp, pc}
    a9fc:	blcs	2e9c4 <strspn@plt+0x2be4c>
    aa00:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    aa04:	ldrbtmi	r4, [r9], #-2500	; 0xfffff63c
    aa08:	beq	446270 <strspn@plt+0x4436f8>
    aa0c:	svc	0x00eef7f7
    aa10:	vqrdmulh.s32	d25, d3, d5
    aa14:	blls	18ba24 <strspn@plt+0x188eac>
    aa18:	strbeq	pc, [r5], #867	; 0x363	; <UNPREDICTABLE>
    aa1c:	strne	pc, [r8], #872	; 0x368
    aa20:	eorseq	pc, r8, #4
    aa24:	svclt	0x00182a38
    aa28:	eorle	r2, sp, r0, lsl sl
    aa2c:	stcvc	3, cr11, [r9, #-120]!	; 0xffffff88
    aa30:	subsmi	r7, r9, r3, lsr sp
    aa34:	svceq	0x0038f011
    aa38:	blls	17eeb4 <strspn@plt+0x17c33c>
    aa3c:	streq	pc, [r2], #-867	; 0xfffffc9d
    aa40:	vqrdmulh.s32	d25, d3, d6
    aa44:	vshl.u32	q8, <illegal reg q2.5>, q12
    aa48:			; <UNDEFINED> instruction: 0xf0041488
    aa4c:	blcs	1cb670 <strspn@plt+0x1c8af8>
    aa50:	blcs	ba6b8 <strspn@plt+0xb7b40>
    aa54:	vrhadd.u32	d29, d10, d28
    aa58:	vshl.u32	q9, <illegal reg q5.5>, <illegal reg q5.5>
    aa5c:	vshl.u32	d19, d14, d9
    aa60:	vsri.64	<illegal reg q9.5>, <illegal reg q0.5>, #60
    aa64:			; <UNDEFINED> instruction: 0xf0022207
    aa68:	bcs	38b2a8 <strspn@plt+0x388730>
    aa6c:	bcs	13a6d4 <strspn@plt+0x137b5c>
    aa70:	svcge	0x0048f43f
    aa74:	bcs	44750 <strspn@plt+0x41bd8>
    aa78:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    aa7c:	ldrbtmi	r4, [r9], #-2471	; 0xfffff659
    aa80:	beq	4462e8 <strspn@plt+0x443770>
    aa84:	svc	0x00b2f7f7
    aa88:	vqrdmulh.s32	d25, d3, d5
    aa8c:	blls	18ba9c <strspn@plt+0x188f24>
    aa90:	strbeq	pc, [r5], #867	; 0x363	; <UNPREDICTABLE>
    aa94:	strne	pc, [r8], #872	; 0x368
    aa98:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
    aa9c:	svclt	0x00182b07
    aaa0:			; <UNDEFINED> instruction: 0xf43f2b02
    aaa4:	cdpcs	15, 0, cr10, cr0, cr13, {0}
    aaa8:	stcvc	0, cr13, [r9, #-448]!	; 0xfffffe40
    aaac:	subsmi	r7, r1, r2, lsr sp
    aab0:	cmnle	fp, sl, asr #14
    aab4:	strne	pc, [r8], #872	; 0x368
    aab8:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    aabc:	strcc	pc, [lr], #-875	; 0xfffffc95
    aac0:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    aac4:	movwcs	pc, #29636	; 0x73c4	; <UNPREDICTABLE>
    aac8:	andeq	pc, lr, #3
    aacc:	svclt	0x00182a0e
    aad0:			; <UNDEFINED> instruction: 0xf47f2a04
    aad4:			; <UNDEFINED> instruction: 0xf003af06
    aad8:	blcs	1c0b8a0 <strspn@plt+0x1c08d28>
    aadc:	blcs	83a744 <strspn@plt+0x837bcc>
    aae0:	svcge	0x0024f47f
    aae4:	vqrdmulh.s32	d25, d3, d5
    aae8:	blls	18baf8 <strspn@plt+0x188f80>
    aaec:	strbeq	pc, [r5], #867	; 0x363	; <UNPREDICTABLE>
    aaf0:	vqrdmulh.s32	d25, d8, d7
    aaf4:	vshl.u32	d17, d8, d26
    aaf8:	vshl.u32	q9, <illegal reg q5.5>, <illegal reg q5.5>
    aafc:	vshl.u32	d19, d14, d9
    ab00:	vqshl.u32	<illegal reg q9.5>, <illegal reg q0.5>, <illegal reg q9.5>
    ab04:	vst3.32	{d4-d6}, [r4 :64], r4
    ab08:			; <UNDEFINED> instruction: 0xf5b33360
    ab0c:	svclt	0x00183f60
    ab10:	svccc	0x0080f5b3
    ab14:	teqlt	r6, r0, lsl r0
    ab18:	ldmdbvs	r1!, {r1, r3, r5, r6, r8, fp, sp, lr}^
    ab1c:			; <UNDEFINED> instruction: 0xf412404a
    ab20:			; <UNDEFINED> instruction: 0xf0003f60
    ab24:	blcs	2ad48 <strspn@plt+0x281d0>
    ab28:	adchi	pc, r7, r0, asr #32
    ab2c:	ldrbtmi	r4, [r9], #-2428	; 0xfffff684
    ab30:	beq	446398 <strspn@plt+0x443820>
    ab34:	svc	0x005af7f7
    ab38:	vqrdmulh.s32	d25, d9, d7
    ab3c:	vqshl.u32	<illegal reg q9.5>, <illegal reg q0.5>, <illegal reg q9.5>
    ab40:	vsri.64	d20, d4, #60
    ab44:			; <UNDEFINED> instruction: 0xf0044407
    ab48:	cfldrscs	mvf0, [ip], {28}
    ab4c:	stccs	15, cr11, [r8], {24}
    ab50:	svcge	0x0016f43f
    ab54:	ldfvcd	f3, [r2, #216]!	; 0xd8
    ab58:	subsmi	r7, r3, fp, lsr #27
    ab5c:	svceq	0x001cf013
    ab60:	svcge	0x000ef43f
    ab64:			; <UNDEFINED> instruction: 0xf0402c00
    ab68:	stmdbmi	lr!, {r0, r4, r7, pc}^
    ab6c:	mrc	4, 0, r4, cr8, cr9, {3}
    ab70:			; <UNDEFINED> instruction: 0xf7f70a10
    ab74:	smladx	r3, ip, pc, lr	; <UNPREDICTABLE>
    ab78:			; <UNDEFINED> instruction: 0xf0402b00
    ab7c:	stmdbmi	sl!, {r1, r3, r7, pc}^
    ab80:	mrc	4, 0, r4, cr8, cr9, {3}
    ab84:			; <UNDEFINED> instruction: 0xf7f70a10
    ab88:			; <UNDEFINED> instruction: 0xe7abef32
    ab8c:	cmnle	r1, r0, lsl #22
    ab90:	ldrbtmi	r4, [r9], #-2406	; 0xfffff69a
    ab94:	beq	4463fc <strspn@plt+0x443884>
    ab98:	svc	0x0028f7f7
    ab9c:	bvs	b045e4 <strspn@plt+0xb01a6c>
    aba0:			; <UNDEFINED> instruction: 0xf47f1c5f
    aba4:	blls	1764b0 <strspn@plt+0x173938>
    aba8:	streq	pc, [r2], #-867	; 0xfffffc9d
    abac:	vqrdmulh.s32	d25, d3, d6
    abb0:	vshl.u32	q8, <illegal reg q2.5>, q12
    abb4:	vshl.u32	d17, d8, d26
    abb8:	vshl.u32	q9, <illegal reg q5.5>, <illegal reg q5.5>
    abbc:	vshl.u32	d19, d14, d9
    abc0:	vst3.<illegal width 64>	{d3-d5}, [r4 :64], r1
    abc4:			; <UNDEFINED> instruction: 0xf5b373e0
    abc8:	svclt	0x00187fe0
    abcc:			; <UNDEFINED> instruction: 0xf47f2b80
    abd0:			; <UNDEFINED> instruction: 0xe71dae59
    abd4:	vqrdmulh.s32	d25, d3, d5
    abd8:	blls	18bbe8 <strspn@plt+0x189070>
    abdc:	strbeq	pc, [r5], #867	; 0x363	; <UNPREDICTABLE>
    abe0:	strne	pc, [r8], #872	; 0x368
    abe4:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    abe8:	strcc	pc, [lr], #-875	; 0xfffffc95
    abec:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    abf0:	mvnvc	pc, #4, 8	; 0x4000000
    abf4:	svcvc	0x00e0f5b3
    abf8:	blcs	fe03a860 <strspn@plt+0xfe037ce8>
    abfc:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    ac00:	eorseq	pc, r8, #4
    ac04:	svclt	0x00182a38
    ac08:			; <UNDEFINED> instruction: 0xf47f2a10
    ac0c:			; <UNDEFINED> instruction: 0xe73baf10
    ac10:	strne	pc, [r8], #872	; 0x368
    ac14:	strbcs	pc, [fp], #-874	; 0xfffffc96	; <UNPREDICTABLE>
    ac18:	strcc	pc, [lr], #-875	; 0xfffffc95
    ac1c:	ldrbcc	pc, [r1], #873	; 0x369	; <UNPREDICTABLE>
    ac20:	movwcs	pc, #29636	; 0x73c4	; <UNPREDICTABLE>
    ac24:	cmneq	r0, #3	; <UNPREDICTABLE>
    ac28:	svclt	0x00182b70
    ac2c:			; <UNDEFINED> instruction: 0xf47f2b20
    ac30:	ldrb	sl, [r7, -r0, lsl #29]
    ac34:	vqrdmulh.s32	d25, d9, d7
    ac38:	vqshl.u32	<illegal reg q9.5>, <illegal reg q0.5>, <illegal reg q9.5>
    ac3c:	vsri.64	d20, d4, #60
    ac40:			; <UNDEFINED> instruction: 0xf0044407
    ac44:	cfldrscs	mvf0, [ip], {28}
    ac48:	stccs	15, cr11, [r8], {24}
    ac4c:	ldr	sp, [r7], r3, lsl #3
    ac50:	bcs	25700 <strspn@plt+0x22b88>
    ac54:	cfstrsge	mvf15, [r2, #508]!	; 0x1fc
    ac58:	bcs	25308 <strspn@plt+0x22790>
    ac5c:	stcge	7, cr15, [sp, #252]!	; 0xfc
    ac60:	stmibvs	sl!, {r0, r2, r6, r7, r8, sl, sp, lr, pc}
    ac64:			; <UNDEFINED> instruction: 0xf73f2a00
    ac68:	stmibvs	fp!, {r3, r5, r7, r8, sl, fp, sp, pc}^
    ac6c:			; <UNDEFINED> instruction: 0xf47f1c5a
    ac70:	ldrb	sl, [r5, #3522]	; 0xdc2
    ac74:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    ac78:	stmdbmi	lr!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    ac7c:			; <UNDEFINED> instruction: 0xe7574479
    ac80:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    ac84:	pushmi	{r1, r3, r4, r5, r9, sl, sp, lr, pc}
    ac88:	sxtah	r4, sp, r9, ror #8
    ac8c:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    ac90:	stmdbmi	ip!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    ac94:			; <UNDEFINED> instruction: 0xe7744479
    ac98:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    ac9c:	stmdbmi	fp!, {r4, r5, r6, r7, r9, sl, sp, lr, pc}
    aca0:	mrc	6, 0, r4, cr8, cr10, {1}
    aca4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    aca8:	mcr	7, 5, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    acac:	stmdbmi	r8!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}
    acb0:	mrc	6, 0, r4, cr8, cr10, {1}
    acb4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    acb8:	mrc	7, 4, APSR_nzcv, cr8, cr7, {7}
    acbc:	stmibvs	fp!, {r4, r5, r7, r8, sl, sp, lr, pc}^
    acc0:			; <UNDEFINED> instruction: 0xf47f1c58
    acc4:	bvs	af632c <strspn@plt+0xaf37b4>
    acc8:			; <UNDEFINED> instruction: 0xf47f1c59
    accc:	strb	sl, [r0, #3501]	; 0xdad
    acd0:	ldcl	7, cr15, [r8], {247}	; 0xf7
    acd4:	andeq	r3, r3, ip, ror r6
    acd8:	andeq	r0, r0, r0, asr r2
    acdc:	andeq	r3, r3, lr, ror #12
    ace0:	andeq	r0, r0, r8, asr #4
    ace4:	andeq	r5, r1, ip, ror #30
    ace8:	andeq	r5, r1, r4, ror #26
    acec:	andeq	r5, r1, r4, lsl #28
    acf0:	strdeq	r5, [r1], -r4
    acf4:	strdeq	sl, [r1], -r4
    acf8:	andeq	r5, r1, r4, asr #27
    acfc:	andeq	r5, r1, ip, lsr #11
    ad00:	andeq	r5, r1, sl, ror r5
    ad04:	andeq	r5, r1, lr, lsr ip
    ad08:	andeq	r4, r1, r0, asr #11
    ad0c:	andeq	r5, r1, r6, ror #24
    ad10:	andeq	r5, r1, r6, ror #20
    ad14:	andeq	r3, r3, r8, lsr #6
    ad18:	andeq	r5, r1, r2, ror #21
    ad1c:	andeq	r5, r1, r2, lsl #21
    ad20:	andeq	r5, r1, r2, asr #20
    ad24:	andeq	r5, r1, ip, lsl sl
    ad28:	ldrdeq	r5, [r1], -r8
    ad2c:	andeq	r5, r1, lr, lsl #19
    ad30:	muleq	r1, lr, r8
    ad34:	andeq	r5, r1, ip, ror #17
    ad38:	andeq	r5, r1, sl, lsr #17
    ad3c:	andeq	r5, r1, ip, ror #16
    ad40:	andeq	r5, r1, lr, ror #17
    ad44:			; <UNDEFINED> instruction: 0x000158b4
    ad48:	andeq	r5, r1, r2, ror r8
    ad4c:	andeq	r5, r1, r2, lsr #18
    ad50:	andeq	r5, r1, r2, lsl #18
    ad54:	svcmi	0x00f0e92d
    ad58:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    ad5c:	ldrmi	r8, [r2], r4, lsl #22
    ad60:			; <UNDEFINED> instruction: 0xf2404e98
    ad64:	lfmmi	f1, 4, [r8, #92]	; 0x5c
    ad68:	cfldrsmi	mvf4, [r8], {126}	; 0x7e
    ad6c:	ldmibmi	r8, {r0, r3, r7, ip, sp, pc}
    ad70:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    ad74:	ldmmi	r7, {r1, r2, r9, sl, lr}
    ad78:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    ad7c:	streq	pc, [r0, #-79]	; 0xffffffb1
    ad80:	ldrbtmi	r4, [r8], #-3477	; 0xfffff26b
    ad84:	rsbscc	r4, r0, r9, ror r4
    ad88:	movwls	r5, #18789	; 0x4965
    ad8c:	strtmi	r6, [fp], -sp, ror #24
    ad90:	bpl	4465bc <strspn@plt+0x443a44>
    ad94:	stc	7, cr15, [r8], #-988	; 0xfffffc24
    ad98:	andseq	pc, ip, sl, lsl #2
    ad9c:			; <UNDEFINED> instruction: 0xf7ffa906
    ada0:			; <UNDEFINED> instruction: 0xf8dafbc3
    ada4:			; <UNDEFINED> instruction: 0xb32c400c
    ada8:	vstrmi	d9, [ip, #16]
    adac:	ldrbtmi	r2, [sp], #-2816	; 0xfffff500
    adb0:			; <UNDEFINED> instruction: 0xf44fbf14
    adb4:			; <UNDEFINED> instruction: 0xf04f788f
    adb8:			; <UNDEFINED> instruction: 0xf9b438ff
    adbc:	ldrtmi	r3, [r9], -ip
    adc0:	ldrtmi	r6, [r0], -r2, lsr #17
    adc4:	stmdapl	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    adc8:			; <UNDEFINED> instruction: 0xc00ef9b4
    adcc:	stfeqd	f7, [r0], {188}	; 0xbc
    add0:			; <UNDEFINED> instruction: 0xf04fbf18
    add4:			; <UNDEFINED> instruction: 0xf8cd0c01
    add8:			; <UNDEFINED> instruction: 0xf7ffc000
    addc:	stmdavs	r4!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    ade0:			; <UNDEFINED> instruction: 0xf8dab144
    ade4:	adcmi	r3, r3, #12
    ade8:	strtmi	sp, [r9], -r7, ror #1
    adec:			; <UNDEFINED> instruction: 0xf7f74630
    adf0:			; <UNDEFINED> instruction: 0xe7e2edfe
    adf4:			; <UNDEFINED> instruction: 0x4630497a
    adf8:			; <UNDEFINED> instruction: 0xf7f74479
    adfc:			; <UNDEFINED> instruction: 0xf8daedf8
    ae00:	bcs	12e58 <strspn@plt+0x102e0>
    ae04:	adcshi	pc, r5, r0
    ae08:	vqdmulh.s<illegal width 8>	d25, d0, d4
    ae0c:	ldmdbmi	r5!, {r0, r5, fp, ip}^
    ae10:	blcs	1c66c <strspn@plt+0x19af4>
    ae14:	ldrbtmi	r4, [r9], #-2932	; 0xfffff48c
    ae18:	andsge	pc, r4, sp, asr #17
    ae1c:	svclt	0x0008447b
    ae20:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ae24:	bne	fe44664c <strspn@plt+0xfe443ad4>
    ae28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ae2c:	bcc	446654 <strspn@plt+0x443adc>
    ae30:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    ae34:			; <UNDEFINED> instruction: 0xf1b9469a
    ae38:	andle	r0, r5, r0, lsl #30
    ae3c:			; <UNDEFINED> instruction: 0xf8d968a9
    ae40:	addsmi	r3, r9, #8
    ae44:	addhi	pc, r7, r0
    ae48:	mulle	r4, r5, r2
    ae4c:	ldrtmi	r4, [r0], -r8, ror #18
    ae50:			; <UNDEFINED> instruction: 0xf7f74479
    ae54:	stmiavs	fp!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    ae58:	mrc	3, 0, fp, cr8, cr11, {2}
    ae5c:			; <UNDEFINED> instruction: 0x46301a10
    ae60:	stcl	7, cr15, [r4, #988]	; 0x3dc
    ae64:	blcs	25118 <strspn@plt+0x225a0>
    ae68:	ldmdavs	ip, {r1, r6, ip, lr, pc}
    ae6c:			; <UNDEFINED> instruction: 0xf0002c00
    ae70:			; <UNDEFINED> instruction: 0xf8df80a3
    ae74:	ldrbtmi	fp, [fp], #384	; 0x180
    ae78:			; <UNDEFINED> instruction: 0x300cf9b4
    ae7c:	stmiavs	r2!, {r0, r3, r4, r5, r9, sl, lr}
    ae80:	stmib	sp, {r4, r5, r9, sl, lr}^
    ae84:			; <UNDEFINED> instruction: 0xf9b4b801
    ae88:			; <UNDEFINED> instruction: 0xf1bcc00e
    ae8c:	svclt	0x00180c00
    ae90:	stceq	0, cr15, [r1], {79}	; 0x4f
    ae94:	andgt	pc, r0, sp, asr #17
    ae98:			; <UNDEFINED> instruction: 0xf8caf7ff
    ae9c:	mvnlt	r6, r4, lsr #16
    aea0:	ldmdavs	fp, {r0, r1, r3, r5, r7, fp, sp, lr}
    aea4:	rscle	r4, r7, r3, lsr #5
    aea8:			; <UNDEFINED> instruction: 0x46304659
    aeac:	ldc	7, cr15, [lr, #988]	; 0x3dc
    aeb0:	stmiavs	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    aeb4:	bicsle	r2, r0, r0, lsl #22
    aeb8:	strbmi	r9, [fp], -r4, lsl #20
    aebc:	ldrtmi	r9, [r9], -r6, lsl #24
    aec0:	andls	r4, r1, #48, 12	; 0x3000000
    aec4:	strls	r4, [r0], #-1578	; 0xfffff9d6
    aec8:	blx	ff5c8ece <strspn@plt+0xff5c6356>
    aecc:	blcs	24f80 <strspn@plt+0x22408>
    aed0:	bls	17f014 <strspn@plt+0x17c49c>
    aed4:	ldrmi	r4, [sp], -r9, lsr #13
    aed8:	sbfx	r6, r2, #18, #13
    aedc:	ldmdblt	r3, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
    aee0:	blcs	25194 <strspn@plt+0x2261c>
    aee4:	ldrbmi	sp, [r1], -r8, ror #1
    aee8:			; <UNDEFINED> instruction: 0xf7f74630
    aeec:	strb	lr, [r3, r0, lsl #27]!
    aef0:	blcs	252a4 <strspn@plt+0x2272c>
    aef4:	cdp	0, 1, cr13, cr8, cr0, {7}
    aef8:			; <UNDEFINED> instruction: 0x46301a90
    aefc:	ldcl	7, cr15, [r6, #-988]!	; 0xfffffc24
    af00:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    af04:	rscle	r2, lr, r0, lsl #24
    af08:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    af0c:			; <UNDEFINED> instruction: 0xf9b444fb
    af10:	ldrtmi	r3, [r9], -ip
    af14:	ldrtmi	r6, [r0], -r2, lsr #17
    af18:	stmdalt	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    af1c:			; <UNDEFINED> instruction: 0xc00ef9b4
    af20:	stfeqd	f7, [r0], {188}	; 0xbc
    af24:			; <UNDEFINED> instruction: 0xf04fbf18
    af28:			; <UNDEFINED> instruction: 0xf8cd0c01
    af2c:			; <UNDEFINED> instruction: 0xf7ffc000
    af30:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    af34:	stmiavs	fp!, {r2, r6, r8, ip, sp, pc}^
    af38:	adcmi	r6, r3, #1769472	; 0x1b0000
    af3c:	ldrbmi	sp, [r9], -r7, ror #1
    af40:			; <UNDEFINED> instruction: 0xf7f74630
    af44:	ubfx	lr, r4, #26, #3
    af48:	blcs	251fc <strspn@plt+0x22684>
    af4c:	stmiavs	fp!, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    af50:	bicle	r2, r8, r0, lsl #22
    af54:	stmiavs	r9!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    af58:	ldrdcc	pc, [ip], -r9
    af5c:			; <UNDEFINED> instruction: 0xf47f4299
    af60:	addsmi	sl, r5, #460	; 0x1cc
    af64:	stmdbmi	r5!, {r3, r5, r7, ip, lr, pc}
    af68:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    af6c:	ldc	7, cr15, [lr, #-988]!	; 0xfffffc24
    af70:	ldrtmi	lr, [r0], -r2, lsr #15
    af74:	bl	feb48f58 <strspn@plt+0xfeb463e0>
    af78:	vnmls.f16	s8, s18, s3
    af7c:	vst1.8	{d19-d20}, [pc :64], r0
    af80:	ldrbtmi	r7, [r9], #-676	; 0xfffffd5c
    af84:	andeq	pc, r1, r0, lsl #1
    af88:			; <UNDEFINED> instruction: 0xf101b2c4
    af8c:	ldmdbmi	sp, {r4, r5, r6}
    af90:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    af94:	ldc	7, cr15, [r8, #-988]	; 0xfffffc24
    af98:	blmi	2dd80c <strspn@plt+0x2dac94>
    af9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    afa0:	blls	1e5010 <strspn@plt+0x1e2498>
    afa4:			; <UNDEFINED> instruction: 0xf04f405a
    afa8:	mrsle	r0, (UNDEF: 57)
    afac:	andlt	r4, r9, r0, lsr #12
    afb0:	blhi	1462ac <strspn@plt+0x143734>
    afb4:	svchi	0x00f0e8bd
    afb8:	blcs	2536c <strspn@plt+0x227f4>
    afbc:			; <UNDEFINED> instruction: 0xe79ad093
    afc0:	bl	1848fa4 <strspn@plt+0x184642c>
    afc4:	andeq	r2, r3, r0, lsr #31
    afc8:	andeq	r0, r0, r0, asr r2
    afcc:	muleq	r3, r6, pc	; <UNPREDICTABLE>
    afd0:			; <UNDEFINED> instruction: 0x000156b8
    afd4:	andeq	r5, r1, sl, lsr #17
    afd8:	andeq	r0, r0, r8, asr #4
    afdc:	andeq	r4, r1, lr, lsr #3
    afe0:	andeq	r5, r1, r0, ror #15
    afe4:	andeq	r5, r1, sl, asr #15
    afe8:	andeq	r5, r1, r0, asr #15
    afec:			; <UNDEFINED> instruction: 0x000157b2
    aff0:	andeq	r4, r1, ip, lsl #2
    aff4:	andeq	r4, r1, r6, ror #1
    aff8:	andeq	r4, r1, r0, asr r0
    affc:	strdeq	r3, [r1], -r2
    b000:	andeq	r5, r1, sl, lsr #13
    b004:	andeq	r5, r1, sl, lsr #9
    b008:	andeq	r2, r3, ip, ror #26
    b00c:	svcmi	0x00f0e92d
    b010:	mcrrmi	6, 0, r4, r3, cr15
    b014:			; <UNDEFINED> instruction: 0xf8df469e
    b018:	ldrmi	ip, [r6], -ip, lsl #2
    b01c:	bmi	109c214 <strspn@plt+0x109969c>
    b020:	strmi	fp, [r5], -r5, lsl #1
    b024:	andne	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    b028:			; <UNDEFINED> instruction: 0xf102447a
    b02c:	vst4.32	{d16-d19}, [pc], ip
    b030:	ldrbtmi	r7, [r0], fp, lsr #5
    b034:	ldmdbmi	sp!, {r0, r1, r3, r9, sl, lr}
    b038:	ldrdls	pc, [r4], #-131	; 0xffffff7d
    b03c:			; <UNDEFINED> instruction: 0x464b4479
    b040:	b	ff4c9024 <strspn@plt+0xff4c64ac>
    b044:	ldrhlt	r6, [r4, #-148]	; 0xffffff6c
    b048:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    b04c:	stmdavs	r2!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    b050:			; <UNDEFINED> instruction: 0x46284651
    b054:	stcl	7, cr15, [sl], {247}	; 0xf7
    b058:	stccs	8, cr6, [r0], {36}	; 0x24
    b05c:	ldmvs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b060:			; <UNDEFINED> instruction: 0xf8dfb32c
    b064:			; <UNDEFINED> instruction: 0xf1b8a0d0
    b068:	ldrbtmi	r0, [sl], #3840	; 0xf00
    b06c:			; <UNDEFINED> instruction: 0xf44fbf14
    b070:			; <UNDEFINED> instruction: 0xf04f7b90
    b074:			; <UNDEFINED> instruction: 0xf9b43bff
    b078:	ldrtmi	r3, [r9], -ip
    b07c:	strtmi	r6, [r8], -r2, lsr #17
    b080:	blge	857bc <strspn@plt+0x82c44>
    b084:			; <UNDEFINED> instruction: 0xc00ef9b4
    b088:	stfeqd	f7, [r0], {188}	; 0xbc
    b08c:			; <UNDEFINED> instruction: 0xf04fbf18
    b090:			; <UNDEFINED> instruction: 0xf8cd0c01
    b094:			; <UNDEFINED> instruction: 0xf7fec000
    b098:	stmdavs	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b09c:			; <UNDEFINED> instruction: 0x46284651
    b0a0:	ldmvs	r3!, {r2, r3, r5, r8, ip, sp, pc}
    b0a4:	rscle	r4, r6, r3, lsr #5
    b0a8:	stc	7, cr15, [r0], #988	; 0x3dc
    b0ac:	ldmdbvs	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b0b0:			; <UNDEFINED> instruction: 0xf8dfb1d4
    b0b4:	strtmi	fp, [r3], -r4, lsl #1
    b0b8:	ldrdge	pc, [r0], pc	; <UNPREDICTABLE>
    b0bc:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    b0c0:	stmdavs	r4!, {r1, sp, lr, pc}
    b0c4:	ldmdbvs	r3!, {r2, r7, r8, ip, sp, pc}
    b0c8:	ldrbmi	r4, [r1], -r3, lsr #5
    b0cc:	svclt	0x00044628
    b0d0:			; <UNDEFINED> instruction: 0x46284659
    b0d4:	stc	7, cr15, [sl], {247}	; 0xf7
    b0d8:	strtmi	r4, [r2], -r3, asr #12
    b0dc:			; <UNDEFINED> instruction: 0x46284639
    b0e0:	mrc2	7, 1, pc, cr8, cr15, {7}
    b0e4:	mvnle	r2, r0, lsl #16
    b0e8:			; <UNDEFINED> instruction: 0x46284915
    b0ec:			; <UNDEFINED> instruction: 0xf7f74479
    b0f0:			; <UNDEFINED> instruction: 0x4628ec7e
    b0f4:	b	ffb490d8 <strspn@plt+0xffb46560>
    b0f8:			; <UNDEFINED> instruction: 0x464b4912
    b0fc:	rsbne	pc, pc, #64, 4
    b100:			; <UNDEFINED> instruction: 0xf0804479
    b104:	sbclt	r0, r4, #1
    b108:	addeq	pc, ip, r1, lsl #2
    b10c:	strls	r4, [r0], #-2318	; 0xfffff6f2
    b110:			; <UNDEFINED> instruction: 0xf7f74479
    b114:			; <UNDEFINED> instruction: 0x4620ec5a
    b118:	pop	{r0, r2, ip, sp, pc}
    b11c:	svclt	0x00008ff0
    b120:	andeq	r2, r3, ip, ror #25
    b124:	andeq	r0, r0, r8, asr #4
    b128:	andeq	r5, r1, r4, lsl #12
    b12c:	andeq	r5, r1, r0, lsl #8
    b130:	muleq	r1, ip, r5
    b134:	strdeq	r3, [r1], -r2
    b138:	andeq	r5, r1, r8, lsl #9
    b13c:	andeq	r5, r1, r2, lsr #10
    b140:	andeq	r4, r1, ip, ror sp
    b144:	andeq	r5, r1, ip, lsr #10
    b148:	andeq	r5, r1, ip, lsr #6
    b14c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b150:	stcmi	6, cr4, [r5], #-92	; 0xffffffa4
    b154:			; <UNDEFINED> instruction: 0xf8df460e
    b158:			; <UNDEFINED> instruction: 0x469ec094
    b15c:	stmdbmi	r4!, {r2, r3, r4, r5, r6, sl, lr}
    b160:	addlt	r4, r2, r5, lsl #12
    b164:	andcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    b168:			; <UNDEFINED> instruction: 0xf1014479
    b16c:	stmdbmi	r1!, {r2, r5, r7}
    b170:			; <UNDEFINED> instruction: 0x461346f0
    b174:			; <UNDEFINED> instruction: 0xf8d34479
    b178:	vhadd.s8	q13, q0, q2
    b17c:			; <UNDEFINED> instruction: 0x4653127b
    b180:	b	cc9164 <strspn@plt+0xcc65ec>
    b184:	biclt	r6, ip, r4, lsr r8
    b188:	ldrdls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b18c:	teqlt	pc, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    b190:			; <UNDEFINED> instruction: 0x463a6833
    b194:	strtmi	r4, [r8], -r9, asr #12
    b198:	andle	r4, r1, r3, lsr #5
    b19c:	stc	7, cr15, [r6], #-988	; 0xfffffc24
    b1a0:	strbmi	r4, [r3], -r2, lsr #12
    b1a4:			; <UNDEFINED> instruction: 0x46284631
    b1a8:			; <UNDEFINED> instruction: 0xff30f7ff
    b1ac:	strtmi	r4, [r8], -r2, lsl #12
    b1b0:			; <UNDEFINED> instruction: 0xf7f7b122
    b1b4:	stmdavs	r4!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    b1b8:	mvnle	r2, r0, lsl #24
    b1bc:			; <UNDEFINED> instruction: 0xf7f74628
    b1c0:	stmdbmi	lr, {r3, r7, r9, fp, sp, lr, pc}
    b1c4:	vmin.s8	q10, q0, <illegal reg q1.5>
    b1c8:	ldrbtmi	r1, [r9], #-645	; 0xfffffd7b
    b1cc:	andeq	pc, r1, r0, lsl #1
    b1d0:			; <UNDEFINED> instruction: 0xf101b2c4
    b1d4:	stmdbmi	sl, {r2, r5, r7}
    b1d8:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    b1dc:	bl	ffd491c0 <strspn@plt+0xffd46648>
    b1e0:	andlt	r4, r2, r0, lsr #12
    b1e4:			; <UNDEFINED> instruction: 0x87f0e8bd
    b1e8:	andeq	r2, r3, ip, lsr #23
    b1ec:	andeq	r0, r0, r8, asr #4
    b1f0:	andeq	r5, r1, r4, asr #9
    b1f4:	andeq	r5, r1, r8, asr #5
    b1f8:	andeq	r5, r1, r8, asr #14
    b1fc:	andeq	r5, r1, r2, ror #8
    b200:	andeq	r5, r1, r2, ror #4
    b204:			; <UNDEFINED> instruction: 0xf44f4b37
    b208:	ldrblt	r7, [r0, #711]!	; 0x2c7
    b20c:	svcmi	0x0036447b
    b210:	cfmsuba32mi	mvax0, mvax4, mvfx6, mvfx5
    b214:	ldmdbmi	r6!, {r2, r3, r9, sl, lr}
    b218:	ldmibpl	pc, {r0, r2, r7, ip, sp, pc}^	; <UNPREDICTABLE>
    b21c:			; <UNDEFINED> instruction: 0xf106447e
    b220:	ldrbtmi	r0, [r9], #-192	; 0xffffff40
    b224:			; <UNDEFINED> instruction: 0x46336c7e
    b228:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b22c:	blcs	255c0 <strspn@plt+0x22a48>
    b230:	mcrvc	0, 5, sp, cr3, cr13, {1}
    b234:	blcs	ae54c4 <strspn@plt+0xae294c>
    b238:	blcs	b7f318 <strspn@plt+0xb7c7a0>
    b23c:	blmi	b7f37c <strspn@plt+0xb7c804>
    b240:	pushmi	{r0, r1, r3, r4, r5, r6, sl, lr}
    b244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b248:	bl	ff44922c <strspn@plt+0xff4466b4>
    b24c:	stmdbmi	fp!, {r0, r1, r2, r5, r6, r7, fp, sp, lr}
    b250:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b254:	stc	7, cr15, [r8], #-988	; 0xfffffc24
    b258:	eorsle	r2, r3, r0, lsl #16
    b25c:	strtmi	r4, [r8], -r8, lsr #18
    b260:	tstls	r3, r9, ror r4
    b264:	bl	ff0c9248 <strspn@plt+0xff0c66d0>
    b268:	stmdbls	r3, {r1, r2, r5, r9, fp, lr}
    b26c:	stmiavs	r3!, {r3, r5, r9, sl, lr}^
    b270:			; <UNDEFINED> instruction: 0xf7f7447a
    b274:	stmdbls	r3, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    b278:			; <UNDEFINED> instruction: 0xf7f74628
    b27c:			; <UNDEFINED> instruction: 0x4628ebb8
    b280:	b	9c9264 <strspn@plt+0x9c66ec>
    b284:	ldrtmi	r4, [r3], -r0, lsr #18
    b288:	sbcvc	pc, lr, #1325400064	; 0x4f000000
    b28c:			; <UNDEFINED> instruction: 0xf0804479
    b290:	sbclt	r0, r4, #1
    b294:	sbceq	pc, r0, r1, lsl #2
    b298:	strls	r4, [r0], #-2332	; 0xfffff6e4
    b29c:			; <UNDEFINED> instruction: 0xf7f74479
    b2a0:			; <UNDEFINED> instruction: 0x4620eb94
    b2a4:	ldcllt	0, cr11, [r0, #20]!
    b2a8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    b2ac:	cdpvc	7, 10, cr14, cr3, cr9, {6}
    b2b0:	bmi	6378e4 <strspn@plt+0x634d6c>
    b2b4:	ldmdbmi	r8, {r1, r3, r4, r5, r6, sl, lr}
    b2b8:	stmiavs	r3!, {r3, r5, r9, sl, lr}
    b2bc:			; <UNDEFINED> instruction: 0xf7f74479
    b2c0:	bfi	lr, r6, #23, #6
    b2c4:			; <UNDEFINED> instruction: 0x463b4a15
    b2c8:			; <UNDEFINED> instruction: 0x46284915
    b2cc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b2d0:	bl	f492b4 <strspn@plt+0xf4673c>
    b2d4:	bmi	505228 <strspn@plt+0x5026b0>
    b2d8:			; <UNDEFINED> instruction: 0xe7ec447a
    b2dc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    b2e0:	svclt	0x0000e7af
    b2e4:	strdeq	r2, [r3], -ip
    b2e8:	andeq	r0, r0, r8, asr #4
    b2ec:	andeq	r5, r1, r0, lsl r4
    b2f0:	andeq	r5, r1, sl, lsl r2
    b2f4:	andeq	r4, r1, r4, lsl lr
    b2f8:	andeq	r5, r1, r2, ror #16
    b2fc:	andeq	r5, r1, r6, lsr r2
    b300:	andeq	r4, r1, r8, ror #18
    b304:	andeq	r5, r1, r4, ror #12
    b308:	andeq	r5, r1, r0, lsr #7
    b30c:	andeq	r5, r1, r0, lsr #3
    b310:	andeq	r4, r1, r2, lsr #27
    b314:	andeq	r5, r1, r8, asr #3
    b318:	andeq	r5, r1, ip, ror #15
    b31c:	andeq	r5, r1, r8, lsl #12
    b320:			; <UNDEFINED> instruction: 0x000151b2
    b324:	andeq	r5, r1, r4, asr #6
    b328:	andeq	r4, r1, r2, ror sp
    b32c:	svcmi	0x00f0e92d
    b330:	mrrcmi	6, 1, r4, lr, cr6
    b334:	svcmi	0x005e4688
    b338:	ldrbtmi	fp, [ip], #-133	; 0xffffff7b
    b33c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r9, fp, lr}^
    b340:	stmibpl	r7!, {r0, r2, r9, sl, lr}^
    b344:			; <UNDEFINED> instruction: 0xf102447a
    b348:	ldrbtmi	r0, [r9], #-216	; 0xffffff28
    b34c:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
    b350:			; <UNDEFINED> instruction: 0xf8d7469a
    b354:			; <UNDEFINED> instruction: 0xf89db044
    b358:			; <UNDEFINED> instruction: 0x465b4038
    b35c:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b360:			; <UNDEFINED> instruction: 0x3018f9b6
    b364:	orrvc	pc, r5, #683671552	; 0x28c00000
    b368:	vqdmulh.s<illegal width 8>	d2, d0, d3
    b36c:	ldm	pc, {r3, r4, r7, pc}^	; <UNPREDICTABLE>
    b370:	blvc	fe207384 <strspn@plt+0xfe20480c>
    b374:	ldmdbmi	r1, {r2, r3, r5, r9}^
    b378:	vmax.s8	d20, d0, d24
    b37c:	ldrbtmi	r1, [r9], #-2335	; 0xfffff6e1
    b380:	bl	d49364 <strspn@plt+0xd467ec>
    b384:	ldmdbvs	r3!, {r2, r4, r6, r8, r9, ip, sp, pc}
    b388:	cmnlt	ip, #28, 16	; 0x1c0000
    b38c:	ldrbtmi	r4, [pc], #-3916	; b394 <strspn@plt+0x881c>
    b390:			; <UNDEFINED> instruction: 0x300cf9b4
    b394:	stmiavs	r2!, {r0, r6, r9, sl, lr}
    b398:	stmib	sp, {r3, r5, r9, sl, lr}^
    b39c:			; <UNDEFINED> instruction: 0xf9b47901
    b3a0:			; <UNDEFINED> instruction: 0xf1bcc00e
    b3a4:	svclt	0x00180c00
    b3a8:	stceq	0, cr15, [r1], {79}	; 0x4f
    b3ac:	andgt	pc, r0, sp, asr #17
    b3b0:	mrc2	7, 1, pc, cr14, cr14, {7}
    b3b4:	ldrtmi	r6, [r9], -r4, lsr #16
    b3b8:			; <UNDEFINED> instruction: 0xb1ac4628
    b3bc:	ldmdavs	fp, {r0, r1, r4, r5, r8, fp, sp, lr}
    b3c0:	rscle	r4, r5, r3, lsr #5
    b3c4:	bl	4c93a8 <strspn@plt+0x4c6830>
    b3c8:	ldmdbmi	lr!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b3cc:	vmax.s8	d20, d0, d24
    b3d0:	ldrbtmi	r1, [r9], #-2337	; 0xfffff6df
    b3d4:	bl	2c93b8 <strspn@plt+0x2c6840>
    b3d8:	bicsle	r2, r4, r0, lsl #24
    b3dc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b3e0:	ldmdavs	ip, {r0, r1, r4, r5, r8, fp, sp, lr}
    b3e4:	bicsle	r2, r1, r0, lsl #24
    b3e8:			; <UNDEFINED> instruction: 0x46284937
    b3ec:			; <UNDEFINED> instruction: 0xf7f74479
    b3f0:			; <UNDEFINED> instruction: 0x4631eafe
    b3f4:			; <UNDEFINED> instruction: 0xf7ff4628
    b3f8:			; <UNDEFINED> instruction: 0xf1baff05
    b3fc:	andsle	r0, r8, r0, lsl #30
    b400:	stccs	8, cr6, [r0], {52}	; 0x34
    b404:	svcmi	0x0031d049
    b408:	and	r4, r9, pc, ror r4
    b40c:	b	ffbc93f0 <strspn@plt+0xffbc6878>
    b410:	strtmi	r4, [r8], -r1, lsr #12
    b414:	mrc2	7, 7, pc, cr6, cr15, {7}
    b418:	ldrmi	r6, [ip], -r3, lsr #16
    b41c:	eorsle	r2, ip, r0, lsl #22
    b420:			; <UNDEFINED> instruction: 0x46396932
    b424:	strtmi	r6, [r8], -r3, lsr #18
    b428:	addsmi	r4, sl, #39845888	; 0x2600000
    b42c:			; <UNDEFINED> instruction: 0xf8cad0ee
    b430:	stmdbmi	r7!, {lr}
    b434:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b438:	b	ff64941c <strspn@plt+0xff6468a4>
    b43c:			; <UNDEFINED> instruction: 0xf7f74628
    b440:	stmdbmi	r4!, {r3, r6, r8, fp, sp, lr, pc}
    b444:	vst1.16	{d20-d22}, [pc :64], fp
    b448:	ldrbtmi	r7, [r9], #-749	; 0xfffffd13
    b44c:	andeq	pc, r1, r0, lsl #1
    b450:			; <UNDEFINED> instruction: 0xf101b2c4
    b454:	stmdbmi	r0!, {r3, r4, r6, r7}
    b458:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    b45c:	b	fed49440 <strspn@plt+0xfed468c8>
    b460:	andlt	r4, r5, r0, lsr #12
    b464:	svchi	0x00f0e8bd
    b468:			; <UNDEFINED> instruction: 0x4628491c
    b46c:	ldmibvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    b470:			; <UNDEFINED> instruction: 0xf7f74479
    b474:			; <UNDEFINED> instruction: 0x2c00eabc
    b478:			; <UNDEFINED> instruction: 0xf04fd185
    b47c:			; <UNDEFINED> instruction: 0xe7af39ff
    b480:			; <UNDEFINED> instruction: 0x46284917
    b484:	stmibvc	pc, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    b488:			; <UNDEFINED> instruction: 0xf7f74479
    b48c:			; <UNDEFINED> instruction: 0x2c00eab0
    b490:	svcge	0x0079f47f
    b494:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b498:	strcs	lr, [r0], #-1954	; 0xfffff85e
    b49c:	ldmdbmi	r1, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    b4a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b4a4:	b	fe8c9488 <strspn@plt+0xfe8c6910>
    b4a8:	svclt	0x0000e798
    b4ac:	andeq	r2, r3, lr, asr #19
    b4b0:	andeq	r0, r0, r8, asr #4
    b4b4:	andeq	r5, r1, r8, ror #5
    b4b8:	strdeq	r5, [r1], -r2
    b4bc:	muleq	r1, r6, r2
    b4c0:	andeq	r3, r1, lr, asr #23
    b4c4:	andeq	r5, r1, r6, lsr r2
    b4c8:	andeq	r5, r1, r8, asr r1
    b4cc:	andeq	r3, r1, r4, asr fp
    b4d0:	andeq	r4, r1, r2, lsr sl
    b4d4:	andeq	r5, r1, r2, ror #3
    b4d8:	andeq	r4, r1, r2, ror #31
    b4dc:	andeq	r5, r1, ip, lsl #3
    b4e0:	andeq	r5, r1, r8, ror #2
    b4e4:	andeq	r5, r1, lr, ror r1
    b4e8:	eorscs	r4, r9, #14336	; 0x3800
    b4ec:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    b4f0:	addlt	r4, r6, sp, lsl #24
    b4f4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    b4f8:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    b4fc:	ldrbtmi	r4, [r8], #-3085	; 0xfffff3f3
    b500:	smlabteq	r4, sp, r9, lr
    b504:	ldrbtmi	r6, [ip], #-3163	; 0xfffff3a5
    b508:			; <UNDEFINED> instruction: 0xf7f79303
    b50c:	stmdavs	r4!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    b510:	ldmib	sp, {r1, r3, r4, r5, r9, sp}^
    b514:	blls	cb92c <strspn@plt+0xc8db4>
    b518:			; <UNDEFINED> instruction: 0xf7f79400
    b51c:			; <UNDEFINED> instruction: 0x4620eade
    b520:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    b524:	andeq	r2, r3, sl, lsl r8
    b528:	andeq	r0, r0, r8, asr #4
    b52c:	andeq	r5, r1, r6, lsr #4
    b530:			; <UNDEFINED> instruction: 0x000152b6
    b534:	ldrdeq	r3, [r3], -r6
    b538:	subcs	r4, r0, #54272	; 0xd400
    b53c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b540:	cfldrsmi	mvf4, [r4], #-492	; 0xfffffe14
    b544:	cfmsuba32mi	mvax4, mvax4, mvfx4, mvfx1
    b548:			; <UNDEFINED> instruction: 0xf8dfb086
    b54c:			; <UNDEFINED> instruction: 0x460f80d0
    b550:	ldrbtmi	r5, [lr], #-2332	; 0xfffff6e4
    b554:			; <UNDEFINED> instruction: 0x361444f8
    b558:	ldrtmi	r6, [r0], -r5, ror #24
    b55c:	strtmi	r4, [fp], -r1, asr #12
    b560:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b564:	svceq	0x0000f1b9
    b568:			; <UNDEFINED> instruction: 0xf8dfd00e
    b56c:	ldrbtmi	sl, [sl], #180	; 0xb4
    b570:	ldrdeq	pc, [r4], -sl
    b574:	ldmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b578:			; <UNDEFINED> instruction: 0xf7f74648
    b57c:			; <UNDEFINED> instruction: 0x4604e878
    b580:	andeq	pc, r4, sl, asr #17
    b584:	eorsle	r2, r9, r0, lsl #16
    b588:	ldrbtmi	r4, [lr], #-3622	; 0xfffff1da
    b58c:	strhlt	r6, [r7, #-132]	; 0xffffff7c
    b590:			; <UNDEFINED> instruction: 0xf7f74620
    b594:	ldrtmi	lr, [r8], -r4, lsr #16
    b598:	stmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b59c:	adcsvs	r4, r0, r4, lsl #12
    b5a0:	cdpmi	3, 2, cr11, cr1, cr0, {0}
    b5a4:	movweq	pc, #24645	; 0x6045	; <UNPREDICTABLE>
    b5a8:	subcs	r4, ip, #32, 16	; 0x200000
    b5ac:	stmdbmi	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    b5b0:	ldrbtmi	r4, [r8], #-3872	; 0xfffff0e0
    b5b4:	andscc	r6, r4, r6, ror r8
    b5b8:	andls	r4, r1, r9, ror r4
    b5bc:	smlsdxls	r0, pc, r4, r4	; <UNPREDICTABLE>
    b5c0:	strvs	lr, [r2], #-2509	; 0xfffff633
    b5c4:	tstls	r5, r1, lsl #8
    b5c8:			; <UNDEFINED> instruction: 0xf7f79004
    b5cc:	ldmib	sp, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^
    b5d0:	strtmi	r0, [fp], -r4, lsl #2
    b5d4:	strls	r2, [r0], #-590	; 0xfffffdb2
    b5d8:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5dc:	andlt	r4, r6, r0, lsr #12
    b5e0:			; <UNDEFINED> instruction: 0x87f0e8bd
    b5e4:			; <UNDEFINED> instruction: 0x462b4814
    b5e8:	subcs	r4, sl, #20, 18	; 0x50000
    b5ec:	strls	r4, [r0], #-1144	; 0xfffffb88
    b5f0:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    b5f4:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5f8:	ldrb	r4, [r0, r0, lsr #12]!
    b5fc:	strtmi	r9, [fp], -r0
    b600:			; <UNDEFINED> instruction: 0x46414630
    b604:			; <UNDEFINED> instruction: 0xf7f72245
    b608:	strtmi	lr, [r0], -r0, ror #19
    b60c:	svclt	0x0000e7e7
    b610:	andeq	r2, r3, r8, asr #15
    b614:	andeq	r0, r0, r8, asr #4
    b618:	andeq	r5, r1, r2, ror #4
    b61c:	andeq	r5, r1, ip, asr #3
    b620:	andeq	r3, r3, lr, ror #22
    b624:	andeq	r3, r3, r2, asr fp
    b628:	andeq	r3, r3, r0, lsr fp
    b62c:	andeq	r5, r1, r2, lsl #4
    b630:	andeq	r5, r1, r8, ror #2
    b634:	andeq	r5, r1, r8, lsl #3
    b638:	andeq	r5, r1, r8, asr #3
    b63c:	andeq	r5, r1, lr, lsr #2
    b640:	subscs	r4, fp, #91136	; 0x16400
    b644:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    b648:			; <UNDEFINED> instruction: 0x46044e58
    b64c:			; <UNDEFINED> instruction: 0x460d4858
    b650:	addlt	r4, r4, r8, asr r9
    b654:	ldrbtmi	r5, [r8], #-2462	; 0xfffff662
    b658:	eorcc	r4, r8, r9, ror r4
    b65c:			; <UNDEFINED> instruction: 0x46336c76
    b660:	svc	0x00c2f7f6
    b664:	eorsle	r2, ip, r0, lsl #24
    b668:			; <UNDEFINED> instruction: 0xd12c2c01
    b66c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    b670:	tstlt	r5, fp, lsl r8
    b674:	blcs	63728 <strspn@plt+0x60bb0>
    b678:	bmi	143f714 <strspn@plt+0x143cb9c>
    b67c:			; <UNDEFINED> instruction: 0xf0462101
    b680:	ldrbtmi	r0, [sl], #-776	; 0xfffffcf8
    b684:	mulsvs	r1, r4, r8
    b688:	subsle	r2, fp, r0, lsl #24
    b68c:	rsbscs	r4, r5, #76, 18	; 0x130000
    b690:	ldrbtmi	r4, [r9], #-2124	; 0xfffff7b4
    b694:	stmdbmi	ip, {r8, ip, pc}^
    b698:	eorcc	r4, r8, r8, ror r4
    b69c:	streq	lr, [r1], #-2509	; 0xfffff633
    b6a0:			; <UNDEFINED> instruction: 0xf7f74479
    b6a4:	blmi	1285bb4 <strspn@plt+0x128303c>
    b6a8:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    b6ac:	suble	r2, r0, r0, lsl #24
    b6b0:	andcs	r4, r6, r1, lsr #12
    b6b4:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6b8:	subsle	r2, sp, r0, lsl #16
    b6bc:	and	r2, r3, r1, lsl #8
    b6c0:	blcs	29854 <strspn@plt+0x26cdc>
    b6c4:	strcs	sp, [r0], #-347	; 0xfffffea5
    b6c8:	ldrtmi	r4, [r3], -r1, asr #16
    b6cc:	addcs	r4, r4, #1064960	; 0x104000
    b6d0:	strls	r4, [r0], #-1144	; 0xfffffb88
    b6d4:	ldrbtmi	r3, [r9], #-40	; 0xffffffd8
    b6d8:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6dc:	andlt	r4, r4, r0, lsr #12
    b6e0:	blmi	f7aca8 <strspn@plt+0xf78130>
    b6e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b6e8:	eorvs	fp, fp, r5, lsl #2
    b6ec:	rscle	r2, sl, r0, lsl #22
    b6f0:	tstcs	r0, sl, lsr sl
    b6f4:	movweq	pc, #32838	; 0x8046	; <UNPREDICTABLE>
    b6f8:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
    b6fc:			; <UNDEFINED> instruction: 0xb3246011
    b700:	rsbcs	r4, r3, #3604480	; 0x370000
    b704:			; <UNDEFINED> instruction: 0x4d384937
    b708:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    b70c:	stmib	sp, {r3, r5, ip, sp}^
    b710:	ldrbtmi	r1, [sp], #-0
    b714:	strls	r4, [r2], #-2357	; 0xfffff6cb
    b718:			; <UNDEFINED> instruction: 0xf7f74479
    b71c:	stmdavs	ip!, {r1, r2, r8, fp, sp, lr, pc}^
    b720:			; <UNDEFINED> instruction: 0x4621b1b4
    b724:			; <UNDEFINED> instruction: 0xf7f72006
    b728:	vmlsne.f16	s28, s8, s17	; <UNPREDICTABLE>
    b72c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    b730:	stmdbmi	pc!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b734:	ldrbtmi	r2, [r9], #-6
    b738:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b73c:	svclt	0x00181e04
    b740:	strb	r2, [r1, r1, lsl #8]
    b744:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
    b748:	stcmi	7, cr14, [fp], #-640	; 0xfffffd80
    b74c:			; <UNDEFINED> instruction: 0xe7d7447c
    b750:	andcs	r4, r6, sl, lsr #18
    b754:			; <UNDEFINED> instruction: 0xf7f74479
    b758:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
    b75c:			; <UNDEFINED> instruction: 0x4621d0b3
    b760:			; <UNDEFINED> instruction: 0xf7f72006
    b764:	rsbvs	lr, r8, sl, asr #18
    b768:	adcle	r2, ip, r0, lsl #16
    b76c:	svc	0x007ef7f6
    b770:	stmdacs	r0, {r3, r5, r6, sp, lr}
    b774:	str	sp, [r6, r2, lsr #3]!
    b778:	blcs	10e980c <strspn@plt+0x10e6c94>
    b77c:	stcmi	0, cr13, [r0, #-640]!	; 0xfffffd80
    b780:			; <UNDEFINED> instruction: 0xf7f64620
    b784:	ldrbtmi	lr, [sp], #-3884	; 0xfffff0d4
    b788:			; <UNDEFINED> instruction: 0xf7f64628
    b78c:	blmi	787554 <strspn@plt+0x7849dc>
    b790:	addsvs	r4, r8, fp, ror r4
    b794:	addsle	r2, r6, r0, lsl #16
    b798:	andcs	r4, r6, r9, lsr #12
    b79c:	stmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7a0:	svclt	0x00181e04
    b7a4:	str	r2, [pc, r1, lsl #8]
    b7a8:	andeq	r2, r3, r2, asr #13
    b7ac:	andeq	r0, r0, r8, asr #4
    b7b0:	andeq	r5, r1, lr, asr r1
    b7b4:	andeq	r5, r1, r8, asr #1
    b7b8:	andeq	r3, r3, lr, ror #20
    b7bc:	andeq	r3, r3, sl, asr sl
    b7c0:	strdeq	r5, [r1], -lr
    b7c4:	andeq	r5, r1, ip, lsl r1
    b7c8:	andeq	r5, r1, r0, lsl #1
    b7cc:	andeq	r3, r3, r4, lsr sl
    b7d0:	andeq	r5, r1, r4, ror #1
    b7d4:	andeq	r5, r1, sl, asr #32
    b7d8:	strdeq	r3, [r3], -r8
    b7dc:	andeq	r3, r3, r4, ror #19
    b7e0:	andeq	r5, r1, ip, lsr #1
    b7e4:	andeq	r5, r1, r6, rrx
    b7e8:	andeq	r3, r3, sl, asr #19
    b7ec:	andeq	r5, r1, r8
    b7f0:	andeq	r5, r1, r6, lsr r0
    b7f4:	andeq	r5, r1, r6, lsr #32
    b7f8:	andeq	r4, r1, r0, lsr sp
    b7fc:	andeq	r4, r1, r8, lsr #26
    b800:	andeq	r4, r1, r6, ror #31
    b804:	andeq	r3, r3, ip, asr #18
    b808:	addcs	r4, sl, #28, 22	; 0x7000
    b80c:	mvnsmi	lr, sp, lsr #18
    b810:	svcmi	0x001b447b
    b814:	ldcmi	0, cr11, [fp], {132}	; 0x84
    b818:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx5
    b81c:	ldmibpl	pc, {r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    b820:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    b824:	cfldrdvs	mvd3, [fp], #-240	; 0xffffff10
    b828:	ldrtmi	r4, [r1], -r0, lsr #12
    b82c:			; <UNDEFINED> instruction: 0xf7f69303
    b830:	blls	1073a8 <strspn@plt+0x104830>
    b834:	strbmi	fp, [r1], -r5, lsl #19
    b838:	movwls	r4, #13864	; 0x3628
    b83c:			; <UNDEFINED> instruction: 0xff00f7ff
    b840:	ldrtmi	r9, [r1], -r3, lsl #22
    b844:	strmi	r2, [r5], -lr, lsl #5
    b848:	strtmi	r9, [r0], -r0
    b84c:	ldm	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b850:	andlt	r4, r4, r8, lsr #12
    b854:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b858:	ldrdeq	pc, [r0], -r8
    b85c:			; <UNDEFINED> instruction: 0xf7ff2100
    b860:	blls	10b424 <strspn@plt+0x1088ac>
    b864:	addcs	r4, sp, #51380224	; 0x3100000
    b868:	andls	r4, r0, r5, lsl #12
    b86c:			; <UNDEFINED> instruction: 0xf7f74620
    b870:	strtmi	lr, [r8], -ip, lsr #17
    b874:	pop	{r2, ip, sp, pc}
    b878:	svclt	0x000081f0
    b87c:	strdeq	r2, [r3], -r8
    b880:	andeq	r0, r0, r8, asr #4
    b884:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    b888:	strdeq	r4, [r1], -lr
    b88c:	addscs	r4, r7, #27648	; 0x6c00
    b890:	ldrbtmi	r4, [fp], #-2331	; 0xfffff6e5
    b894:	strdlt	fp, [r5], r0
    b898:			; <UNDEFINED> instruction: 0x4606585b
    b89c:	svcmi	0x001a4d19
    b8a0:	cfldrdvs	mvd4, [fp], {125}	; 0x7d
    b8a4:	ldrbcc	r4, [r4, #-1151]	; 0xfffffb81
    b8a8:			; <UNDEFINED> instruction: 0x46284639
    b8ac:			; <UNDEFINED> instruction: 0xf7f69303
    b8b0:	ldmdavs	r1!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    b8b4:			; <UNDEFINED> instruction: 0xf7ff2000
    b8b8:	blls	10b1bc <strspn@plt+0x108644>
    b8bc:	ldmdavs	r1!, {r4, r5, r8, ip, sp, pc}
    b8c0:	andcs	r4, r6, r4, lsl #12
    b8c4:	ldm	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b8c8:	stmdblt	r0!, {r0, r1, r8, r9, fp, ip, pc}^
    b8cc:	strcs	r4, [r0], #-2063	; 0xfffff7f1
    b8d0:	addscs	r4, sp, #245760	; 0x3c000
    b8d4:	strls	r4, [r0], #-1144	; 0xfffffb88
    b8d8:	ldrbtmi	r3, [r9], #-84	; 0xffffffac
    b8dc:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8e0:	andlt	r4, r5, r0, lsr #12
    b8e4:			; <UNDEFINED> instruction: 0x4628bdf0
    b8e8:	andcs	r4, r1, #59768832	; 0x3900000
    b8ec:	addscs	r9, fp, #0, 4
    b8f0:	stmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8f4:	andlt	r4, r5, r0, lsr #12
    b8f8:	svclt	0x0000bdf0
    b8fc:	andeq	r2, r3, r6, ror r4
    b900:	andeq	r0, r0, r8, asr #4
    b904:	andeq	r4, r1, r4, lsl pc
    b908:	andeq	r4, r1, ip, ror lr
    b90c:	andeq	r4, r1, r0, ror #29
    b910:	andeq	r4, r1, r6, asr #28
    b914:	stmdavs	r0, {r0, r1, r9, sl, lr}
    b918:	stmdavs	r2, {r4, r8, ip, sp, pc}
    b91c:	stmdavs	r0, {r1, r3, r4, sp, lr}^
    b920:	svclt	0x00004770
    b924:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    b928:	stccs	8, cr6, [r0], {13}
    b92c:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    b930:	and	sp, ip, r6, lsl #2
    b934:	stmdavs	sp!, {r2, r5, fp, sp, lr}
    b938:	svclt	0x00182c00
    b93c:	andle	r2, r6, r0, lsl #26
    b940:	stmdavs	r0!, {r0, r3, r5, r6, fp, sp, lr}^
    b944:	mrc	7, 6, APSR_nzcv, cr2, cr6, {7}
    b948:	rscsle	r2, r3, r0, lsl #16
    b94c:	adcmi	fp, ip, #56, 26	; 0xe00
    b950:	andcs	fp, r0, r8, lsl #30
    b954:	stccs	0, cr13, [r0], {250}	; 0xfa
    b958:			; <UNDEFINED> instruction: 0xf04fbf0c
    b95c:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    b960:	svclt	0x0000bd38
    b964:	eorscs	r4, sp, #29696	; 0x7400
    b968:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    b96c:			; <UNDEFINED> instruction: 0x46044d1c
    b970:	addlt	r4, r3, ip, lsl r9
    b974:	ldmdbpl	fp, {r2, r3, r4, fp, lr}^
    b978:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b97c:	movwls	r6, #7259	; 0x1c5b
    b980:	mrc	7, 1, APSR_nzcv, cr2, cr6, {7}
    b984:	mvnslt	r9, r1, lsl #22
    b988:			; <UNDEFINED> instruction: 0xf7f66860
    b98c:	stmiavs	r0!, {r3, r5, r9, sl, fp, sp, lr, pc}
    b990:	mcr	7, 1, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    b994:			; <UNDEFINED> instruction: 0xf7f668e0
    b998:	stmibvs	r0!, {r1, r5, r9, sl, fp, sp, lr, pc}
    b99c:	ldc2	0, cr15, [ip], #4
    b9a0:			; <UNDEFINED> instruction: 0xf00169e0
    b9a4:	bvs	84ac90 <strspn@plt+0x848118>
    b9a8:	ldc2	0, cr15, [r6], #4
    b9ac:			; <UNDEFINED> instruction: 0xf0016a60
    b9b0:	bvs	fe84ac84 <strspn@plt+0xfe84810c>
    b9b4:	ldc2	0, cr15, [r0], #4
    b9b8:			; <UNDEFINED> instruction: 0xf0016ae0
    b9bc:	strtmi	pc, [r0], -sp, lsr #25
    b9c0:	mcr	7, 0, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b9c4:	stmdbmi	r9, {r0, r8, r9, fp, ip, pc}
    b9c8:	stmdami	r9, {r2, r3, r6, r9, sp}
    b9cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b9d0:	pop	{r0, r1, ip, sp, pc}
    b9d4:			; <UNDEFINED> instruction: 0xf7f64030
    b9d8:	svclt	0x0000bf09
    b9dc:	muleq	r3, lr, r3
    b9e0:	andeq	r0, r0, r8, asr #4
    b9e4:	andeq	r4, r1, r8, lsr #29
    b9e8:	andeq	r4, r1, sl, ror #30
    b9ec:	andeq	r4, r1, r4, asr lr
    b9f0:	andeq	r4, r1, r6, lsl pc
    b9f4:	strdlt	fp, [r7], r0
    b9f8:	strmi	r4, [sp], -r6, lsr #24
    b9fc:	ldrbtmi	r4, [ip], #-2598	; 0xfffff5da
    ba00:	stmdavs	pc, {r1, r2, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    ba04:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    ba08:	ldmdavs	r2, {r0, r2, r5, sl, fp, lr}
    ba0c:			; <UNDEFINED> instruction: 0xf04f9205
    ba10:	bmi	90c218 <strspn@plt+0x9096a0>
    ba14:	ldmdbpl	lr, {r2, r5, r8, fp, lr}
    ba18:			; <UNDEFINED> instruction: 0x4604447a
    ba1c:			; <UNDEFINED> instruction: 0xf1024479
    ba20:	vst4.8	{d16-d19}, [pc :64], r0
    ba24:	lfmvs	f7, 2, [r3], #-600	; 0xfffffda8
    ba28:			; <UNDEFINED> instruction: 0xf7f69303
    ba2c:			; <UNDEFINED> instruction: 0x4620edde
    ba30:	ldrtmi	sl, [r9], -r4, lsl #20
    ba34:			; <UNDEFINED> instruction: 0xffccf00d
    ba38:	strmi	r9, [r4], -r3, lsl #22
    ba3c:	tstlt	r8, #2
    ba40:	tstle	sl, r1, lsl #16
    ba44:	movwls	r4, #9784	; 0x2638
    ba48:	stc2l	0, cr15, [r6], #-4
    ba4c:	blls	b2264 <strspn@plt+0xaf6ec>
    ba50:	ldmvs	r1, {r1, r4, r6, r7, fp, sp, lr}
    ba54:	addsvs	r3, r1, r1, lsl #2
    ba58:	ldmdami	r4, {r1, r3, r5, sp, lr}
    ba5c:	addsvc	pc, lr, #1325400064	; 0x4f000000
    ba60:	ldrbtmi	r4, [r8], #-2323	; 0xfffff6ed
    ba64:	andscc	r9, r0, r0, lsl #8
    ba68:			; <UNDEFINED> instruction: 0xf7f74479
    ba6c:	bmi	485b4c <strspn@plt+0x482fd4>
    ba70:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    ba74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba78:	subsmi	r9, sl, r5, lsl #22
    ba7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ba80:	strtmi	sp, [r0], -r6, lsl #2
    ba84:	ldcllt	0, cr11, [r0, #28]!
    ba88:	andcc	r6, r1, #12189696	; 0xba0000
    ba8c:			; <UNDEFINED> instruction: 0xe7e460ba
    ba90:	ldcl	7, cr15, [r8, #984]!	; 0x3d8
    ba94:	andeq	r2, r3, sl, lsl #6
    ba98:	andeq	r0, r0, r0, asr r2
    ba9c:	andeq	r2, r3, r2, lsl #6
    baa0:	andeq	r0, r0, r8, asr #4
    baa4:	andeq	r4, r1, ip, asr #29
    baa8:	andeq	r4, r1, r4, lsl #28
    baac:	andeq	r4, r1, r2, lsl #29
    bab0:			; <UNDEFINED> instruction: 0x00014db8
    bab4:	muleq	r3, r6, r2
    bab8:	rsccs	r4, sl, #22528	; 0x5800
    babc:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    bac0:	addlt	r4, r4, r5, lsl ip
    bac4:	ldmdami	r5, {r1, r2, fp, sp, lr}
    bac8:	stmdavs	sp, {r0, r1, r3, r4, r8, fp, ip, lr}
    bacc:	ldmdbmi	r4, {r3, r4, r5, r6, sl, lr}
    bad0:	ldmibvs	fp, {r5, ip, sp}
    bad4:	movwls	r4, #13433	; 0x3479
    bad8:	stc	7, cr15, [r6, #984]	; 0x3d8
    badc:	blvs	14713c <strspn@plt+0x1445c4>
    bae0:	vldr	d9, [r5, #12]
    bae4:	vmov.f64	d7, #68	; 0x3e200000  0.1562500
    bae8:	vsqrt.f64	d22, d7
    baec:	svclt	0x0048fa10
    baf0:	ldrbtcc	pc, [pc], #79	; baf8 <strspn@plt+0x8f80>	; <UNPREDICTABLE>
    baf4:	svclt	0x00ccd402
    baf8:	strcs	r2, [r0], #-1025	; 0xfffffbff
    bafc:	rsccs	r4, ip, #589824	; 0x90000
    bb00:	ldrbtmi	r4, [r8], #-2313	; 0xfffff6f7
    bb04:	eorcc	r9, r0, r0, lsl #8
    bb08:			; <UNDEFINED> instruction: 0xf7f64479
    bb0c:	strtmi	lr, [r0], -r6, ror #31
    bb10:	ldcllt	0, cr11, [r0, #-16]!
    bb14:	andeq	r2, r3, sl, asr #4
    bb18:	andeq	r0, r0, r8, asr #4
    bb1c:	andeq	r4, r1, r8, lsl lr
    bb20:	andeq	r4, r1, ip, asr #26
    bb24:	andeq	r4, r1, r2, ror #27
    bb28:	andeq	r4, r1, r8, lsl sp
    bb2c:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    bb30:	svcmi	0x00f0e92d
    bb34:	cfldrsmi	mvf4, [lr], #-1008	; 0xfffffc10
    bb38:			; <UNDEFINED> instruction: 0xf8dfb087
    bb3c:			; <UNDEFINED> instruction: 0x4606b0f8
    bb40:	ldrmi	r4, [r0], r9, lsl #13
    bb44:	andpl	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    bb48:	cfldrsmi	mvf4, [fp], #-1004	; 0xfffffc14
    bb4c:			; <UNDEFINED> instruction: 0x465922b7
    bb50:			; <UNDEFINED> instruction: 0xf8d5461f
    bb54:	ldrbtmi	sl, [ip], #-68	; 0xffffffbc
    bb58:			; <UNDEFINED> instruction: 0x46533430
    bb5c:			; <UNDEFINED> instruction: 0xf7f64620
    bb60:	ldrtmi	lr, [r0], -r4, asr #26
    bb64:	blx	17c7b72 <strspn@plt+0x17c4ffa>
    bb68:	eorsle	r2, r6, r0, lsl #16
    bb6c:	biclt	r4, r7, r5, lsl #12
    bb70:	ldrdmi	pc, [r0], -r9
    bb74:	stmdavs	r1!, {r2, r3, r5, r6, r8, r9, ip, sp, pc}^
    bb78:			; <UNDEFINED> instruction: 0xf7f64630
    bb7c:	stmdacs	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    bb80:	eor	sp, r0, r6, lsl #24
    bb84:	ldrtmi	r6, [r0], -r1, ror #16
    bb88:	ldc	7, cr15, [r0, #984]!	; 0x3d8
    bb8c:	ldcle	8, cr2, [lr, #-0]
    bb90:	stmdavs	r4!, {r0, r1, r2, r5, r9, sl, lr}
    bb94:	mvnsle	r2, r0, lsl #24
    bb98:			; <UNDEFINED> instruction: 0xf8c8602c
    bb9c:	eorsvs	r5, sp, r0
    bba0:			; <UNDEFINED> instruction: 0xf8d8e005
    bba4:	andvs	r3, r7, r0
    bba8:			; <UNDEFINED> instruction: 0xf8c86018
    bbac:	stmdami	r3!, {}	; <UNPREDICTABLE>
    bbb0:	stmdbmi	r3!, {r0, r1, r4, r6, r9, sl, lr}
    bbb4:	ldrbtmi	r2, [r8], #-720	; 0xfffffd30
    bbb8:	eorscc	r4, r0, r9, ror r4
    bbbc:	pop	{r0, r1, r2, ip, sp, pc}
    bbc0:			; <UNDEFINED> instruction: 0xf7f64ff0
    bbc4:	eorvs	fp, ip, r3, lsl lr
    bbc8:	andpl	pc, r0, r9, asr #17
    bbcc:	eorvs	lr, ip, pc, ror #15
    bbd0:	andvs	lr, r4, r5, ror #15
    bbd4:	andeq	pc, r0, r8, asr #17
    bbd8:	ldcmi	7, cr14, [sl, #-984]	; 0xfffffc28
    bbdc:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
    bbe0:	ldrbtmi	r4, [fp], #-3610	; 0xfffff1e6
    bbe4:	strtmi	r9, [r8], -r5, lsl #6
    bbe8:			; <UNDEFINED> instruction: 0x4619447e
    bbec:	stc	7, cr15, [r4], #984	; 0x3d8
    bbf0:			; <UNDEFINED> instruction: 0x46074631
    bbf4:			; <UNDEFINED> instruction: 0xf7f64628
    bbf8:	adcscs	lr, sl, #160, 24	; 0xa000
    bbfc:	msreq	CPSR_x, #74	; 0x4a
    bc00:	smlsdls	r0, r9, r6, r4
    bc04:	andls	r9, r2, r1, lsl #8
    bc08:			; <UNDEFINED> instruction: 0xf7f64620
    bc0c:	stmdbls	r5, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    bc10:			; <UNDEFINED> instruction: 0xf7f64628
    bc14:			; <UNDEFINED> instruction: 0x4631ec92
    bc18:	strtmi	r4, [r8], -r6, lsl #12
    bc1c:	stc	7, cr15, [ip], {246}	; 0xf6
    bc20:	strmi	r4, [r2], -r1, lsr #12
    bc24:			; <UNDEFINED> instruction: 0xf7f64630
    bc28:	svclt	0x0000ed80
    bc2c:	ldrdeq	r2, [r3], -r4
    bc30:	andeq	r0, r0, r8, asr #4
    bc34:	ldrdeq	r4, [r1], -r8
    bc38:	andeq	r4, r1, lr, lsl #27
    bc3c:	andeq	r4, r1, lr, lsr #26
    bc40:	andeq	r4, r1, r8, ror #24
    bc44:	andeq	r5, r1, sl, asr #14
    bc48:	muleq	r1, sl, r8
    bc4c:	andeq	r3, r1, r8, ror r3
    bc50:	svcmi	0x00f0e92d
    bc54:	stc	6, cr4, [sp, #-592]!	; 0xfffffdb0
    bc58:	vqdmulh.s<illegal width 8>	d24, d0, d6
    bc5c:			; <UNDEFINED> instruction: 0xf8df2239
    bc60:			; <UNDEFINED> instruction: 0x46835bfc
    bc64:	blmi	ffe49fe8 <strspn@plt+0xffe47470>
    bc68:			; <UNDEFINED> instruction: 0xf8df447d
    bc6c:	strdlt	r6, [r3], r8	; <UNPREDICTABLE>
    bc70:	bne	447498 <strspn@plt+0x444920>
    bc74:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
    bc78:	strcs	sl, [r0, #-3871]	; 0xfffff0e1
    bc7c:	strtls	r6, [r1], #-2084	; 0xfffff7dc
    bc80:	streq	pc, [r0], #-79	; 0xffffffb1
    bc84:	blmi	ff84a008 <strspn@plt+0xff847490>
    bc88:	ldrls	r9, [pc, #-1807]	; b581 <strspn@plt+0x8a09>
    bc8c:	ldrpl	lr, [fp, #-2509]	; 0xfffff633
    bc90:	ldrmi	r9, [pc], -r0, lsr #14
    bc94:	ldmdbpl	r4!, {r1, r4, r9, sl, ip, pc}
    bc98:	blvs	ff44a01c <strspn@plt+0xff4474a4>
    bc9c:	subgt	pc, r0, sp, asr #17
    bca0:	strls	r4, [fp], #-1573	; 0xfffff9db
    bca4:	blmi	ff24a028 <strspn@plt+0xff2474b0>
    bca8:	cfstrdvs	mvd4, [fp], #-504	; 0xfffffe08
    bcac:			; <UNDEFINED> instruction: 0xf8df447c
    bcb0:	strbcc	r5, [r4], #-3012	; 0xfffff43c
    bcb4:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
    bcb8:			; <UNDEFINED> instruction: 0x46209311
    bcbc:			; <UNDEFINED> instruction: 0xf7f6970c
    bcc0:			; <UNDEFINED> instruction: 0x4658ec94
    bcc4:	stc2	0, cr15, [r2, #-24]!	; 0xffffffe8
    bcc8:			; <UNDEFINED> instruction: 0xf00d4628
    bccc:			; <UNDEFINED> instruction: 0x4603fe31
    bcd0:	ldrmi	r4, [pc], -r8, lsr #12
    bcd4:			; <UNDEFINED> instruction: 0xf00d9313
    bcd8:	strmi	pc, [r3], -fp, lsr #28
    bcdc:	tstls	r5, #40, 12	; 0x2800000
    bce0:			; <UNDEFINED> instruction: 0xf00d461d
    bce4:	blx	fed8b580 <strspn@plt+0xfed88a08>
    bce8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    bcec:	svclt	0x00082f00
    bcf0:	stmdacs	r0, {r0, r8, r9, sp}
    bcf4:	movwcs	fp, #7944	; 0x1f08
    bcf8:	blcs	2fd58 <strspn@plt+0x2d1e0>
    bcfc:	msrhi	SPSR_, r1, asr #32
    bd00:	blcs	1d4a084 <strspn@plt+0x1d4750c>
    bd04:			; <UNDEFINED> instruction: 0xf8df4618
    bd08:	svcge	0x001b1b74
    bd0c:			; <UNDEFINED> instruction: 0xf10d447a
    bd10:	rsbcc	r0, ip, #112, 18	; 0x1c0000
    bd14:	movwls	r4, #54393	; 0xd479
    bd18:			; <UNDEFINED> instruction: 0xf8df46b8
    bd1c:	vmls.f64	d3, d9, d20
    bd20:	vmov	s16, r2
    bd24:			; <UNDEFINED> instruction: 0xf8df1a90
    bd28:	ldrbtmi	r2, [fp], #-2908	; 0xfffff4a4
    bd2c:	strmi	r4, [r2], r6, lsl #12
    bd30:	ldrbtmi	r4, [sl], #-1615	; 0xfffff9b1
    bd34:	andsls	r9, r7, #20
    bd38:	subeq	pc, r4, #-1073741824	; 0xc0000000
    bd3c:	andsls	r9, r8, #8
    bd40:	andls	r9, r9, sl
    bd44:	bcc	4475ac <strspn@plt+0x444a34>
    bd48:	strbmi	r2, [r1], -sl, lsl #4
    bd4c:			; <UNDEFINED> instruction: 0xf7f64638
    bd50:	mcrne	14, 0, lr, cr4, cr14, {5}
    bd54:	msrhi	(UNDEF: 119), r0
    bd58:	and	r2, r4, r0
    bd5c:	strbpl	r4, [r8], #1564	; 0x61c
    bd60:			; <UNDEFINED> instruction: 0xf0002b00
    bd64:	ldmdbls	ip, {r3, r4, r6, r8, pc}
    bd68:	stclpl	14, cr1, [sl], {99}	; 0x63
    bd6c:	svclt	0x00182a0a
    bd70:	rscsle	r2, r3, sp, lsl #20
    bd74:	blls	238414 <strspn@plt+0x23589c>
    bd78:	stmiane	r1!, {r4, r5, r9, sl, lr}^
    bd7c:	tstls	fp, r1, lsl #2
    bd80:	ldc	7, cr15, [r4], {246}	; 0xf6
    bd84:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bd88:	rscshi	pc, r8, r1
    bd8c:			; <UNDEFINED> instruction: 0x1c629b08
    bd90:	ldrmi	r9, [r8], #-2332	; 0xfffff6e4
    bd94:	mcrr	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
    bd98:			; <UNDEFINED> instruction: 0xf7f6981c
    bd9c:	ldrls	lr, [ip, #-3104]	; 0xfffff3e0
    bda0:	beq	447608 <strspn@plt+0x444a90>
    bda4:	mcr	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    bda8:			; <UNDEFINED> instruction: 0xf0002820
    bdac:	mrc	2, 0, r8, cr8, cr4, {4}
    bdb0:			; <UNDEFINED> instruction: 0xf7f61a10
    bdb4:	ldcls	13, cr14, [ip, #-528]	; 0xfffffdf0
    bdb8:	blcs	8e9e6c <strspn@plt+0x8e72f4>
    bdbc:	teqhi	r1, r0	; <UNPREDICTABLE>
    bdc0:	blcs	329fc <strspn@plt+0x2fe84>
    bdc4:	msrhi	CPSR_fsc, r0, asr #32
    bdc8:	rsbscs	r9, r3, #11264	; 0x2c00
    bdcc:	bne	fe447634 <strspn@plt+0xfe444abc>
    bdd0:	beq	44763c <strspn@plt+0x444ac4>
    bdd4:	movwls	r6, #60507	; 0xec5b
    bdd8:	stc	7, cr15, [r6], {246}	; 0xf6
    bddc:	stcl	7, cr15, [sl, #-984]	; 0xfffffc28
    bde0:	blls	3a9e90 <strspn@plt+0x3a7318>
    bde4:			; <UNDEFINED> instruction: 0xf8306800
    bde8:			; <UNDEFINED> instruction: 0xf4122012
    bdec:			; <UNDEFINED> instruction: 0xf0006f80
    bdf0:	stmdavc	sl!, {r0, r2, r3, r4, r6, r7, sl, pc}^
    bdf4:	bcs	12fb4 <strspn@plt+0x1043c>
    bdf8:	bcs	ebba60 <strspn@plt+0xeb8ee8>
    bdfc:			; <UNDEFINED> instruction: 0xf830d010
    be00:	bcc	b4fe50 <strspn@plt+0xb4d2d8>
    be04:	smlabbeq	r8, r1, r0, pc	; <UNPREDICTABLE>
    be08:	andcs	fp, r1, #24, 30	; 0x60
    be0c:	sbcseq	lr, r1, #73728	; 0x12000
    be10:	ldrhi	pc, [r3], #64	; 0x40
    be14:	svccs	0x0001f816
    be18:	svclt	0x00182a3a
    be1c:	mvnle	r2, r0, lsl #20
    be20:			; <UNDEFINED> instruction: 0xf0402a3a
    be24:	ldmdavc	r2!, {r1, r2, r4, r6, r7, sl, pc}^
    be28:	svclt	0x001c2a3a
    be2c:			; <UNDEFINED> instruction: 0xf04f1c74
    be30:	tstle	r3, r0, lsl #18
    be34:	ldcne	8, cr7, [r4], #712	; 0x2c8
    be38:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    be3c:	tstle	r3, r0, lsr #20
    be40:	svccs	0x0001f814
    be44:	rscsle	r2, fp, r0, lsr #20
    be48:	movwls	r4, #58912	; 0xe620
    be4c:	stc	7, cr15, [r4, #-984]!	; 0xfffffc28
    be50:	stmdane	r2!, {r1, r2, r3, r8, r9, fp, ip, pc}
    be54:	ldmdble	r6, {r1, r5, r7, r9, lr}
    be58:	stceq	0, cr15, [r1], {137}	; 0x89
    be5c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    be60:	addsmi	lr, r4, #13
    be64:	tstcs	r0, ip, lsl #30
    be68:	tsteq	r1, ip	; <UNPREDICTABLE>
    be6c:			; <UNDEFINED> instruction: 0xf812b119
    be70:	ldmdbcs	ip, {r0, sl, fp, ip}^
    be74:	addsmi	sp, r4, #48	; 0x30
    be78:	and	pc, r0, r2, lsl #17
    be7c:			; <UNDEFINED> instruction: 0xf812d003
    be80:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
    be84:			; <UNDEFINED> instruction: 0xf1b9d0ed
    be88:	eorle	r0, r5, r0, lsl #30
    be8c:	movwls	r4, #58912	; 0xe620
    be90:	bl	ffb49e70 <strspn@plt+0xffb472f8>
    be94:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, ip, pc}
    be98:	ldrhi	pc, [sp, -r0]!
    be9c:	andls	r9, lr, r9, lsl r3
    bea0:	ldcl	7, cr15, [sl], #984	; 0x3d8
    bea4:	strmi	r9, [r2], -lr, lsl #18
    bea8:			; <UNDEFINED> instruction: 0xf0034620
    beac:	stmdbls	lr, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    beb0:			; <UNDEFINED> instruction: 0xf1b09b19
    beb4:			; <UNDEFINED> instruction: 0x46813fff
    beb8:	ldrhi	pc, [r5, #0]!
    bebc:	strtmi	r4, [r0], -r2, lsl #12
    bec0:	tstls	lr, r9, lsl r3
    bec4:	bl	fea49ea4 <strspn@plt+0xfea4732c>
    bec8:	strmi	r9, [r8], -lr, lsl #18
    becc:			; <UNDEFINED> instruction: 0xf8042100
    bed0:			; <UNDEFINED> instruction: 0xf7f61009
    bed4:	blls	686cec <strspn@plt+0x684174>
    bed8:	stmibls	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bedc:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bee0:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
    bee4:	strbmi	r9, [r9], -lr, lsl #4
    bee8:	andcs	r4, r0, #16, 12	; 0x1000000
    beec:	eorsvc	r3, r2, ip, rrx
    bef0:	andls	r2, r0, #268435456	; 0x10000000
    bef4:			; <UNDEFINED> instruction: 0xf7f622ac
    bef8:			; <UNDEFINED> instruction: 0xf8dfed68
    befc:			; <UNDEFINED> instruction: 0x46281994
    bf00:			; <UNDEFINED> instruction: 0xf7f64479
    bf04:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    bf08:	movthi	pc, #61504	; 0xf040	; <UNPREDICTABLE>
    bf0c:	cmnlt	fp, r0, lsl fp
    bf10:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf14:	strtmi	r2, [r0], -r3, lsl #4
    bf18:			; <UNDEFINED> instruction: 0xf7f64479
    bf1c:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    bf20:	strbhi	pc, [r8, #-0]!	; <UNPREDICTABLE>
    bf24:			; <UNDEFINED> instruction: 0x46209910
    bf28:	bl	ff849f08 <strspn@plt+0xff847390>
    bf2c:	cmnle	r6, r0, lsl #16
    bf30:	blcs	32b5c <strspn@plt+0x2ffe4>
    bf34:	strthi	pc, [sp], #-0
    bf38:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bf40:	bl	ff549f20 <strspn@plt+0xff5473a8>
    bf44:			; <UNDEFINED> instruction: 0xf0002800
    bf48:			; <UNDEFINED> instruction: 0xf8df8463
    bf4c:			; <UNDEFINED> instruction: 0x46281950
    bf50:			; <UNDEFINED> instruction: 0xf7f64479
    bf54:	strmi	lr, [r6], -ip, asr #23
    bf58:			; <UNDEFINED> instruction: 0xf0002800
    bf5c:			; <UNDEFINED> instruction: 0xf8df8539
    bf60:	strtmi	r1, [r8], -r0, asr #18
    bf64:			; <UNDEFINED> instruction: 0xf7f64479
    bf68:	strmi	lr, [r6], -r2, asr #23
    bf6c:			; <UNDEFINED> instruction: 0xf0002800
    bf70:			; <UNDEFINED> instruction: 0xf8df843b
    bf74:			; <UNDEFINED> instruction: 0x46281930
    bf78:			; <UNDEFINED> instruction: 0xf7f64479
    bf7c:			; <UNDEFINED> instruction: 0x4606ebb8
    bf80:			; <UNDEFINED> instruction: 0xf0002800
    bf84:			; <UNDEFINED> instruction: 0xf8df8534
    bf88:	strtmi	r1, [r8], -r0, lsr #18
    bf8c:			; <UNDEFINED> instruction: 0xf7f64479
    bf90:	strmi	lr, [r6], -lr, lsr #23
    bf94:			; <UNDEFINED> instruction: 0xf0002800
    bf98:			; <UNDEFINED> instruction: 0xf8df852a
    bf9c:			; <UNDEFINED> instruction: 0x46281910
    bfa0:			; <UNDEFINED> instruction: 0xf7f64479
    bfa4:	strmi	lr, [r6], -r4, lsr #23
    bfa8:			; <UNDEFINED> instruction: 0xf0002800
    bfac:			; <UNDEFINED> instruction: 0xf8df8539
    bfb0:	strtmi	r1, [r8], -r0, lsl #18
    bfb4:			; <UNDEFINED> instruction: 0xf7f64479
    bfb8:			; <UNDEFINED> instruction: 0x4603eb9a
    bfbc:			; <UNDEFINED> instruction: 0xf0002800
    bfc0:			; <UNDEFINED> instruction: 0xf8df85cf
    bfc4:			; <UNDEFINED> instruction: 0x462818f0
    bfc8:			; <UNDEFINED> instruction: 0xf7f64479
    bfcc:			; <UNDEFINED> instruction: 0x4603eb90
    bfd0:			; <UNDEFINED> instruction: 0xf0002800
    bfd4:			; <UNDEFINED> instruction: 0xf8df85ba
    bfd8:	strtmi	r1, [r8], -r0, ror #17
    bfdc:			; <UNDEFINED> instruction: 0xf7f64479
    bfe0:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    bfe4:	ldrthi	pc, [r7], -r0	; <UNPREDICTABLE>
    bfe8:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bfec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bff0:	bl	1f49fd0 <strspn@plt+0x1f47458>
    bff4:			; <UNDEFINED> instruction: 0xf0002800
    bff8:			; <UNDEFINED> instruction: 0xf8df85fb
    bffc:	strtmi	r1, [r8], -r4, asr #17
    c000:			; <UNDEFINED> instruction: 0xf7f64479
    c004:			; <UNDEFINED> instruction: 0x4606eb74
    c008:			; <UNDEFINED> instruction: 0xf0002800
    c00c:	strcs	r8, [r0], -r5, lsl #14
    c010:	movwls	r2, #37633	; 0x9301
    c014:	blls	285a74 <strspn@plt+0x282efc>
    c018:	movwls	fp, #55627	; 0xd94b
    c01c:	movwcs	lr, #5778	; 0x1692
    c020:	strcs	r9, [r0], -sp, lsl #6
    c024:	blls	285a64 <strspn@plt+0x282eec>
    c028:			; <UNDEFINED> instruction: 0xf0002b00
    c02c:			; <UNDEFINED> instruction: 0xf8da8082
    c030:	teqlt	r8, r4
    c034:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c038:			; <UNDEFINED> instruction: 0xf7f64479
    c03c:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    c040:	nophi	{0}
    c044:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    c048:	blcs	260bc <strspn@plt+0x23544>
    c04c:			; <UNDEFINED> instruction: 0xf8dad03d
    c050:	ldmdavs	fp, {r2, r3, r4, ip, sp}
    c054:	eorsle	r2, r8, r0, lsl #22
    c058:			; <UNDEFINED> instruction: 0x3018f8da
    c05c:	blcs	260d0 <strspn@plt+0x23558>
    c060:	ldmdals	r3, {r0, r1, r4, r5, ip, lr, pc}
    c064:	msreq	CPSR_, sl, lsl #2
    c068:	stc2l	7, cr15, [r4], {255}	; 0xff
    c06c:			; <UNDEFINED> instruction: 0xf0003001
    c070:	ldmdals	r6, {r1, r3, r6, r7, r8, r9, sl, pc}
    c074:	tsteq	ip, sl, lsl #2	; <UNPREDICTABLE>
    c078:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    c07c:			; <UNDEFINED> instruction: 0xf0003001
    c080:	ldmdals	r3, {r1, r6, r7, r8, r9, sl, pc}
    c084:	msreq	CPSR_s, sl, lsl #2
    c088:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    c08c:			; <UNDEFINED> instruction: 0xf0003001
    c090:	ldmdals	r5, {r1, r3, r4, r5, r7, r8, r9, sl, pc}
    c094:	msreq	CPSR_f, sl, lsl #2
    c098:	stc2	7, cr15, [ip], #1020	; 0x3fc
    c09c:			; <UNDEFINED> instruction: 0xf0003001
    c0a0:	bls	82df70 <strspn@plt+0x82b3f8>
    c0a4:	blls	2990b0 <strspn@plt+0x296538>
    c0a8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    c0ac:			; <UNDEFINED> instruction: 0xf04f930a
    c0b0:			; <UNDEFINED> instruction: 0xf8ca0300
    c0b4:			; <UNDEFINED> instruction: 0xf8c23000
    c0b8:			; <UNDEFINED> instruction: 0xf8cda000
    c0bc:	ldrmi	sl, [sl], r0, lsl #1
    c0c0:	movwcs	sp, #57	; 0x39
    c0c4:	movwls	r9, #37645	; 0x930d
    c0c8:			; <UNDEFINED> instruction: 0xf8dfe63c
    c0cc:			; <UNDEFINED> instruction: 0xf8df17fc
    c0d0:	blls	44e0c8 <strspn@plt+0x44b550>
    c0d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c0d8:	msreq	CPSR_xc, #67	; 0x43
    c0dc:			; <UNDEFINED> instruction: 0xf7f69309
    c0e0:			; <UNDEFINED> instruction: 0xf8daea2c
    c0e4:	blls	2540fc <strspn@plt+0x251584>
    c0e8:			; <UNDEFINED> instruction: 0xf0002a00
    c0ec:			; <UNDEFINED> instruction: 0xf8df8359
    c0f0:	andls	r1, r0, r0, ror #15
    c0f4:	andls	r4, r1, #2030043136	; 0x79000000
    c0f8:	subeq	pc, r4, r1, lsl #2
    c0fc:			; <UNDEFINED> instruction: 0x17d4f8df
    c100:	andsvc	pc, r7, #1325400064	; 0x4f000000
    c104:			; <UNDEFINED> instruction: 0xf7f64479
    c108:			; <UNDEFINED> instruction: 0xf8dfec10
    c10c:			; <UNDEFINED> instruction: 0xf8df17cc
    c110:	ldrbtmi	r0, [r9], #-1996	; 0xfffff834
    c114:			; <UNDEFINED> instruction: 0xf7f64478
    c118:			; <UNDEFINED> instruction: 0xf8daea10
    c11c:	stmdbcs	r0, {r2, ip}
    c120:	teqhi	fp, #0	; <UNPREDICTABLE>
    c124:	b	1fca104 <strspn@plt+0x1fc758c>
    c128:			; <UNDEFINED> instruction: 0xf7ff4650
    c12c:			; <UNDEFINED> instruction: 0xf04ffc1b
    c130:	strcc	r0, [r1], #-2560	; 0xfffff600
    c134:	ldrbmi	sp, [r0], -r5, asr #3
    c138:	ldc2	7, cr15, [r4], {255}	; 0xff
    c13c:			; <UNDEFINED> instruction: 0xf7f6981c
    c140:	blls	306a80 <strspn@plt+0x303f08>
    c144:			; <UNDEFINED> instruction: 0x0798f8df
    c148:	rscvc	pc, sl, #1325400064	; 0x4f000000
    c14c:			; <UNDEFINED> instruction: 0x1794f8df
    c150:	ldrbtmi	r6, [r8], #-3163	; 0xfffff3a5
    c154:	adccc	r4, r0, r9, ror r4
    c158:	bcc	447988 <strspn@plt+0x444e10>
    c15c:	b	114a13c <strspn@plt+0x11475c4>
    c160:	andcs	r9, r4, #10, 30	; 0x28
    c164:	ldclne	0, cr2, [r9], #-0
    c168:	b	c4a148 <strspn@plt+0xc475d0>
    c16c:	svccs	0x00009010
    c170:	ldrthi	pc, [r1], #-0	; <UNPREDICTABLE>
    c174:	movwls	r1, #36611	; 0x8f03
    c178:			; <UNDEFINED> instruction: 0xf8dd2000
    c17c:			; <UNDEFINED> instruction: 0x461dc03c
    c180:	ldrcc	lr, [pc], #-2525	; c188 <strspn@plt+0x9610>
    c184:	strmi	r4, [r2], -r6, lsl #12
    c188:	ldmdavs	r9, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    c18c:	strcs	r3, [r1], -r1, lsl #4
    c190:	svccc	0x0004f845
    c194:	svclt	0x00042900
    c198:			; <UNDEFINED> instruction: 0x46644630
    c19c:			; <UNDEFINED> instruction: 0xf0004297
    c1a0:	strmi	r8, [fp], -r2, lsl #4
    c1a4:	mvnsle	r2, r0, lsl #22
    c1a8:	tstls	pc, #-2147483647	; 0x80000001
    c1ac:	strtls	fp, [r0], #-256	; 0xffffff00
    c1b0:	strcs	r9, [r0], #-2832	; 0xfffff4f0
    c1b4:	bl	f25e4 <strspn@plt+0xefa6c>
    c1b8:			; <UNDEFINED> instruction: 0xf8df0282
    c1bc:	ldmdals	r0, {r2, r3, r5, r8, r9, sl, ip, sp}
    c1c0:	andsvs	r4, r4, fp, ror r4
    c1c4:			; <UNDEFINED> instruction: 0xf8df2204
    c1c8:			; <UNDEFINED> instruction: 0xf7f67724
    c1cc:			; <UNDEFINED> instruction: 0xf8dfec5c
    c1d0:			; <UNDEFINED> instruction: 0xf8df3720
    c1d4:	ldrbtmi	r2, [pc], #-1824	; c1dc <strspn@plt+0x9664>
    c1d8:			; <UNDEFINED> instruction: 0xf8cd447b
    c1dc:	movscc	fp, #52	; 0x34
    c1e0:	sxtabmi	r4, r3, sl, ror #8
    c1e4:	bcc	fe447a10 <strspn@plt+0xfe444e98>
    c1e8:			; <UNDEFINED> instruction: 0x370cf8df
    c1ec:	bcs	447a18 <strspn@plt+0x444ea0>
    c1f0:	mcr	4, 0, r4, cr8, cr11, {3}
    c1f4:	blls	21ac3c <strspn@plt+0x2180c4>
    c1f8:	svcvs	0x0004f853
    c1fc:			; <UNDEFINED> instruction: 0xf1bb9308
    c200:	andle	r0, r6, r0, lsl #30
    c204:	stccc	8, cr15, [r4], {83}	; 0x53
    c208:	bvs	6a6ad4 <strspn@plt+0x6a3f5c>
    c20c:			; <UNDEFINED> instruction: 0xf0004291
    c210:	blls	2ec7b8 <strspn@plt+0x2e9c40>
    c214:	subne	pc, fp, #64, 4
    c218:	bne	447a84 <strspn@plt+0x444f0c>
    c21c:	beq	fe447a88 <strspn@plt+0xfe444f10>
    c220:	ldrdge	pc, [r4], #-131	; 0xffffff7d
    c224:			; <UNDEFINED> instruction: 0xf7f64653
    c228:			; <UNDEFINED> instruction: 0x2128e9e0
    c22c:			; <UNDEFINED> instruction: 0xf7f62001
    c230:			; <UNDEFINED> instruction: 0x4604e978
    c234:			; <UNDEFINED> instruction: 0xf0002800
    c238:	bvs	c2de60 <strspn@plt+0xc2b2e8>
    c23c:	andcs	r4, r0, #36700160	; 0x2300000
    c240:			; <UNDEFINED> instruction: 0xf8434621
    c244:	stmdavs	r5, {r4, r8, r9, sl, fp, sp}
    c248:	strtmi	r6, [r3], -r3, ror #2
    c24c:	svccs	0x0008f841
    c250:			; <UNDEFINED> instruction: 0xf84360e1
    c254:	mvnvs	r2, r8, lsl pc
    c258:	suble	r2, r4, r0, lsl #26
    c25c:	ldrtmi	r4, [r1], r0, lsr #13
    c260:	and	r4, sp, ip, lsr #12
    c264:	orrvc	pc, lr, #1325400064	; 0x4f000000
    c268:	stmdavs	r4!, {r0, r1, r3, r5, r7, r8, pc}
    c26c:			; <UNDEFINED> instruction: 0xf8d82200
    c270:	stmib	r5, {r2, r3, ip, sp}^
    c274:	andsvs	r2, sp, r0, lsl #6
    c278:	andpl	pc, ip, r8, asr #17
    c27c:	eorsle	r2, r0, r0, lsl #24
    c280:	tstcs	r0, r3, ror #16
    c284:	tstls	lr, #1
    c288:	stmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c28c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c290:	bicshi	pc, ip, #0
    c294:			; <UNDEFINED> instruction: 0xf001a81e
    c298:	mrcls	9, 0, APSR_nzcv, cr14, cr13, {5}	; <UNPREDICTABLE>
    c29c:	ldrtmi	r8, [r0], -r8, ror #3
    c2a0:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2a4:	stmdacs	r0, {r3, r5, r7, sp, lr}
    c2a8:	strhi	pc, [r2], #-0
    c2ac:			; <UNDEFINED> instruction: 0x46304639
    c2b0:	ldmdb	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2b4:	sbcsle	r2, r5, r0, lsl #16
    c2b8:	blcs	aea38c <strspn@plt+0xae7814>
    c2bc:	vmax.f32	d27, d0, d4
    c2c0:			; <UNDEFINED> instruction: 0x81ab1305
    c2c4:	blcs	980610 <strspn@plt+0x97da98>
    c2c8:			; <UNDEFINED> instruction: 0xf44fbf0c
    c2cc:	vcgt.s8	d23, d16, d3
    c2d0:			; <UNDEFINED> instruction: 0x81ab1307
    c2d4:	cdpls	7, 1, cr14, cr12, cr9, {6}
    c2d8:	strls	r2, [r8], #-768	; 0xfffffd00
    c2dc:	tstcc	fp, #3358720	; 0x334000
    c2e0:			; <UNDEFINED> instruction: 0x464ee530
    c2e4:			; <UNDEFINED> instruction: 0xf8d64644
    c2e8:			; <UNDEFINED> instruction: 0xf1b88004
    c2ec:			; <UNDEFINED> instruction: 0xf0000f00
    c2f0:	movwcs	r8, #451	; 0x1c3
    c2f4:	ldrmi	r9, [r9], lr, lsl #6
    c2f8:	andcs	r9, r8, r9, lsl #6
    c2fc:	b	14ca2dc <strspn@plt+0x14c7764>
    c300:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c304:	ldrhi	pc, [r9], -r0
    c308:	bcs	fe447b70 <strspn@plt+0xfe444ff8>
    c30c:	ldmdavs	r3!, {r2, ip, sp}^
    c310:			; <UNDEFINED> instruction: 0xf7f62101
    c314:	andcc	lr, r1, r4, lsr sl
    c318:	strhi	pc, [r4, #-0]!
    c31c:	andcs	r6, r0, #3719168	; 0x38c000
    c320:	ldrdhi	pc, [r4], -r6
    c324:	andsvs	r6, sp, sl, lsr #32
    c328:	bvs	fece4ac4 <strspn@plt+0xfece1f4c>
    c32c:	stceq	0, cr15, [r1], {79}	; 0x4f
    c330:			; <UNDEFINED> instruction: 0x46406a72
    c334:			; <UNDEFINED> instruction: 0xf8d369f1
    c338:	blls	344340 <strspn@plt+0x3417c8>
    c33c:	ldrpl	pc, [ip, #2271]!	; 0x8df
    c340:	stmdavs	r9, {r1, r4, fp, sp, lr}
    c344:	movwls	r4, #21629	; 0x547d
    c348:	strls	r4, [r6, #-1651]	; 0xfffff98d
    c34c:	andsgt	pc, r0, sp, asr #17
    c350:	strls	r6, [r3, #-2293]	; 0xfffff70b
    c354:	strls	r6, [r2, #-2229]	; 0xfffff74b
    c358:	stmdavs	sp!, {r0, r2, r4, r5, r6, r7, r9, fp, sp, lr}
    c35c:	ldmibvs	r5!, {r0, r8, sl, ip, pc}
    c360:	strls	r6, [r0, #-2093]	; 0xfffff7d3
    c364:	stc2	0, cr15, [ip], #4
    c368:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c36c:	strbhi	pc, [r4]	; <UNPREDICTABLE>
    c370:	stmdbvs	r3!, {r0, r3, r9, fp, ip, pc}^
    c374:			; <UNDEFINED> instruction: 0xf0002a00
    c378:	ldmdavs	fp, {r1, r3, r5, r7, pc}^
    c37c:	ldmdavs	r9, {r1, r2, r6, r8, fp, sp, lr}
    c380:	blcs	32fc0 <strspn@plt+0x30448>
    c384:	adchi	pc, r9, r0
    c388:	ldmvs	r0!, {r0, r1, r3, r6, r8, fp, sp, lr}
    c38c:	movwhi	lr, #10707	; 0x29d3
    c390:			; <UNDEFINED> instruction: 0xf0002800
    c394:	movwls	r8, #57599	; 0xe0ff
    c398:			; <UNDEFINED> instruction: 0xf0059109
    c39c:	ldmvs	r0!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c3a0:	ldmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c3a4:	stmdbls	r9, {r4, r5, r6, r7, fp, sp, lr}
    c3a8:	cmplt	r0, lr, lsl #22
    c3ac:	tstls	r9, lr, lsl #6
    c3b0:			; <UNDEFINED> instruction: 0xff4cf005
    c3b4:			; <UNDEFINED> instruction: 0xf7f668f0
    c3b8:	blls	3c6808 <strspn@plt+0x3c3c90>
    c3bc:	stmdbvs	lr!, {r0, r3, r8, fp, ip, pc}^
    c3c0:	ldrtmi	fp, [r2], -r6, lsl #3
    c3c4:	stmib	r2, {r6, r9, sl, lr}^
    c3c8:	ldmdavs	r2, {r1, r8, r9}
    c3cc:	mvnsle	r2, r0, lsl #20
    c3d0:	strtmi	r6, [fp], -sl, lsl #19
    c3d4:	andsvs	r6, r6, r8, lsr #19
    c3d8:	andcs	r6, r0, #114	; 0x72
    c3dc:			; <UNDEFINED> instruction: 0xf8436188
    c3e0:			; <UNDEFINED> instruction: 0x61ab2f14
    c3e4:			; <UNDEFINED> instruction: 0xf0064628
    c3e8:			; <UNDEFINED> instruction: 0xf1b9f813
    c3ec:	tstle	r5, r0, lsl #30
    c3f0:	ldmdavs	r3, {r0, r2, r3, r9, fp, ip, pc}^
    c3f4:	movwls	lr, #2500	; 0x9c4
    c3f8:	subsvs	r6, r4, ip, lsl r0
    c3fc:	streq	pc, [r0, #-2271]	; 0xfffff721
    c400:			; <UNDEFINED> instruction: 0xf8df4653
    c404:	vst3.8	{d17,d19,d21}, [pc], r0
    c408:	ldrbtmi	r7, [r8], #-740	; 0xfffffd1c
    c40c:	bleq	88840 <strspn@plt+0x85cc8>
    c410:	ldrbtmi	r3, [r9], #-176	; 0xffffff50
    c414:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c418:	ldrbmi	r9, [fp, #-2826]	; 0xfffff4f6
    c41c:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    c420:	vldrls	s18, [r0, #-40]	; 0xffffffd8
    c424:	streq	lr, [r2], #2821	; 0xb05
    c428:	bleq	14a584 <strspn@plt+0x147a0c>
    c42c:	blx	fe6ca430 <strspn@plt+0xfe6c78b8>
    c430:	mvnsle	r4, ip, lsr #5
    c434:			; <UNDEFINED> instruction: 0xf7f69810
    c438:			; <UNDEFINED> instruction: 0xf8dfe8d2
    c43c:			; <UNDEFINED> instruction: 0xf8df04cc
    c440:	vshl.s8	<illegal reg q8.5>, q6, q8
    c444:	ldrbtmi	r2, [r8], #-521	; 0xfffffdf7
    c448:	bcc	447cb8 <strspn@plt+0x445140>
    c44c:	ldrbtmi	r3, [r9], #-160	; 0xffffff60
    c450:	stmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c454:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c458:			; <UNDEFINED> instruction: 0x5012e9dd
    c45c:	strtmi	r5, [r1], -ip, ror #17
    c460:	ldc2	0, cr15, [ip], #52	; 0x34
    c464:			; <UNDEFINED> instruction: 0x46219815
    c468:	ldc2	0, cr15, [r8], #52	; 0x34
    c46c:			; <UNDEFINED> instruction: 0x46219816
    c470:	ldc2	0, cr15, [r4], #52	; 0x34
    c474:	beq	447cdc <strspn@plt+0x445164>
    c478:	ldrcc	pc, [r8], #2271	; 0x8df
    c47c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c480:	andle	r4, r1, r3, lsl #5
    c484:	b	fe3ca464 <strspn@plt+0xfe3c78ec>
    c488:	vpadd.i8	d25, d0, d4
    c48c:			; <UNDEFINED> instruction: 0xf8df22ff
    c490:	blx	feccd6b8 <strspn@plt+0xfeccab40>
    c494:			; <UNDEFINED> instruction: 0xf8dff483
    c498:	ldrbtmi	r1, [r8], #-1156	; 0xfffffb7c
    c49c:	stmdbeq	r4!, {r0, r4, r8, r9, fp, ip, pc}^
    c4a0:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
    c4a4:			; <UNDEFINED> instruction: 0xf7f69400
    c4a8:			; <UNDEFINED> instruction: 0xf8dfea90
    c4ac:	blmi	ffb15684 <strspn@plt+0xffb12b0c>
    c4b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c4b4:	blls	866524 <strspn@plt+0x8639ac>
    c4b8:			; <UNDEFINED> instruction: 0xf04f405a
    c4bc:			; <UNDEFINED> instruction: 0xf0400300
    c4c0:			; <UNDEFINED> instruction: 0x462085f0
    c4c4:	ldc	0, cr11, [sp], #140	; 0x8c
    c4c8:	pop	{r1, r2, r8, r9, fp, pc}
    c4cc:	bls	270494 <strspn@plt+0x26d91c>
    c4d0:	movwcs	lr, #2496	; 0x9c0
    c4d4:	cmnvs	r0, r8, lsl r0
    c4d8:	cdpcs	7, 0, cr14, cr0, cr7, {4}
    c4dc:	svcge	0x0078f47f
    c4e0:	bls	3462e8 <strspn@plt+0x343770>
    c4e4:	cmple	sl, r0, lsl #20
    c4e8:	ldmibvs	sl, {r0, r4, r5, r6, r7, r8, fp, sp, lr}^
    c4ec:			; <UNDEFINED> instruction: 0xf0004291
    c4f0:	blls	32ca94 <strspn@plt+0x329f1c>
    c4f4:	movwls	r9, #37646	; 0x930e
    c4f8:	vqdmulh.s<illegal width 8>	d25, d0, d11
    c4fc:			; <UNDEFINED> instruction: 0xf8df124b
    c500:			; <UNDEFINED> instruction: 0xf04f0424
    c504:			; <UNDEFINED> instruction: 0xf8df0901
    c508:			; <UNDEFINED> instruction: 0xf8d31420
    c50c:	ldrbtmi	sl, [r8], #-68	; 0xffffffbc
    c510:	adcscc	r4, r0, r9, ror r4
    c514:			; <UNDEFINED> instruction: 0xf7f64653
    c518:	blls	3866c0 <strspn@plt+0x383b48>
    c51c:	ldrdhi	pc, [r4], -r6
    c520:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}^
    c524:			; <UNDEFINED> instruction: 0xf1b8681c
    c528:			; <UNDEFINED> instruction: 0xf43f0f00
    c52c:	stmibvs	r5!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    c530:			; <UNDEFINED> instruction: 0xf0002d00
    c534:	ldmibmi	sp!, {r3, r4, r5, r8, pc}^
    c538:	eorshi	pc, ip, sp, asr #17
    c53c:	ldrbtmi	r4, [r9], #-1696	; 0xfffff960
    c540:	and	r4, r1, r9, lsl #13
    c544:	movwlt	r6, #55341	; 0xd82d
    c548:	andcs	r6, r9, #108, 16	; 0x6c0000
    c54c:	strtmi	r4, [r0], -r9, asr #12
    c550:	stmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c554:	mvnsle	r2, r0, lsl #16
    c558:	strbmi	r4, [r4], -r1, lsr #13
    c55c:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    c560:	bmi	ffcf65e0 <strspn@plt+0xffcf3a68>
    c564:	tstcs	r1, fp, asr #12
    c568:			; <UNDEFINED> instruction: 0xf8cd447a
    c56c:			; <UNDEFINED> instruction: 0xf7f68000
    c570:	andcc	lr, r1, r6, lsl #18
    c574:	ldrbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    c578:			; <UNDEFINED> instruction: 0xf04f6868
    c57c:			; <UNDEFINED> instruction: 0xf7f60901
    c580:	blls	7c6640 <strspn@plt+0x7c3ac8>
    c584:	ldrdhi	pc, [r4], -r6
    c588:	strb	r6, [lr], fp, rrx
    c58c:			; <UNDEFINED> instruction: 0xf04f4644
    c590:	ldrt	r0, [r2], r1, lsl #18
    c594:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
    c598:	svcge	0x0008f47f
    c59c:	movwcs	lr, #1809	; 0x711
    c5a0:	movwls	r9, #37646	; 0x930e
    c5a4:	tstls	pc, r8, lsr #15
    c5a8:	stmibmi	r2!, {r9, sl, sp, lr, pc}^
    c5ac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c5b0:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c5b4:			; <UNDEFINED> instruction: 0xf47f2800
    c5b8:	ldmibmi	pc, {r0, r1, r3, r4, r5, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    c5bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c5c0:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c5c4:			; <UNDEFINED> instruction: 0xf47f2800
    c5c8:			; <UNDEFINED> instruction: 0xf1baacb3
    c5cc:			; <UNDEFINED> instruction: 0xf47f0f00
    c5d0:	blls	2f78a4 <strspn@plt+0x2f4d2c>
    c5d4:	mcrls	2, 0, r2, cr14, cr3, {2}
    c5d8:	mrrcvs	6, 4, r4, fp, cr9
    c5dc:	ldrtmi	r3, [r0], -r4, lsl #13
    c5e0:			; <UNDEFINED> instruction: 0xf7f69309
    c5e4:	andcs	lr, r1, r2, lsl #16
    c5e8:			; <UNDEFINED> instruction: 0xf7f52130
    c5ec:	blls	28845c <strspn@plt+0x2858e4>
    c5f0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    c5f4:	orrhi	pc, r8, #0
    c5f8:	cdp2	0, 5, cr15, cr10, cr0, {0}
    c5fc:	andseq	pc, r8, sl, asr #17
    c600:	cdp2	0, 5, cr15, cr6, cr0, {0}
    c604:	andseq	pc, ip, sl, asr #17
    c608:	cdp2	0, 5, cr15, cr2, cr0, {0}
    c60c:	eoreq	pc, r0, sl, asr #17
    c610:	cdp2	0, 4, cr15, cr14, cr0, {0}
    c614:	eoreq	pc, r4, sl, asr #17
    c618:	cdp2	0, 4, cr15, cr10, cr0, {0}
    c61c:	eoreq	pc, r8, sl, asr #17
    c620:	cdp2	0, 4, cr15, cr6, cr0, {0}
    c624:			; <UNDEFINED> instruction: 0x2018f8da
    c628:			; <UNDEFINED> instruction: 0xf8ca9b09
    c62c:	bcs	c6e4 <strspn@plt+0x9b6c>
    c630:	addshi	pc, r9, #0
    c634:			; <UNDEFINED> instruction: 0x201cf8da
    c638:			; <UNDEFINED> instruction: 0xf0002a00
    c63c:			; <UNDEFINED> instruction: 0xf8da8294
    c640:	bcs	146c8 <strspn@plt+0x11b50>
    c644:	addhi	pc, pc, #0
    c648:	ldrdcs	pc, [r4], -sl	; <UNPREDICTABLE>
    c64c:			; <UNDEFINED> instruction: 0xf0002a00
    c650:			; <UNDEFINED> instruction: 0xf8da828a
    c654:	stmdacs	r0, {r3, r5, sp}
    c658:	bcs	3c2c0 <strspn@plt+0x39748>
    c65c:	addhi	pc, r3, #0
    c660:	rsbcs	r4, r5, #2981888	; 0x2d8000
    c664:	andge	pc, r0, sp, asr #17
    c668:			; <UNDEFINED> instruction: 0xf1014479
    c66c:	ldmibmi	r4!, {r2, r7}
    c670:			; <UNDEFINED> instruction: 0xf7f64479
    c674:	ldrb	lr, [pc], #-2206	; c67c <strspn@plt+0x9b04>
    c678:			; <UNDEFINED> instruction: 0xf8cd46c1
    c67c:			; <UNDEFINED> instruction: 0xf8cd8038
    c680:	ldrb	r8, [r2], -r4, lsr #32
    c684:	rscscs	r9, sl, #11264	; 0x2c00
    c688:			; <UNDEFINED> instruction: 0xf8da48ae
    c68c:	mrrcvs	0, 2, r5, fp, cr12
    c690:	stmibmi	sp!, {r3, r4, r5, r6, sl, lr}
    c694:	ldrbtmi	r3, [r9], #-88	; 0xffffffa8
    c698:	bcc	fe447ec4 <strspn@plt+0xfe44534c>
    c69c:	svc	0x00a4f7f5
    c6a0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    c6a4:			; <UNDEFINED> instruction: 0x46a1d038
    c6a8:			; <UNDEFINED> instruction: 0x2120462c
    c6ac:			; <UNDEFINED> instruction: 0xf7f52001
    c6b0:			; <UNDEFINED> instruction: 0x4605ef38
    c6b4:			; <UNDEFINED> instruction: 0xf0002800
    c6b8:	andcs	r8, r8, r1, lsr #4
    c6bc:	ldmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6c0:	stmdacs	r0, {r3, r5, r8, sp, lr}
    c6c4:	andshi	pc, sl, #0
    c6c8:	ldmdbge	sp, {r1, r2, r3, r4, r9, fp, sp, pc}
    c6cc:	movwne	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    c6d0:			; <UNDEFINED> instruction: 0x832b6040
    c6d4:	andvs	r2, r3, r0, lsl #6
    c6d8:			; <UNDEFINED> instruction: 0xf0016860
    c6dc:			; <UNDEFINED> instruction: 0x4603f8b9
    c6e0:	ssatvc	r9, #12, sp, lsl #16
    c6e4:	svc	0x00c2f7f5
    c6e8:	stmdacs	r0, {r3, r5, r7, sp, lr}
    c6ec:	rschi	pc, r7, #0
    c6f0:			; <UNDEFINED> instruction: 0xb128981e
    c6f4:	svc	0x00baf7f5
    c6f8:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
    c6fc:	bicshi	pc, fp, #0
    c700:	andcs	r6, r0, #36, 16	; 0x240000
    c704:	ldrdcc	pc, [ip], -fp
    c708:	movwcs	lr, #2501	; 0x9c5
    c70c:			; <UNDEFINED> instruction: 0xf8cb601d
    c710:	stccs	0, cr5, [r0], {12}
    c714:	strbmi	sp, [ip], -r9, asr #3
    c718:	vadd.i8	d20, d16, d12
    c71c:	stmibmi	ip, {r0, r4, r9, ip}
    c720:	mrc	4, 0, r4, cr9, cr8, {3}
    c724:	ldrbtmi	r3, [r9], #-2704	; 0xfffff570
    c728:			; <UNDEFINED> instruction: 0xf7f63058
    c72c:	ldrbmi	lr, [r0], -r2, ror #16
    c730:			; <UNDEFINED> instruction: 0xf918f7ff
    c734:	beq	48878 <strspn@plt+0x45d00>
    c738:	stmmi	r6, {r0, r1, r3, r4, r5, r6, r7, sl, sp, lr, pc}
    c73c:	mrsls	r2, (UNDEF: 16)
    c740:	stmibmi	r5, {r1, r3, r4, r5, r6, r9, sp}
    c744:	rsbcc	r4, ip, r8, ror r4
    c748:			; <UNDEFINED> instruction: 0xf7f64479
    c74c:			; <UNDEFINED> instruction: 0x4c83e93e
    c750:			; <UNDEFINED> instruction: 0xf8dd2600
    c754:	ldrbtmi	r9, [ip], #-92	; 0xffffffa4
    c758:			; <UNDEFINED> instruction: 0x46499b14
    c75c:	movwcc	r4, #5664	; 0x1620
    c760:			; <UNDEFINED> instruction: 0xf7f59314
    c764:	ldcls	14, cr14, [ip, #-936]	; 0xfffffc58
    c768:			; <UNDEFINED> instruction: 0xf44f9b11
    c76c:	ldmdbmi	ip!, {r1, r2, r5, r9, ip, sp, lr}^
    c770:	msreq	CPSR_xc, #67	; 0x43
    c774:	ldrbtmi	r9, [r9], #-1281	; 0xfffffaff
    c778:	ldmdals	r8, {ip, pc}
    c77c:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c780:	strtmi	r4, [r0], -r9, asr #12
    c784:	mrc	7, 6, APSR_nzcv, cr8, cr5, {7}
    c788:			; <UNDEFINED> instruction: 0xf7f5991c
    c78c:			; <UNDEFINED> instruction: 0xf7ffef4c
    c790:			; <UNDEFINED> instruction: 0x9e09bad9
    c794:			; <UNDEFINED> instruction: 0xf7ff960d
    c798:	ldmdbmi	r2!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, pc}^
    c79c:	strb	r4, [r1], #1145	; 0x479
    c7a0:	ldrbtmi	r4, [sl], #-2673	; 0xfffff58f
    c7a4:			; <UNDEFINED> instruction: 0xf04fe4a3
    c7a8:	str	r0, [r6, #2305]!	; 0x901
    c7ac:	vnmls.f32	s18, s16, s26
    c7b0:	vmov	r1, s19
    c7b4:	andls	r0, r0, #16, 20	; 0x10000
    c7b8:			; <UNDEFINED> instruction: 0xf7f62277
    c7bc:	strb	lr, [r6, r6, lsl #18]
    c7c0:	bvs	16a718c <strspn@plt+0x16a4614>
    c7c4:	mulsle	r9, r1, r2
    c7c8:	movwls	r9, #60172	; 0xeb0c
    c7cc:	movwls	r2, #37633	; 0x9301
    c7d0:	stmdami	r6!, {r1, r4, r7, r9, sl, sp, lr, pc}^
    c7d4:	mrsls	r2, (UNDEF: 16)
    c7d8:	stmdbmi	r5!, {r0, r2, r3, r4, r5, r6, r9, sp}^
    c7dc:	rsbcc	r4, ip, r8, ror r4
    c7e0:			; <UNDEFINED> instruction: 0xf7f64479
    c7e4:			; <UNDEFINED> instruction: 0xe7b2e8f2
    c7e8:			; <UNDEFINED> instruction: 0x101cf8da
    c7ec:	stcne	3, cr2, [sl, #-4]
    c7f0:	movwls	r4, #38432	; 0x9620
    c7f4:			; <UNDEFINED> instruction: 0xf99af7ff
    c7f8:	blt	fe94a7fc <strspn@plt+0xfe947c84>
    c7fc:	bvs	fe6d5008 <strspn@plt+0xfe6d2490>
    c800:	bvs	fecb102c <strspn@plt+0xfecae4b4>
    c804:	blx	fecd3358 <strspn@plt+0xfecd07e0>
    c808:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    c80c:	ldrbt	r9, [r3], -lr, lsl #6
    c810:			; <UNDEFINED> instruction: 0xf8da4d58
    c814:	ldrbtmi	r0, [sp], #-4
    c818:			; <UNDEFINED> instruction: 0xf7f5950e
    c81c:	blls	3083a4 <strspn@plt+0x30582c>
    c820:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    c824:	ldreq	pc, [r4], r5, lsl #2
    c828:	andscs	pc, r6, #64, 4
    c82c:	ldrbtmi	r6, [r9], #3163	; 0xc5b
    c830:			; <UNDEFINED> instruction: 0x46494630
    c834:			; <UNDEFINED> instruction: 0xf7f59309
    c838:			; <UNDEFINED> instruction: 0x4620eed8
    c83c:	stmda	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c840:			; <UNDEFINED> instruction: 0xf7f53001
    c844:	blls	28870c <strspn@plt+0x285b94>
    c848:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c84c:	adchi	pc, fp, #0
    c850:	stmdbcs	r0, {r0, r5, fp, ip, sp, lr}
    c854:	addshi	pc, sl, r0, asr #32
    c858:	svclt	0x0000e0a5
    c85c:	andeq	r2, r3, r0, lsr #1
    c860:	andeq	r0, r0, r0, asr r2
    c864:	muleq	r3, r2, r0
    c868:	andeq	r0, r0, r8, asr #4
    c86c:	andeq	r4, r1, r8, ror fp
    c870:	andeq	r4, r1, r8, lsr ip
    c874:			; <UNDEFINED> instruction: 0xfffffc6b
    c878:	ldrdeq	r4, [r1], -r8
    c87c:	andeq	r4, r1, ip, lsl #22
    c880:			; <UNDEFINED> instruction: 0x00014bba
    c884:	andeq	r4, r1, r6, asr #22
    c888:	andeq	r4, r1, r0, asr #18
    c88c:	andeq	r4, r1, r2, lsl #20
    c890:	andeq	r4, r1, r4, asr #4
    c894:	andeq	r4, r1, ip, ror r9
    c898:	andeq	r4, r1, r6, lsr #4
    c89c:	andeq	r4, r1, r8, ror #4
    c8a0:	andeq	r4, r1, r0, ror #4
    c8a4:	andeq	r4, r1, r0, lsr #18
    c8a8:	andeq	r4, r1, r4, asr #4
    c8ac:	andeq	r4, r1, r0, asr #4
    c8b0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    c8b4:	muleq	r1, r8, r0
    c8b8:	andeq	r4, r1, r0, asr #5
    c8bc:	andeq	r4, r1, r2, lsl #4
    c8c0:	andeq	r4, r1, r0, lsl #4
    c8c4:	andeq	r3, r1, r0, lsr r5
    c8c8:	andeq	r4, r1, ip, ror r7
    c8cc:	andeq	r5, r1, r2, asr r2
    c8d0:	strdeq	r4, [r1], -r0
    c8d4:	andeq	r4, r1, ip, lsl r7
    c8d8:	andeq	r4, r1, lr, lsr r7
    c8dc:	andeq	r5, r1, r4, lsl r2
    c8e0:	muleq	r1, r2, r7
    c8e4:	andeq	r4, r1, ip, asr #13
    c8e8:			; <UNDEFINED> instruction: 0xfffff8f5
    c8ec:	andeq	r3, r1, r2, lsl #19
    c8f0:	andeq	r4, r1, ip, lsl #14
    c8f4:	andeq	r4, r1, r0, asr #12
    c8f8:	andeq	r4, r1, r8, ror #13
    c8fc:			; <UNDEFINED> instruction: 0xfffff5cd
    c900:	ldrdeq	r4, [r1], -sl
    c904:	andeq	r4, r1, lr, lsl #8
    c908:	muleq	r1, lr, r4
    c90c:	ldrdeq	r4, [r1], -r2
    c910:	andeq	r0, r0, r4, ror r2
    c914:	muleq	r0, ip, r2
    c918:	andeq	r4, r1, sl, asr #8
    c91c:	andeq	r4, r1, lr, ror r3
    c920:	andeq	r1, r3, r8, asr r8
    c924:	ldrdeq	r4, [r1], -r6
    c928:	andeq	r4, r1, r0, lsl r3
    c92c:	andeq	r4, r1, r6, lsl #7
    c930:	andeq	r4, r1, r8, ror #6
    c934:	muleq	r1, lr, fp
    c938:	muleq	r1, sl, fp
    c93c:	andeq	r4, r1, ip, ror r2
    c940:			; <UNDEFINED> instruction: 0x000141b0
    c944:	andeq	r4, r1, r4, asr r2
    c948:	andeq	r4, r1, sl, lsl #3
    c94c:	andeq	r4, r1, r4, asr #3
    c950:	strdeq	r4, [r1], -sl
    c954:	andeq	r4, r1, r0, lsr #3
    c958:	ldrdeq	r4, [r1], -r8
    c95c:	ldrdeq	r4, [r1], -r2
    c960:	andeq	r4, r1, sl, lsr #1
    c964:	andeq	r4, r1, ip, lsr #1
    c968:	andeq	r4, r1, r6, lsr #1
    c96c:	andeq	r4, r1, r8, lsl #2
    c970:	andeq	r4, r1, r0, asr #32
    c974:	andeq	r4, r1, lr, asr #1
    c978:	strdeq	r3, [r1], -r2
    c97c:	ldrmi	r7, [r6], -r1, lsr #16
    c980:	ldrtmi	r4, [r4], -r2, lsr #12
    c984:	blne	8a98c <strspn@plt+0x87e14>
    c988:	cmnlt	r1, r1, asr r8
    c98c:			; <UNDEFINED> instruction: 0xf104295c
    c990:	mvnsle	r0, r1, lsl #4
    c994:	stmdbcs	r0, {r0, r5, r6, fp, ip, sp, lr}
    c998:			; <UNDEFINED> instruction: 0xf800d0f0
    c99c:	strcc	r1, [r2], #-2817	; 0xfffff4ff
    c9a0:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    c9a4:			; <UNDEFINED> instruction: 0xf8dfd1f2
    c9a8:	strcs	r1, [r0], -r0, lsl #14
    c9ac:	vhadd.s8	d23, d0, d6
    c9b0:	ldrbtmi	r2, [r9], #-547	; 0xfffffddd
    c9b4:			; <UNDEFINED> instruction: 0xf1019500
    c9b8:			; <UNDEFINED> instruction: 0xf8df0094
    c9bc:	strcs	r1, [r1], #-1776	; 0xfffff910
    c9c0:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    c9c4:	ldcl	7, cr15, [ip, #980]!	; 0x3d4
    c9c8:	andpl	pc, r4, sl, asr #17
    c9cc:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9d0:	ldrdne	pc, [r0], -sl	; <UNPREDICTABLE>
    c9d4:	blls	446604 <strspn@plt+0x443a8c>
    c9d8:	blls	29e248 <strspn@plt+0x29b6d0>
    c9dc:	andsvs	r4, r3, r9, lsl r6
    c9e0:			; <UNDEFINED> instruction: 0x36ccf8df
    c9e4:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    c9e8:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c9ec:			; <UNDEFINED> instruction: 0xf8dae522
    c9f0:	ldrbt	r1, [fp], r4, lsr #32
    c9f4:	strcc	r7, [r3], #-2274	; 0xfffff71e
    c9f8:			; <UNDEFINED> instruction: 0xf7ffb92a
    c9fc:	ldmdavc	sl, {r0, r1, r4, r7, r9, fp, ip, sp, pc}^
    ca00:			; <UNDEFINED> instruction: 0xf43f2a00
    ca04:	bcs	1737448 <strspn@plt+0x17348d0>
    ca08:	movweq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
    ca0c:	strcc	fp, [r2], #-3855	; 0xfffff0f1
    ca10:			; <UNDEFINED> instruction: 0x4623461a
    ca14:	ldmdavc	sl, {r2, r4, r9, sl, lr}
    ca18:	mvnsle	r2, ip, lsr #20
    ca1c:	blt	fe0caa20 <strspn@plt+0xfe0c7ea8>
    ca20:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    ca24:	strmi	lr, [r8], -r2, ror #13
    ca28:			; <UNDEFINED> instruction: 0xf7f5930e
    ca2c:			; <UNDEFINED> instruction: 0xf8dfedd8
    ca30:	smlabbcs	r0, r4, r6, r2
    ca34:			; <UNDEFINED> instruction: 0xf8df9100
    ca38:	ldrbtmi	r1, [sl], #-1664	; 0xfffff980
    ca3c:	rsbeq	pc, ip, r2, lsl #2
    ca40:	ldrbtmi	r9, [r9], #-2830	; 0xfffff4f2
    ca44:			; <UNDEFINED> instruction: 0xf7f522a1
    ca48:	str	lr, [r0], r0, asr #31
    ca4c:			; <UNDEFINED> instruction: 0x766cf8df
    ca50:			; <UNDEFINED> instruction: 0x566cf8df
    ca54:			; <UNDEFINED> instruction: 0xf8df447f
    ca58:	ldrbtmi	r6, [sp], #-1644	; 0xfffff994
    ca5c:			; <UNDEFINED> instruction: 0x4668f8df
    ca60:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    ca64:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    ca68:	stcl	7, cr15, [r6, #-980]!	; 0xfffffc2c
    ca6c:	ldrtcc	r4, [r0], #1585	; 0x631
    ca70:	strtmi	r4, [r8], -r0, lsl #13
    ca74:	stcl	7, cr15, [r0, #-980]!	; 0xfffffc2c
    ca78:			; <UNDEFINED> instruction: 0x1650f8df
    ca7c:	msreq	CPSR_x, #74	; 0x4a
    ca80:	adcsvc	pc, r1, #1325400064	; 0x4f000000
    ca84:			; <UNDEFINED> instruction: 0xf8cd4479
    ca88:	stmib	sp, {pc}^
    ca8c:	strtmi	r4, [r0], -r1
    ca90:	svc	0x004af7f5
    ca94:			; <UNDEFINED> instruction: 0x46284639
    ca98:	stcl	7, cr15, [lr, #-980]	; 0xfffffc2c
    ca9c:			; <UNDEFINED> instruction: 0x46064631
    caa0:			; <UNDEFINED> instruction: 0xf7f54628
    caa4:	strtmi	lr, [r1], -sl, asr #26
    caa8:	ldrtmi	r4, [r0], -r2, lsl #12
    caac:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    cab0:			; <UNDEFINED> instruction: 0x761cf8df
    cab4:			; <UNDEFINED> instruction: 0x561cf8df
    cab8:			; <UNDEFINED> instruction: 0xf8df447f
    cabc:	ldrbtmi	r6, [sp], #-1564	; 0xfffff9e4
    cac0:			; <UNDEFINED> instruction: 0x4618f8df
    cac4:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    cac8:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cacc:	ldc	7, cr15, [r4, #-980]!	; 0xfffffc2c
    cad0:	ldrtcc	r4, [r0], #1585	; 0x631
    cad4:	strtmi	r4, [r8], -r0, lsl #13
    cad8:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    cadc:			; <UNDEFINED> instruction: 0x1600f8df
    cae0:	msreq	CPSR_x, #74	; 0x4a
    cae4:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    cae8:			; <UNDEFINED> instruction: 0xf8cd4479
    caec:	stmib	sp, {pc}^
    caf0:	strtmi	r4, [r0], -r1
    caf4:	svc	0x0018f7f5
    caf8:			; <UNDEFINED> instruction: 0xe7cc4639
    cafc:	strbhi	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    cb00:	strbpl	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    cb04:			; <UNDEFINED> instruction: 0xf8df44f8
    cb08:	ldrbtmi	r6, [sp], #-1508	; 0xfffffa1c
    cb0c:	strbmi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    cb10:	ldrbtmi	r4, [lr], #-1601	; 0xfffff9bf
    cb14:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cb18:	stc	7, cr15, [lr, #-980]	; 0xfffffc2c
    cb1c:	ldrbcc	r4, [r8], #-1585	; 0xfffff9cf
    cb20:	strtmi	r4, [r8], -r1, lsl #13
    cb24:	stc	7, cr15, [r8, #-980]	; 0xfffffc2c
    cb28:	bcc	fe448394 <strspn@plt+0xfe44581c>
    cb2c:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    cb30:			; <UNDEFINED> instruction: 0xf8cd22ff
    cb34:	ldrbtmi	r9, [r9], #-0
    cb38:	msreq	CPSR_x, #67	; 0x43
    cb3c:	andmi	lr, r1, sp, asr #19
    cb40:			; <UNDEFINED> instruction: 0xf7f54620
    cb44:			; <UNDEFINED> instruction: 0x4641eef2
    cb48:			; <UNDEFINED> instruction: 0xf8dae7a5
    cb4c:	strtmi	r1, [r0], -ip, lsr #32
    cb50:	strcs	r1, [r1], #-3338	; 0xfffff2f6
    cb54:	strls	r4, [r9], #-1566	; 0xfffff9e2
    cb58:			; <UNDEFINED> instruction: 0xffe8f7fe
    cb5c:	ldmlt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb60:			; <UNDEFINED> instruction: 0x1018f8da
    cb64:			; <UNDEFINED> instruction: 0x4650e7f3
    cb68:			; <UNDEFINED> instruction: 0xf7fe9308
    cb6c:			; <UNDEFINED> instruction: 0xf8dffefb
    cb70:	smlabbcs	r0, r8, r5, r2
    cb74:			; <UNDEFINED> instruction: 0xf8df9100
    cb78:	ldrbtmi	r1, [sl], #-1412	; 0xfffffa7c
    cb7c:	addeq	pc, r4, r2, lsl #2
    cb80:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
    cb84:			; <UNDEFINED> instruction: 0xf7f52265
    cb88:			; <UNDEFINED> instruction: 0xf8dfee14
    cb8c:			; <UNDEFINED> instruction: 0xf8df7574
    cb90:	ldrbtmi	r5, [pc], #-1396	; cb98 <strspn@plt+0xa020>
    cb94:	ldrbvs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    cb98:			; <UNDEFINED> instruction: 0xf8df447d
    cb9c:			; <UNDEFINED> instruction: 0x46394570
    cba0:			; <UNDEFINED> instruction: 0x4628447e
    cba4:			; <UNDEFINED> instruction: 0xf7f5447c
    cba8:	ldrtmi	lr, [r1], -r8, asr #25
    cbac:	strmi	r3, [r0], r4, asr #8
    cbb0:			; <UNDEFINED> instruction: 0xf7f54628
    cbb4:	blls	487ec4 <strspn@plt+0x48534c>
    cbb8:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    cbbc:	eorvc	pc, lr, #1325400064	; 0x4f000000
    cbc0:	msreq	CPSR_x, #67	; 0x43
    cbc4:	andhi	pc, r0, sp, asr #17
    cbc8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    cbcc:	strtmi	r4, [r0], -r1
    cbd0:	mcr	7, 5, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    cbd4:			; <UNDEFINED> instruction: 0x46284639
    cbd8:	stc	7, cr15, [lr], #980	; 0x3d4
    cbdc:	andls	r4, r8, r1, lsr r6
    cbe0:			; <UNDEFINED> instruction: 0xf7f54628
    cbe4:	strtmi	lr, [r1], -sl, lsr #25
    cbe8:	stmdals	r8, {r1, r9, sl, lr}
    cbec:	ldc	7, cr15, [ip, #980]	; 0x3d4
    cbf0:	ldrdeq	pc, [r8], -sl
    cbf4:	ldcl	7, cr15, [r2], #980	; 0x3d4
    cbf8:			; <UNDEFINED> instruction: 0xf7f54620
    cbfc:			; <UNDEFINED> instruction: 0xf8caed38
    cc00:	stmdacs	r0, {r3}
    cc04:	bge	109e08 <strspn@plt+0x107290>
    cc08:	strvc	pc, [r8, #-2271]	; 0xfffff721
    cc0c:	strpl	pc, [r8, #-2271]	; 0xfffff721
    cc10:			; <UNDEFINED> instruction: 0xf8df447f
    cc14:	ldrbtmi	r6, [sp], #-1288	; 0xfffffaf8
    cc18:	strmi	pc, [r4, #-2271]	; 0xfffff721
    cc1c:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    cc20:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cc24:	stc	7, cr15, [r8], {245}	; 0xf5
    cc28:	strbcc	r4, [r4], #-1585	; 0xfffff9cf
    cc2c:	strtmi	r4, [r8], -r0, lsl #13
    cc30:	stc	7, cr15, [r2], {245}	; 0xf5
    cc34:			; <UNDEFINED> instruction: 0xf8df9b11
    cc38:	vshl.s8	<illegal reg q8.5>, q14, q8
    cc3c:			; <UNDEFINED> instruction: 0xf04322e5
    cc40:			; <UNDEFINED> instruction: 0xf8cd0322
    cc44:	ldrbtmi	r8, [r9], #-0
    cc48:	andmi	lr, r1, sp, asr #19
    cc4c:			; <UNDEFINED> instruction: 0xf7f54620
    cc50:	ldrtmi	lr, [r9], -ip, ror #28
    cc54:	ldmdbge	lr, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    cc58:			; <UNDEFINED> instruction: 0xf7f54620
    cc5c:	blls	7c8674 <strspn@plt+0x7c5afc>
    cc60:	sfm	f4, 4, [sl, #624]	; 0x270
    cc64:	andle	r0, r3, r4, lsl #22
    cc68:	blcs	2acdc <strspn@plt+0x28164>
    cc6c:	stmibge	pc, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    cc70:	ldrtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    cc74:	ldrtpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    cc78:	blls	51de78 <strspn@plt+0x51b300>
    cc7c:			; <UNDEFINED> instruction: 0x4631447d
    cc80:	strtmi	r3, [r8], -r1, lsl #6
    cc84:			; <UNDEFINED> instruction: 0xf7f59314
    cc88:			; <UNDEFINED> instruction: 0xf8dfec58
    cc8c:	blls	451f24 <strspn@plt+0x44f3ac>
    cc90:	sbcscs	pc, lr, #64, 4
    cc94:	strls	r4, [r1], #-1145	; 0xfffffb87
    cc98:	msreq	CPSR_xc, #67	; 0x43
    cc9c:			; <UNDEFINED> instruction: 0xf1019000
    cca0:			; <UNDEFINED> instruction: 0xf8df0044
    cca4:	ldrbtmi	r1, [r9], #-1168	; 0xfffffb70
    cca8:	mrc	7, 1, APSR_nzcv, cr14, cr5, {7}
    ccac:			; <UNDEFINED> instruction: 0x46284631
    ccb0:	mcrr	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    ccb4:			; <UNDEFINED> instruction: 0xf7f54621
    ccb8:			; <UNDEFINED> instruction: 0xf7ffecb6
    ccbc:			; <UNDEFINED> instruction: 0xf8dfb9a8
    ccc0:			; <UNDEFINED> instruction: 0xf8df8478
    ccc4:	ldrbtmi	r5, [r8], #1144	; 0x478
    ccc8:	ldrbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cccc:			; <UNDEFINED> instruction: 0xf8df447d
    ccd0:			; <UNDEFINED> instruction: 0x46414474
    ccd4:			; <UNDEFINED> instruction: 0x4628447e
    ccd8:			; <UNDEFINED> instruction: 0xf7f5447c
    ccdc:	ldrtmi	lr, [r1], -lr, lsr #24
    cce0:	pkhtbmi	r3, r1, r8, asr #8
    cce4:			; <UNDEFINED> instruction: 0xf7f54628
    cce8:	cdp	12, 1, cr14, cr9, cr8, {1}
    ccec:			; <UNDEFINED> instruction: 0xf8df3a90
    ccf0:	vst3.16	{d17-d19}, [pc :64], r8
    ccf4:			; <UNDEFINED> instruction: 0xf8cd7283
    ccf8:	ldrbtmi	r9, [r9], #-0
    ccfc:	msreq	CPSR_x, #67	; 0x43
    cd00:	andmi	lr, r1, sp, asr #19
    cd04:	ldr	r4, [ip, -r0, lsr #12]
    cd08:	strbmi	r9, [r9], -r0
    cd0c:	rsbcs	r4, r5, #48, 12	; 0x3000000
    cd10:	stcl	7, cr15, [lr, #-980]	; 0xfffffc2c
    cd14:			; <UNDEFINED> instruction: 0xf8dfe739
    cd18:			; <UNDEFINED> instruction: 0xf8df7434
    cd1c:	ldrbtmi	r5, [pc], #-1076	; cd24 <strspn@plt+0xa1ac>
    cd20:	ldrbtmi	r9, [sp], #-776	; 0xfffffcf8
    cd24:	strtvs	pc, [ip], #-2271	; 0xfffff721
    cd28:			; <UNDEFINED> instruction: 0x46284639
    cd2c:			; <UNDEFINED> instruction: 0xf7f5447e
    cd30:	ldrtmi	lr, [r1], -r4, lsl #24
    cd34:	strtmi	r4, [r8], -r4, lsl #12
    cd38:	bl	fffcad14 <strspn@plt+0xfffc819c>
    cd3c:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    cd40:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
    cd44:			; <UNDEFINED> instruction: 0xf8df9400
    cd48:			; <UNDEFINED> instruction: 0xf1021414
    cd4c:			; <UNDEFINED> instruction: 0xf043046c
    cd50:	addscs	r0, fp, #-2013265920	; 0x88000000
    cd54:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    cd58:	strtmi	r4, [r0], -r1
    cd5c:	stcl	7, cr15, [r4, #980]!	; 0x3d4
    cd60:			; <UNDEFINED> instruction: 0xe6984639
    cd64:	ldclmi	15, cr4, [pc, #1016]!	; d164 <strspn@plt+0xa5ec>
    cd68:	mrcmi	4, 7, r4, cr15, cr15, {3}
    cd6c:	cfldrdmi	mvd4, [pc], #500	; cf68 <strspn@plt+0xa3f0>
    cd70:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    cd74:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cd78:	bl	ff7cad54 <strspn@plt+0xff7c81dc>
    cd7c:	ldrtcc	r4, [r0], #1585	; 0x631
    cd80:	strtmi	r4, [r8], -r0, lsl #13
    cd84:	bl	ff64ad60 <strspn@plt+0xff6481e8>
    cd88:			; <UNDEFINED> instruction: 0xf04a49f9
    cd8c:	vcgt.s8	d16, d0, d18
    cd90:	ldrbtmi	r1, [r9], #-657	; 0xfffffd6f
    cd94:	andhi	pc, r0, sp, asr #17
    cd98:	andmi	lr, r1, sp, asr #19
    cd9c:			; <UNDEFINED> instruction: 0xf7f54620
    cda0:	ldrtmi	lr, [r9], -r4, asr #27
    cda4:			; <UNDEFINED> instruction: 0x464de677
    cda8:			; <UNDEFINED> instruction: 0xf8df4cf2
    cdac:	strmi	r9, [r7], -ip, asr #7
    cdb0:	vqshl.s8	q10, q14, q0
    cdb4:	ldrbtmi	r2, [r9], #538	; 0x21a
    cdb8:			; <UNDEFINED> instruction: 0x46294630
    cdbc:			; <UNDEFINED> instruction: 0xf8dd9700
    cdc0:			; <UNDEFINED> instruction: 0xf7f58038
    cdc4:			; <UNDEFINED> instruction: 0x4649ebfe
    cdc8:	andvc	pc, r4, sl, asr #17
    cdcc:	cdpmi	6, 14, cr4, cr11, cr0, {1}
    cdd0:	bl	feccadac <strspn@plt+0xfecc8234>
    cdd4:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}^
    cdd8:			; <UNDEFINED> instruction: 0x4631447e
    cddc:	strtmi	r4, [r0], -r7, lsl #12
    cde0:	bl	feacadbc <strspn@plt+0xfeac8244>
    cde4:	vpadd.i8	d25, d0, d1
    cde8:	strtmi	r2, [r9], -r9, asr #5
    cdec:	msreq	CPSR_x, #67	; 0x43
    cdf0:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    cdf4:	strbmi	r9, [r0], -r2
    cdf8:	ldc	7, cr15, [r6, #980]	; 0x3d4
    cdfc:	strtmi	r4, [r0], -r9, asr #12
    ce00:	bl	fe6caddc <strspn@plt+0xfe6c8264>
    ce04:			; <UNDEFINED> instruction: 0x46054631
    ce08:			; <UNDEFINED> instruction: 0xf7f54620
    ce0c:			; <UNDEFINED> instruction: 0x4641eb96
    ce10:	strtmi	r4, [r8], -r2, lsl #12
    ce14:	stc	7, cr15, [r8], {245}	; 0xf5
    ce18:	ldrdeq	pc, [ip], -sl
    ce1c:	bl	ff7cadf8 <strspn@plt+0xff7c8280>
    ce20:			; <UNDEFINED> instruction: 0xf7f54620
    ce24:			; <UNDEFINED> instruction: 0xf8caec24
    ce28:	stmdacs	r0, {r2, r3}
    ce2c:	ldmge	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    ce30:	ldclmi	15, cr4, [r4, #844]	; 0x34c
    ce34:	mrcmi	4, 6, r4, cr4, cr15, {3}
    ce38:	cfldrdmi	mvd4, [r4], {125}	; 0x7d
    ce3c:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    ce40:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    ce44:	bl	1e4ae20 <strspn@plt+0x1e482a8>
    ce48:	strbcc	r4, [r4], #-1585	; 0xfffff9cf
    ce4c:	strtmi	r4, [r8], -r0, lsl #13
    ce50:	bl	1ccae2c <strspn@plt+0x1cc82b4>
    ce54:	stmibmi	lr, {r0, r4, r8, r9, fp, ip, pc}^
    ce58:	eorsvc	pc, fp, #1325400064	; 0x4f000000
    ce5c:	msreq	CPSR_x, #67	; 0x43
    ce60:	andhi	pc, r0, sp, asr #17
    ce64:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ce68:	strtmi	r4, [r0], -r1
    ce6c:	ldcl	7, cr15, [ip, #-980]	; 0xfffffc2c
    ce70:			; <UNDEFINED> instruction: 0xe6104639
    ce74:	stclmi	15, cr4, [r8, #796]	; 0x31c
    ce78:	mcrmi	4, 6, r4, cr8, cr15, {3}
    ce7c:	cfstrdmi	mvd4, [r8], {125}	; 0x7d
    ce80:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    ce84:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    ce88:	bl	15cae64 <strspn@plt+0x15c82ec>
    ce8c:	ldrtcc	r4, [r0], #1585	; 0x631
    ce90:	strtmi	r4, [r8], -r0, lsl #13
    ce94:	bl	144ae70 <strspn@plt+0x14482f8>
    ce98:			; <UNDEFINED> instruction: 0xf04a49c2
    ce9c:	vcgt.s8	d16, d0, d18
    cea0:	ldrbtmi	r1, [r9], #-641	; 0xfffffd7f
    cea4:	andhi	pc, r0, sp, asr #17
    cea8:	andmi	lr, r1, sp, asr #19
    ceac:			; <UNDEFINED> instruction: 0xf7f54620
    ceb0:			; <UNDEFINED> instruction: 0x4639ed3c
    ceb4:			; <UNDEFINED> instruction: 0xf8dfe5ef
    ceb8:	lfmmi	f0, 1, [ip, #960]!	; 0x3c0
    cebc:	mrcmi	4, 5, r4, cr12, cr8, {7}
    cec0:	cfldrsmi	mvf4, [ip], #500	; 0x1f4
    cec4:	ldrbtmi	r4, [lr], #-1601	; 0xfffff9bf
    cec8:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cecc:	bl	d4aea8 <strspn@plt+0xd48330>
    ced0:	ldrbcc	r4, [r8], #-1585	; 0xfffff9cf
    ced4:	strtmi	r4, [r8], -r1, lsl #13
    ced8:	bl	bcaeb4 <strspn@plt+0xbc833c>
    cedc:	bcc	fe448748 <strspn@plt+0xfe445bd0>
    cee0:	vmul.i8	d20, d16, d21
    cee4:			; <UNDEFINED> instruction: 0xf8cd120b
    cee8:	ldrbtmi	r9, [r9], #-0
    ceec:	msreq	CPSR_x, #67	; 0x43
    cef0:	andmi	lr, r1, sp, asr #19
    cef4:	strt	r4, [r4], -r0, lsr #12
    cef8:	ldcmi	15, cr4, [r1, #704]!	; 0x2c0
    cefc:	mrcmi	4, 5, r4, cr1, cr15, {3}
    cf00:	cfldrsmi	mvf4, [r1], #500	; 0x1f4
    cf04:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    cf08:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cf0c:	bl	54aee8 <strspn@plt+0x548370>
    cf10:	ldrtcc	r4, [r0], #1585	; 0x631
    cf14:	strtmi	r4, [r8], -r0, lsl #13
    cf18:	bl	3caef4 <strspn@plt+0x3c837c>
    cf1c:			; <UNDEFINED> instruction: 0xf04a49ab
    cf20:	vcgt.s8	d16, d0, d18
    cf24:	ldrbtmi	r1, [r9], #-671	; 0xfffffd61
    cf28:	andhi	pc, r0, sp, asr #17
    cf2c:	andmi	lr, r1, sp, asr #19
    cf30:			; <UNDEFINED> instruction: 0xf7f54620
    cf34:			; <UNDEFINED> instruction: 0x4639ecfa
    cf38:	svcmi	0x00a5e5ad
    cf3c:	ldrbtmi	r4, [pc], #-3493	; cf44 <strspn@plt+0xa3cc>
    cf40:	ldrbtmi	r4, [sp], #-3749	; 0xfffff15b
    cf44:	ldrtmi	r4, [r9], -r5, lsr #25
    cf48:			; <UNDEFINED> instruction: 0x4628447e
    cf4c:			; <UNDEFINED> instruction: 0xf7f5447c
    cf50:			; <UNDEFINED> instruction: 0x4631eaf4
    cf54:			; <UNDEFINED> instruction: 0x468034b0
    cf58:			; <UNDEFINED> instruction: 0xf7f54628
    cf5c:	stmibmi	r0!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    cf60:	msreq	CPSR_x, #74	; 0x4a
    cf64:	addne	pc, sp, #64, 4
    cf68:			; <UNDEFINED> instruction: 0xf8cd4479
    cf6c:	stmib	sp, {pc}^
    cf70:	strtmi	r4, [r0], -r1
    cf74:	ldcl	7, cr15, [r8], {245}	; 0xf5
    cf78:	str	r4, [ip, #1593]	; 0x639
    cf7c:	ldcmi	15, cr4, [sl, #612]	; 0x264
    cf80:	mrcmi	4, 4, r4, cr10, cr15, {3}
    cf84:	cfldrsmi	mvf4, [sl], {125}	; 0x7d
    cf88:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    cf8c:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    cf90:	b	ff4caf6c <strspn@plt+0xff4c83f4>
    cf94:	strbcc	r4, [r4], #-1585	; 0xfffff9cf
    cf98:	strtmi	r4, [r8], -r0, lsl #13
    cf9c:	b	ff34af78 <strspn@plt+0xff348400>
    cfa0:	ldmibmi	r4, {r0, r4, r8, r9, fp, ip, pc}
    cfa4:	rsbscs	pc, lr, #64, 4
    cfa8:	msreq	CPSR_x, #67	; 0x43
    cfac:	andhi	pc, r0, sp, asr #17
    cfb0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    cfb4:	strtmi	r4, [r0], -r1
    cfb8:	ldc	7, cr15, [r6], #980	; 0x3d4
    cfbc:	strb	r4, [sl, #-1593]!	; 0xfffff9c7
    cfc0:	eorshi	pc, r4, #14614528	; 0xdf0000
    cfc4:	ldrbtmi	r4, [r8], #3469	; 0xd8d
    cfc8:	ldrbtmi	r4, [sp], #-3981	; 0xfffff073
    cfcc:	ldrbtmi	r4, [pc], #-1601	; cfd4 <strspn@plt+0xa45c>
    cfd0:			; <UNDEFINED> instruction: 0xf7f54628
    cfd4:			; <UNDEFINED> instruction: 0x4639eab2
    cfd8:	strtmi	r4, [r8], -r1, lsl #13
    cfdc:	b	feb4afb8 <strspn@plt+0xfeb48440>
    cfe0:			; <UNDEFINED> instruction: 0x46319b11
    cfe4:	andsvc	pc, r2, #1325400064	; 0x4f000000
    cfe8:	msreq	CPSR_x, #67	; 0x43
    cfec:	andls	pc, r0, sp, asr #17
    cff0:	andls	r9, r2, r1, lsl #8
    cff4:			; <UNDEFINED> instruction: 0xf7f54620
    cff8:			; <UNDEFINED> instruction: 0x4641ec98
    cffc:			; <UNDEFINED> instruction: 0xf7f54628
    d000:			; <UNDEFINED> instruction: 0x4639ea9c
    d004:	svcmi	0x007fe54b
    d008:	ldrbtmi	r4, [pc], #-3455	; d010 <strspn@plt+0xa498>
    d00c:	ldrbtmi	r4, [sp], #-3711	; 0xfffff181
    d010:			; <UNDEFINED> instruction: 0x46394c7f
    d014:			; <UNDEFINED> instruction: 0x4628447e
    d018:			; <UNDEFINED> instruction: 0xf7f5447c
    d01c:	ldrtmi	lr, [r1], -lr, lsl #21
    d020:	strmi	r3, [r0], r4, asr #8
    d024:			; <UNDEFINED> instruction: 0xf7f54628
    d028:	blls	487a50 <strspn@plt+0x484ed8>
    d02c:	vmul.i8	q10, q0, <illegal reg q12.5>
    d030:			; <UNDEFINED> instruction: 0xf0432265
    d034:			; <UNDEFINED> instruction: 0xf8cd0322
    d038:	ldrbtmi	r8, [r9], #-0
    d03c:	andmi	lr, r1, sp, asr #19
    d040:			; <UNDEFINED> instruction: 0xf7f54620
    d044:			; <UNDEFINED> instruction: 0x4639ec72
    d048:	cdpmi	5, 7, cr14, cr3, cr5, {1}
    d04c:	ldrbtmi	r4, [lr], #-3187	; 0xfffff38d
    d050:	ldrbtmi	r4, [ip], #-3443	; 0xfffff28d
    d054:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
    d058:			; <UNDEFINED> instruction: 0xf7f54620
    d05c:	strtmi	lr, [r9], -lr, ror #20
    d060:	strtmi	r4, [r0], -r7, lsl #12
    d064:	b	1a4b040 <strspn@plt+0x1a484c8>
    d068:	subsne	pc, r7, #64, 4
    d06c:	msreq	CPSR_x, #74	; 0x4a
    d070:	bne	4488dc <strspn@plt+0x445d64>
    d074:	bls	887b0 <strspn@plt+0x85c38>
    d078:	andls	r9, r2, r0, lsl #14
    d07c:	beq	fe4488e8 <strspn@plt+0xfe445d70>
    d080:	mrrc	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    d084:			; <UNDEFINED> instruction: 0x46204631
    d088:	b	15cb064 <strspn@plt+0x15c84ec>
    d08c:	strmi	r4, [r5], -r9, lsr #12
    d090:			; <UNDEFINED> instruction: 0xf7f54620
    d094:			; <UNDEFINED> instruction: 0xee19ea52
    d098:			; <UNDEFINED> instruction: 0x46021a90
    d09c:			; <UNDEFINED> instruction: 0xf7f54628
    d0a0:			; <UNDEFINED> instruction: 0xf7f5eb44
    d0a4:	svclt	0x0000eaf0
    d0a8:	andeq	r3, r1, r2, lsr pc
    d0ac:	andeq	r3, r1, lr, asr lr
    d0b0:			; <UNDEFINED> instruction: 0xfffff0cf
    d0b4:	andeq	r3, r1, sl, lsr #29
    d0b8:	ldrdeq	r3, [r1], -lr
    d0bc:	andeq	r2, r1, r8, lsr #20
    d0c0:	andeq	r4, r1, lr, asr #17
    d0c4:	strdeq	r2, [r1], -lr
    d0c8:	andeq	r3, r1, lr, ror lr
    d0cc:	muleq	r1, ip, sp
    d0d0:	andeq	r2, r1, r4, asr #19
    d0d4:	andeq	r4, r1, sl, ror #16
    d0d8:	muleq	r1, sl, r4
    d0dc:	andeq	r3, r1, sl, lsl lr
    d0e0:	andeq	r3, r1, r8, lsr sp
    d0e4:	andeq	r2, r1, r8, ror r9
    d0e8:	andeq	r4, r1, lr, lsl r8
    d0ec:	andeq	r2, r1, lr, asr #8
    d0f0:	andeq	r3, r1, lr, asr #27
    d0f4:	andeq	r3, r1, sl, ror #25
    d0f8:	andeq	r3, r1, sl, ror #26
    d0fc:	muleq	r1, lr, ip
    d100:	andeq	r2, r1, sl, ror #17
    d104:	muleq	r1, r0, r7
    d108:	andeq	r2, r1, r0, asr #7
    d10c:	andeq	r3, r1, r0, asr #26
    d110:	andeq	r3, r1, r8, asr ip
    d114:	andeq	r2, r1, ip, ror #16
    d118:	andeq	r4, r1, r2, lsl r7
    d11c:	andeq	r2, r1, r2, asr #6
    d120:	andeq	r3, r1, r2, asr #25
    d124:	ldrdeq	r3, [r1], -sl
    d128:	andeq	r3, r1, ip, lsr #24
    d12c:	andeq	r4, r1, ip, lsr #13
    d130:	andeq	r3, r1, r0, asr ip
    d134:	andeq	r3, r1, sl, ror fp
    d138:			; <UNDEFINED> instruction: 0x000127b6
    d13c:	andeq	r4, r1, ip, asr r6
    d140:	andeq	r2, r1, ip, lsl #5
    d144:	andeq	r3, r1, ip, lsl #24
    d148:	andeq	r3, r1, r6, lsr #22
    d14c:	andeq	r2, r1, lr, asr r7
    d150:	andeq	r4, r1, r6, lsl #12
    d154:	andeq	r2, r1, r4, lsr r2
    d158:	andeq	r3, r1, r2, lsr #23
    d15c:	andeq	r3, r1, ip, asr #21
    d160:	andeq	r2, r1, r4, lsl r7
    d164:			; <UNDEFINED> instruction: 0x000145bc
    d168:	andeq	r2, r1, lr, ror #3
    d16c:	andeq	r3, r1, lr, ror #22
    d170:	andeq	r3, r1, lr, lsl #21
    d174:	andeq	r4, r1, r8, ror r5
    d178:	andeq	r2, r1, r6, asr #13
    d17c:	andeq	r2, r1, r8, lsl #3
    d180:	andeq	r2, r1, r8, asr #12
    d184:	strdeq	r4, [r1], -r0
    d188:	andeq	r2, r1, r2, lsr #2
    d18c:	andeq	r3, r1, r2, lsr #21
    d190:			; <UNDEFINED> instruction: 0x000139bc
    d194:	andeq	r2, r1, r4, lsl #12
    d198:	andeq	r4, r1, ip, lsr #9
    d19c:	ldrdeq	r2, [r1], -lr
    d1a0:	andeq	r3, r1, lr, asr sl
    d1a4:	andeq	r3, r1, lr, ror r9
    d1a8:	andeq	r2, r1, r0, asr #11
    d1ac:	andeq	r4, r1, r8, ror #8
    d1b0:	muleq	r1, sl, r0
    d1b4:	andeq	r3, r1, sl, lsl sl
    d1b8:	andeq	r3, r1, r6, lsr r9
    d1bc:	andeq	r2, r1, r0, lsl #11
    d1c0:	andeq	r4, r1, r8, lsr #8
    d1c4:	andeq	r2, r1, sl, asr r0
    d1c8:	ldrdeq	r3, [r1], -sl
    d1cc:	strdeq	r3, [r1], -sl
    d1d0:	andeq	r2, r1, lr, lsr r5
    d1d4:	andeq	r4, r1, r6, ror #7
    d1d8:	andeq	r2, r1, r8, lsl r0
    d1dc:	muleq	r1, r8, r9
    d1e0:			; <UNDEFINED> instruction: 0x000138b8
    d1e4:	strdeq	r2, [r1], -ip
    d1e8:	andeq	r4, r1, r4, lsr #7
    d1ec:	ldrdeq	r1, [r1], -r6
    d1f0:	andeq	r3, r1, r6, asr r9
    d1f4:	andeq	r3, r1, r0, ror r8
    d1f8:			; <UNDEFINED> instruction: 0x000124b6
    d1fc:	andeq	r4, r1, lr, asr r3
    d200:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    d204:	andeq	r2, r1, r2, ror r4
    d208:	andeq	r4, r1, sl, lsl r3
    d20c:	andeq	r1, r1, ip, asr #30
    d210:	andeq	r3, r1, ip, asr #17
    d214:	andeq	r3, r1, r6, ror #15
    d218:	andeq	r2, r1, lr, lsr #8
    d21c:	ldrdeq	r4, [r1], -r6
    d220:	andeq	r1, r1, sl, lsl #30
    d224:	eorcs	r4, lr, #22528	; 0x5800
    d228:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    d22c:			; <UNDEFINED> instruction: 0x46054c15
    d230:	addlt	r4, r5, r5, lsl r9
    d234:	ldmdbpl	fp, {r0, r2, r4, fp, lr}
    d238:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d23c:	movwls	r6, #15451	; 0x3c5b
    d240:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d244:			; <UNDEFINED> instruction: 0xf7f52008
    d248:	blls	107d08 <strspn@plt+0x105190>
    d24c:	teqlt	r0, r4, lsl #12
    d250:			; <UNDEFINED> instruction: 0xf7f54628
    d254:	blls	107a8c <strspn@plt+0x104f14>
    d258:	rsbvs	r4, r0, r2, lsl #12
    d25c:	stmdbmi	ip, {r4, r6, r8, ip, sp, pc}
    d260:	stmdami	ip, {r0, r1, r2, r4, r5, r9, sp}
    d264:	strls	r4, [r0], #-1145	; 0xfffffb87
    d268:			; <UNDEFINED> instruction: 0xf7f54478
    d26c:	strtmi	lr, [r0], -r2, lsr #21
    d270:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    d274:	ldrmi	r4, [r4], -r0, lsr #12
    d278:	ldmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d27c:	strb	r9, [lr, r3, lsl #22]!
    d280:	ldrdeq	r0, [r3], -lr
    d284:	andeq	r0, r0, r8, asr #4
    d288:	andeq	r3, r1, ip, ror #14
    d28c:	andeq	r3, r1, lr, lsl #15
    d290:	andeq	r3, r1, r0, asr #14
    d294:	andeq	r3, r1, r0, ror #14
    d298:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
    d29c:	stmdavs	r0, {r2, r9, sl, lr}^
    d2a0:	ldmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2a4:	pop	{r5, r9, sl, lr}
    d2a8:			; <UNDEFINED> instruction: 0xf7f54010
    d2ac:			; <UNDEFINED> instruction: 0x4770b995
    d2b0:	subcs	r4, r7, #19456	; 0x4c00
    d2b4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d2b8:	addlt	r4, r4, r2, lsl ip
    d2bc:	ldmdbmi	r3, {r1, r4, fp, lr}
    d2c0:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    d2c4:	andscc	r4, r8, r9, ror r4
    d2c8:	movwls	r6, #15451	; 0x3c5b
    d2cc:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2d0:			; <UNDEFINED> instruction: 0xf7f5200c
    d2d4:	blls	107c7c <strspn@plt+0x105104>
    d2d8:			; <UNDEFINED> instruction: 0xb1204604
    d2dc:	tstcs	r0, r0, rrx
    d2e0:	andvs	r2, r1, r1, lsl #4
    d2e4:	stmdami	sl, {r1, r7, sp, lr}
    d2e8:	stmdbmi	sl, {r0, r1, r2, r3, r6, r9, sp}
    d2ec:	strls	r4, [r0], #-1144	; 0xfffffb88
    d2f0:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
    d2f4:	b	174b2d0 <strspn@plt+0x1748758>
    d2f8:	andlt	r4, r4, r0, lsr #12
    d2fc:	svclt	0x0000bd10
    d300:	andeq	r0, r3, r2, asr sl
    d304:	andeq	r0, r0, r8, asr #4
    d308:	andeq	r3, r1, r6, lsl #14
    d30c:	andeq	r3, r1, r0, ror #13
    d310:	ldrdeq	r3, [r1], -ip
    d314:			; <UNDEFINED> instruction: 0x000136b2
    d318:	subscs	r4, r7, #26624	; 0x6800
    d31c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    d320:	addlt	r4, r2, r9, lsl ip
    d324:	ldmdbmi	r9, {r0, r2, r9, sl, lr}
    d328:	ldmdbpl	fp, {r0, ip, pc}
    d32c:	ldmdami	r8, {r0, r3, r4, r5, r6, sl, lr}
    d330:	ldrbtmi	r6, [r8], #-3166	; 0xfffff3a2
    d334:	ldrtmi	r3, [r3], -r8, lsr #32
    d338:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d33c:	stmiavs	sl!, {r0, r2, r3, r4, r8, ip, sp, pc}
    d340:	adcvs	r3, sl, r1, lsl #20
    d344:	ldmdami	r3, {r1, r4, r7, r8, ip, sp, pc}
    d348:	ldmdbmi	r3, {r0, r1, r4, r5, r9, sl, lr}
    d34c:	ldrbtmi	r2, [r8], #-610	; 0xfffffd9e
    d350:	eorcc	r4, r8, r9, ror r4
    d354:	pop	{r1, ip, sp, pc}
    d358:			; <UNDEFINED> instruction: 0xf7f54070
    d35c:	rsbvs	fp, sp, r7, asr #20
    d360:			; <UNDEFINED> instruction: 0xf7f56860
    d364:			; <UNDEFINED> instruction: 0x4620e93c
    d368:	ldmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d36c:			; <UNDEFINED> instruction: 0xb124682c
    d370:	eorvs	r6, sl, r2, lsr #16
    d374:	mvnsle	r2, r0, lsl #20
    d378:			; <UNDEFINED> instruction: 0x4628e7f1
    d37c:	stmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d380:	svclt	0x0000e7e1
    d384:	andeq	r0, r3, sl, ror #19
    d388:	andeq	r0, r0, r8, asr #4
    d38c:	andeq	r3, r1, r8, ror r6
    d390:	muleq	r1, r6, r6
    d394:	andeq	r3, r1, sl, ror r6
    d398:	andeq	r3, r1, r4, asr r6
    d39c:	ldrbmi	r2, [r0, -r1]!
    d3a0:	ldrbmi	r2, [r0, -r0]!
    d3a4:	svclt	0x00004770
    d3a8:	svclt	0x00004770
    d3ac:	ldrbmi	r2, [r0, -r0]!
    d3b0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    d3b4:	svclt	0x00004770
    d3b8:	andeq	r1, r3, r6, lsr sp
    d3bc:	mvnsmi	lr, #737280	; 0xb4000
    d3c0:	stclmi	0, cr11, [r4, #-540]	; 0xfffffde4
    d3c4:	blmi	1115d50 <strspn@plt+0x11131d8>
    d3c8:			; <UNDEFINED> instruction: 0xf8df447d
    d3cc:	svcmi	0x00448110
    d3d0:	ldrbtmi	r5, [r8], #2283	; 0x8eb
    d3d4:			; <UNDEFINED> instruction: 0x4641447f
    d3d8:			; <UNDEFINED> instruction: 0x46386c5b
    d3dc:			; <UNDEFINED> instruction: 0xf7f59305
    d3e0:			; <UNDEFINED> instruction: 0xf7f5e904
    d3e4:	bmi	10081a4 <strspn@plt+0x100562c>
    d3e8:	stmiapl	sp!, {r0, r2, r8, r9, fp, ip, pc}
    d3ec:	tstlt	r0, #40, 4	; 0x80000002
    d3f0:	strmi	r2, [r4], -lr, lsr #2
    d3f4:	b	15cb3d0 <strspn@plt+0x15c8858>
    d3f8:	strmi	r9, [r6], -r5, lsl #22
    d3fc:	andcs	fp, r0, #192, 2	; 0x30
    d400:	bvs	a29410 <strspn@plt+0xa26898>
    d404:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d408:	rsbvs	r9, r8, #5120	; 0x1400
    d40c:	suble	r2, r7, r0, lsl #16
    d410:	eorsvc	r2, r2, lr, lsr #4
    d414:			; <UNDEFINED> instruction: 0x4608e9d5
    d418:	rsbscs	r4, r4, #835584	; 0xcc000
    d41c:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
    d420:	ldrbtmi	r6, [r8], #-684	; 0xfffffd54
    d424:	andlt	r6, r7, lr, ror #5
    d428:	mvnsmi	lr, #12386304	; 0xbd0000
    d42c:	ldmiblt	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d430:	rsbvs	r4, ip, #39845888	; 0x2600000
    d434:	stmdami	lr!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d438:	ldrbtmi	r9, [r8], #-773	; 0xfffffcfb
    d43c:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d440:	strmi	r9, [r4], -r5, lsl #22
    d444:	stmib	r5, {r1, r2, r9, sl, lr}^
    d448:	stmdacs	r0, {r3}
    d44c:	absmi<illegal precision>z	f5, f4
    d450:	ldrbtmi	r4, [lr], #-3113	; 0xfffff3d7
    d454:	ldrbtmi	r4, [ip], #-3369	; 0xfffff2d7
    d458:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
    d45c:			; <UNDEFINED> instruction: 0xf7f54620
    d460:	strtmi	lr, [r9], -ip, ror #16
    d464:	strtmi	r4, [r0], -r1, lsl #13
    d468:	stmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d46c:	strbmi	r9, [r1], -r5, lsl #22
    d470:			; <UNDEFINED> instruction: 0xf043226f
    d474:			; <UNDEFINED> instruction: 0xf8cd0322
    d478:	strls	r9, [r1, -r0]
    d47c:	ldrtmi	r9, [r8], -r2
    d480:	b	14cb45c <strspn@plt+0x14c88e4>
    d484:			; <UNDEFINED> instruction: 0x46204631
    d488:	ldmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d48c:	strmi	r4, [r5], -r9, lsr #12
    d490:			; <UNDEFINED> instruction: 0xf7f54620
    d494:			; <UNDEFINED> instruction: 0x4639e852
    d498:	strtmi	r4, [r8], -r2, lsl #12
    d49c:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4a0:	ldcmi	14, cr4, [r8], {23}
    d4a4:	cfldrsmi	mvf4, [r8, #-504]	; 0xfffffe08
    d4a8:			; <UNDEFINED> instruction: 0x4631447c
    d4ac:			; <UNDEFINED> instruction: 0x4620447d
    d4b0:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4b4:	strmi	r4, [r1], r9, lsr #12
    d4b8:			; <UNDEFINED> instruction: 0xf7f54620
    d4bc:	blls	1875bc <strspn@plt+0x184a44>
    d4c0:	rsbcs	r4, r7, #68157440	; 0x4100000
    d4c4:	msreq	CPSR_x, #67	; 0x43
    d4c8:	andls	pc, r0, sp, asr #17
    d4cc:	andls	r9, r2, r1, lsl #14
    d4d0:	svclt	0x0000e7d5
    d4d4:	andeq	r0, r3, r0, asr #18
    d4d8:	andeq	r0, r0, r8, asr #4
    d4dc:	andeq	r3, r1, lr, lsr #12
    d4e0:	andeq	r3, r1, ip, asr r6
    d4e4:	muleq	r0, r4, r2
    d4e8:	andeq	r3, r1, r2, ror #11
    d4ec:	andeq	r3, r1, lr, lsl #12
    d4f0:	andeq	r3, r1, sl, ror #11
    d4f4:	andeq	r2, r1, sl, lsr #32
    d4f8:	ldrdeq	r3, [r1], -r2
    d4fc:	andeq	r1, r1, r6, lsl #22
    d500:	ldrdeq	r1, [r1], -r8
    d504:	andeq	r3, r1, r0, lsl #29
    d508:			; <UNDEFINED> instruction: 0x00011ab4
    d50c:	bmi	e7a54c <strspn@plt+0xe779d4>
    d510:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    d514:	mvnsmi	lr, sp, lsr #18
    d518:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d51c:	strpl	pc, [r0], #-1040	; 0xfffffbf0
    d520:	sbclt	r4, r6, #3456	; 0xd80
    d524:	movwls	r6, #6171	; 0x181b
    d528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d52c:	ldrbtmi	r4, [sp], #-2868	; 0xfffff4cc
    d530:	stmiapl	fp!, {r0, r3, r8, r9, sl, fp, ip, pc}^
    d534:	ldrdhi	pc, [r0], -r3
    d538:	mvfcssp	f5, #5.0
    d53c:	mcrcs	0, 0, sp, cr4, cr7, {0}
    d540:			; <UNDEFINED> instruction: 0xf7f5d03f
    d544:			; <UNDEFINED> instruction: 0xf04fe9c8
    d548:	tstcs	r6, #1069547520	; 0x3fc00000
    d54c:	bmi	b65560 <strspn@plt+0xb629e8>
    d550:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    d554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d558:	subsmi	r9, sl, r1, lsl #22
    d55c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d560:	strtmi	sp, [r8], -r6, asr #2
    d564:	pop	{r0, r1, ip, sp, pc}
    d568:	strdlt	r4, [r3], -r0
    d56c:	blmi	99f334 <strspn@plt+0x99c7bc>
    d570:	stmiapl	fp!, {r1, r3, r9, fp, sp, pc}^
    d574:			; <UNDEFINED> instruction: 0xf8d39200
    d578:	blls	2d580 <strspn@plt+0x2aa08>
    d57c:	ldrtmi	r4, [sl], -r0, asr #12
    d580:			; <UNDEFINED> instruction: 0xf7f52101
    d584:	strcs	lr, [r0], #-2370	; 0xfffff6be
    d588:	stccs	6, cr4, [r0], {5}
    d58c:			; <UNDEFINED> instruction: 0x4620d0df
    d590:	b	24b56c <strspn@plt+0x2489f4>
    d594:	ldmdbmi	sp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d598:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
    d59c:			; <UNDEFINED> instruction: 0xf7f54478
    d5a0:	vmlscs.f32	s28, s6, s25
    d5a4:	mcrcs	0, 0, sp, cr4, cr15, {0}
    d5a8:	blge	2c1a04 <strspn@plt+0x2bee8c>
    d5ac:	movwls	r4, #1540	; 0x604
    d5b0:	rscle	r2, r2, r0, lsl #16
    d5b4:	ldrtmi	r9, [sl], -r0, lsl #22
    d5b8:			; <UNDEFINED> instruction: 0xf7f52101
    d5bc:	strmi	lr, [r5], -r6, lsr #18
    d5c0:	blge	2c7554 <strspn@plt+0x2c49dc>
    d5c4:	blls	321cc <strspn@plt+0x2f654>
    d5c8:	ldrtmi	r4, [sl], -r0, asr #12
    d5cc:			; <UNDEFINED> instruction: 0xf7f52101
    d5d0:			; <UNDEFINED> instruction: 0x4605e91c
    d5d4:			; <UNDEFINED> instruction: 0x4604e7d9
    d5d8:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5dc:	ldrbcc	pc, [pc, #79]!	; d633 <strspn@plt+0xaabb>	; <UNPREDICTABLE>
    d5e0:	andvs	r2, r3, r6, lsl r3
    d5e4:	blmi	247530 <strspn@plt+0x2449b8>
    d5e8:			; <UNDEFINED> instruction: 0xf8d358eb
    d5ec:	ldrb	r8, [ip, r0]
    d5f0:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5f4:	strdeq	r0, [r3], -r6
    d5f8:	andeq	r0, r0, r0, asr r2
    d5fc:	ldrdeq	r0, [r3], -sl
    d600:			; <UNDEFINED> instruction: 0x000002bc
    d604:			; <UNDEFINED> instruction: 0x000307b6
    d608:	andeq	r0, r0, r0, ror r2
    d60c:	andeq	r4, r1, sl, lsr #24
    d610:	andeq	r3, r1, r4, lsr #9
    d614:	eorscs	r4, fp, #24, 22	; 0x6000
    d618:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    d61c:			; <UNDEFINED> instruction: 0x46074d17
    d620:	addlt	r6, r5, r4, lsl #16
    d624:	ldmdbpl	fp, {r1, r2, r4, r8, fp, lr}^
    d628:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    d62c:	ldrbtmi	r6, [r8], #-2459	; 0xfffff665
    d630:			; <UNDEFINED> instruction: 0xf7f49303
    d634:	stmdavc	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d638:	bcs	87424c <strspn@plt+0x8716d4>
    d63c:			; <UNDEFINED> instruction: 0xf7f5d11a
    d640:	blls	107ab0 <strspn@plt+0x104f38>
    d644:	stmdavs	r5, {r9, sl, sp}
    d648:	streq	pc, [r1], -r6, lsl #1
    d64c:	svccs	0x0001f814
    d650:	andsne	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
    d654:	ldrbtle	r0, [r9], #1993	; 0x7c9
    d658:	rscsle	r2, r5, r1, lsr #20
    d65c:	subcs	r4, r4, #163840	; 0x28000
    d660:	eorsvs	r4, ip, sl, lsl #16
    d664:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d668:			; <UNDEFINED> instruction: 0xf7f59600
    d66c:	ldrtmi	lr, [r0], -lr, lsr #19
    d670:	ldcllt	0, cr11, [r0, #20]!
    d674:	ldrb	r2, [r1, r0, lsl #12]!
    d678:	andeq	r0, r3, lr, ror #13
    d67c:	andeq	r0, r0, r8, asr #4
    d680:	andeq	r3, r1, r2, lsr #8
    d684:	andeq	r3, r1, r2, lsl #9
    d688:	andeq	r3, r1, r8, ror #7
    d68c:	andeq	r3, r1, sl, asr #8
    d690:	svcmi	0x00f0e92d
    d694:	stclmi	0, cr11, [r2], #-548	; 0xfffffddc
    d698:	bleq	549ad4 <strspn@plt+0x546f5c>
    d69c:	strmi	r4, [pc], -r1, ror #20
    d6a0:	blmi	185e898 <strspn@plt+0x185bd20>
    d6a4:	stmiapl	r2!, {r0, r5, r6, r8, sl, fp, lr}
    d6a8:	strcs	r4, [r0], #-1147	; 0xfffffb85
    d6ac:	ldmdavs	r2, {r5, r6, r8, fp, lr}
    d6b0:			; <UNDEFINED> instruction: 0xf04f9207
    d6b4:	andls	r0, r3, r0, lsl #4
    d6b8:	blmi	187df4 <strspn@plt+0x18527c>
    d6bc:	ldmdbpl	sp, {r0, r3, r4, r5, r6, sl, lr}^
    d6c0:	ldmdami	ip, {r0, r2, r7, r9, sp}^
    d6c4:			; <UNDEFINED> instruction: 0xa018f8d5
    d6c8:	andscc	r4, r8, r8, ror r4
    d6cc:			; <UNDEFINED> instruction: 0xf7f44653
    d6d0:	smlabbcs	r8, ip, pc, lr	; <UNPREDICTABLE>
    d6d4:			; <UNDEFINED> instruction: 0xf7f42001
    d6d8:	strmi	lr, [r6], -r4, lsr #30
    d6dc:	suble	r2, fp, r0, lsl #16
    d6e0:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    d6e4:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    d6e8:	ldrbtmi	r6, [r9], #4
    d6ec:			; <UNDEFINED> instruction: 0x46406070
    d6f0:			; <UNDEFINED> instruction: 0x900447b8
    d6f4:	eorle	r2, sl, r0, lsl #16
    d6f8:	andcs	r2, r1, r0, lsl r1
    d6fc:	svc	0x0010f7f4
    d700:	stmdacs	r0, {r2, r9, sl, lr}
    d704:	stmdage	r4, {r1, r2, r5, r6, ip, lr, pc}
    d708:			; <UNDEFINED> instruction: 0xff84f7ff
    d70c:	mvnhi	r9, r4, lsl #20
    d710:	ldmdavc	r3, {r0, r2, r9, sl, lr}
    d714:	rsbsle	r2, r3, fp, lsr #22
    d718:	blcs	43810 <strspn@plt+0x40c98>
    d71c:	blcs	98190c <strspn@plt+0x97ed94>
    d720:	vst4.16	{d29,d31,d33,d35}, [pc], ip
    d724:	ldrmi	r7, [r0], -r3, lsl #7
    d728:			; <UNDEFINED> instruction: 0xf7f481a3
    d72c:	adcvs	lr, r0, r0, lsr #31
    d730:	suble	r2, ip, r0, lsl #16
    d734:	eorsle	r2, fp, r0, lsl #26
    d738:	andcs	r9, r0, #6144	; 0x1800
    d73c:	stmib	r4, {r6, r9, sl, lr}^
    d740:	andsvs	r2, ip, r0, lsl #6
    d744:	ldrmi	r9, [r8, r6, lsl #8]!
    d748:	stmdacs	r0, {r2, ip, pc}
    d74c:	blls	181ea4 <strspn@plt+0x17f32c>
    d750:	ldmdavs	r2!, {r0, r1, r6, r8, ip, sp, pc}^
    d754:	andsvs	r9, r3, r6, lsl #18
    d758:	andls	r9, r5, r5, lsl #22
    d75c:	rsbsvs	r6, r1, sl, asr r0
    d760:	andslt	pc, r8, sp, asr #17
    d764:			; <UNDEFINED> instruction: 0x46534835
    d768:	adcscs	r4, ip, #868352	; 0xd4000
    d76c:			; <UNDEFINED> instruction: 0x96004478
    d770:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
    d774:	ldmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d778:	blmi	aa0048 <strspn@plt+0xa9d4d0>
    d77c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d780:	blls	1e77f0 <strspn@plt+0x1e4c78>
    d784:			; <UNDEFINED> instruction: 0xf04f405a
    d788:	mrsle	r0, (UNDEF: 119)
    d78c:	andlt	r4, r9, r0, lsr r6
    d790:	svchi	0x00f0e8bd
    d794:	tstle	r1, r1, asr #22
    d798:			; <UNDEFINED> instruction: 0x46494610
    d79c:			; <UNDEFINED> instruction: 0xf7f49202
    d7a0:	bls	c9328 <strspn@plt+0xc67b0>
    d7a4:	vst2.16	{d27,d29}, [pc :64], r0
    d7a8:			; <UNDEFINED> instruction: 0x81a3738e
    d7ac:	bicle	r2, r3, r0, lsl #26
    d7b0:	stmib	r4, {r0, r1, r4, r5, r6, fp, sp, lr}^
    d7b4:	andsvs	r5, ip, r0, lsl #6
    d7b8:			; <UNDEFINED> instruction: 0xe7986074
    d7bc:	movwne	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    d7c0:			; <UNDEFINED> instruction: 0x81a34610
    d7c4:	svc	0x0052f7f4
    d7c8:	stmdacs	r0, {r5, r7, sp, lr}
    d7cc:			; <UNDEFINED> instruction: 0x4620d1b2
    d7d0:	svc	0x0004f7f4
    d7d4:	strcs	r4, [r0], #-1624	; 0xfffff9a8
    d7d8:	ldc2	0, cr15, [r8, #-16]!
    d7dc:			; <UNDEFINED> instruction: 0xf0044630
    d7e0:			; <UNDEFINED> instruction: 0x4630fd35
    d7e4:	mrc	7, 7, APSR_nzcv, cr10, cr4, {7}
    d7e8:	ldmdbmi	r8, {r0, r1, r2, r4, fp, lr}
    d7ec:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
    d7f0:	andscc	r2, r8, r1, asr #5
    d7f4:	strls	r4, [r0], #-1145	; 0xfffffb87
    d7f8:			; <UNDEFINED> instruction: 0xf7f44626
    d7fc:	sbfx	lr, sl, #31, #28
    d800:	movwne	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    d804:			; <UNDEFINED> instruction: 0x81a34610
    d808:	svc	0x0030f7f4
    d80c:	stmdacs	r0, {r5, r7, sp, lr}
    d810:	bfi	sp, r0, #3, #26
    d814:	orrsvc	pc, r5, #1325400064	; 0x4f000000
    d818:	str	r8, [fp, r3, lsr #3]
    d81c:	svc	0x0032f7f4
    d820:	andeq	r0, r3, r8, ror #12
    d824:	andeq	r0, r0, r0, asr r2
    d828:	andeq	r0, r3, r0, ror #12
    d82c:	andeq	r0, r0, r8, asr #4
    d830:	muleq	r1, r0, r3
    d834:	andeq	r3, r1, r8, ror #7
    d838:	andeq	r2, r1, lr, ror #8
    d83c:	andeq	r3, r1, r4, asr #6
    d840:	ldrdeq	r3, [r1], -sl
    d844:	andeq	r0, r3, ip, lsl #11
    d848:	andeq	r3, r1, r2, asr #5
    d84c:	andeq	r3, r1, r8, asr r2
    d850:	mvnsmi	lr, #737280	; 0xb4000
    d854:	cdpmi	0, 4, cr11, cr6, cr7, {4}
    d858:	stclmi	6, cr4, [r6, #-544]	; 0xfffffde0
    d85c:	ldrbtmi	r4, [lr], #-1559	; 0xfffff9e9
    d860:	blmi	11a097c <strspn@plt+0x119de04>
    d864:	ldmdbpl	r5!, {r0, r4, r6, r9, sp}^
    d868:	stmdbmi	r5, {r2, r3, r4, r5, r6, sl, lr}^
    d86c:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    d870:	streq	pc, [r0, #-79]	; 0xffffffb1
    d874:	stmdami	r3, {r2, ip, pc}^
    d878:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    d87c:	eorscc	r4, r0, r8, ror r4
    d880:	movwls	r6, #14747	; 0x399b
    d884:	mrc	7, 5, APSR_nzcv, cr0, cr4, {7}
    d888:	teqcs	sp, r4, lsl #26
    d88c:			; <UNDEFINED> instruction: 0xf7f54628
    d890:	blls	1078c0 <strspn@plt+0x104d48>
    d894:	suble	r4, sp, #1342177288	; 0x50000008
    d898:	stcls	8, cr15, [r1], {16}
    d89c:			; <UNDEFINED> instruction: 0xf7f44604
    d8a0:	blls	109850 <strspn@plt+0x106cd8>
    d8a4:	eoreq	pc, fp, #1073741866	; 0x4000002a
    d8a8:	mvfeqs	f7, f4
    d8ac:	svceq	0x00fdf012
    d8b0:			; <UNDEFINED> instruction: 0x2601d038
    d8b4:	ldrdgt	pc, [r0], -r0
    d8b8:	and	r3, r4, r1, lsl #24
    d8bc:	strtmi	r4, [r2], -r5, lsr #5
    d8c0:			; <UNDEFINED> instruction: 0xf814d206
    d8c4:			; <UNDEFINED> instruction: 0xf83c9d01
    d8c8:	stclne	0, cr1, [r2], #-100	; 0xffffff9c
    d8cc:	ldrbtle	r0, [r5], #1993	; 0x7c9
    d8d0:	andsvc	r2, r1, r0, lsl #2
    d8d4:	ldrbtmi	r6, [r5], -r1, lsl #16
    d8d8:	strtmi	r7, [r9], sl, lsr #16
    d8dc:			; <UNDEFINED> instruction: 0xf8313501
    d8e0:			; <UNDEFINED> instruction: 0xf0100012
    d8e4:	mvnsle	r0, r1, lsl #8
    d8e8:	eorle	r2, lr, r2, lsr #20
    d8ec:	rsbscs	r9, r6, #4, 18	; 0x10000
    d8f0:	strls	r4, [r0], -r5, lsr #16
    d8f4:	andne	pc, r0, r8, asr #17
    d8f8:	stmdbmi	r4!, {r3, r4, r5, r6, sl, lr}
    d8fc:			; <UNDEFINED> instruction: 0xf8c73030
    d900:	ldrbtmi	r9, [r9], #-0
    d904:	stmia	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d908:	blmi	6a0194 <strspn@plt+0x69d61c>
    d90c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d910:	blls	167980 <strspn@plt+0x164e08>
    d914:			; <UNDEFINED> instruction: 0xf04f405a
    d918:			; <UNDEFINED> instruction: 0xd1260300
    d91c:	andlt	r4, r7, r0, lsr r6
    d920:	mvnshi	lr, #12386304	; 0xbd0000
    d924:	strbmi	r1, [lr], -r2, ror #28
    d928:	sbcsle	r4, r1, #1342177289	; 0x50000009
    d92c:	stcls	8, cr15, [r2], {20}
    d930:			; <UNDEFINED> instruction: 0xe7bf4614
    d934:	movwls	sl, #14340	; 0x3804
    d938:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    d93c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d940:			; <UNDEFINED> instruction: 0xf0809b03
    d944:	sbclt	r0, r6, #1
    d948:			; <UNDEFINED> instruction: 0x4648e7d0
    d94c:			; <UNDEFINED> instruction: 0xf7f49303
    d950:	blls	1097e8 <strspn@plt+0x106c70>
    d954:	strmi	r4, [r1, #1096]	; 0x448
    d958:			; <UNDEFINED> instruction: 0xf810d0c8
    d95c:	bcs	898968 <strspn@plt+0x895df0>
    d960:			; <UNDEFINED> instruction: 0xf800bf04
    d964:	strtmi	r4, [r9], r1, lsl #24
    d968:			; <UNDEFINED> instruction: 0xf7f4e7c0
    d96c:	svclt	0x0000ee8c
    d970:	andeq	r0, r3, sl, lsr #9
    d974:	andeq	r0, r0, r0, asr r2
    d978:	andeq	r0, r3, r0, lsr #9
    d97c:	andeq	r0, r0, r8, asr #4
    d980:	ldrdeq	r3, [r1], -r4
    d984:	andeq	r3, r1, r4, lsr r2
    d988:			; <UNDEFINED> instruction: 0x000131b8
    d98c:	andeq	r3, r1, sl, asr #2
    d990:	strdeq	r0, [r3], -ip
    d994:	ldrbmi	lr, [r0, sp, lsr #18]!
    d998:	ldcmi	6, cr4, [r2], #-20	; 0xffffffec
    d99c:			; <UNDEFINED> instruction: 0xf8df460f
    d9a0:	addlt	ip, r2, r8, asr #1
    d9a4:	ldmdami	r1!, {r2, r3, r4, r5, r6, sl, lr}
    d9a8:			; <UNDEFINED> instruction: 0x46924931
    d9ac:	andvs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    d9b0:	subcc	r4, r8, r8, ror r4
    d9b4:	vqshl.s8	q10, <illegal reg q12.5>, q0
    d9b8:			; <UNDEFINED> instruction: 0xf8dd1207
    d9bc:			; <UNDEFINED> instruction: 0xf8d68028
    d9c0:			; <UNDEFINED> instruction: 0x461e9018
    d9c4:			; <UNDEFINED> instruction: 0xf7f4464b
    d9c8:			; <UNDEFINED> instruction: 0x2120ee10
    d9cc:			; <UNDEFINED> instruction: 0xf7f42001
    d9d0:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    d9d4:			; <UNDEFINED> instruction: 0x4604d036
    d9d8:	andsge	pc, sl, r0, lsl #17
    d9dc:	movwne	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    d9e0:			; <UNDEFINED> instruction: 0x83234628
    d9e4:	mcr	7, 2, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    d9e8:	adcvs	r4, r0, r5, lsl #12
    d9ec:			; <UNDEFINED> instruction: 0xb127b308
    d9f0:			; <UNDEFINED> instruction: 0xf7f44638
    d9f4:	rscvs	lr, r0, ip, lsr lr
    d9f8:			; <UNDEFINED> instruction: 0x4630b1d8
    d9fc:			; <UNDEFINED> instruction: 0xf00b6166
    da00:			; <UNDEFINED> instruction: 0xf8d8fe7b
    da04:	ldmdami	fp, {r2, sp}
    da08:	strcs	r2, [r1, #-256]	; 0xffffff00
    da0c:	stmib	r4, {r0, r1, r3, r6, r9, sl, lr}^
    da10:	ldrbtmi	r1, [r8], #-512	; 0xfffffe00
    da14:	subcc	r4, r8, r8, lsl r9
    da18:	vst4.8	{d22-d25}, [pc :64], r4
    da1c:			; <UNDEFINED> instruction: 0xf8c8728c
    da20:	ldrbtmi	r4, [r9], #-4
    da24:			; <UNDEFINED> instruction: 0xf7f49500
    da28:			; <UNDEFINED> instruction: 0x4628efd0
    da2c:	pop	{r1, ip, sp, pc}
    da30:			; <UNDEFINED> instruction: 0x462887f0
    da34:	ldcl	7, cr15, [r2, #976]	; 0x3d0
    da38:			; <UNDEFINED> instruction: 0xf7f468e0
    da3c:			; <UNDEFINED> instruction: 0x4620edd0
    da40:	stcl	7, cr15, [ip, #976]	; 0x3d0
    da44:	strcs	r4, [r0, #-2317]	; 0xfffff6f3
    da48:	vst1.16	{d20-d22}, [pc], fp
    da4c:	ldrbtmi	r7, [r9], #-656	; 0xfffffd70
    da50:			; <UNDEFINED> instruction: 0xf1019500
    da54:	stmdbmi	sl, {r3, r6}
    da58:			; <UNDEFINED> instruction: 0xf7f44479
    da5c:			; <UNDEFINED> instruction: 0x4628efb6
    da60:	svclt	0x0000e7e4
    da64:	andeq	r0, r3, r4, ror #6
    da68:	andeq	r0, r0, r8, asr #4
    da6c:	andeq	r3, r1, r0, lsl #2
    da70:	muleq	r1, r8, r0
    da74:	muleq	r1, lr, r0
    da78:	andeq	r3, r1, sl, lsr #32
    da7c:	andeq	r3, r1, r2, rrx
    da80:	strdeq	r2, [r1], -r4
    da84:	vqdmulh.s<illegal width 8>	d20, d16, d0
    da88:	push	{r0, r4, r9, sp}
    da8c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    da90:			; <UNDEFINED> instruction: 0x46054e7e
    da94:	strmi	r6, [pc], -r4, lsl #16
    da98:	addlt	r4, r7, sp, ror r8
    da9c:	ldmdbmi	sp!, {r1, r2, r3, r4, r7, r8, fp, ip, lr}^
    daa0:	rsbcc	r4, r0, r8, ror r4
    daa4:	ldrbtmi	r6, [r9], #-2486	; 0xfffff64a
    daa8:			; <UNDEFINED> instruction: 0xf7f44633
    daac:	stmdavc	r3!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    dab0:	tstle	lr, r3, ror fp
    dab4:	blcs	1a2bc48 <strspn@plt+0x1a290d0>
    dab8:	stmiavc	r3!, {r0, r1, r3, r8, ip, lr, pc}
    dabc:	tstle	r8, r1, ror #22
    dac0:	blcs	cebe54 <strspn@plt+0xce92dc>
    dac4:	addshi	pc, r3, r0
    dac8:			; <UNDEFINED> instruction: 0xf0002b35
    dacc:	blcs	cadce8 <strspn@plt+0xcab170>
    dad0:	ldmdbmi	r1!, {r4, ip, lr, pc}^
    dad4:	ldrtmi	r2, [r3], -r0, lsl #8
    dad8:	subcs	pc, r7, #64, 4
    dadc:	strls	r4, [r0], #-1145	; 0xfffffb87
    dae0:	rsbeq	pc, r0, r1, lsl #2
    dae4:	ldrbtmi	r4, [r9], #-2413	; 0xfffff693
    dae8:	mcr	7, 3, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    daec:	andlt	r4, r7, r0, lsr #12
    daf0:	svchi	0x00f0e8bd
    daf4:	blcs	cabf88 <strspn@plt+0xca9410>
    daf8:	addhi	pc, r4, r0
    dafc:	mvnle	r2, r5, lsr fp
    db00:	blcs	dac094 <strspn@plt+0xda951c>
    db04:			; <UNDEFINED> instruction: 0xf04fbf08
    db08:	mvnle	r0, r1, lsl #16
    db0c:	mrc	7, 5, APSR_nzcv, cr2, cr4, {7}
    db10:			; <UNDEFINED> instruction: 0xf8d03406
    db14:	strtmi	r9, [r0], -r0
    db18:	blcc	8bb70 <strspn@plt+0x88ff8>
    db1c:	andscs	pc, r3, r9, lsr r8	; <UNPREDICTABLE>
    db20:	ldrbtle	r0, [r8], #2002	; 0x7d2
    db24:	bicsle	r2, r4, sl, lsr fp
    db28:	strtmi	r7, [r0], -r3, asr #16
    db2c:			; <UNDEFINED> instruction: 0xf839b21a
    db30:	bfieq	r1, r2, #0, #10
    db34:			; <UNDEFINED> instruction: 0xf810d506
    db38:	andslt	r3, sl, #1, 30
    db3c:	andsne	pc, r2, r9, lsr r8	; <UNPREDICTABLE>
    db40:	ldrbtle	r0, [r8], #1996	; 0x7cc
    db44:	stmdblt	fp!, {r1, r7, r9, sl, lr}
    db48:			; <UNDEFINED> instruction: 0xf81ae7c3
    db4c:	blcs	1d758 <strspn@plt+0x1abe0>
    db50:	andslt	sp, sl, #191	; 0xbf
    db54:	andscc	pc, r2, r9, lsr r8	; <UNPREDICTABLE>
    db58:	ldrble	r0, [r6, #2009]!	; 0x7d9
    db5c:	smlatbeq	r0, sl, fp, lr
    db60:	andhi	pc, r0, r7, asr #17
    db64:	stcl	7, cr15, [ip, #-976]	; 0xfffffc30
    db68:	rsbsvs	r4, r8, r4, lsl #12
    db6c:	subsle	r2, r0, r0, lsl #16
    db70:	mulcc	r1, sl, r8
    db74:	streq	pc, [r1], #-266	; 0xfffffef6
    db78:	andscc	pc, r3, r9, lsr r8	; <UNPREDICTABLE>
    db7c:	strle	r0, [r5, #-2010]	; 0xfffff826
    db80:	svccc	0x0001f814
    db84:	andscc	pc, r3, r9, lsr r8	; <UNPREDICTABLE>
    db88:	ldrbtle	r0, [r9], #2011	; 0x7db
    db8c:	strbmi	r6, [r0], -ip, lsr #32
    db90:	ldc2l	0, cr15, [lr, #12]!
    db94:	ldrdhi	pc, [r8, -pc]
    db98:			; <UNDEFINED> instruction: 0xf046687d
    db9c:	ldrbtmi	r0, [r8], #774	; 0x306
    dba0:			; <UNDEFINED> instruction: 0xf1084940
    dba4:			; <UNDEFINED> instruction: 0xf8df0860
    dba8:	ldrbtmi	ip, [r9], #-256	; 0xffffff00
    dbac:	ldrbtmi	r9, [ip], #1027	; 0x403
    dbb0:	eorscs	pc, lr, #64, 4
    dbb4:	ldrtmi	r9, [ip], -r2, lsl #10
    dbb8:	andgt	pc, r0, sp, asr #17
    dbbc:	andls	r9, r1, r5, lsl #2
    dbc0:			; <UNDEFINED> instruction: 0xf7f44640
    dbc4:	stmdbls	r5, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    dbc8:	ldrtmi	r4, [r3], -r0, asr #12
    dbcc:	subcs	pc, r2, #64, 4
    dbd0:			; <UNDEFINED> instruction: 0xf7f49700
    dbd4:	str	lr, [r9, lr, ror #27]
    dbd8:	blcs	c6c06c <strspn@plt+0xc694f4>
    dbdc:	svcge	0x0079f47f
    dbe0:	blcs	cac174 <strspn@plt+0xca95fc>
    dbe4:			; <UNDEFINED> instruction: 0xf04fbf08
    dbe8:	addle	r0, pc, r3, lsl #16
    dbec:	stmdbvc	r3!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    dbf0:			; <UNDEFINED> instruction: 0xf47f2b38
    dbf4:	stmdbvc	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    dbf8:	svclt	0x00082b34
    dbfc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dc00:	strb	sp, [r6, -r4, lsl #1]!
    dc04:	blcs	d2c198 <strspn@plt+0xd29620>
    dc08:	svcge	0x0063f47f
    dc0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dc10:			; <UNDEFINED> instruction: 0xf8dfe77c
    dc14:	svcmi	0x0026a098
    dc18:			; <UNDEFINED> instruction: 0xf8df44fa
    dc1c:	ldrbtmi	r9, [pc], #-152	; dc24 <strspn@plt+0xb0ac>
    dc20:	ldrbmi	r4, [r1], -r5, lsr #26
    dc24:			; <UNDEFINED> instruction: 0x463844f9
    dc28:			; <UNDEFINED> instruction: 0x8090f8df
    dc2c:	stc	7, cr15, [r4], {244}	; 0xf4
    dc30:	ldrbtmi	r4, [sp], #-1609	; 0xfffff9b7
    dc34:	strbcc	r4, [r0, #-1272]!	; 0xfffffb08
    dc38:	ldrtmi	r4, [r8], -r3, lsl #13
    dc3c:	ldcl	7, cr15, [ip], #-976	; 0xfffffc30
    dc40:	msreq	CPSR_xc, #70	; 0x46
    dc44:	eorscs	pc, r7, #64, 4
    dc48:			; <UNDEFINED> instruction: 0xf8cd4641
    dc4c:	stmib	sp, {ip, sp, pc}^
    dc50:	strtmi	r5, [r8], -r1
    dc54:	mcr	7, 3, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    dc58:			; <UNDEFINED> instruction: 0x46384651
    dc5c:	stcl	7, cr15, [ip], #-976	; 0xfffffc30
    dc60:	strmi	r4, [r1], r9, asr #12
    dc64:			; <UNDEFINED> instruction: 0xf7f44638
    dc68:	strtmi	lr, [r9], -r8, ror #24
    dc6c:	strbmi	r4, [r8], -r2, lsl #12
    dc70:	ldcl	7, cr15, [r8], {244}	; 0xf4
    dc74:	strbmi	r4, [r1], -r8, lsr #12
    dc78:	vst1.8	{d20-d22}, [pc :256], r3
    dc7c:	strls	r7, [r0], #-526	; 0xfffffdf2
    dc80:	ldc	7, cr15, [r6, #976]	; 0x3d0
    dc84:	svclt	0x0000e732
    dc88:	andeq	r0, r3, sl, ror r2
    dc8c:	andeq	r0, r0, r8, asr #4
    dc90:	andeq	r3, r1, r0, lsl r0
    dc94:	andeq	r2, r1, r6, lsr #31
    dc98:	ldrdeq	r2, [r1], -r4
    dc9c:	andeq	r2, r1, r6, ror #30
    dca0:	andeq	r2, r1, r2, lsl pc
    dca4:	andeq	r2, r1, r2, lsr #29
    dca8:	andeq	r2, r1, r6, asr #29
    dcac:	andeq	r1, r1, r4, ror #16
    dcb0:	andeq	r3, r1, sl, lsl #14
    dcb4:	andeq	r1, r1, ip, lsr r3
    dcb8:	andeq	r2, r1, lr, ror lr
    dcbc:	andeq	r2, r1, r8, lsl lr
    dcc0:	svcmi	0x00f0e92d
    dcc4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    dcc8:			; <UNDEFINED> instruction: 0xf8df8b04
    dccc:			; <UNDEFINED> instruction: 0xf8df6828
    dcd0:	ldrbtmi	r5, [lr], #-2088	; 0xfffff7d8
    dcd4:	stmda	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dcd8:			; <UNDEFINED> instruction: 0xf8dfb0a7
    dcdc:	ldmdbpl	r5!, {r2, r5, fp, lr, pc}^
    dce0:	ldcls	14, cr10, [r4], #-108	; 0xffffff94
    dce4:	stmdavs	sp!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    dce8:			; <UNDEFINED> instruction: 0xf04f9525
    dcec:	ldrls	r0, [r3], -r0, lsl #10
    dcf0:	mrcge	15, 0, r9, cr13, cr5, {1}
    dcf4:	strcs	r9, [r0, #-2067]	; 0xfffff7ed
    dcf8:			; <UNDEFINED> instruction: 0x961e9614
    dcfc:	stmib	sp, {r0, r1, r2, r4, r5, r9, sl, fp, ip, pc}^
    dd00:			; <UNDEFINED> instruction: 0x46114116
    dd04:	vaba.s8	d25, d0, d5
    dd08:	andsls	r1, ip, r3, lsr r2
    dd0c:	ldrbtmi	r9, [r3], -ip, lsl #6
    dd10:	ldrls	r9, [sp, #-1307]	; 0xfffffae5
    dd14:			; <UNDEFINED> instruction: 0xf85e910b
    dd18:			; <UNDEFINED> instruction: 0xf8df100c
    dd1c:	strls	r4, [pc], -r8, ror #15
    dd20:	smlalvs	pc, r0, sp, r8	; <UNPREDICTABLE>
    dd24:			; <UNDEFINED> instruction: 0xf8df447c
    dd28:	ldrbtcc	r7, [ip], #-2016	; 0xfffff820
    dd2c:	smlabbls	r5, fp, r9, r6
    dd30:	ldmdbls	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    dd34:	strls	r4, [lr], -r0, lsr #12
    dd38:	smlalvs	pc, r4, sp, r8	; <UNPREDICTABLE>
    dd3c:	ldrtmi	r9, [r9], -sp, lsl #2
    dd40:			; <UNDEFINED> instruction: 0xf8dd9310
    dd44:	strls	sl, [r8], -r8, ror #1
    dd48:	mcrr	7, 15, pc, lr, cr4	; <UNPREDICTABLE>
    dd4c:	andcs	r2, r1, r4, lsr #2
    dd50:	bl	ff9cbd28 <strspn@plt+0xff9c91b0>
    dd54:	stmdacs	r0, {r1, r3, ip, pc}
    dd58:	orrshi	pc, r5, #0
    dd5c:	strmi	r4, [r4], -r1, lsl #12
    dd60:			; <UNDEFINED> instruction: 0xf8444603
    dd64:	tstvs	r4, ip, lsl #30
    dd68:	svcpl	0x0014f843
    dd6c:			; <UNDEFINED> instruction: 0xf8416183
    dd70:	tstls	r9, ip, lsl pc
    dd74:			; <UNDEFINED> instruction: 0xf1b86201
    dd78:			; <UNDEFINED> instruction: 0xf0000f00
    dd7c:			; <UNDEFINED> instruction: 0x4640835d
    dd80:	ldcl	7, cr15, [r4], #-976	; 0xfffffc30
    dd84:	addsvs	r9, r8, sl, lsl #22
    dd88:			; <UNDEFINED> instruction: 0xf0002800
    dd8c:	ldflsd	f0, [r7, #-108]	; 0xffffff94
    dd90:			; <UNDEFINED> instruction: 0xf0002d00
    dd94:			; <UNDEFINED> instruction: 0xf8df8355
    dd98:			; <UNDEFINED> instruction: 0xf10d3774
    dd9c:			; <UNDEFINED> instruction: 0xf8df095c
    dda0:	ldrbtmi	r2, [fp], #-1904	; 0xfffff890
    dda4:			; <UNDEFINED> instruction: 0x876cf8df
    dda8:	ldrbtmi	r3, [sl], #-932	; 0xfffffc5c
    ddac:	bleq	fe54a1bc <strspn@plt+0xfe547644>
    ddb0:	mcr	4, 0, r4, cr8, cr8, {7}
    ddb4:			; <UNDEFINED> instruction: 0xf8df3a90
    ddb8:	ldrbtmi	r3, [fp], #-1888	; 0xfffff8a0
    ddbc:	bcc	4495e4 <strspn@plt+0x446a6c>
    ddc0:			; <UNDEFINED> instruction: 0x46c3465b
    ddc4:			; <UNDEFINED> instruction: 0x469a46d0
    ddc8:	strbmi	r4, [r0, r8, asr #12]
    ddcc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    ddd0:	bls	181f04 <strspn@plt+0x17f38c>
    ddd4:			; <UNDEFINED> instruction: 0x46504659
    ddd8:	ldmibvs	r6, {r0, r1, r2, r3, r4, r8, r9, ip, pc}
    dddc:	ldrtmi	r2, [r3], -r1, ror #5
    dde0:	stc	7, cr15, [r2], {244}	; 0xf4
    dde4:	andcs	r2, r1, r0, lsl r1
    dde8:	bl	fe6cbdc0 <strspn@plt+0xfe6c9248>
    ddec:	stmdacs	r0, {r2, r9, sl, lr}
    ddf0:	teqhi	sl, #0	; <UNPREDICTABLE>
    ddf4:			; <UNDEFINED> instruction: 0xf7ffa81f
    ddf8:	ldcls	12, cr15, [pc, #-52]	; ddcc <strspn@plt+0xb254>
    ddfc:	strtmi	r8, [r8], -r0, ror #3
    de00:	ldc	7, cr15, [r4], #-976	; 0xfffffc30
    de04:	stmdacs	r0, {r5, r7, sp, lr}
    de08:	msrhi	CPSR_fsx, #0
    de0c:	blcs	aebec0 <strspn@plt+0xae9348>
    de10:	orrhi	pc, r7, r0
    de14:			; <UNDEFINED> instruction: 0xf0402b41
    de18:			; <UNDEFINED> instruction: 0xf8df8146
    de1c:	strtmi	r1, [r8], -r0, lsl #14
    de20:			; <UNDEFINED> instruction: 0xf7f44479
    de24:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    de28:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
    de2c:	orrvc	pc, lr, #1325400064	; 0x4f000000
    de30:			; <UNDEFINED> instruction: 0xf8df81a3
    de34:	ldrtmi	r0, [r3], -ip, ror #13
    de38:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    de3c:	ldrbtmi	r2, [r8], #-764	; 0xfffffd04
    de40:	addscc	r9, r4, r0, lsl #8
    de44:			; <UNDEFINED> instruction: 0xf7f44479
    de48:			; <UNDEFINED> instruction: 0xf9b4ecb4
    de4c:	blcs	19e8c <strspn@plt+0x17314>
    de50:	msrhi	SPSR_, r0
    de54:	andcs	r9, r0, #30720	; 0x7800
    de58:	stmib	r4, {r3, r6, r9, sl, lr}^
    de5c:	andsvs	r2, ip, r0, lsl #6
    de60:	bfimi	r9, lr, (invalid: 8:0)
    de64:	stmdacs	r0, {r0, r1, r9, sl, lr}
    de68:	bls	78253c <strspn@plt+0x77f9c4>
    de6c:	smlalbtlt	r4, r2, r2, r6
    de70:	ldmdals	lr, {r1, r3, sl, fp, ip, pc}
    de74:	andvs	r6, sl, r1, lsr #18
    de78:	blls	532af4 <strspn@plt+0x52ff7c>
    de7c:	qsubvs	r6, r1, r0
    de80:			; <UNDEFINED> instruction: 0xf8df931e
    de84:	ldmdbge	r6, {r2, r5, r7, r9, sl, sp}
    de88:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    de8c:	bleq	49fd0 <strspn@plt+0x47458>
    de90:	mcr	4, 0, r4, cr8, cr10, {3}
    de94:	ldrbtmi	r1, [fp], #-2704	; 0xfffff570
    de98:	cmncc	ip, #124, 4	; 0xc0000007
    de9c:	mcr	6, 0, r4, cr9, cr7, {2}
    dea0:	vmov	s19, r2
    dea4:	vmov	r3, s16
    dea8:			; <UNDEFINED> instruction: 0x47b80a90
    deac:	stmdacs	r0, {r0, r3, r4, ip, pc}
    deb0:	orrshi	pc, r0, r0
    deb4:			; <UNDEFINED> instruction: 0x4618ab19
    deb8:	bcc	4496e0 <strspn@plt+0x446b68>
    debc:	blx	feacbec2 <strspn@plt+0xfeac934a>
    dec0:	strmi	r2, [r3], -ip, lsr #2
    dec4:	movwls	r2, #28673	; 0x7001
    dec8:	bl	acbea0 <strspn@plt+0xac9328>
    decc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ded0:	tstcs	r0, r8, ror r0
    ded4:			; <UNDEFINED> instruction: 0xf7f42001
    ded8:	andls	lr, r5, r4, lsr #22
    dedc:			; <UNDEFINED> instruction: 0xf0002800
    dee0:			; <UNDEFINED> instruction: 0xf8df82bf
    dee4:	ldmdals	r9, {r2, r3, r6, r9, sl, ip}
    dee8:			; <UNDEFINED> instruction: 0xf7f44479
    deec:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    def0:	orrhi	pc, r9, r0, asr #32
    def4:	blls	1f1f14 <strspn@plt+0x1ef39c>
    def8:			; <UNDEFINED> instruction: 0xf0002b00
    defc:	blls	72e440 <strspn@plt+0x72b8c8>
    df00:	stmib	r6, {r9, sp}^
    df04:	andsvs	r2, lr, r0, lsl #6
    df08:	ldmdbvs	r3!, {r2, r3, r4, r9, sl, ip, pc}^
    df0c:	rscscc	pc, pc, #79	; 0x4f
    df10:			; <UNDEFINED> instruction: 0x61b29905
    df14:	cmppl	r3, #454656	; 0x6f000
    df18:	b	1be66e8 <strspn@plt+0x1be3b70>
    df1c:	teqvs	r1, r3, asr #6
    df20:	cmnvs	r3, r2, lsr r2
    df24:	svceq	0x0000f1bb
    df28:	cmnhi	sl, r0	; <UNPREDICTABLE>
    df2c:	ldrdne	lr, [r2], -fp
    df30:			; <UNDEFINED> instruction: 0x2014f8db
    df34:			; <UNDEFINED> instruction: 0x401cf8db
    df38:			; <UNDEFINED> instruction: 0xf8db60f0
    df3c:	ldrmi	r0, [r3], -r0, lsr #32
    df40:	vst4.32	{d6-d9}, [r3 :256], r1
    df44:	stmibcs	r0, {r5, r6, r7, r8, ip, sp, lr}
    df48:	svclt	0x00086172
    df4c:	mvnvc	pc, #1124073472	; 0x43000000
    df50:	eorsvs	r6, r0, #244, 2	; 0x3d
    df54:	adcshi	fp, r3, #8, 30
    df58:	bls	1f4374 <strspn@plt+0x1f17fc>
    df5c:	bichi	r9, sl, r6, lsl #22
    df60:			; <UNDEFINED> instruction: 0xf0002b00
    df64:	bls	16e3f8 <strspn@plt+0x16b880>
    df68:	vfma.f32	d26, d0, d15
    df6c:	cdp	3, 1, cr1, cr8, cr1, {0}
    df70:			; <UNDEFINED> instruction: 0x46210a10
    df74:			; <UNDEFINED> instruction: 0xf7ff8193
    df78:	cmplt	r0, r5, lsl #27	; <UNPREDICTABLE>
    df7c:			; <UNDEFINED> instruction: 0xf7f42008
    df80:	bls	1c8fd0 <strspn@plt+0x1c6458>
    df84:	addsvs	r4, r0, r3, lsl #12
    df88:	ldm	r4, {r5, r6, r7, r8, ip, sp, pc}
    df8c:	stm	r3, {r0, r1}
    df90:	ldcls	0, cr0, [r9], {3}
    df94:	ldrne	pc, [ip, #2271]	; 0x8df
    df98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    df9c:	stc	7, cr15, [r4, #976]	; 0x3d0
    dfa0:	movwcs	fp, #320	; 0x140
    dfa4:	blcc	8bfac <strspn@plt+0x89434>
    dfa8:	bl	184bf80 <strspn@plt+0x1849408>
    dfac:	subsvs	r9, r8, r6, lsl #22
    dfb0:	ldflsd	f3, [r9], {64}	; 0x40
    dfb4:			; <UNDEFINED> instruction: 0xf7f44620
    dfb8:	blls	1c8d28 <strspn@plt+0x1c61b0>
    dfbc:	stmdacs	r0, {r3, r4, sp, lr}
    dfc0:	svcge	0x0071f47f
    dfc4:	ldrbvc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    dfc8:	ldrbpl	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    dfcc:			; <UNDEFINED> instruction: 0xf8df447f
    dfd0:	ldrbtmi	r6, [sp], #-1392	; 0xfffffa90
    dfd4:	strbmi	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    dfd8:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    dfdc:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    dfe0:	b	feacbfb8 <strspn@plt+0xfeac9440>
    dfe4:	ldrbtcc	r4, [ip], #-1585	; 0xfffff9cf
    dfe8:	strtmi	r4, [r8], -r0, lsl #13
    dfec:	b	fe94bfc4 <strspn@plt+0xfe94944c>
    dff0:			; <UNDEFINED> instruction: 0xf8df9b10
    dff4:	vst3.16	{d17,d19,d21}, [pc :64], r4
    dff8:			; <UNDEFINED> instruction: 0xf04372ff
    dffc:			; <UNDEFINED> instruction: 0xf8cd0323
    e000:	ldrbtmi	r8, [r9], #-0
    e004:	andmi	lr, r1, sp, asr #19
    e008:			; <UNDEFINED> instruction: 0xf7f44620
    e00c:	ldrtmi	lr, [r9], -lr, lsl #25
    e010:			; <UNDEFINED> instruction: 0xf7f44628
    e014:			; <UNDEFINED> instruction: 0x4631ea92
    e018:	strtmi	r4, [r8], -r6, lsl #12
    e01c:	b	fe34bff4 <strspn@plt+0xfe34947c>
    e020:	strmi	r4, [r2], -r1, lsr #12
    e024:			; <UNDEFINED> instruction: 0xf7f44630
    e028:	blls	788c28 <strspn@plt+0x7860b0>
    e02c:	stflsd	f3, [sl], {75}	; 0x4b
    e030:	ldmdbls	lr, {sp}
    e034:	andsvs	r6, r3, r2, lsr #18
    e038:	blls	5261a8 <strspn@plt+0x523630>
    e03c:			; <UNDEFINED> instruction: 0x6121901d
    e040:	blls	6f2cc0 <strspn@plt+0x6f0148>
    e044:	stflsd	f3, [sl], {83}	; 0x53
    e048:	ldmdbls	ip, {sp}
    e04c:	andsvs	r6, r3, r2, lsr #19
    e050:	andsls	r9, fp, fp, lsl fp
    e054:	blls	4e61c4 <strspn@plt+0x4e364c>
    e058:	tstls	ip, #1073741864	; 0x40000028
    e05c:			; <UNDEFINED> instruction: 0xf004980a
    e060:			; <UNDEFINED> instruction: 0xf8dff9d7
    e064:	strcs	r0, [r0], #-1256	; 0xfffffb18
    e068:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    e06c:	andvc	pc, r1, #1325400064	; 0x4f000000
    e070:	blls	41f258 <strspn@plt+0x41c6e0>
    e074:	ldrbtmi	r3, [r9], #-124	; 0xffffff84
    e078:	strls	r9, [sl], #-1024	; 0xfffffc00
    e07c:	bl	fe64c054 <strspn@plt+0xfe6494dc>
    e080:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    e084:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e088:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e08c:	blls	9680fc <strspn@plt+0x965584>
    e090:			; <UNDEFINED> instruction: 0xf04f405a
    e094:			; <UNDEFINED> instruction: 0xf0400300
    e098:	stmdals	sl, {r1, r5, r9, pc}
    e09c:	ldc	0, cr11, [sp], #156	; 0x9c
    e0a0:	pop	{r2, r8, r9, fp, pc}
    e0a4:	blls	17206c <strspn@plt+0x16f4f4>
    e0a8:	cdp	2, 1, cr2, cr8, cr10, {6}
    e0ac:	vmov	r1, s16
    e0b0:	ldmibvs	fp, {r4, r7, r9, fp}
    e0b4:			; <UNDEFINED> instruction: 0xf7f49306
    e0b8:			; <UNDEFINED> instruction: 0x212fea98
    e0bc:			; <UNDEFINED> instruction: 0xf7f44628
    e0c0:	blls	1c9090 <strspn@plt+0x1c6518>
    e0c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e0c8:	bge	8821d4 <strspn@plt+0x87f65c>
    e0cc:	strtmi	r9, [r9], -r7, lsl #6
    e0d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e0d4:	andcs	r7, r2, r3
    e0d8:			; <UNDEFINED> instruction: 0xf7f49206
    e0dc:	ldmib	sp, {r3, r4, r7, r9, fp, sp, lr, pc}^
    e0e0:	stmdacs	r1, {r1, r2, r8, r9, sp}
    e0e4:	strtmi	sp, [r9], -r1, lsr #32
    e0e8:	movwls	r2, #24586	; 0x600a
    e0ec:	b	fe3cc0c4 <strspn@plt+0xfe3c954c>
    e0f0:	stmdacs	r1, {r1, r2, r8, r9, fp, ip, pc}
    e0f4:	eorcs	sp, pc, #25
    e0f8:	eorsvc	r2, sl, r0, lsl #2
    e0fc:	ldrdls	r2, [r0, -sl]
    e100:	beq	fe449968 <strspn@plt+0xfe446df0>
    e104:	bne	44996c <strspn@plt+0x446df4>
    e108:	mrrc	7, 15, pc, lr, cr4	; <UNPREDICTABLE>
    e10c:	movwne	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    e110:	str	r8, [lr], r3, lsr #3
    e114:	stmdbvs	sl, {r1, r3, r8, fp, ip, pc}
    e118:	andcc	lr, r0, #196, 18	; 0x310000
    e11c:	tstvs	ip, r4, lsl r0
    e120:	vmin.s8	q15, q0, q1
    e124:			; <UNDEFINED> instruction: 0x81a31305
    e128:			; <UNDEFINED> instruction: 0xf8dfe683
    e12c:	eorcs	r0, pc, #44, 8	; 0x2c000000
    e130:	eorsvc	r2, sl, r1, lsl #2
    e134:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    e138:	strtne	pc, [r0], #-2271	; 0xfffff721
    e13c:	sbcscs	r3, sl, #164	; 0xa4
    e140:			; <UNDEFINED> instruction: 0xf7f44479
    e144:			; <UNDEFINED> instruction: 0xf44fec42
    e148:			; <UNDEFINED> instruction: 0x81a37382
    e14c:	bge	887b18 <strspn@plt+0x884fa0>
    e150:	andcs	r4, r2, r9, lsr #12
    e154:	andls	r9, r7, #402653184	; 0x18000000
    e158:	b	164c130 <strspn@plt+0x16495b8>
    e15c:	stmdacs	r1, {r1, r2, r8, r9, fp, ip, pc}
    e160:	bls	2021ac <strspn@plt+0x1ff634>
    e164:	andcs	r4, sl, r9, lsr #12
    e168:			; <UNDEFINED> instruction: 0xf7f49306
    e16c:	blls	1c8ab4 <strspn@plt+0x1c5f3c>
    e170:	andle	r2, r8, r1, lsl #16
    e174:	bne	4499dc <strspn@plt+0x446e64>
    e178:	mrc	2, 0, r2, cr8, cr10, {6}
    e17c:			; <UNDEFINED> instruction: 0x97000a90
    e180:	stc	7, cr15, [r2], #-976	; 0xfffffc30
    e184:	ldmmi	r6!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    e188:	tstls	r0, r1, lsl #2
    e18c:	ldmibmi	r5!, {r1, r3, r4, r6, r7, r9, sp}^
    e190:	adccc	r4, r4, r8, ror r4
    e194:			; <UNDEFINED> instruction: 0xf7f44479
    e198:	bfi	lr, r8, (invalid: 24:20)
    e19c:	stmdbls	r7, {r1, r3, r9, fp, ip, pc}
    e1a0:	stmib	r6, {r0, r1, r4, r7, r8, fp, sp, lr}^
    e1a4:	andsvs	r1, lr, r0, lsl #6
    e1a8:	ssat	r6, #15, r6, lsl #3
    e1ac:	vst1.32	{d24-d25}, [pc :256], r3
    e1b0:	orrhi	r7, sl, lr, lsl #5
    e1b4:	rscvc	pc, r0, #50331648	; 0x3000000
    e1b8:	beq	fe449a20 <strspn@plt+0xfe446ea8>
    e1bc:	svcvc	0x00e0f5b2
    e1c0:	andcs	fp, r2, #2, 30
    e1c4:	orrne	pc, r8, #-2013265919	; 0x88000001
    e1c8:			; <UNDEFINED> instruction: 0x47b882b3
    e1cc:	stmdacs	r0, {r0, r3, r4, ip, pc}
    e1d0:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {3}
    e1d4:	cmplt	fp, fp, lsl fp
    e1d8:	ldmdbls	ip, {r1, r3, sl, fp, ip, pc}
    e1dc:	andsvs	r6, r3, r2, lsr #19
    e1e0:	andsls	r9, fp, fp, lsl fp
    e1e4:	blls	4e6354 <strspn@plt+0x4e37dc>
    e1e8:	tstls	ip, #1073741864	; 0x40000028
    e1ec:	ldmmi	lr, {r1, r3, r9, fp, ip, pc}^
    e1f0:	ldrbtmi	r4, [r8], #-2526	; 0xfffff622
    e1f4:	blls	4329fc <strspn@plt+0x42fe84>
    e1f8:	ldrbtmi	r3, [r9], #-124	; 0xffffff84
    e1fc:	rscsne	pc, fp, #64, 4
    e200:	b	ff5cc1d8 <strspn@plt+0xff5c9660>
    e204:	tstcs	ip, ip, lsr r7
    e208:			; <UNDEFINED> instruction: 0xf7f42001
    e20c:	andls	lr, r6, sl, lsl #19
    e210:			; <UNDEFINED> instruction: 0xf0002800
    e214:	blls	16e7b4 <strspn@plt+0x16bc3c>
    e218:	blls	19fa88 <strspn@plt+0x19cf10>
    e21c:			; <UNDEFINED> instruction: 0xe66a6093
    e220:	teqlt	fp, fp, lsl #22
    e224:	ldrtmi	r9, [r9], -fp, lsl #16
    e228:	blx	ccc22c <strspn@plt+0xcc96b4>
    e22c:	stmdacs	r0, {r4, r5, r7, sp, lr}
    e230:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    e234:	teqlt	fp, ip, lsl #22
    e238:	ldrtmi	r9, [r9], -ip, lsl #16
    e23c:	blx	a4c240 <strspn@plt+0xa496c8>
    e240:	stmdacs	r0, {r4, r5, r6, r7, sp, lr}
    e244:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    e248:	tstlt	fp, sp, lsl #22
    e24c:			; <UNDEFINED> instruction: 0xf003980d
    e250:	mvnsvs	pc, r5, ror #21
    e254:	tstlt	fp, pc, lsl #22
    e258:			; <UNDEFINED> instruction: 0xf0034618
    e25c:	eorsvs	pc, r0, #913408	; 0xdf000
    e260:	blcs	34ebc <strspn@plt+0x32344>
    e264:	addshi	pc, sl, r0
    e268:	blcs	34e90 <strspn@plt+0x32318>
    e26c:	addshi	pc, r8, r0, asr #32
    e270:	rscsls	pc, ip, #14614528	; 0xdf0000
    e274:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    e278:	ldrbtmi	r4, [r9], #3006	; 0xbbe
    e27c:	tstls	r2, #2063597568	; 0x7b000000
    e280:	strbmi	r4, [r1], sl, asr #13
    e284:	ldrmi	r4, [r8, r8, asr #12]!
    e288:	ldmdbge	sl, {r5, r7, r8, ip, sp, pc}
    e28c:			; <UNDEFINED> instruction: 0xf7ffaa1f
    e290:			; <UNDEFINED> instruction: 0x9c1afadf
    e294:	pkhtbmi	r4, r0, r1, asr #12
    e298:			; <UNDEFINED> instruction: 0xf7f44620
    e29c:	ldmdblt	r0!, {r1, r5, r6, r8, fp, sp, lr, pc}^
    e2a0:	mvnslt	r9, pc, lsl sp
    e2a4:			; <UNDEFINED> instruction: 0xf00b4628
    e2a8:	rorsvs	pc, r5, #31	; <UNPREDICTABLE>
    e2ac:	ldrmi	r4, [r8, r8, asr #12]!
    e2b0:	mvnle	r2, r0, lsl #16
    e2b4:	ssatmi	r4, #20, r8, asr #12
    e2b8:	blx	13ca2ec <strspn@plt+0x13c7774>
    e2bc:	stmibmi	lr!, {r2, r3, r6, r9, sl, sp, lr, pc}
    e2c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e2c4:	stmdb	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2c8:	ldmiblt	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, pc}^
    e2cc:	strtmi	fp, [r8], -sp, asr #2
    e2d0:	stmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2d4:	stmdacs	r0, {r4, r5, r6, r9, sp, lr}
    e2d8:			; <UNDEFINED> instruction: 0x4658d1d4
    e2dc:	blx	f4a310 <strspn@plt+0xf47798>
    e2e0:	blls	247ca8 <strspn@plt+0x245130>
    e2e4:	blls	27aa98 <strspn@plt+0x277f20>
    e2e8:	strtmi	r4, [r9], -r2, asr #12
    e2ec:	movwls	r4, #1568	; 0x620
    e2f0:			; <UNDEFINED> instruction: 0xf7ff465b
    e2f4:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    e2f8:	ldrbmi	sp, [r8], -r4, asr #3
    e2fc:	blx	b4a330 <strspn@plt+0xb477b8>
    e300:	ldmibmi	lr, {r5, r6, r9, sl, sp, lr, pc}
    e304:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e308:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e30c:	mvnle	r2, r0, lsl #16
    e310:	rscle	r2, r6, r0, lsl #26
    e314:			; <UNDEFINED> instruction: 0xf7f44628
    e318:	adcsvs	lr, r0, #2785280	; 0x2a8000
    e31c:			; <UNDEFINED> instruction: 0xd1b12800
    e320:			; <UNDEFINED> instruction: 0xf106e7db
    e324:			; <UNDEFINED> instruction: 0x46290314
    e328:	strbmi	r4, [r2], -r0, lsr #12
    e32c:			; <UNDEFINED> instruction: 0xf846f7fc
    e330:			; <UNDEFINED> instruction: 0xd1a72800
    e334:	blcs	34f74 <strspn@plt+0x323fc>
    e338:	bls	8025d0 <strspn@plt+0x7ffa58>
    e33c:			; <UNDEFINED> instruction: 0xf0439b10
    e340:	tstls	r1, #-1946157056	; 0x8c000000
    e344:	suble	r2, r5, r0, lsl #20
    e348:	stmmi	lr, {r0, r2, r3, r7, r8, fp, lr}
    e34c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e350:	ldm	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e354:	svceq	0x002bf1b8
    e358:			; <UNDEFINED> instruction: 0x46059b11
    e35c:	rsble	r9, r2, sl, lsl r8
    e360:	svceq	0x002df1b8
    e364:	stcmi	0, cr13, [r8], {98}	; 0x62
    e368:	ldmdbls	pc, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    e36c:	rscvc	pc, r4, #1325400064	; 0x4f000000
    e370:	strls	r9, [r2], #-1
    e374:	stmibmi	r5, {r0, r1, r8, ip, pc}
    e378:	beq	449be4 <strspn@plt+0x44706c>
    e37c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    e380:	b	ff4cc358 <strspn@plt+0xff4c97e0>
    e384:	stmmi	r3, {r1, r7, r8, fp, lr}
    e388:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e38c:	ldm	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e390:	ldmdbls	sl, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    e394:			; <UNDEFINED> instruction: 0xf7f44622
    e398:	ldrb	lr, [r3, -r6, asr #18]!
    e39c:	ldrb	r4, [fp, #1715]	; 0x6b3
    e3a0:	stmiavs	r0!, {r1, r3, sl, fp, ip, pc}
    e3a4:	b	1e4c37c <strspn@plt+0x1e49804>
    e3a8:	mrseq	pc, (UNDEF: 25)	; <UNPREDICTABLE>
    e3ac:			; <UNDEFINED> instruction: 0x46089111
    e3b0:			; <UNDEFINED> instruction: 0xf93cf00b
    e3b4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    e3b8:	cfmvdhrge	mvd4, pc
    e3bc:			; <UNDEFINED> instruction: 0xf04f68a2
    e3c0:	ldclmi	3, cr3, [r5], #-1020	; 0xfffffc04
    e3c4:	ldrbtmi	r9, [ip], #-2321	; 0xfffff6ef
    e3c8:	strls	r9, [r0], #-513	; 0xfffffdff
    e3cc:			; <UNDEFINED> instruction: 0xf7f42201
    e3d0:	strb	lr, [sp, -lr, asr #23]
    e3d4:	ldmdbls	r2, {r0, r4, r5, r6, fp, lr}
    e3d8:			; <UNDEFINED> instruction: 0xf7f44478
    e3dc:	blls	48869c <strspn@plt+0x485b24>
    e3e0:			; <UNDEFINED> instruction: 0xf1b84605
    e3e4:	eorle	r0, r4, r0, lsl #30
    e3e8:	ldrbtmi	r4, [ip], #-3181	; 0xfffff393
    e3ec:	vst2.8	{d25,d27}, [pc :64], sl
    e3f0:			; <UNDEFINED> instruction: 0xf8df72e5
    e3f4:	mrc	1, 0, ip, cr9, cr0, {5}
    e3f8:	ldrbtmi	r0, [ip], #2704	; 0xa90
    e3fc:			; <UNDEFINED> instruction: 0x1c02e9cd
    e400:	strls	r4, [r0, #-2409]	; 0xfffff697
    e404:	ldrbtmi	r4, [r9], #-1637	; 0xfffff99b
    e408:			; <UNDEFINED> instruction: 0xf7f49401
    e40c:	stmdbmi	r7!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^
    e410:	ldrbtmi	r4, [r9], #-2151	; 0xfffff799
    e414:			; <UNDEFINED> instruction: 0xf7f44478
    e418:	bls	6c8660 <strspn@plt+0x6c5ae8>
    e41c:	strtmi	r4, [r1], -fp, lsr #12
    e420:	stmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e424:	stclmi	7, cr14, [r3], #-184	; 0xffffff48
    e428:			; <UNDEFINED> instruction: 0xe79e447c
    e42c:	ldrbtmi	r4, [ip], #-3170	; 0xfffff39e
    e430:	stclmi	7, cr14, [r2], #-620	; 0xfffffd94
    e434:			; <UNDEFINED> instruction: 0xe7d9447c
    e438:	ldrdhi	pc, [r4, pc]
    e43c:	ldr	r4, [lr], #1272	; 0x4f8
    e440:	andcs	r2, r1, r0, lsl r1
    e444:	stmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e448:			; <UNDEFINED> instruction: 0xf43f2800
    e44c:	bls	2b9b40 <strspn@plt+0x2b6fc8>
    e450:	orrvc	pc, lr, #1325400064	; 0x4f000000
    e454:	subvs	r6, r4, r5
    e458:	andeq	lr, r3, r2, asr #19
    e45c:	ldr	r8, [r0, #-387]	; 0xfffffe7d
    e460:			; <UNDEFINED> instruction: 0xf7f44630
    e464:	str	lr, [sp, #2236]!	; 0x8bc
    e468:			; <UNDEFINED> instruction: 0xf7f44620
    e46c:	ldmdami	r5, {r3, r4, r5, r7, fp, sp, lr, pc}^
    e470:	andcs	r4, r0, #1392640	; 0x154000
    e474:	andls	r4, r0, #120, 8	; 0x78000000
    e478:	ldrbtmi	r3, [r9], #-148	; 0xffffff6c
    e47c:	rscscs	r4, pc, #53477376	; 0x3300000
    e480:	ldmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e484:			; <UNDEFINED> instruction: 0xf8dfe59e
    e488:	ldfmip	f0, [r1, #-272]	; 0xfffffef0
    e48c:	mrcmi	4, 2, r4, cr1, cr8, {7}
    e490:			; <UNDEFINED> instruction: 0x4641447d
    e494:			; <UNDEFINED> instruction: 0x4628447e
    e498:	stmda	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e49c:			; <UNDEFINED> instruction: 0x46814631
    e4a0:			; <UNDEFINED> instruction: 0xf7f44628
    e4a4:	blls	4485d4 <strspn@plt+0x445a5c>
    e4a8:	rscsvc	pc, pc, #1325400064	; 0x4f000000
    e4ac:			; <UNDEFINED> instruction: 0xf0434639
    e4b0:			; <UNDEFINED> instruction: 0xf8cd0323
    e4b4:	strls	r9, [r1], #-0
    e4b8:	strtmi	r9, [r0], -r2
    e4bc:	b	d4c494 <strspn@plt+0xd4991c>
    e4c0:	strtmi	r4, [r8], -r1, asr #12
    e4c4:	ldmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e4c8:			; <UNDEFINED> instruction: 0x46064631
    e4cc:			; <UNDEFINED> instruction: 0xf7f44628
    e4d0:			; <UNDEFINED> instruction: 0x4621e834
    e4d4:	ldrtmi	r4, [r0], -r2, lsl #12
    e4d8:	stmia	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e4dc:			; <UNDEFINED> instruction: 0xf7f4e5c1
    e4e0:			; <UNDEFINED> instruction: 0xf8dde8d2
    e4e4:			; <UNDEFINED> instruction: 0x46309014
    e4e8:	ldmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e4ec:			; <UNDEFINED> instruction: 0xf7f44648
    e4f0:	strb	lr, [r7, #-2166]!	; 0xfffff78a
    e4f4:	andeq	r0, r3, r6, lsr r0
    e4f8:	andeq	r0, r0, r0, asr r2
    e4fc:	andeq	r0, r3, r4, lsr #32
    e500:	andeq	r0, r0, r8, asr #4
    e504:	andeq	r2, r1, ip, lsl #27
    e508:	andeq	r2, r1, ip, lsl sp
    e50c:	andeq	r2, r1, lr, lsl #26
    e510:	andeq	r2, r1, r6, lsl #26
    e514:	muleq	r1, ip, ip
    e518:	muleq	r1, r2, ip
    e51c:	andeq	r1, r1, r8, lsr sp
    e520:	andeq	r2, r1, r2, ror ip
    e524:	andeq	r2, r1, r8, lsl #24
    e528:	andeq	r2, r1, r0, lsr #24
    e52c:	andeq	r2, r1, sl, lsl ip
    e530:	andeq	r1, r1, r0, ror ip
    e534:	andeq	r2, r1, lr, ror #9
    e538:			; <UNDEFINED> instruction: 0x000114b0
    e53c:	andeq	r3, r1, r6, asr r3
    e540:	andeq	r0, r1, r6, lsl #31
    e544:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    e548:	andeq	r2, r1, sl, asr #20
    e54c:	andeq	r2, r1, r0, asr #20
    e550:	ldrdeq	r2, [r1], -r6
    e554:	andeq	pc, r2, r0, lsl #25
    e558:	andeq	r2, r1, sl, ror r9
    e55c:	andeq	r2, r1, ip, lsl #18
    e560:	andeq	r2, r1, r0, lsr #18
    e564:			; <UNDEFINED> instruction: 0x000128b8
    e568:			; <UNDEFINED> instruction: 0x000128be
    e56c:	andeq	r2, r1, r2, asr r8
    e570:	andeq	r1, r1, sl, lsl fp
    e574:	andeq	r2, r1, ip, lsl #16
    e578:	andeq	r1, r1, sl, lsr #23
    e57c:	andeq	r1, r1, lr, ror #22
    e580:	andeq	r2, r1, ip, lsr r7
    e584:	ldrdeq	r2, [r1], -sl
    e588:	andeq	r1, r1, ip, ror #25
    e58c:	ldrdeq	r2, [r1], -r0
    e590:	andeq	r2, r1, r0, lsl #14
    e594:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    e598:	andeq	r2, r1, r2, lsl r5
    e59c:	andeq	r2, r1, r0, asr pc
    e5a0:	muleq	r1, r2, r0
    e5a4:	andeq	r2, r1, r2, lsl #1
    e5a8:	andeq	r2, r1, r6, asr #12
    e5ac:	andeq	r2, r1, r6, ror r6
    e5b0:	andeq	r2, r1, r4, lsl pc
    e5b4:	andeq	r1, r1, r4, lsr #24
    e5b8:	andeq	r1, r1, r2, lsr #24
    e5bc:	andeq	r2, r1, r8, ror #3
    e5c0:	andeq	r2, r1, ip, lsl #8
    e5c4:	andeq	r2, r1, ip, lsr r6
    e5c8:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    e5cc:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    e5d0:	muleq	r1, r8, lr
    e5d4:	andeq	r0, r1, ip, asr #21
    e5d8:	strmi	r4, [r1], -fp, lsl #12
    e5dc:	ldmib	r3, {r4, sl, ip, sp, pc}^
    e5e0:	ldmdavs	r8, {r0, r9, lr}
    e5e4:			; <UNDEFINED> instruction: 0xf85d4623
    e5e8:	ldrmi	r4, [r8, -r4, lsl #22]
    e5ec:	sbcscs	r4, ip, #20, 22	; 0x5000
    e5f0:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    e5f4:			; <UNDEFINED> instruction: 0x46044d13
    e5f8:	addlt	r4, r3, r3, lsl r9
    e5fc:	ldmdbpl	fp, {r0, r1, r4, fp, lr}^
    e600:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e604:	movwls	r6, #6171	; 0x181b
    e608:	svc	0x00eef7f3
    e60c:	cmnlt	ip, r1, lsl #22
    e610:			; <UNDEFINED> instruction: 0xf7f36820
    e614:	stmiavs	r0!, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    e618:			; <UNDEFINED> instruction: 0xf89ef00b
    e61c:	andseq	pc, r0, r4, lsl #2
    e620:	cdp2	0, 1, cr15, cr4, cr3, {0}
    e624:			; <UNDEFINED> instruction: 0xf7f34620
    e628:	blls	8a598 <strspn@plt+0x87a20>
    e62c:	rsccs	r4, r5, #8, 18	; 0x20000
    e630:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    e634:	andlt	r4, r3, r8, ror r4
    e638:	ldrhtmi	lr, [r0], -sp
    e63c:	ldmlt	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e640:	andeq	pc, r2, r6, lsl r7	; <UNPREDICTABLE>
    e644:	andeq	r0, r0, r8, asr #4
    e648:	andeq	r2, r1, r0, ror #10
    e64c:	ldrdeq	r2, [r1], -lr
    e650:	andeq	r2, r1, lr, lsr #10
    e654:	andeq	r2, r1, ip, lsr #11
    e658:	eorscs	r4, sl, #23552	; 0x5c00
    e65c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    e660:			; <UNDEFINED> instruction: 0x46054c16
    e664:			; <UNDEFINED> instruction: 0x460e4816
    e668:	addlt	r4, r4, r6, lsl r9
    e66c:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    e670:	andcc	r4, ip, r9, ror r4
    e674:	movwls	r6, #14371	; 0x3823
    e678:	svc	0x00b6f7f3
    e67c:			; <UNDEFINED> instruction: 0xb1bd9b03
    e680:	cmplt	lr, r1, lsl #8
    e684:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
    e688:	svc	0x006af7f3
    e68c:	strmi	r9, [r4], -r3, lsl #22
    e690:	stmiahi	ip!, {r4, r8, fp, ip, sp, pc}
    e694:	bne	93095c <strspn@plt+0x92dde4>
    e698:	subcs	r4, r2, #720896	; 0xb0000
    e69c:	ldrbtmi	r4, [r8], #-2315	; 0xfffff6f5
    e6a0:	andcc	r9, ip, r0, lsl #8
    e6a4:			; <UNDEFINED> instruction: 0xf7f44479
    e6a8:			; <UNDEFINED> instruction: 0x4620ea18
    e6ac:	ldcllt	0, cr11, [r0, #-16]!
    e6b0:	ldrbtcc	pc, [pc], #79	; e6b8 <strspn@plt+0xbb40>	; <UNPREDICTABLE>
    e6b4:	svclt	0x0000e7f0
    e6b8:	andeq	pc, r2, sl, lsr #13
    e6bc:	andeq	r0, r0, r8, asr #4
    e6c0:	andeq	r2, r1, r2, ror r5
    e6c4:	strdeq	r2, [r1], -r0
    e6c8:	andeq	r2, r1, r2, asr #10
    e6cc:			; <UNDEFINED> instruction: 0x000124bc
    e6d0:	mvnsmi	lr, #737280	; 0xb4000
    e6d4:	ldcmi	0, cr11, [r2, #-564]!	; 0xfffffdcc
    e6d8:	blmi	c9fef8 <strspn@plt+0xc9d380>
    e6dc:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    e6e0:	svcmi	0x00324c31
    e6e4:	stmiapl	fp!, {r0, r4, r7, r9, sl, lr}^
    e6e8:	cfldrsmi	mvf4, [r1, #-496]!	; 0xfffffe10
    e6ec:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    e6f0:			; <UNDEFINED> instruction: 0xf04f930b
    e6f4:	blmi	bcf2fc <strspn@plt+0xbcc784>
    e6f8:	subscs	r4, r1, #2097152000	; 0x7d000000
    e6fc:			; <UNDEFINED> instruction: 0x4639351c
    e700:	strtmi	r5, [r8], -r3, ror #17
    e704:	movwls	r6, #14363	; 0x381b
    e708:	svc	0x006ef7f3
    e70c:	blls	e8be4 <strspn@plt+0xe606c>
    e710:			; <UNDEFINED> instruction: 0x4620b37c
    e714:	movwls	sl, #14597	; 0x3905
    e718:	andshi	pc, r4, sp, asr #17
    e71c:	andsls	pc, r8, sp, lsr #17
    e720:	blx	10ca754 <strspn@plt+0x10c7bdc>
    e724:	strmi	r9, [r4], -r3, lsl #22
    e728:	stmiavs	r4, {r5, r6, r7, r8, ip, sp, pc}^
    e72c:			; <UNDEFINED> instruction: 0x2006f9b4
    e730:	andcs	fp, r1, #51200	; 0xc800
    e734:	stmdami	r0!, {r1, r5, r6, r7, pc}
    e738:	stmdbmi	r0!, {r0, r1, r2, r5, r6, r9, sp}
    e73c:	strls	r4, [r0], #-1144	; 0xfffffb88
    e740:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
    e744:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e748:	blmi	5a0fc4 <strspn@plt+0x59e44c>
    e74c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e750:	blls	2e87c0 <strspn@plt+0x2e5c48>
    e754:			; <UNDEFINED> instruction: 0xf04f405a
    e758:	tstle	pc, r0, lsl #6
    e75c:	andlt	r4, sp, r0, lsr #12
    e760:	mvnshi	lr, #12386304	; 0xbd0000
    e764:			; <UNDEFINED> instruction: 0xf7f49303
    e768:	andcs	lr, r2, #11927552	; 0xb60000
    e76c:	andvs	r9, r2, r3, lsl #22
    e770:	ldrtmi	lr, [r9], -r1, ror #15
    e774:	subscs	r4, r4, #40, 12	; 0x2800000
    e778:			; <UNDEFINED> instruction: 0xf7f49400
    e77c:			; <UNDEFINED> instruction: 0xe7e3e81a
    e780:	stmia	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e784:	blls	d782c <strspn@plt+0xd4cb4>
    e788:			; <UNDEFINED> instruction: 0x46024639
    e78c:	andsvs	r4, r4, r8, lsr #12
    e790:	rsbcs	r2, r1, #0, 8
    e794:			; <UNDEFINED> instruction: 0xf7f49400
    e798:	ldrb	lr, [r5, ip, lsl #16]
    e79c:	svc	0x0072f7f3
    e7a0:	andeq	pc, r2, sl, lsr #12
    e7a4:	andeq	r0, r0, r0, asr r2
    e7a8:	andeq	pc, r2, r0, lsr #12
    e7ac:	andeq	r2, r1, r4, ror r4
    e7b0:	andeq	r2, r1, r8, ror #9
    e7b4:	andeq	r0, r0, r8, asr #4
    e7b8:	andeq	r2, r1, r4, lsr #9
    e7bc:	andeq	r2, r1, lr, lsl r4
    e7c0:			; <UNDEFINED> instruction: 0x0002f5bc
    e7c4:			; <UNDEFINED> instruction: 0x4605b570
    e7c8:	addlt	r4, r4, lr, lsl #24
    e7cc:	rsbscs	r4, r0, #14, 28	; 0xe0
    e7d0:	blmi	39f9c8 <strspn@plt+0x39ce50>
    e7d4:	stmibpl	r4!, {r1, r2, r3, r8, fp, lr}
    e7d8:			; <UNDEFINED> instruction: 0xf103447b
    e7dc:	ldrbtmi	r0, [r9], #-40	; 0xffffffd8
    e7e0:	smlabteq	r2, sp, r9, lr
    e7e4:	strcs	r6, [r0], #-2083	; 0xfffff7dd
    e7e8:			; <UNDEFINED> instruction: 0xf7f39301
    e7ec:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    e7f0:	rsbscs	r3, r2, #1
    e7f4:	rschi	r9, ip, r3, lsl #18
    e7f8:	pop	{r2, ip, sp, pc}
    e7fc:			; <UNDEFINED> instruction: 0xf7f34070
    e800:	svclt	0x0000bff5
    e804:	andeq	pc, r2, r8, lsr r5	; <UNPREDICTABLE>
    e808:	andeq	r0, r0, r8, asr #4
    e80c:	andeq	r2, r1, r8, lsl #8
    e810:	andeq	r2, r1, r2, lsl #7
    e814:	strdlt	fp, [r9], r0
    e818:	ldrmi	r4, [r7], -r0, lsr #26
    e81c:	strmi	r4, [ip], r0, lsr #24
    e820:	blmi	81fa1c <strspn@plt+0x81cea4>
    e824:	stmdbpl	ip!, {r5, r9, sl, fp, lr}
    e828:	cfstrsmi	mvf4, [r0, #-492]!	; 0xfffffe14
    e82c:	strls	r6, [r7], #-2084	; 0xfffff7dc
    e830:	streq	pc, [r0], #-79	; 0xffffffb1
    e834:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    e838:	ldmibpl	sl, {r0, r2, r3, r4, r8, fp, lr}
    e83c:	eorseq	pc, r4, r5, lsl #2
    e840:			; <UNDEFINED> instruction: 0x46664479
    e844:	adcscs	r9, lr, #805306368	; 0x30000000
    e848:	stmdavs	sp!, {r0, r1, r8, sl, fp, ip, pc}
    e84c:			; <UNDEFINED> instruction: 0xf7f3462b
    e850:	stmdbvs	r0!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    e854:	bmi	5fad9c <strspn@plt+0x5f8224>
    e858:	stmdavs	r1, {r0, r8, r9, sp}^
    e85c:	movwls	r4, #1146	; 0x47a
    e860:	strls	sl, [r4], #-2820	; 0xfffff4fc
    e864:	strls	r9, [r6, -r5, lsl #12]
    e868:			; <UNDEFINED> instruction: 0xf9f2f00b
    e86c:			; <UNDEFINED> instruction: 0x462b4812
    e870:	sbccs	r4, r7, #294912	; 0x48000
    e874:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    e878:			; <UNDEFINED> instruction: 0xf7f33034
    e87c:	bmi	44a76c <strspn@plt+0x447bf4>
    e880:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e884:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e888:	subsmi	r9, sl, r7, lsl #22
    e88c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e890:	andlt	sp, r9, r1, lsl #2
    e894:			; <UNDEFINED> instruction: 0xf7f3bdf0
    e898:	svclt	0x0000eef6
    e89c:	andeq	pc, r2, r8, ror #9
    e8a0:	andeq	r0, r0, r0, asr r2
    e8a4:	andeq	pc, r2, r0, ror #9
    e8a8:	andeq	r0, r0, r8, asr #4
    e8ac:	andeq	r2, r1, sl, lsr #7
    e8b0:	andeq	r2, r1, r0, lsr #6
    e8b4:			; <UNDEFINED> instruction: 0xfffffd79
    e8b8:	andeq	r2, r1, ip, ror #6
    e8bc:	andeq	r2, r1, sl, ror #5
    e8c0:	andeq	pc, r2, r6, lsl #9
    e8c4:	sbcscs	r4, r0, #22528	; 0x5800
    e8c8:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    e8cc:			; <UNDEFINED> instruction: 0x46044d15
    e8d0:	addlt	r4, r5, r5, lsl r8
    e8d4:	ldmdbpl	fp, {r0, r2, r4, r8, fp, lr}^
    e8d8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    e8dc:	ldmdavs	fp, {r6, ip, sp}
    e8e0:			; <UNDEFINED> instruction: 0xf7f39303
    e8e4:	stmdbvs	r2!, {r1, r7, r9, sl, fp, sp, lr, pc}
    e8e8:	blls	d78f4 <strspn@plt+0xd4d7c>
    e8ec:	ldmdavs	r1, {r1, r3, r4, r6, r8, ip, sp, pc}^
    e8f0:	andseq	pc, r8, r2, lsl #2
    e8f4:	svclt	0x00094281
    e8f8:	strcs	r6, [r0], #-2196	; 0xfffff76c
    e8fc:	blx	fed15294 <strspn@plt+0xfed1271c>
    e900:	svclt	0x0008f484
    e904:	stmdami	sl, {r2, r5, r6, r8, fp}
    e908:	stmdbmi	sl, {r0, r4, r6, r7, r9, sp}
    e90c:	strls	r4, [r0], #-1144	; 0xfffffb88
    e910:	ldrbtmi	r3, [r9], #-64	; 0xffffffc0
    e914:	ldmda	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e918:	andlt	r4, r5, r0, lsr #12
    e91c:	svclt	0x0000bd30
    e920:	andeq	pc, r2, lr, lsr r4	; <UNPREDICTABLE>
    e924:	andeq	r0, r0, r8, asr #4
    e928:	andeq	r2, r1, r8, lsl #6
    e92c:	andeq	r2, r1, r6, lsl #5
    e930:	ldrdeq	r2, [r1], -r4
    e934:	andeq	r2, r1, lr, asr #4
    e938:	ldrbmi	lr, [r0, sp, lsr #18]!
    e93c:	stcmi	0, cr11, [r9], #-552	; 0xfffffdd8
    e940:	blmi	a60164 <strspn@plt+0xa5d5ec>
    e944:	ldrbtmi	r4, [ip], #-1674	; 0xfffff976
    e948:	cdpmi	13, 2, cr4, cr9, cr8, {1}
    e94c:	stmiapl	r3!, {r0, r4, r7, r9, sl, lr}^
    e950:	cfstrsmi	mvf4, [r8], #-500	; 0xfffffe0c
    e954:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    e958:			; <UNDEFINED> instruction: 0xf04f9309
    e95c:	blmi	98f564 <strspn@plt+0x98c9ec>
    e960:	rscscs	r4, r0, #124, 8	; 0x7c000000
    e964:	ldrtmi	r3, [r1], -ip, asr #8
    e968:	strtmi	r5, [r0], -fp, ror #17
    e96c:	ldrdhi	pc, [r0], -r3
    e970:			; <UNDEFINED> instruction: 0xf7f34643
    e974:	ldmdbvs	r8!, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    e978:	stmdbge	r3, {r3, r8, r9, ip, sp, pc}
    e97c:	andge	pc, ip, sp, asr #17
    e980:	andsls	pc, r0, sp, lsr #17
    e984:			; <UNDEFINED> instruction: 0xf910f00b
    e988:	biclt	r4, r0, r1, lsl #12
    e98c:			; <UNDEFINED> instruction: 0xf00b6938
    e990:			; <UNDEFINED> instruction: 0x4643fa55
    e994:	rscscs	r4, r6, #51380224	; 0x3100000
    e998:	andls	r4, r0, r5, lsl #12
    e99c:			; <UNDEFINED> instruction: 0xf7f34620
    e9a0:	bmi	5ca5c8 <strspn@plt+0x5c7a50>
    e9a4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    e9a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e9ac:	subsmi	r9, sl, r9, lsl #22
    e9b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e9b4:			; <UNDEFINED> instruction: 0x4628d114
    e9b8:	pop	{r1, r3, ip, sp, pc}
    e9bc:			; <UNDEFINED> instruction: 0xf7f387f0
    e9c0:	bmi	40a7f0 <strspn@plt+0x407c78>
    e9c4:	strcs	r2, [r0, #-258]	; 0xfffffefe
    e9c8:			; <UNDEFINED> instruction: 0x4643447a
    e9cc:			; <UNDEFINED> instruction: 0xf1026001
    e9d0:	stmdbmi	ip, {r2, r3, r6}
    e9d4:	strls	r2, [r0, #-761]	; 0xfffffd07
    e9d8:			; <UNDEFINED> instruction: 0xf7f34479
    e9dc:	strb	lr, [r0, sl, ror #29]!
    e9e0:	mrc	7, 2, APSR_nzcv, cr0, cr3, {7}
    e9e4:	andeq	pc, r2, r2, asr #7
    e9e8:	andeq	r0, r0, r0, asr r2
    e9ec:			; <UNDEFINED> instruction: 0x0002f3b8
    e9f0:	andeq	r2, r1, ip, lsl #4
    e9f4:	andeq	r2, r1, r0, lsl #5
    e9f8:	andeq	r0, r0, r8, asr #4
    e9fc:	andeq	pc, r2, r2, ror #6
    ea00:	andeq	r2, r1, r8, lsl r2
    ea04:	andeq	r2, r1, r8, lsl #3
    ea08:	ldrbmi	lr, [r0, sp, lsr #18]!
    ea0c:	cfmadda32mi	mvax0, mvax4, mvfx5, mvfx12
    ea10:	stcmi	0, cr11, [r5, #-520]!	; 0xfffffdf8
    ea14:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
    ea18:			; <UNDEFINED> instruction: 0xc090f8df
    ea1c:	ldrmi	r4, [r0], r4, lsr #18
    ea20:	ldrbtmi	r5, [ip], #2421	; 0x975
    ea24:	subseq	pc, ip, ip, lsl #2
    ea28:	vst3.16	{d20-d22}, [pc :256], r9
    ea2c:			; <UNDEFINED> instruction: 0x46997291
    ea30:	ldrdge	pc, [r0], -r5
    ea34:	ldrbmi	r2, [r3], -r1, lsl #12
    ea38:	ldcl	7, cr15, [r6, #972]	; 0x3cc
    ea3c:	strtmi	r4, [r1], -r2, asr #12
    ea40:			; <UNDEFINED> instruction: 0xf7ff4638
    ea44:	orrslt	pc, r8, r9, ror pc	; <UNPREDICTABLE>
    ea48:	strmi	r6, [r5], -r4, lsl #18
    ea4c:	teqlt	ip, r1, lsl #12
    ea50:			; <UNDEFINED> instruction: 0x100cf9b4
    ea54:	svcvc	0x0081f5b1
    ea58:	stmdavs	r4!, {r0, r3, r4, ip, lr, pc}
    ea5c:	mvnsle	r2, r0, lsl #24
    ea60:	strbmi	r4, [r8], -r9, lsr #12
    ea64:			; <UNDEFINED> instruction: 0xf00a2200
    ea68:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ea6c:			; <UNDEFINED> instruction: 0x2600bf18
    ea70:			; <UNDEFINED> instruction: 0x46534810
    ea74:	vst2.8	{d20,d22}, [pc :64], r0
    ea78:	ldrbtmi	r7, [r8], #-663	; 0xfffffd69
    ea7c:	subscc	r9, ip, r0, lsl #12
    ea80:			; <UNDEFINED> instruction: 0xf7f34479
    ea84:	ldrtmi	lr, [r0], -r2, lsr #31
    ea88:	pop	{r1, ip, sp, pc}
    ea8c:	stmiavs	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ea90:	strbmi	r4, [r2], -fp, asr #12
    ea94:			; <UNDEFINED> instruction: 0xf7ff4638
    ea98:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ea9c:	strcs	fp, [r0], -r8, lsl #30
    eaa0:	svclt	0x0000e7db
    eaa4:	strdeq	pc, [r2], -r2
    eaa8:	andeq	r0, r0, r8, asr #4
    eaac:			; <UNDEFINED> instruction: 0x000121be
    eab0:	andeq	r2, r1, r8, lsr r1
    eab4:	andeq	r2, r1, r6, ror #2
    eab8:	andeq	r2, r1, r0, ror #1
    eabc:	mvnsmi	lr, #737280	; 0xb4000
    eac0:	stcmi	6, cr4, [r1], #-92	; 0xffffffa4
    eac4:			; <UNDEFINED> instruction: 0xf8df460d
    eac8:	ldrmi	ip, [lr], r4, lsl #1
    eacc:	stmdbmi	r0!, {r2, r3, r4, r5, r6, sl, lr}
    ead0:	addlt	r4, r3, r6, lsl #12
    ead4:	andcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    ead8:			; <UNDEFINED> instruction: 0xf1014479
    eadc:	ldmdbmi	sp, {r2, r4, r5, r6}
    eae0:			; <UNDEFINED> instruction: 0x461346f0
    eae4:			; <UNDEFINED> instruction: 0xf8d34479
    eae8:	vhadd.s8	d25, d0, d0
    eaec:			; <UNDEFINED> instruction: 0x464b1237
    eaf0:	ldcl	7, cr15, [sl, #-972]!	; 0xfffffc34
    eaf4:	stmdavs	ip!, {r0, r2, r4, r5, r7, r8, ip, sp, pc}
    eaf8:	strcs	fp, [r0, #-796]	; 0xfffffce4
    eafc:	stmdavs	r4!, {r0, sp, lr, pc}
    eb00:			; <UNDEFINED> instruction: 0xf9b4b184
    eb04:			; <UNDEFINED> instruction: 0xf5b1100c
    eb08:	mvnsle	r7, r1, lsl #31
    eb0c:	strbmi	r6, [r3], -r1, lsr #17
    eb10:			; <UNDEFINED> instruction: 0x4630463a
    eb14:			; <UNDEFINED> instruction: 0xff78f7ff
    eb18:	mvnsle	r2, r0, lsl #16
    eb1c:	strcc	r6, [r1, #-2084]	; 0xfffff7dc
    eb20:	mvnle	r2, r0, lsl #24
    eb24:	strbmi	r4, [fp], -ip, lsl #16
    eb28:	vst2.8	{d20,d22}, [pc], ip
    eb2c:	ldrbtmi	r7, [r8], #-673	; 0xfffffd5f
    eb30:	rsbscc	r9, r4, r0, lsl #10
    eb34:			; <UNDEFINED> instruction: 0xf7f34479
    eb38:			; <UNDEFINED> instruction: 0x4628efd0
    eb3c:	pop	{r0, r1, ip, sp, pc}
    eb40:			; <UNDEFINED> instruction: 0x462583f0
    eb44:	svclt	0x0000e7ee
    eb48:	andeq	pc, r2, ip, lsr r2	; <UNPREDICTABLE>
    eb4c:	andeq	r0, r0, r8, asr #4
    eb50:	andeq	r2, r1, r8, lsl #2
    eb54:	andeq	r2, r1, ip, ror r0
    eb58:	strheq	r2, [r1], -r2	; <UNPREDICTABLE>
    eb5c:	andeq	r2, r1, ip, lsr #32
    eb60:	rscscs	r4, pc, #17408	; 0x4400
    eb64:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    eb68:	ldrlt	r4, [r0, #-2321]	; 0xfffff6ef
    eb6c:	ldmdapl	fp, {r2, r7, ip, sp, pc}
    eb70:	cfldrsmi	mvf4, [r0], {121}	; 0x79
    eb74:	ldrbtmi	r9, [ip], #-259	; 0xfffffefd
    eb78:	strcc	r6, [ip], #2075	; 0x81b
    eb7c:	movwls	r4, #9760	; 0x2620
    eb80:	ldc	7, cr15, [r2, #-972]!	; 0xfffffc34
    eb84:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    eb88:	cdp2	0, 13, cr15, cr2, cr10, {0}
    eb8c:	stmdbls	r3, {r1, r8, r9, fp, ip, pc}
    eb90:	strtmi	r4, [r0], -r2, lsl #12
    eb94:	ldrmi	r9, [r4], -r0, lsl #4
    eb98:	andne	pc, r1, #64, 4
    eb9c:	mcr	7, 0, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    eba0:	andlt	r4, r4, r0, lsr #12
    eba4:	svclt	0x0000bd10
    eba8:	andeq	pc, r2, r2, lsr #3
    ebac:	andeq	r0, r0, r8, asr #4
    ebb0:	strdeq	r1, [r1], -r0
    ebb4:	andeq	r2, r1, sl, rrx
    ebb8:			; <UNDEFINED> instruction: 0xfffffacf
    ebbc:	ldrdgt	pc, [r8, #-143]!	; 0xffffff71
    ebc0:	svcmi	0x00f0e92d
    ebc4:	mrcmi	4, 2, r4, cr9, cr12, {7}
    ebc8:	mrrcmi	0, 8, fp, r9, cr3
    ebcc:			; <UNDEFINED> instruction: 0xf8df4605
    ebd0:	strmi	fp, [pc], -r4, ror #2
    ebd4:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    ebd8:	ldrbtmi	r4, [fp], #1148	; 0x47c
    ebdc:			; <UNDEFINED> instruction: 0x4690349c
    ebe0:	ldmdavs	r6!, {r0, r3, r4, r7, r9, sl, lr}
    ebe4:	strtmi	r2, [r0], -r0, lsl #5
    ebe8:			; <UNDEFINED> instruction: 0xf8dd4659
    ebec:			; <UNDEFINED> instruction: 0x4633a034
    ebf0:	ldcl	7, cr15, [sl], #972	; 0x3cc
    ebf4:	blcs	290a8 <strspn@plt+0x26530>
    ebf8:	tstcs	r8, sl, rrx
    ebfc:			; <UNDEFINED> instruction: 0xf7f32001
    ec00:			; <UNDEFINED> instruction: 0x4604ec90
    ec04:	rsbsle	r2, sl, r0, lsl #16
    ec08:	strbmi	r6, [r8], -r7
    ec0c:	andhi	pc, r4, r4, lsr #17
    ec10:	ldc2l	0, cr15, [r2, #-40]!	; 0xffffffd8
    ec14:	ldrdne	pc, [r4], -sl
    ec18:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    ec1c:			; <UNDEFINED> instruction: 0xf8c42200
    ec20:	cmnvs	r1, r0, lsl r0
    ec24:	rscvs	r4, r0, r1, lsr #12
    ec28:	adcvs	r9, r0, ip, lsl #16
    ec2c:			; <UNDEFINED> instruction: 0xf8ca6928
    ec30:			; <UNDEFINED> instruction: 0xf00a3004
    ec34:	mcrrne	14, 12, pc, r3, cr13	; <UNPREDICTABLE>
    ec38:	stmdacs	r1, {r4, r5, ip, lr, pc}
    ec3c:	ldfmid	f5, [lr, #-124]!	; 0xffffff84
    ec40:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ec44:	ldrsbtgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    ec48:	ldrbtmi	r4, [sp], #-1538	; 0xfffff9fe
    ec4c:	ldrbtmi	r4, [ip], #1561	; 0x619
    ec50:			; <UNDEFINED> instruction: 0xf8cd9701
    ec54:	strtmi	ip, [r8], -r0
    ec58:	svc	0x0088f7f3
    ec5c:			; <UNDEFINED> instruction: 0xf7ff4620
    ec60:	ldmdami	r7!, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    ec64:			; <UNDEFINED> instruction: 0x46334937
    ec68:	addscs	r4, r9, #120, 8	; 0x78000000
    ec6c:	ldrbtmi	r3, [r9], #-156	; 0xffffff64
    ec70:			; <UNDEFINED> instruction: 0xf7f39500
    ec74:	strtmi	lr, [r8], -r6, lsr #25
    ec78:	pop	{r0, r1, ip, sp, pc}
    ec7c:	ldmdami	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ec80:	ldmdbmi	r2!, {sl, sp}
    ec84:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
    ec88:	umullscc	r2, ip, pc, r2	; <UNPREDICTABLE>
    ec8c:	strls	r4, [r0], #-1145	; 0xfffffb87
    ec90:	ldc	7, cr15, [r6], {243}	; 0xf3
    ec94:	andlt	r4, r3, r0, lsr #12
    ec98:	svchi	0x00f0e8bd
    ec9c:	vst2.8	{d20-d21}, [pc :128], ip
    eca0:	stmdbmi	ip!, {r9, ip, sp, lr}
    eca4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    eca8:			; <UNDEFINED> instruction: 0xf7f34605
    ecac:	strtmi	lr, [r0], -sl, asr #26
    ecb0:	ldc2	7, cr15, [ip], {255}	; 0xff
    ecb4:	stmdbmi	r9!, {r3, r5, fp, lr}
    ecb8:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
    ecbc:	umullscc	r2, ip, sp, r2
    ecc0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    ecc4:	ldcl	7, cr15, [ip], #-972	; 0xfffffc34
    ecc8:	andlt	r4, r3, r8, lsr #12
    eccc:	svchi	0x00f0e8bd
    ecd0:			; <UNDEFINED> instruction: 0xff46f7ff
    ecd4:	stmdacs	r0, {r3, r5, r8, sp, lr}
    ecd8:	stmdami	r1!, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    ecdc:	andvc	pc, r0, #1325400064	; 0x4f000000
    ece0:	ldrbtmi	r4, [r8], #-2336	; 0xfffff6e0
    ece4:			; <UNDEFINED> instruction: 0x46054479
    ece8:	stc	7, cr15, [sl, #-972]!	; 0xfffffc34
    ecec:	ldrtmi	r4, [r3], -r0, lsr #12
    ecf0:	addcs	r4, r5, #93323264	; 0x5900000
    ecf4:			; <UNDEFINED> instruction: 0xf7f39500
    ecf8:	strtmi	lr, [r8], -r4, ror #24
    ecfc:	ldmdami	sl, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ed00:	andvc	pc, r0, #1325400064	; 0x4f000000
    ed04:	ldrbtmi	r4, [r8], #-2329	; 0xfffff6e7
    ed08:			; <UNDEFINED> instruction: 0x46044479
    ed0c:	ldc	7, cr15, [r8, #-972]	; 0xfffffc34
    ed10:			; <UNDEFINED> instruction: 0x46334817
    ed14:	addcs	r4, ip, #376832	; 0x5c000
    ed18:	strls	r4, [r0], #-1144	; 0xfffffb88
    ed1c:	ldrbtmi	r3, [r9], #-156	; 0xffffff64
    ed20:	mcrr	7, 15, pc, lr, cr3	; <UNPREDICTABLE>
    ed24:	str	r4, [r7, r0, lsr #12]!
    ed28:	andeq	pc, r2, r4, asr #2
    ed2c:	andeq	r0, r0, r8, asr #4
    ed30:	andeq	r2, r1, r8
    ed34:	andeq	r1, r1, r6, lsl #31
    ed38:	andeq	r0, r3, r2, lsr #9
    ed3c:	andeq	r1, r1, r6, lsr pc
    ed40:	andeq	r1, r1, r8, ror pc
    ed44:	strdeq	r1, [r1], -r2
    ed48:	andeq	r1, r1, sl, asr pc
    ed4c:	ldrdeq	r1, [r1], -r4
    ed50:	andeq	r0, r3, r8, asr #8
    ed54:			; <UNDEFINED> instruction: 0x000102ba
    ed58:	andeq	r1, r1, r6, lsr #30
    ed5c:	andeq	r1, r1, r0, lsr #29
    ed60:	andeq	r0, r3, sl, lsl #8
    ed64:	andeq	r0, r1, ip, ror r2
    ed68:	andeq	r0, r3, r6, ror #7
    ed6c:	andeq	r0, r1, r8, asr r2
    ed70:	andeq	r1, r1, r8, asr #29
    ed74:	andeq	r1, r1, r2, asr #28
    ed78:			; <UNDEFINED> instruction: 0x4604b538
    ed7c:	vqdmulh.s<illegal width 8>	d20, d0, d11
    ed80:	sfmmi	f1, 4, [fp, #-28]	; 0xffffffe4
    ed84:	stmdami	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ed88:	ldmdbpl	fp, {r0, r1, r3, r8, fp, lr}^
    ed8c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    ed90:	ldmdavs	fp, {r3, r5, r7, ip, sp}
    ed94:	stc	7, cr15, [r8], #-972	; 0xfffffc34
    ed98:	stmdbmi	r8, {r2, r4, r5, r8, ip, sp, pc}
    ed9c:	pop	{r5, r9, sl, lr}
    eda0:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    eda4:	ldmdalt	sl, {r0, r1, r3, ip, sp, lr, pc}
    eda8:	svclt	0x0000bd38
    edac:	andeq	lr, r2, r4, lsl #31
    edb0:	andeq	r0, r0, r8, asr #4
    edb4:	andeq	r1, r1, r4, asr lr
    edb8:	ldrdeq	r1, [r1], -r2
    edbc:			; <UNDEFINED> instruction: 0xfffff847
    edc0:	svcvc	0x008ff5b0
    edc4:	vqadd.s8	d29, d0, d0
    edc8:	addsmi	r1, r8, #2080374784	; 0x7c000000
    edcc:			; <UNDEFINED> instruction: 0xf5b0d009
    edd0:	mulle	pc, r0, pc	; <UNPREDICTABLE>
    edd4:	msrne	CPSR_c, #64, 4
    edd8:	mulle	r8, r8, r2
    eddc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    ede0:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    ede4:			; <UNDEFINED> instruction: 0x47704478
    ede8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    edec:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    edf0:			; <UNDEFINED> instruction: 0x47704478
    edf4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    edf8:	svclt	0x00004770
    edfc:	strdeq	r1, [r1], -r2
    ee00:	andeq	r1, r1, r8, asr #27
    ee04:	andeq	r1, r1, lr, asr #27
    ee08:			; <UNDEFINED> instruction: 0x00011db0
    ee0c:	andeq	r1, r1, lr, asr #27
    ee10:	vqdmulh.s<illegal width 8>	q10, q0, q6
    ee14:	push	{r0, r4, r6, r9, ip}
    ee18:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    ee1c:	strmi	r4, [r7], -sl, asr #24
    ee20:	strmi	r4, [r8], sl, asr #16
    ee24:	addlt	r4, r3, sl, asr #18
    ee28:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    ee2c:	adcscc	r4, r8, r9, ror r4
    ee30:	ldrdge	pc, [r0], -r4
    ee34:			; <UNDEFINED> instruction: 0xf7f34653
    ee38:			; <UNDEFINED> instruction: 0xf8d7ebd8
    ee3c:			; <UNDEFINED> instruction: 0xf1bbb000
    ee40:	rsbsle	r0, sp, r0, lsl #30
    ee44:			; <UNDEFINED> instruction: 0xf10b2500
    ee48:	strbmi	r0, [r3], -r8, lsl #2
    ee4c:	addsvc	pc, r0, #1325400064	; 0x4f000000
    ee50:			; <UNDEFINED> instruction: 0xf7ff4638
    ee54:			; <UNDEFINED> instruction: 0xf8dbfe33
    ee58:	strmi	r9, [r5], #-16
    ee5c:	svceq	0x0000f1b9
    ee60:			; <UNDEFINED> instruction: 0xf109d037
    ee64:	strbmi	r0, [r3], -ip, lsl #2
    ee68:	addvc	pc, pc, #1325400064	; 0x4f000000
    ee6c:			; <UNDEFINED> instruction: 0xf7ff4638
    ee70:			; <UNDEFINED> instruction: 0xf8d9fe25
    ee74:	strmi	r4, [r5], #-20	; 0xffffffec
    ee78:	eor	fp, r5, r4, lsl r9
    ee7c:	tstlt	ip, #36, 16	; 0x240000
    ee80:	strbmi	r6, [r3], -r1, lsr #17
    ee84:	eorne	pc, r1, #64, 4
    ee88:			; <UNDEFINED> instruction: 0xf7ff4638
    ee8c:			; <UNDEFINED> instruction: 0x4643fe17
    ee90:	eorne	pc, r1, #64, 4
    ee94:	strmi	r6, [r6], -r1, ror #17
    ee98:			; <UNDEFINED> instruction: 0xf7ff4638
    ee9c:	stmdbvs	r3!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    eea0:			; <UNDEFINED> instruction: 0xf9b34435
    eea4:			; <UNDEFINED> instruction: 0xf5b2200c
    eea8:	strmi	r7, [r5], #-3969	; 0xfffff07f
    eeac:	ldmvs	r9, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    eeb0:	andsne	pc, pc, #64, 4
    eeb4:	ldrtmi	r4, [r8], -r3, asr #12
    eeb8:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
    eebc:	bicsle	r2, sp, r0, lsl #16
    eec0:	strcc	r6, [r1, #-2084]	; 0xfffff7dc
    eec4:	bicsle	r2, fp, r0, lsl #24
    eec8:	ldrdls	pc, [r0], -r9
    eecc:	svceq	0x0000f1b9
    eed0:			; <UNDEFINED> instruction: 0xf8dbd1c7
    eed4:			; <UNDEFINED> instruction: 0xf1bbb000
    eed8:			; <UNDEFINED> instruction: 0xd1b40f00
    eedc:			; <UNDEFINED> instruction: 0xb1a468bc
    eee0:			; <UNDEFINED> instruction: 0x3018f9b4
    eee4:	orrvc	pc, r5, #683671552	; 0x28c00000
    eee8:	stmdale	fp, {r0, r1, r8, r9, fp, sp}
    eeec:			; <UNDEFINED> instruction: 0xf003e8df
    eef0:	eoreq	r1, r5, #34, 30	; 0x88
    eef4:	andsne	pc, pc, #64, 4
    eef8:	strbmi	r6, [r3], -r1, lsr #18
    eefc:			; <UNDEFINED> instruction: 0xf7ff4638
    ef00:	strmi	pc, [r5], #-3549	; 0xfffff223
    ef04:	stccs	8, cr6, [r0], {36}	; 0x24
    ef08:	ldmdami	r2, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    ef0c:			; <UNDEFINED> instruction: 0xf585fab5
    ef10:			; <UNDEFINED> instruction: 0x46534911
    ef14:	stmdbeq	sp!, {r3, r4, r5, r6, sl, lr}^
    ef18:	ldrbtmi	r3, [r9], #-184	; 0xffffff48
    ef1c:	adcsvc	pc, pc, #1325400064	; 0x4f000000
    ef20:			; <UNDEFINED> instruction: 0xf7f39500
    ef24:			; <UNDEFINED> instruction: 0x4628edda
    ef28:	pop	{r0, r1, ip, sp, pc}
    ef2c:			; <UNDEFINED> instruction: 0xf44f8ff0
    ef30:			; <UNDEFINED> instruction: 0xe7e17290
    ef34:	addvc	pc, pc, #1325400064	; 0x4f000000
    ef38:	vaba.s8	q15, q8, q7
    ef3c:	ldrb	r1, [fp, r1, lsr #4]
    ef40:			; <UNDEFINED> instruction: 0xe7cb465d
    ef44:	andeq	lr, r2, lr, ror #29
    ef48:	andeq	r0, r0, r8, asr #4
    ef4c:			; <UNDEFINED> instruction: 0x00011db6
    ef50:	andeq	r1, r1, r4, lsr sp
    ef54:	andeq	r1, r1, ip, asr #25
    ef58:	andeq	r1, r1, r6, asr #24
    ef5c:	mvnsmi	lr, #737280	; 0xb4000
    ef60:	ldcmi	6, cr4, [pc], #-548	; ed44 <strspn@plt+0xc1cc>
    ef64:	blmi	ffb180 <strspn@plt+0xff8608>
    ef68:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    ef6c:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
    ef70:	stmiapl	r3!, {r4, r7, r9, sl, lr}^
    ef74:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    ef78:	strtmi	r2, [r8], -r8, asr #4
    ef7c:	bvs	16e02a4 <strspn@plt+0x16dd72c>
    ef80:			; <UNDEFINED> instruction: 0xf7f39303
    ef84:	ldmdavc	ip!, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    ef88:			; <UNDEFINED> instruction: 0xf1b49b03
    ef8c:	svclt	0x0018013d
    ef90:	stfcss	f2, [r0], {1}
    ef94:	tstcs	r0, r8, lsl #30
    ef98:	subsle	r2, r4, r0, lsl #18
    ef9c:	strtmi	r2, [r8], -r0, lsl #12
    efa0:	ldrtmi	r4, [r5], -r9, asr #12
    efa4:	strmi	lr, [r8, #10]
    efa8:			; <UNDEFINED> instruction: 0xf80ed941
    efac:	ldrbtmi	r2, [r1], -r1, lsl #22
    efb0:	svcmi	0x0001f817
    efb4:	svclt	0x00182c00
    efb8:	andsle	r2, r5, sp, lsr ip
    efbc:			; <UNDEFINED> instruction: 0xf1054404
    efc0:	strmi	r0, [lr], r6, lsl #24
    efc4:	stcvc	13, cr3, [r2], #-8
    efc8:	b	1099bcc <strspn@plt+0x1097054>
    efcc:	eorle	r1, r2, r6, lsl #13
    efd0:	svceq	0x0007f1bc
    efd4:	vpmax.s8	d15, d5, d22
    efd8:			; <UNDEFINED> instruction: 0xf817d8e5
    efdc:	strbtmi	r4, [r5], -r1, lsl #30
    efe0:	svclt	0x00182c00
    efe4:	mvnle	r2, sp, lsr ip
    efe8:	stmdble	r6, {r0, r1, r2, r8, sl, fp, sp}
    efec:	svclt	0x003c4541
    eff0:			; <UNDEFINED> instruction: 0xf505fa26
    eff4:	blpl	8d000 <strspn@plt+0x8a488>
    eff8:	bl	fe88389c <strspn@plt+0xfe880d24>
    effc:	ldmdbmi	ip, {r0, r3, sl}
    f000:	ldmdami	ip, {r2, r3, r4, r6, r9, sp}
    f004:	strls	r4, [r0], #-1145	; 0xfffffb87
    f008:			; <UNDEFINED> instruction: 0xf7f34478
    f00c:	strtmi	lr, [r0], -sl, ror #25
    f010:	pop	{r0, r2, ip, sp, pc}
    f014:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, pc}
    f018:	ldrbtcc	pc, [pc], #79	; f020 <strspn@plt+0xc4a8>	; <UNPREDICTABLE>
    f01c:	strls	r2, [r0], #-589	; 0xfffffdb3
    f020:			; <UNDEFINED> instruction: 0xf7f34479
    f024:			; <UNDEFINED> instruction: 0x4620ecde
    f028:	pop	{r0, r2, ip, sp, pc}
    f02c:	ldmdbmi	r3, {r4, r5, r6, r7, r8, r9, pc}
    f030:	ldrbtcc	pc, [pc], #79	; f038 <strspn@plt+0xc4c0>	; <UNPREDICTABLE>
    f034:	strls	r2, [r0], #-595	; 0xfffffdad
    f038:			; <UNDEFINED> instruction: 0xf7f34479
    f03c:			; <UNDEFINED> instruction: 0x4620ecd2
    f040:	pop	{r0, r2, ip, sp, pc}
    f044:			; <UNDEFINED> instruction: 0x460c83f0
    f048:	stmdbmi	sp, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f04c:	ldrbtcc	pc, [pc], #79	; f054 <strspn@plt+0xc4dc>	; <UNPREDICTABLE>
    f050:	subscs	r4, r9, #12, 16	; 0xc0000
    f054:	strls	r4, [r0], #-1145	; 0xfffffb87
    f058:			; <UNDEFINED> instruction: 0xf7f34478
    f05c:	strb	lr, [r2, r2, asr #25]!
    f060:	muleq	r2, lr, sp
    f064:	andeq	r0, r0, r8, asr #4
    f068:	andeq	r1, r1, r8, asr sp
    f06c:	andeq	r1, r1, r2, lsr sp
    f070:	andeq	r1, r1, r4, lsr #25
    f074:	andeq	r1, r1, r4, asr #25
    f078:	andeq	r1, r1, r8, lsl #25
    f07c:	andeq	r1, r1, r0, ror ip
    f080:	andeq	r1, r1, r4, asr ip
    f084:	andeq	r1, r1, r4, ror ip
    f088:	mvnsmi	lr, #737280	; 0xb4000
    f08c:	mrrcmi	6, 0, r4, r8, cr13
    f090:			; <UNDEFINED> instruction: 0xf8df4681
    f094:	addlt	ip, r3, r0, ror #2
    f098:	ldmdbmi	r7, {r2, r3, r4, r5, r6, sl, lr}^
    f09c:	rsbcs	r4, r7, #24117248	; 0x1700000
    f0a0:	andvs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    f0a4:			; <UNDEFINED> instruction: 0xf5014479
    f0a8:	ldmdbmi	r4, {r3, r7, ip, sp, lr}^
    f0ac:	ldrdhi	pc, [r4], -r6	; <UNPREDICTABLE>
    f0b0:			; <UNDEFINED> instruction: 0x461e4479
    f0b4:			; <UNDEFINED> instruction: 0xf7f34643
    f0b8:	vstrcs	s28, [r0, #-608]	; 0xfffffda0
    f0bc:			; <UNDEFINED> instruction: 0xf8dfd059
    f0c0:			; <UNDEFINED> instruction: 0xf04fe140
    f0c4:			; <UNDEFINED> instruction: 0xf1090c00
    f0c8:			; <UNDEFINED> instruction: 0x466430ff
    f0cc:	bl	204cc <strspn@plt+0x1d954>
    f0d0:	strbtmi	r0, [r5], -r5, lsl #18
    f0d4:	svccs	0x0001f810
    f0d8:	ldmdbne	fp!, {r3, sl, ip, sp}^
    f0dc:			; <UNDEFINED> instruction: 0x2c0cea42
    f0e0:	ldrmi	lr, [r5], -r0
    f0e4:	adcmi	r3, lr, #1536	; 0x600
    f0e8:			; <UNDEFINED> instruction: 0xf104fa2c
    f0ec:	andeq	pc, r1, #1073741825	; 0x40000001
    f0f0:	teqeq	pc, r1	; <UNPREDICTABLE>
    f0f4:	ldrbtmi	sp, [r1], #-2314	; 0xfffff6f6
    f0f8:			; <UNDEFINED> instruction: 0xf8912c05
    f0fc:			; <UNDEFINED> instruction: 0xf8031120
    f100:	stmiale	lr!, {r0, r8, r9, fp, ip}^
    f104:	andsle	r4, r2, r8, asr #10
    f108:			; <UNDEFINED> instruction: 0xe7e34615
    f10c:			; <UNDEFINED> instruction: 0xf04f483d
    f110:	ldmdbmi	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    f114:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
    f118:			; <UNDEFINED> instruction: 0xf5002270
    f11c:	ldrbtmi	r7, [r9], #-136	; 0xffffff78
    f120:			; <UNDEFINED> instruction: 0xf7f39500
    f124:			; <UNDEFINED> instruction: 0x4628ec5e
    f128:	pop	{r0, r1, ip, sp, pc}
    f12c:	stccs	3, cr8, [r0], {240}	; 0xf0
    f130:	addsmi	sp, r6, #63	; 0x3f
    f134:	streq	pc, [r6], #-452	; 0xfffffe3c
    f138:	vst1.8	{d15-d16}, [r4], ip
    f13c:			; <UNDEFINED> instruction: 0xf004d93b
    f140:	strcc	r0, [r2, #-1087]	; 0xfffffbc1
    f144:			; <UNDEFINED> instruction: 0xf8944474
    f148:	ldrtpl	r3, [fp], #288	; 0x120
    f14c:	andsle	r0, r0, fp, lsr #15
    f150:	ldmdble	sp!, {r1, r2, r3, r5, r7, r9, lr}
    f154:	ldmibne	sl!, {r0, r8, sl, fp, ip, sp}
    f158:	bcc	5574c <strspn@plt+0x52bd4>
    f15c:	andeq	pc, r2, r7, asr #3
    f160:	and	r2, r1, sp, lsr r1
    f164:	mlasle	r3, r3, r2, r4
    f168:			; <UNDEFINED> instruction: 0xf80318c5
    f16c:	streq	r1, [ip, r1, lsl #30]!
    f170:	adcmi	sp, lr, #248, 2	; 0x3e
    f174:	stmdami	r5!, {r1, r2, r3, r8, fp, ip, lr, pc}
    f178:	stmdbmi	r5!, {r9, sp}
    f17c:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
    f180:			; <UNDEFINED> instruction: 0xf5009500
    f184:	ldrbpl	r7, [sl, #-136]!	; 0xffffff78
    f188:	addcs	r4, r2, #2030043136	; 0x79000000
    f18c:	stc	7, cr15, [r8], #-972	; 0xfffffc34
    f190:	strb	r4, [r9, r8, lsr #12]
    f194:			; <UNDEFINED> instruction: 0xf04f491f
    f198:			; <UNDEFINED> instruction: 0x464335ff
    f19c:	ldrbtmi	r2, [r9], #-640	; 0xfffffd80
    f1a0:			; <UNDEFINED> instruction: 0xf5019500
    f1a4:	ldmdbmi	ip, {r3, r7, ip, sp, lr}
    f1a8:			; <UNDEFINED> instruction: 0xf7f34479
    f1ac:			; <UNDEFINED> instruction: 0x4628ec1a
    f1b0:			; <UNDEFINED> instruction: 0x4615e7ba
    f1b4:	ldmdbmi	r9, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    f1b8:	addvc	pc, r8, lr, lsl #10
    f1bc:	ldrbcc	pc, [pc, #79]!	; f213 <strspn@plt+0xc69b>	; <UNPREDICTABLE>
    f1c0:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    f1c4:	strls	r2, [r0, #-631]	; 0xfffffd89
    f1c8:	stc	7, cr15, [sl], {243}	; 0xf3
    f1cc:	str	r4, [fp, r8, lsr #12]!
    f1d0:			; <UNDEFINED> instruction: 0xf04f4813
    f1d4:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    f1d8:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
    f1dc:			; <UNDEFINED> instruction: 0xf500227c
    f1e0:	ldrbtmi	r7, [r9], #-136	; 0xffffff78
    f1e4:			; <UNDEFINED> instruction: 0xf7f39500
    f1e8:			; <UNDEFINED> instruction: 0x4628ebfc
    f1ec:	svclt	0x0000e79c
    f1f0:	andeq	lr, r2, r0, ror ip
    f1f4:	andeq	r0, r0, r8, asr #4
    f1f8:	andeq	r1, r1, r8, lsr #24
    f1fc:	strdeq	r1, [r1], -r8
    f200:	andeq	r1, r1, r0, lsl #24
    f204:			; <UNDEFINED> instruction: 0x00011bb6
    f208:	andeq	r1, r1, sl, lsl #23
    f20c:	andeq	r1, r1, lr, asr #22
    f210:	andeq	r1, r1, r0, lsr #22
    f214:	andeq	r1, r1, lr, lsr #22
    f218:	andeq	r1, r1, r0, lsl #22
    f21c:	andeq	r1, r1, r6, ror #21
    f220:	strdeq	r1, [r1], -r2
    f224:	andeq	r1, r1, r6, asr #21
    f228:			; <UNDEFINED> instruction: 0xf44f4b17
    f22c:	ldrblt	r7, [r0, #-709]!	; 0xfffffd3b
    f230:	cfldrsmi	mvf4, [r6, #-492]	; 0xfffffe14
    f234:	cdpmi	0, 1, cr11, cr6, cr4, {4}
    f238:	ldmdbmi	r6, {r2, r9, sl, lr}
    f23c:	ldrbtmi	r5, [lr], #-2395	; 0xfffff6a5
    f240:	tstls	r3, r9, ror r4
    f244:	ldmvs	fp, {r4, r5, r9, sl, lr}^
    f248:			; <UNDEFINED> instruction: 0xf7f39302
    f24c:	stmdbvs	r2!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    f250:	ldrdcc	lr, [r2, -sp]
    f254:			; <UNDEFINED> instruction: 0xf104b182
    f258:	stmib	sp, {r2, r4}^
    f25c:	ldrmi	r3, [r0, r2, lsl #2]
    f260:	stmdbls	r3, {r1, r8, r9, fp, ip, pc}
    f264:	sbcvc	pc, r7, #1325400064	; 0x4f000000
    f268:	andls	r4, r0, r4, lsl #12
    f26c:			; <UNDEFINED> instruction: 0xf7f34630
    f270:	strtmi	lr, [r0], -ip, lsr #23
    f274:	ldcllt	0, cr11, [r0, #-16]!
    f278:	ldrtmi	r2, [r0], -r1, lsl #8
    f27c:	addne	pc, sp, #64, 4
    f280:			; <UNDEFINED> instruction: 0xf7f39400
    f284:	ldrb	lr, [r4, r2, lsr #23]!
    f288:	ldrdeq	lr, [r2], -r8
    f28c:	andeq	r0, r0, r8, asr #4
    f290:	andeq	r3, r1, r2, lsl #26
    f294:	andeq	r1, r1, ip, ror #23
    f298:	ldrbmi	lr, [r0, sp, lsr #18]!
    f29c:	mcrrmi	6, 0, r4, r6, cr6
    f2a0:	stclmi	6, cr4, [r6, #-548]	; 0xfffffddc
    f2a4:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
    f2a8:	stmdbmi	r6, {r0, r2, r6, fp, lr}^
    f2ac:	stmdbpl	r5!, {r4, r7, r9, sl, lr}^
    f2b0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    f2b4:	sbcscs	r3, pc, #16
    f2b8:			; <UNDEFINED> instruction: 0xf8d5461f
    f2bc:	stclmi	0, cr10, [r2, #-48]	; 0xffffffd0
    f2c0:			; <UNDEFINED> instruction: 0x4653447d
    f2c4:	ldmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2c8:	biclt	r6, r1, r9, lsr #16
    f2cc:	and	r2, r3, r0, lsl #8
    f2d0:	svcne	0x001cf855
    f2d4:	orrslt	r3, r1, r1, lsl #8
    f2d8:			; <UNDEFINED> instruction: 0xf7f34630
    f2dc:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    f2e0:	ldmdami	sl!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f2e4:	ldmdbmi	sl!, {r0, r1, r4, r6, r9, sl, lr}
    f2e8:	ldrbtmi	r2, [r8], #-739	; 0xfffffd1d
    f2ec:	andscc	r9, r0, r0, lsl #8
    f2f0:			; <UNDEFINED> instruction: 0xf7f34479
    f2f4:			; <UNDEFINED> instruction: 0x4620ebf2
    f2f8:	pop	{r1, r2, ip, sp, pc}
    f2fc:	ldrshlt	r8, [pc, #-112]	; f294 <strspn@plt+0xc71c>
    f300:			; <UNDEFINED> instruction: 0xf04f4834
    f304:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    f308:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
    f30c:	andscc	r2, r0, lr, ror #5
    f310:	strls	r4, [r0], #-1145	; 0xfffffb87
    f314:	bl	ff84d2e8 <strspn@plt+0xff84a770>
    f318:	andlt	r4, r6, r0, lsr #12
    f31c:			; <UNDEFINED> instruction: 0x87f0e8bd
    f320:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    f324:	blcc	feb4d678 <strspn@plt+0xfeb4ab00>
    f328:	mvnle	r2, r0, lsl #22
    f32c:	svceq	0x0000f1b8
    f330:	msreq	CPSR_xc, #74	; 0x4a
    f334:	ldcle	3, cr9, [pc, #-20]	; f328 <strspn@plt+0xc7b0>
    f338:	stcmi	13, cr4, [sl], #-164	; 0xffffff5c
    f33c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    f340:	strtmi	r4, [r0], -r9, lsr #12
    f344:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f348:	blls	1617ec <strspn@plt+0x15ec74>
    f34c:	ldrbtmi	r2, [r9], #-743	; 0xfffffd19
    f350:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    f354:	andls	r9, r0, r1, lsl #16
    f358:	andseq	pc, r0, r1, lsl #2
    f35c:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    f360:	b	ff8cd334 <strspn@plt+0xff8ca7bc>
    f364:	strtmi	r4, [r0], -r9, lsr #12
    f368:	stmia	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f36c:			; <UNDEFINED> instruction: 0x46424633
    f370:			; <UNDEFINED> instruction: 0xf7f34649
    f374:			; <UNDEFINED> instruction: 0xe7c3e958
    f378:	ldcmi	13, cr4, [lr], {29}
    f37c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    f380:	strtmi	r4, [r0], -r9, lsr #12
    f384:	ldm	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f388:	blls	1617fc <strspn@plt+0x15ec84>
    f38c:	ldrbtmi	r2, [r9], #-746	; 0xfffffd16
    f390:			; <UNDEFINED> instruction: 0xf8cd9602
    f394:	andls	r9, r0, r4
    f398:	andseq	pc, r0, r1, lsl #2
    f39c:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    f3a0:	b	ff0cd374 <strspn@plt+0xff0ca7fc>
    f3a4:	strtmi	r4, [r0], -r9, lsr #12
    f3a8:	stmia	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3ac:			; <UNDEFINED> instruction: 0x46494632
    f3b0:	ldmdb	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f3b4:	svclt	0x0000e7a4
    f3b8:	andeq	lr, r2, r2, ror #20
    f3bc:	andeq	r0, r0, r8, asr #4
    f3c0:	muleq	r1, r0, ip
    f3c4:	andeq	r1, r1, sl, ror fp
    f3c8:	andeq	lr, r2, ip, lsr #30
    f3cc:	andeq	r3, r1, r6, asr ip
    f3d0:	andeq	r1, r1, ip, lsr fp
    f3d4:	andeq	r3, r1, r6, lsr ip
    f3d8:	andeq	r1, r1, ip, lsl fp
    f3dc:	andeq	lr, r2, sl, asr #29
    f3e0:	andeq	r1, r1, r4, lsl fp
    f3e4:	andeq	r1, r1, sl, ror #31
    f3e8:	strdeq	r3, [r1], -r2
    f3ec:	andeq	r1, r1, lr, asr #21
    f3f0:	strdeq	r1, [r1], -r8
    f3f4:	andeq	r1, r1, sl, lsr #31
    f3f8:			; <UNDEFINED> instruction: 0x00013bb2
    f3fc:	andeq	r1, r1, lr, lsl #21
    f400:	vqdmulh.s<illegal width 8>	d20, d0, d26
    f404:	push	{r0, r1, r5, r6, r7, r9, ip, sp}
    f408:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    f40c:	strmi	r4, [r5], -r8, lsr #30
    f410:	stcmi	6, cr4, [r8], #-96	; 0xffffffa0
    f414:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    f418:	ldmibpl	fp, {r1, r7, ip, sp, pc}^
    f41c:	ldrbtmi	r4, [r8], #1148	; 0x47c
    f420:	strmi	r3, [lr], -r0, lsr #8
    f424:			; <UNDEFINED> instruction: 0x462068df
    f428:	ldrtmi	r4, [fp], -r1, asr #12
    f42c:	ldm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f430:	stcmi	3, cr11, [r2], #-532	; 0xfffffdec
    f434:			; <UNDEFINED> instruction: 0xf504447c
    f438:	stmdavs	r1!, {r1, r4, r6, sl, sp, lr}
    f43c:	ands	fp, r9, r9, lsl r9
    f440:	svcne	0x0008f854
    f444:			; <UNDEFINED> instruction: 0x4628b1b1
    f448:	stm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f44c:	mvnsle	r2, r0, lsl #16
    f450:	strcs	r6, [r1], #-2145	; 0xfffff79f
    f454:			; <UNDEFINED> instruction: 0x463b481a
    f458:	vst3.8	{d25-d27}, [pc], r0
    f45c:	eorsvs	r7, r1, fp, ror r2
    f460:	ldmdbmi	r8, {r3, r4, r5, r6, sl, lr}
    f464:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
    f468:	b	febcd43c <strspn@plt+0xfebca8c4>
    f46c:	andlt	r4, r2, r0, lsr #12
    f470:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f474:	strcs	r4, [r0], #-2068	; 0xfffff7ec
    f478:			; <UNDEFINED> instruction: 0x463b4914
    f47c:	vqshl.s8	q10, q12, q0
    f480:	eorcc	r3, r0, pc, ror #5
    f484:	strls	r4, [r0], #-1145	; 0xfffffb87
    f488:	b	fe7cd45c <strspn@plt+0xfe7ca8e4>
    f48c:	andlt	r4, r2, r0, lsr #12
    f490:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f494:	eorsvs	r4, r5, r0, lsr #12
    f498:	ldrtmi	r2, [fp], -r1, lsl #8
    f49c:	vmax.s8	q10, q0, <illegal reg q0.5>
    f4a0:	strls	r3, [r0], #-743	; 0xfffffd19
    f4a4:	b	fe44d478 <strspn@plt+0xfe44a900>
    f4a8:	strb	r4, [r0, r0, lsr #12]!
    f4ac:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
    f4b0:	andeq	r0, r0, r8, asr #4
    f4b4:	andeq	r3, r1, r4, lsr #22
    f4b8:	andeq	r1, r1, lr, lsl #20
    f4bc:			; <UNDEFINED> instruction: 0x0002edb8
    f4c0:	andeq	r3, r1, r0, ror #21
    f4c4:	andeq	r1, r1, r6, asr #19
    f4c8:	andeq	r3, r1, r4, asr #21
    f4cc:	andeq	r1, r1, r8, lsr #19
    f4d0:	vqdmulh.s<illegal width 8>	d20, d0, d27
    f4d4:	push	{r0, r9, lr}
    f4d8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    f4dc:	strmi	r4, [r5], -r9, lsr #30
    f4e0:	stcmi	6, cr4, [r9], #-96	; 0xffffffa0
    f4e4:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    f4e8:	ldmibpl	fp, {r1, r7, ip, sp, pc}^
    f4ec:	ldrbtmi	r4, [r8], #1148	; 0x47c
    f4f0:			; <UNDEFINED> instruction: 0x460e3430
    f4f4:			; <UNDEFINED> instruction: 0x462068df
    f4f8:	ldrtmi	r4, [fp], -r1, asr #12
    f4fc:	ldmda	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f500:	stcmi	3, cr11, [r3], #-532	; 0xfffffdec
    f504:			; <UNDEFINED> instruction: 0xf604447c
    f508:	stmdavs	r1!, {r3, r7, sl, ip, lr}
    f50c:	ands	fp, r9, r9, lsl r9
    f510:	svcne	0x0008f854
    f514:			; <UNDEFINED> instruction: 0x4628b1b1
    f518:	stmda	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f51c:	mvnsle	r2, r0, lsl #16
    f520:	strcs	r6, [r1], #-2145	; 0xfffff79f
    f524:			; <UNDEFINED> instruction: 0x463b481b
    f528:	vshl.s8	d25, d0, d0
    f52c:	eorsvs	r4, r1, sl, lsl #4
    f530:	ldmdbmi	r9, {r3, r4, r5, r6, sl, lr}
    f534:	ldrbtmi	r3, [r9], #-48	; 0xffffffd0
    f538:	b	11cd50c <strspn@plt+0x11ca994>
    f53c:	andlt	r4, r2, r0, lsr #12
    f540:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f544:	strcs	r4, [r0], #-2069	; 0xfffff7eb
    f548:			; <UNDEFINED> instruction: 0x463b4915
    f54c:	vqshl.s8	q10, q12, q0
    f550:	eorscc	r4, r0, sp, lsl #4
    f554:	strls	r4, [r0], #-1145	; 0xfffffb87
    f558:	b	dcd52c <strspn@plt+0xdca9b4>
    f55c:	andlt	r4, r2, r0, lsr #12
    f560:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f564:			; <UNDEFINED> instruction: 0xf04f4620
    f568:	strcs	r3, [r1], #-767	; 0xfffffd01
    f56c:			; <UNDEFINED> instruction: 0x463b6032
    f570:	vmax.s8	q10, q0, <illegal reg q0.5>
    f574:	strls	r4, [r0], #-517	; 0xfffffdfb
    f578:	b	9cd54c <strspn@plt+0x9ca9d4>
    f57c:	ldrb	r4, [lr, r0, lsr #12]
    f580:	andeq	lr, r2, lr, lsr #16
    f584:	andeq	r0, r0, r8, asr #4
    f588:	andeq	r3, r1, r4, asr sl
    f58c:	andeq	r1, r1, lr, lsr r9
    f590:	andeq	lr, r2, r8, ror #25
    f594:	andeq	r3, r1, r0, lsl sl
    f598:	strdeq	r1, [r1], -r6
    f59c:	strdeq	r3, [r1], -r4
    f5a0:	ldrdeq	r1, [r1], -r8
    f5a4:			; <UNDEFINED> instruction: 0x4605b5f0
    f5a8:			; <UNDEFINED> instruction: 0x460e4f1f
    f5ac:	addlt	r4, r3, pc, lsl fp
    f5b0:	ldmdami	pc, {r0, r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    f5b4:			; <UNDEFINED> instruction: 0x4614491f
    f5b8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    f5bc:	subcc	r4, r0, r9, ror r4
    f5c0:	rsbvc	pc, r8, #1325400064	; 0x4f000000
    f5c4:			; <UNDEFINED> instruction: 0x463b68df
    f5c8:	stmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5cc:	stmdavs	r0!, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    f5d0:	ands	fp, sl, r8, lsl r9
    f5d4:	svceq	0x0008f854
    f5d8:			; <UNDEFINED> instruction: 0x4629b1b8
    f5dc:	svc	0x00c0f7f2
    f5e0:	mvnsle	r2, r0, lsl #16
    f5e4:	eorsvs	r6, r3, r3, ror #16
    f5e8:	strcs	r4, [r1], #-2067	; 0xfffff7ed
    f5ec:			; <UNDEFINED> instruction: 0x463b4913
    f5f0:	vqshl.s8	q10, q12, q0
    f5f4:	strhcc	r3, [r0], #-35	; 0xffffffdd
    f5f8:	strls	r4, [r0], #-1145	; 0xfffffb87
    f5fc:	stmib	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f600:	andlt	r4, r3, r0, lsr #12
    f604:	ldrshtvs	fp, [r5], -r0
    f608:	stmdami	sp, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f60c:	stmdbmi	sp, {sl, sp}
    f610:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    f614:	adcscc	pc, r1, #64, 4
    f618:	ldrbtmi	r3, [r9], #-64	; 0xffffffc0
    f61c:			; <UNDEFINED> instruction: 0xf7f39400
    f620:			; <UNDEFINED> instruction: 0x4620e9d4
    f624:	svclt	0x0000e7ed
    f628:	andeq	lr, r2, r8, asr r7
    f62c:	andeq	r0, r0, r8, asr #4
    f630:	andeq	r3, r1, r6, lsl #19
    f634:	andeq	r1, r1, r0, ror r8
    f638:	andeq	r3, r1, r0, asr r9
    f63c:	andeq	r1, r1, r4, lsr r8
    f640:	andeq	r3, r1, lr, lsr #18
    f644:	andeq	r1, r1, r2, lsl r8
    f648:	vpadd.i8	d20, d0, d28
    f64c:	ldrblt	r2, [r0, #-678]!	; 0xfffffd5a
    f650:	cfldrsmi	mvf4, [fp, #-492]!	; 0xfffffe14
    f654:	ldmdami	fp!, {r2, r9, sl, lr}
    f658:	ldmdbmi	fp!, {r1, r2, r3, r9, sl, lr}
    f65c:	ldmdbpl	sp, {r2, r7, ip, sp, pc}^
    f660:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    f664:	stmiavs	fp!, {r2, r3, r6, ip, sp}^
    f668:			; <UNDEFINED> instruction: 0xf7f29303
    f66c:			; <UNDEFINED> instruction: 0xf9b4efbe
    f670:	vld4.8	{d18-d21}, [pc], r0
    f674:	blls	ee88c <strspn@plt+0xebd14>
    f678:	bcs	120808 <strspn@plt+0x11dc90>
    f67c:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f680:	andcs	pc, r3, #2
    f684:	andseq	r4, r3, r1, lsr r0
    f688:	strble	r0, [r9], #-2037	; 0xfffff80b
    f68c:	strcs	r4, [r0], #-2095	; 0xfffff7d1
    f690:	vmla.i8	d20, d0, d31
    f694:	ldrbtmi	r2, [r8], #-702	; 0xfffffd42
    f698:	subcc	r9, ip, r0, lsl #8
    f69c:			; <UNDEFINED> instruction: 0xf7f34479
    f6a0:			; <UNDEFINED> instruction: 0x4620e994
    f6a4:	ldcllt	0, cr11, [r0, #-16]!
    f6a8:	strble	r0, [pc, #1778]!	; fda2 <strspn@plt+0xd22a>
    f6ac:	strcs	r4, [r1], #-2089	; 0xfffff7d7
    f6b0:	vmla.i8	d20, d0, d25
    f6b4:	ldrbtmi	r2, [r8], #-699	; 0xfffffd45
    f6b8:	subcc	r9, ip, r0, lsl #8
    f6bc:			; <UNDEFINED> instruction: 0xf7f34479
    f6c0:	strtmi	lr, [r0], -r4, lsl #19
    f6c4:	ldreq	lr, [r1, lr, ror #15]!
    f6c8:	stmdami	r4!, {r5, r6, r7, r8, sl, ip, lr, pc}
    f6cc:	stmdbmi	r4!, {r0, sl, sp}
    f6d0:	adcscs	pc, r7, #64, 4
    f6d4:	strls	r4, [r0], #-1144	; 0xfffffb88
    f6d8:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
    f6dc:	ldmdb	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f6e0:	ldrb	r4, [pc, r0, lsr #12]
    f6e4:	ldrble	r0, [r1, #1908]	; 0x774
    f6e8:	strcs	r4, [r1], #-2078	; 0xfffff7e2
    f6ec:	vmul.i8	d20, d0, d14
    f6f0:	ldrbtmi	r2, [r8], #-687	; 0xfffffd51
    f6f4:	subcc	r9, ip, r0, lsl #8
    f6f8:			; <UNDEFINED> instruction: 0xf7f34479
    f6fc:	strtmi	lr, [r0], -r6, ror #18
    f700:			; <UNDEFINED> instruction: 0x0730e7d0
    f704:	ldmdami	r9, {r1, r6, r7, r8, sl, ip, lr, pc}
    f708:	ldmdbmi	r9, {r0, sl, sp}
    f70c:	adcscs	pc, r3, #64, 4
    f710:	strls	r4, [r0], #-1144	; 0xfffffb88
    f714:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
    f718:	ldmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f71c:	strb	r4, [r1, r0, lsr #12]
    f720:	strcs	r4, [r1], #-2068	; 0xfffff7ec
    f724:	vmul.i8	d20, d0, d4
    f728:	ldrbtmi	r2, [r8], #-683	; 0xfffffd55
    f72c:	subcc	r9, ip, r0, lsl #8
    f730:			; <UNDEFINED> instruction: 0xf7f34479
    f734:	strtmi	lr, [r0], -sl, asr #18
    f738:	svclt	0x0000e7b4
    f73c:			; <UNDEFINED> instruction: 0x0002e6b8
    f740:	andeq	r0, r0, r8, asr #4
    f744:	andeq	r3, r1, r0, ror #17
    f748:	andeq	r1, r1, sl, asr #15
    f74c:	andeq	r3, r1, sl, lsr #17
    f750:	muleq	r1, r0, r7
    f754:	andeq	r3, r1, sl, lsl #17
    f758:	andeq	r1, r1, r0, ror r7
    f75c:	andeq	r3, r1, ip, ror #16
    f760:	andeq	r1, r1, r2, asr r7
    f764:	andeq	r3, r1, lr, asr #16
    f768:	andeq	r1, r1, r4, lsr r7
    f76c:	andeq	r3, r1, r0, lsr r8
    f770:	andeq	r1, r1, r6, lsl r7
    f774:	andeq	r3, r1, r6, lsl r8
    f778:	strdeq	r1, [r1], -ip
    f77c:	svcmi	0x00f0e92d
    f780:	stclmi	6, cr4, [r9], #-24	; 0xffffffe8
    f784:	svcmi	0x0069460d
    f788:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    f78c:	stmdbmi	r9!, {r3, r5, r6, fp, lr}^
    f790:	stmibpl	r7!, {r0, r3, r4, r7, r9, sl, lr}^
    f794:	addlt	r4, r7, r8, ror r4
    f798:	ldrbtmi	r3, [r9], #-100	; 0xffffff9c
    f79c:	submi	pc, sl, #64, 4
    f7a0:	ldrdge	pc, [ip], -r7
    f7a4:			; <UNDEFINED> instruction: 0xf7f24653
    f7a8:			; <UNDEFINED> instruction: 0xf1b9ef20
    f7ac:			; <UNDEFINED> instruction: 0xf8d80f02
    f7b0:	eorsle	r4, r8, r0
    f7b4:	orrlt	r9, ip, r5, lsl #8
    f7b8:			; <UNDEFINED> instruction: 0xf8d42700
    f7bc:	strtmi	fp, [sl], -r4
    f7c0:			; <UNDEFINED> instruction: 0x46584631
    f7c4:	stmib	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f7c8:			; <UNDEFINED> instruction: 0xf81bb918
    f7cc:	bcs	177e8 <strspn@plt+0x14c70>
    f7d0:	stmdavs	r3!, {r0, r1, r2, r6, ip, lr, pc}
    f7d4:	ldrmi	r4, [ip], -r7, lsr #12
    f7d8:	mvnle	r2, r0, lsl #22
    f7dc:	svceq	0x0000f1b9
    f7e0:	tstcs	r8, r1, lsl r1
    f7e4:			; <UNDEFINED> instruction: 0xf7f22001
    f7e8:			; <UNDEFINED> instruction: 0x4607ee9c
    f7ec:	subsle	r2, r9, r0, lsl #16
    f7f0:	ldrtmi	r4, [r0], -r9, lsr #12
    f7f4:	svc	0x0004f7f2
    f7f8:	stmdacs	r0, {r3, r4, r5, r6, sp, lr}
    f7fc:	blls	18394c <strspn@plt+0x180dd4>
    f800:	andvc	pc, r0, r8, asr #17
    f804:	stmdami	ip, {r0, r1, r3, r4, r5, sp, lr}^
    f808:	stmdbmi	ip, {r0, sl, sp}^
    f80c:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
    f810:	rsbsmi	pc, r1, #64, 4
    f814:	ldrbtmi	r3, [r9], #-100	; 0xffffff9c
    f818:			; <UNDEFINED> instruction: 0xf7f39400
    f81c:			; <UNDEFINED> instruction: 0x4620e8d6
    f820:	pop	{r0, r1, r2, ip, sp, pc}
    f824:	strdlt	r8, [r4, #-240]!	; 0xffffff10
    f828:	ldrdcc	lr, [r0], -r4
    f82c:	andcc	pc, r0, r8, asr #17
    f830:	mrc	7, 6, APSR_nzcv, cr4, cr2, {7}
    f834:			; <UNDEFINED> instruction: 0xf7f24620
    f838:			; <UNDEFINED> instruction: 0xf8d8eed2
    f83c:	stccs	0, cr4, [r0], {-0}
    f840:	ldmdami	pc!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    f844:	ldmdbmi	pc!, {r0, sl, sp}	; <UNPREDICTABLE>
    f848:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
    f84c:	subsmi	pc, r2, #64, 4
    f850:	ldrbtmi	r3, [r9], #-100	; 0xffffff9c
    f854:			; <UNDEFINED> instruction: 0xf7f39400
    f858:			; <UNDEFINED> instruction: 0x4620e8b8
    f85c:	pop	{r0, r1, r2, ip, sp, pc}
    f860:			; <UNDEFINED> instruction: 0xf1b98ff0
    f864:	andle	r0, pc, r0, lsl #30
    f868:	ldmdavs	sl!, {r0, r1, r2, r3, r6, r8, ip, sp, pc}
    f86c:	eorsvs	r6, sl, r2, lsl r8
    f870:			; <UNDEFINED> instruction: 0xf7f24658
    f874:			; <UNDEFINED> instruction: 0x4620eeb4
    f878:	mrc	7, 5, APSR_nzcv, cr0, cr2, {7}
    f87c:	blls	189790 <strspn@plt+0x186c18>
    f880:			; <UNDEFINED> instruction: 0xf8c8681a
    f884:	ldrb	r2, [r3, r0]!
    f888:	strcs	r4, [r1], #-2095	; 0xfffff7d1
    f88c:	ldrbmi	r4, [r3], -pc, lsr #18
    f890:	vqshl.s8	q10, q12, q0
    f894:	rsbcc	r4, r4, r9, asr r2
    f898:	strls	r4, [r0], #-1145	; 0xfffffb87
    f89c:	ldm	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8a0:	ldr	r4, [sp, r0, lsr #12]!
    f8a4:	ldrdlt	pc, [r8], pc	; <UNPREDICTABLE>
    f8a8:	cdpmi	4, 2, cr2, cr10, cr0, {0}
    f8ac:	blmi	aa0ca0 <strspn@plt+0xa9e128>
    f8b0:			; <UNDEFINED> instruction: 0xf8df447e
    f8b4:	ldrbmi	r9, [r9], -r8, lsr #1
    f8b8:			; <UNDEFINED> instruction: 0x4630447b
    f8bc:			; <UNDEFINED> instruction: 0xf7f29305
    f8c0:	ldrbtmi	lr, [r9], #3644	; 0xe3c
    f8c4:	strbmi	r4, [r9], -r6, lsr #26
    f8c8:	strbcc	r4, [r4, #-1149]!	; 0xfffffb83
    f8cc:	ldrtmi	r4, [r0], -r0, lsl #13
    f8d0:	mrc	7, 1, APSR_nzcv, cr2, cr2, {7}
    f8d4:	vqdmulh.s<illegal width 8>	d25, d0, d5
    f8d8:			; <UNDEFINED> instruction: 0xf8cd426b
    f8dc:	ldrmi	r8, [r9], -r0
    f8e0:			; <UNDEFINED> instruction: 0xf04a4698
    f8e4:	stmib	sp, {r0, r1, r5, r8, r9}^
    f8e8:	strtmi	r5, [r8], -r1
    f8ec:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8f0:			; <UNDEFINED> instruction: 0x46304659
    f8f4:	mcr	7, 1, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f8f8:	strmi	r4, [r1], r9, asr #12
    f8fc:			; <UNDEFINED> instruction: 0xf7f24630
    f900:			; <UNDEFINED> instruction: 0x4629ee1c
    f904:	strbmi	r4, [r8], -r2, lsl #12
    f908:	mcr	7, 4, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    f90c:			; <UNDEFINED> instruction: 0xf7f24638
    f910:	strtmi	lr, [r8], -r6, ror #28
    f914:	ldrbmi	r4, [r3], -r1, asr #12
    f918:	rsbmi	pc, sp, #64, 4
    f91c:			; <UNDEFINED> instruction: 0xf7f39400
    f920:			; <UNDEFINED> instruction: 0x4620e854
    f924:	svclt	0x0000e77c
    f928:	andeq	lr, r2, lr, ror r5
    f92c:	andeq	r0, r0, r8, asr #4
    f930:	andeq	r3, r1, ip, lsr #15
    f934:	muleq	r1, r2, r6
    f938:	andeq	r3, r1, r2, lsr r7
    f93c:	andeq	r1, r1, r6, lsl r6
    f940:	strdeq	r3, [r1], -r6
    f944:	ldrdeq	r1, [r1], -sl
    f948:			; <UNDEFINED> instruction: 0x000136b0
    f94c:	muleq	r1, r4, r5
    f950:	ldrdeq	pc, [r0], -r0
    f954:	andeq	r1, r1, r8, ror sl
    f958:	andeq	r1, r1, r4, ror r5
    f95c:	muleq	r0, lr, r6
    f960:	andeq	r3, r1, r8, ror r6
    f964:	stmdacs	r3, {r6, r7, r9, ip, sp, pc}
    f968:			; <UNDEFINED> instruction: 0x460cb510
    f96c:	stmdacs	r6, {r0, r1, r3, ip, lr, pc}
    f970:	tstcs	r0, r5, lsl #2
    f974:	strmi	r2, [r8], -r2, lsl #6
    f978:			; <UNDEFINED> instruction: 0xf7ff4622
    f97c:	movwcs	pc, #3839	; 0xeff	; <UNPREDICTABLE>
    f980:	rsbvs	r6, r3, r3, lsr #32
    f984:	stmdavs	r8, {r4, r8, sl, fp, ip, sp, pc}
    f988:	mcr	7, 1, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
    f98c:	eorvs	r2, r3, r0, lsl #6
    f990:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
    f994:	svcmi	0x00f0e92d
    f998:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    f99c:			; <UNDEFINED> instruction: 0xf8df8b02
    f9a0:			; <UNDEFINED> instruction: 0xf8df5cfc
    f9a4:	ldrbtmi	r4, [sp], #-3324	; 0xfffff304
    f9a8:	ldclgt	8, cr15, [r8], #892	; 0x37c
    f9ac:			; <UNDEFINED> instruction: 0xf8dfb091
    f9b0:	stmdbpl	ip!, {r3, r4, r5, r6, r7, sl, fp, sp, lr}
    f9b4:			; <UNDEFINED> instruction: 0xf8df44fc
    f9b8:			; <UNDEFINED> instruction: 0x46058cf4
    f9bc:	strls	r6, [pc], #-2084	; f9c4 <strspn@plt+0xce4c>
    f9c0:	streq	pc, [r0], #-79	; 0xffffffb1
    f9c4:	stclls	8, cr15, [r8], #892	; 0x37c
    f9c8:			; <UNDEFINED> instruction: 0x460c44f8
    f9cc:	andvc	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    f9d0:			; <UNDEFINED> instruction: 0x461644f9
    f9d4:	stmdaeq	ip!, {r3, r8, ip, sp, lr, pc}^
    f9d8:	strbmi	r9, [r9], -r8, lsl #12
    f9dc:	strbmi	r9, [r0], -sl, lsl #14
    f9e0:	rscscs	r6, sl, #16711680	; 0xff0000
    f9e4:			; <UNDEFINED> instruction: 0x6078f89d
    f9e8:	ldrsbtlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    f9ec:			; <UNDEFINED> instruction: 0x9609463b
    f9f0:	ldcl	7, cr15, [sl, #968]!	; 0x3c8
    f9f4:			; <UNDEFINED> instruction: 0xf0476828
    f9f8:	stccs	3, cr0, [r0], {6}
    f9fc:	bls	243aec <strspn@plt+0x240f74>
    fa00:			; <UNDEFINED> instruction: 0xf8df4649
    fa04:	stmib	sp, {r4, r5, r7, sl, fp, lr, pc}^
    fa08:	strbmi	r0, [r0], -r4, lsl #8
    fa0c:	ldrbtmi	r9, [ip], #518	; 0x206
    fa10:			; <UNDEFINED> instruction: 0xf8cd9a1d
    fa14:			; <UNDEFINED> instruction: 0xf8cd8004
    fa18:	stmib	sp, {lr, pc}^
    fa1c:	rscscs	fp, ip, #536870912	; 0x20000000
    fa20:	svc	0x0082f7f2
    fa24:	sbcslt	r6, r3, #6946816	; 0x6a0000
    fa28:	blcs	7de634 <strspn@plt+0x7dbabc>
    fa2c:	addhi	pc, r8, r0, lsl #4
    fa30:			; <UNDEFINED> instruction: 0xf013e8df
    fa34:			; <UNDEFINED> instruction: 0x03b203d6
    fa38:	ldrsheq	r0, [r2, #20]
    fa3c:	ldrsbeq	r0, [ip, #-24]!	; 0xffffffe8
    fa40:	smceq	49175	; 0xc017
    fa44:	addeq	r0, r6, r5, asr #1
    fa48:	addeq	r0, r6, r6, lsl #1
    fa4c:	addeq	r0, r6, r6, lsl #1
    fa50:	eorseq	r0, r0, #134	; 0x86
    fa54:	addeq	r0, r6, r6, lsl #1
    fa58:	addeq	r0, r6, r6, lsl #1
    fa5c:	addeq	r0, r6, r6, lsl #1
    fa60:	addeq	r0, r6, r6, lsl #1
    fa64:	addeq	r0, r6, r6, lsl #1
    fa68:	addeq	r0, r6, r6, lsl #1
    fa6c:	addeq	r0, r6, r6, lsl #1
    fa70:	addeq	r0, fp, #134	; 0x86
    fa74:	rscscs	r9, ip, #8, 18	; 0x20000
    fa78:	ldmdals	sp, {r2, ip, pc}
    fa7c:	ldc	8, cr15, [r8], #-892	; 0xfffffc84
    fa80:	ldcgt	8, cr15, [r8], #-892	; 0xfffffc84
    fa84:	strdls	r4, [r6, -lr]
    fa88:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    fa8c:	strbmi	fp, [r9], -r2
    fa90:			; <UNDEFINED> instruction: 0xf8cd4640
    fa94:			; <UNDEFINED> instruction: 0xf8cd8004
    fa98:			; <UNDEFINED> instruction: 0xf8cde014
    fa9c:			; <UNDEFINED> instruction: 0xf7f2c000
    faa0:	stmdavs	sl!, {r2, r6, r8, r9, sl, fp, sp, lr, pc}^
    faa4:	blcs	1fc5f8 <strspn@plt+0x1f9a80>
    faa8:	teqhi	r5, r0	; <UNPREDICTABLE>
    faac:	rsbsle	r2, lr, r9, lsl #22
    fab0:			; <UNDEFINED> instruction: 0xf0002b04
    fab4:	stmdals	r8, {r1, r5, r8, r9, pc}
    fab8:	orrvc	pc, r0, r2, lsl #9
    fabc:	smlabtcs	r0, r1, r3, pc	; <UNPREDICTABLE>
    fac0:	svclt	0x00182800
    fac4:	stmdbcs	r0, {r0, r8, sp}
    fac8:	sbcshi	pc, r7, r0
    facc:	bllt	10f66f8 <strspn@plt+0x10f3b80>
    fad0:			; <UNDEFINED> instruction: 0xf0479b1d
    fad4:	blcs	12368 <strspn@plt+0xf7f0>
    fad8:	ldrbthi	pc, [lr], #832	; 0x340	; <UNPREDICTABLE>
    fadc:	blvs	ff84de60 <strspn@plt+0xff84b2e8>
    fae0:	blmi	ff84de64 <strspn@plt+0xff84b2ec>
    fae4:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    fae8:			; <UNDEFINED> instruction: 0x46204631
    faec:	stc	7, cr15, [r4, #-968]!	; 0xfffffc38
    faf0:	ldrdgt	pc, [r0], -r5
    faf4:			; <UNDEFINED> instruction: 0x46539a1d
    faf8:			; <UNDEFINED> instruction: 0xf8cd4649
    fafc:			; <UNDEFINED> instruction: 0xf8cdb004
    fb00:	andls	ip, r2, #12
    fb04:	andsne	pc, r5, #64, 4
    fb08:	strbmi	r9, [r0], -r0
    fb0c:	svc	0x000cf7f2
    fb10:			; <UNDEFINED> instruction: 0x46204631
    fb14:	ldc	7, cr15, [r0, #-968]	; 0xfffffc38
    fb18:	bls	769bcc <strspn@plt+0x767054>
    fb1c:			; <UNDEFINED> instruction: 0xf7f24659
    fb20:			; <UNDEFINED> instruction: 0xf8dfed82
    fb24:	strcs	r0, [r0], -r4, lsr #23
    fb28:	blne	fe84deac <strspn@plt+0xfe84b334>
    fb2c:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    fb30:	addvc	pc, lr, #1325400064	; 0x4f000000
    fb34:	ldrbtmi	r3, [r9], #-108	; 0xffffff94
    fb38:			; <UNDEFINED> instruction: 0xf7f29600
    fb3c:	add	lr, r9, r6, asr #30
    fb40:	cdpcs	14, 0, cr9, cr0, cr9, {0}
    fb44:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    fb48:			; <UNDEFINED> instruction: 0xf0479a1d
    fb4c:	movwls	r0, #33571	; 0x8323
    fb50:	vpmax.u8	d18, d0, d0
    fb54:			; <UNDEFINED> instruction: 0xf8df843b
    fb58:			; <UNDEFINED> instruction: 0xf8df8b78
    fb5c:	ldrbtmi	r4, [r8], #2936	; 0xb78
    fb60:			; <UNDEFINED> instruction: 0x4641447c
    fb64:			; <UNDEFINED> instruction: 0xf7f24620
    fb68:	ldmdbls	sp, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    fb6c:	ldrd	pc, [r0], -r5
    fb70:	rsbne	pc, r1, #64, 4
    fb74:	ldrdgt	pc, [r4], -r5
    fb78:	smlabtlt	r1, sp, r9, lr
    fb7c:	blne	164df00 <strspn@plt+0x164b388>
    fb80:	stmib	sp, {r3, r8, r9, fp, ip, pc}^
    fb84:	ldrbtmi	ip, [r9], #-3587	; 0xfffff1fd
    fb88:			; <UNDEFINED> instruction: 0xf8df9000
    fb8c:	ldrbtmi	r0, [r8], #-2896	; 0xfffff4b0
    fb90:			; <UNDEFINED> instruction: 0xf7f2306c
    fb94:	strbmi	lr, [r1], -sl, asr #29
    fb98:			; <UNDEFINED> instruction: 0xf7f24620
    fb9c:	stmdavs	ip!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    fba0:	ldrbmi	r6, [r9], -fp, ror #16
    fba4:	strls	r9, [r0], #-2589	; 0xfffff5e3
    fba8:	ldc	7, cr15, [ip, #-968]!	; 0xfffffc38
    fbac:	ldrbeq	lr, [r0, #69]	; 0x45
    fbb0:	blls	244bcc <strspn@plt+0x242054>
    fbb4:	tstle	r2, r1, lsl #22
    fbb8:	blmi	94df3c <strspn@plt+0x94b3c4>
    fbbc:	stmiavs	sl!, {r2, r3, r4, r5, r6, sl, lr}^
    fbc0:			; <UNDEFINED> instruction: 0x46204651
    fbc4:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    fbc8:			; <UNDEFINED> instruction: 0xf0402800
    fbcc:	cfsh32ls	mvfx8, mvfx9, #41
    fbd0:			; <UNDEFINED> instruction: 0xf0402e00
    fbd4:	bls	76fff0 <strspn@plt+0x76d478>
    fbd8:	msreq	CPSR_xc, #71	; 0x47
    fbdc:	bcs	34804 <strspn@plt+0x31c8c>
    fbe0:	bicshi	pc, ip, r0, asr #6
    fbe4:	bls	fff4df68 <strspn@plt+0xfff4b3f0>
    fbe8:	bhi	fff4df6c <strspn@plt+0xfff4b3f4>
    fbec:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    fbf0:	strbmi	r4, [r0], -r9, asr #12
    fbf4:	stc	7, cr15, [r0], #968	; 0x3c8
    fbf8:	bne	ffc4df7c <strspn@plt+0xffc4b404>
    fbfc:	ldrdgt	pc, [r0], -r5
    fc00:	adcsvc	pc, r7, #1325400064	; 0x4f000000
    fc04:	blls	220df0 <strspn@plt+0x21e278>
    fc08:			; <UNDEFINED> instruction: 0xf8cd9403
    fc0c:	andls	ip, r0, r0, lsl r0
    fc10:	rsbeq	pc, ip, r1, lsl #2
    fc14:	stmib	sp, {r0, r2, r3, r4, r8, fp, ip, pc}^
    fc18:			; <UNDEFINED> instruction: 0xf8dfb101
    fc1c:	ldrbtmi	r1, [r9], #-2772	; 0xfffff52c
    fc20:	mcr	7, 4, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
    fc24:	strbmi	r4, [r0], -r9, asr #12
    fc28:	stc	7, cr15, [r6], {242}	; 0xf2
    fc2c:	bls	769ce8 <strspn@plt+0x767170>
    fc30:	ldrbmi	r4, [r9], -r3, lsr #12
    fc34:			; <UNDEFINED> instruction: 0xf7f29500
    fc38:			; <UNDEFINED> instruction: 0xf8dfecf6
    fc3c:			; <UNDEFINED> instruction: 0x463b0ab8
    fc40:	bne	fed4dfc4 <strspn@plt+0xfed4b44c>
    fc44:	rsbsne	pc, r7, #64, 4
    fc48:			; <UNDEFINED> instruction: 0x96004478
    fc4c:	ldrbtmi	r3, [r9], #-108	; 0xffffff94
    fc50:	mrc	7, 5, APSR_nzcv, cr10, cr2, {7}
    fc54:	bcs	fe94dfd8 <strspn@plt+0xfe94b460>
    fc58:	bcc	114dfdc <strspn@plt+0x114b464>
    fc5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fc60:	blls	3e9cd0 <strspn@plt+0x3e7158>
    fc64:			; <UNDEFINED> instruction: 0xf04f405a
    fc68:			; <UNDEFINED> instruction: 0xf0400300
    fc6c:			; <UNDEFINED> instruction: 0x46308511
    fc70:	ldc	0, cr11, [sp], #68	; 0x44
    fc74:	pop	{r1, r8, r9, fp, pc}
    fc78:	blcc	73c40 <strspn@plt+0x710c8>
    fc7c:			; <UNDEFINED> instruction: 0xf63f2b1f
    fc80:	tstge	r2, pc, asr pc
    fc84:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    fc88:	smladmi	r8, r9, r4, r4
    fc8c:	andeq	r0, r0, sp, lsr #8
    fc90:	andeq	r0, r0, fp, ror #7
    fc94:			; <UNDEFINED> instruction: 0x000004bf
    fc98:	andeq	r0, r0, pc, ror #8
    fc9c:	andeq	r0, r0, r7, lsr #7
    fca0:	andeq	r0, r0, r1, lsr #1
    fca4:	muleq	r0, r7, r0
    fca8:	andeq	r0, r0, r1, lsl #1
    fcac:			; <UNDEFINED> instruction: 0xffffff33
    fcb0:			; <UNDEFINED> instruction: 0xfffffeb5
    fcb4:			; <UNDEFINED> instruction: 0xfffffeb5
    fcb8:			; <UNDEFINED> instruction: 0xfffffeb5
    fcbc:			; <UNDEFINED> instruction: 0xfffffeb5
    fcc0:			; <UNDEFINED> instruction: 0xfffffeb5
    fcc4:			; <UNDEFINED> instruction: 0xfffffeb5
    fcc8:	andeq	r0, r0, r9, ror r4
    fccc:			; <UNDEFINED> instruction: 0xfffffeb5
    fcd0:			; <UNDEFINED> instruction: 0xfffffeb5
    fcd4:			; <UNDEFINED> instruction: 0xfffffeb5
    fcd8:			; <UNDEFINED> instruction: 0xfffffeb5
    fcdc:			; <UNDEFINED> instruction: 0xfffffeb5
    fce0:			; <UNDEFINED> instruction: 0xfffffeb5
    fce4:			; <UNDEFINED> instruction: 0xfffffeb5
    fce8:			; <UNDEFINED> instruction: 0xfffffeb5
    fcec:			; <UNDEFINED> instruction: 0xfffffeb5
    fcf0:			; <UNDEFINED> instruction: 0xfffffeb5
    fcf4:			; <UNDEFINED> instruction: 0xfffffeb5
    fcf8:			; <UNDEFINED> instruction: 0xfffffeb5
    fcfc:			; <UNDEFINED> instruction: 0xfffffeb5
    fd00:			; <UNDEFINED> instruction: 0xfffffeb5
    fd04:			; <UNDEFINED> instruction: 0xfffffeb5
    fd08:	andeq	r0, r0, r1, lsl #7
    fd0c:			; <UNDEFINED> instruction: 0x46204651
    fd10:	blx	ff7cdd16 <strspn@plt+0xff7cb19e>
    fd14:	blls	249a7c <strspn@plt+0x246f04>
    fd18:	tstle	r2, r1, lsl #22
    fd1c:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    fd20:			; <UNDEFINED> instruction: 0x4651447c
    fd24:			; <UNDEFINED> instruction: 0xf7ff4620
    fd28:	strb	pc, [sp, -fp, ror #22]	; <UNPREDICTABLE>
    fd2c:	vqdmulh.s<illegal width 8>	d25, d0, d10
    fd30:			; <UNDEFINED> instruction: 0xf8df32ca
    fd34:			; <UNDEFINED> instruction: 0xf8df09d0
    fd38:	ldmvs	fp, {r4, r6, r7, r8, fp, ip}^
    fd3c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    fd40:	mcr	0, 0, r3, cr8, cr0, {5}
    fd44:			; <UNDEFINED> instruction: 0xf7f23a10
    fd48:	blls	24ae90 <strspn@plt+0x248318>
    fd4c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    fd50:	stccs	3, cr8, [r0], {12}
    fd54:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    fd58:			; <UNDEFINED> instruction: 0xf10d4620
    fd5c:			; <UNDEFINED> instruction: 0xf7f20938
    fd60:	mcrls	13, 0, lr, cr8, cr12, {4}
    fd64:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    fd68:			; <UNDEFINED> instruction: 0xf1a6464b
    fd6c:	blx	fed91628 <strspn@plt+0xfed8eab0>
    fd70:	ldrbtmi	pc, [sl], #-1670	; 0xfffff97a	; <UNPREDICTABLE>
    fd74:	bl	112354 <strspn@plt+0x10f7dc>
    fd78:	strtmi	r0, [r0], -r0, lsl #16
    fd7c:			; <UNDEFINED> instruction: 0xf7f24641
    fd80:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    fd84:	teqhi	r2, r0	; <UNPREDICTABLE>
    fd88:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    fd8c:	ldrbtmi	r9, [fp], #-1288	; 0xfffffaf8
    fd90:	and	r4, r8, sp, lsl r6
    fd94:	strtmi	r4, [sl], -fp, asr #12
    fd98:	andcs	r4, r0, r1, asr #12
    fd9c:	stcl	7, cr15, [lr, #968]!	; 0x3c8
    fda0:			; <UNDEFINED> instruction: 0xf0002800
    fda4:	stmdbls	lr, {r0, r1, r5, r8, pc}
    fda8:			; <UNDEFINED> instruction: 0x46524633
    fdac:			; <UNDEFINED> instruction: 0xf7ff1a09
    fdb0:	stmdacs	r0, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    fdb4:			; <UNDEFINED> instruction: 0xf8dfd1ee
    fdb8:	vmul.i8	<illegal reg q8.5>, q0, q6
    fdbc:	ldrdls	r3, [r0], -r9
    fdc0:	mrc	4, 0, r4, cr8, cr9, {3}
    fdc4:			; <UNDEFINED> instruction: 0xf1013a10
    fdc8:			; <UNDEFINED> instruction: 0xf8df00b0
    fdcc:	vstrls.16	s2, [r8, #-152]	; 0xffffff68	; <UNPREDICTABLE>
    fdd0:			; <UNDEFINED> instruction: 0xf7f24479
    fdd4:			; <UNDEFINED> instruction: 0xe6faedfa
    fdd8:	cdpcs	14, 0, cr9, cr0, cr9, {0}
    fddc:	eorhi	pc, fp, #0
    fde0:	str	r2, [sl, -r0, lsl #12]!
    fde4:	vqdmulh.s<illegal width 8>	d25, d0, d10
    fde8:			; <UNDEFINED> instruction: 0xf8df4222
    fdec:			; <UNDEFINED> instruction: 0xf8df6930
    fdf0:			; <UNDEFINED> instruction: 0xf8d39930
    fdf4:	ldrbtmi	r8, [lr], #-12
    fdf8:			; <UNDEFINED> instruction: 0x36a444f9
    fdfc:	ldrtmi	r4, [r0], -r3, asr #12
    fe00:			; <UNDEFINED> instruction: 0xf7f24649
    fe04:	stmdbge	lr, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    fe08:			; <UNDEFINED> instruction: 0xf7f24620
    fe0c:	bls	3caf1c <strspn@plt+0x3c83a4>
    fe10:			; <UNDEFINED> instruction: 0xf0402a00
    fe14:			; <UNDEFINED> instruction: 0xf8ca8236
    fe18:	tst	sp, r0
    fe1c:			; <UNDEFINED> instruction: 0xf1400592
    fe20:	stmdavc	r3!, {r3, r6, r9, pc}
    fe24:			; <UNDEFINED> instruction: 0xf0002b2f
    fe28:	blls	270ad8 <strspn@plt+0x26df60>
    fe2c:	bicsle	r2, r7, r0, lsl #22
    fe30:			; <UNDEFINED> instruction: 0xf0479a1d
    fe34:	movwls	r0, #33571	; 0x8323
    fe38:	vpmax.u8	d18, d0, d0
    fe3c:			; <UNDEFINED> instruction: 0xf8df83cd
    fe40:			; <UNDEFINED> instruction: 0xf8df88e4
    fe44:	ldrbtmi	r4, [r8], #2276	; 0x8e4
    fe48:	ldrbtmi	r9, [ip], #-3593	; 0xfffff1f7
    fe4c:	strtmi	r4, [r0], -r1, asr #12
    fe50:	bl	1ccde20 <strspn@plt+0x1ccb2a8>
    fe54:	ldrdgt	pc, [r0], -r5
    fe58:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    fe5c:	addsvc	pc, r6, #1325400064	; 0x4f000000
    fe60:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
    fe64:	andlt	pc, r4, sp, asr #17
    fe68:	andgt	pc, ip, sp, asr #17
    fe6c:	ldmdals	sp, {ip, pc}
    fe70:			; <UNDEFINED> instruction: 0xf1019002
    fe74:			; <UNDEFINED> instruction: 0xf8df006c
    fe78:	ldrbtmi	r1, [r9], #-2232	; 0xfffff748
    fe7c:	ldcl	7, cr15, [r4, #-968]	; 0xfffffc38
    fe80:	strtmi	r4, [r0], -r1, asr #12
    fe84:	bl	164de54 <strspn@plt+0x164b2dc>
    fe88:	bls	769f3c <strspn@plt+0x7673c4>
    fe8c:			; <UNDEFINED> instruction: 0xf7f24659
    fe90:	ldrb	lr, [r2], sl, asr #23
    fe94:	vqdmulh.s<illegal width 8>	d25, d0, d10
    fe98:			; <UNDEFINED> instruction: 0xf8df326e
    fe9c:			; <UNDEFINED> instruction: 0xf8df0898
    fea0:	ldmvs	fp, {r3, r4, r7, fp, ip}^
    fea4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    fea8:	cdp	0, 0, cr3, cr8, cr12, {6}
    feac:			; <UNDEFINED> instruction: 0xf7f23a10
    feb0:	stmdavc	r6!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    feb4:	msreq	CPSR_fxc, #-2147483607	; 0x80000029
    feb8:	svceq	0x00fdf013
    febc:			; <UNDEFINED> instruction: 0x81b6f000
    fec0:			; <UNDEFINED> instruction: 0x232b46a1
    fec4:			; <UNDEFINED> instruction: 0xf1b69308
    fec8:	svclt	0x0018032e
    fecc:	cdpcs	3, 0, cr2, cr0, cr1, {0}
    fed0:	sadd16mi	fp, sl, r4
    fed4:	bcs	186dc <strspn@plt+0x15b64>
    fed8:			; <UNDEFINED> instruction: 0x83b9f000
    fedc:	stcl	7, cr15, [sl], {242}	; 0xf2
    fee0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fee4:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    fee8:	ldrdgt	pc, [r0], -r0
    feec:	sbcmi	pc, ip, ip, asr #12
    fef0:	sbcmi	pc, ip, r0, asr #13
    fef4:	strmi	lr, [r0, #21]
    fef8:	eorshi	pc, lr, #0, 6
    fefc:	eorseq	pc, r0, #-2147483607	; 0x80000029
    ff00:	mulvs	r1, r9, r8
    ff04:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
    ff08:	msreq	CPSR_fsx, #-2147483603	; 0x8000002d
    ff0c:	stmdacs	r8, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    ff10:	movwcs	fp, #7960	; 0x1f18
    ff14:	svclt	0x00082e00
    ff18:	blcs	18b20 <strspn@plt+0x15fa8>
    ff1c:	eorshi	pc, ip, #0
    ff20:			; <UNDEFINED> instruction: 0xf83c4689
    ff24:			; <UNDEFINED> instruction: 0xf4122016
    ff28:	mvnle	r6, r0, lsl #4
    ff2c:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ff30:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ff34:	andls	r4, r0, #120, 8	; 0x78000000
    ff38:	bcc	44b7a0 <strspn@plt+0x448c28>
    ff3c:	ldrbtmi	r3, [r9], #-204	; 0xffffff34
    ff40:	rsbscc	pc, r7, #64, 4
    ff44:	stcl	7, cr15, [r0, #-968]	; 0xfffffc38
    ff48:	blls	2c9854 <strspn@plt+0x2c6cdc>
    ff4c:	eorsmi	pc, r5, #64, 4
    ff50:	ubfxvs	pc, pc, #17, #17
    ff54:	ubfxls	pc, pc, #17, #17
    ff58:	ldrdhi	pc, [ip], -r3
    ff5c:	ldrbtmi	r4, [r9], #1150	; 0x47e
    ff60:			; <UNDEFINED> instruction: 0x464336bc
    ff64:			; <UNDEFINED> instruction: 0x46494630
    ff68:	bl	fcdf38 <strspn@plt+0xfcb3c0>
    ff6c:			; <UNDEFINED> instruction: 0xf00a4620
    ff70:	mcrrne	9, 8, pc, r3, cr1	; <UNPREDICTABLE>
    ff74:			; <UNDEFINED> instruction: 0xf8cabf18
    ff78:			; <UNDEFINED> instruction: 0xf0000000
    ff7c:			; <UNDEFINED> instruction: 0xf8df8346
    ff80:	strcs	r0, [r1], -ip, asr #15
    ff84:			; <UNDEFINED> instruction: 0x17c8f8df
    ff88:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
    ff8c:	submi	pc, r2, #64, 4
    ff90:	ldrbtmi	r3, [r9], #-188	; 0xffffff44
    ff94:			; <UNDEFINED> instruction: 0xf7f29600
    ff98:			; <UNDEFINED> instruction: 0xe64eed18
    ff9c:	sbfxls	pc, pc, #17, #21
    ffa0:	sbfxhi	pc, pc, #17, #21
    ffa4:	mcrls	4, 0, r4, cr9, cr9, {7}
    ffa8:			; <UNDEFINED> instruction: 0x464944f8
    ffac:			; <UNDEFINED> instruction: 0xf7f24640
    ffb0:	stmdavs	r9!, {r2, r6, r7, r9, fp, sp, lr, pc}
    ffb4:	sbfxgt	pc, pc, #17, #5
    ffb8:	rsbsne	pc, r1, #64, 4
    ffbc:	tstls	r3, r8, lsl #22
    ffc0:			; <UNDEFINED> instruction: 0xf8df44fc
    ffc4:	strls	r1, [r2], #-1948	; 0xfffff864
    ffc8:			; <UNDEFINED> instruction: 0xf8cd4479
    ffcc:	andls	fp, r0, r4
    ffd0:	rsbeq	pc, ip, ip, lsl #2
    ffd4:	stc	7, cr15, [r8], #968	; 0x3c8
    ffd8:	strbmi	r4, [r0], -r9, asr #12
    ffdc:	b	feb4dfac <strspn@plt+0xfeb4b434>
    ffe0:	strtmi	r6, [r2], -fp, lsr #16
    ffe4:			; <UNDEFINED> instruction: 0xf7f24659
    ffe8:			; <UNDEFINED> instruction: 0xe626eb1e
    ffec:			; <UNDEFINED> instruction: 0x0774f8df
    fff0:			; <UNDEFINED> instruction: 0xf8df2601
    fff4:	vst1.16	{d17}, [pc :256], r4
    fff8:	ldrbtmi	r7, [r8], #-631	; 0xfffffd89
    fffc:	bcc	44b864 <strspn@plt+0x448cec>
   10000:	ldrbtmi	r3, [r9], #-176	; 0xffffff50
   10004:			; <UNDEFINED> instruction: 0xf7f29600
   10008:	ldr	lr, [r6], -r0, ror #25
   1000c:	vqdmulh.s<illegal width 8>	d25, d0, d10
   10010:			; <UNDEFINED> instruction: 0xf8df4235
   10014:			; <UNDEFINED> instruction: 0xf8df0758
   10018:			; <UNDEFINED> instruction: 0xf8d31758
   1001c:	ldrbtmi	r8, [r8], #-12
   10020:	adcscc	r4, ip, r9, ror r4
   10024:			; <UNDEFINED> instruction: 0xf7f24643
   10028:	movwcs	lr, #2784	; 0xae0
   1002c:	andcc	pc, r0, sl, asr #17
   10030:	blls	2c9ecc <strspn@plt+0x2c7354>
   10034:	eormi	pc, r2, #64, 4
   10038:			; <UNDEFINED> instruction: 0x0738f8df
   1003c:			; <UNDEFINED> instruction: 0x1738f8df
   10040:	ldrdhi	pc, [ip], -r3
   10044:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   10048:	strbmi	r3, [r3], -r4, lsr #1
   1004c:	b	ff34e01c <strspn@plt+0xff34b4a4>
   10050:	mvnsne	pc, #64, 4
   10054:	andcc	pc, r0, sl, asr #17
   10058:			; <UNDEFINED> instruction: 0x0720f8df
   1005c:			; <UNDEFINED> instruction: 0xf8df2601
   10060:	strbmi	r1, [r3], -r0, lsr #14
   10064:	vqshl.s8	q10, q12, q0
   10068:	adccc	r4, r4, pc, lsr #4
   1006c:			; <UNDEFINED> instruction: 0x96004479
   10070:	stc	7, cr15, [sl], #968	; 0x3c8
   10074:	blls	2c9800 <strspn@plt+0x2c6c88>
   10078:	subsvc	pc, r6, #1325400064	; 0x4f000000
   1007c:			; <UNDEFINED> instruction: 0x0704f8df
   10080:			; <UNDEFINED> instruction: 0x1704f8df
   10084:	ldrdhi	pc, [ip], -r3
   10088:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1008c:			; <UNDEFINED> instruction: 0x46433098
   10090:	b	feace060 <strspn@plt+0xfeacb4e8>
   10094:			; <UNDEFINED> instruction: 0xf8ca2300
   10098:			; <UNDEFINED> instruction: 0xf8df3000
   1009c:			; <UNDEFINED> instruction: 0x260106f0
   100a0:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   100a4:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
   100a8:	rsbcc	pc, r5, #64, 4
   100ac:	ldrbtmi	r3, [r9], #-152	; 0xffffff68
   100b0:			; <UNDEFINED> instruction: 0xf7f29600
   100b4:	strb	lr, [r0, #3210]	; 0xc8a
   100b8:	vqdmulh.s<illegal width 8>	d25, d0, d10
   100bc:			; <UNDEFINED> instruction: 0xf8df3243
   100c0:			; <UNDEFINED> instruction: 0xf8df06d4
   100c4:			; <UNDEFINED> instruction: 0xf8d316d4
   100c8:	ldrbtmi	r8, [r8], #-12
   100cc:	addcc	r4, ip, r9, ror r4
   100d0:			; <UNDEFINED> instruction: 0xf7f24643
   100d4:	movwcs	lr, #2698	; 0xa8a
   100d8:	andcc	pc, r0, sl, asr #17
   100dc:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   100e0:			; <UNDEFINED> instruction: 0xf8df2601
   100e4:			; <UNDEFINED> instruction: 0x464316bc
   100e8:	vst3.16	{d20-d22}, [pc :256], r8
   100ec:	addcc	r7, ip, r4, asr r2
   100f0:			; <UNDEFINED> instruction: 0x96004479
   100f4:	stcl	7, cr15, [r8], #-968	; 0xfffffc38
   100f8:	blls	24977c <strspn@plt+0x246c04>
   100fc:			; <UNDEFINED> instruction: 0xf8ca2601
   10100:	ldr	r3, [sl]
   10104:	vqdmulh.s<illegal width 8>	d25, d0, d10
   10108:			; <UNDEFINED> instruction: 0xf8df326e
   1010c:			; <UNDEFINED> instruction: 0xf8df0698
   10110:	ldmvs	fp, {r3, r4, r7, r9, sl, ip}^
   10114:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   10118:	cdp	0, 0, cr3, cr8, cr12, {6}
   1011c:			; <UNDEFINED> instruction: 0xf7f23a10
   10120:	movwcs	lr, #2660	; 0xa64
   10124:	stmib	sl, {r1, r3, r4, r9, sl, lr}^
   10128:			; <UNDEFINED> instruction: 0xf8df2300
   1012c:	strcs	r0, [r1], -r0, lsl #13
   10130:			; <UNDEFINED> instruction: 0x167cf8df
   10134:	rsbvc	pc, r6, #1325400064	; 0x4f000000
   10138:	mrc	4, 0, r4, cr8, cr8, {3}
   1013c:	sbccc	r3, ip, r0, lsl sl
   10140:			; <UNDEFINED> instruction: 0x96004479
   10144:	mcrr	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
   10148:	ldreq	lr, [r1, #1399]	; 0x577
   1014c:	rsbshi	pc, r6, #64, 2
   10150:	vqdmulh.s<illegal width 8>	d25, d0, d10
   10154:			; <UNDEFINED> instruction: 0xf8df32b9
   10158:			; <UNDEFINED> instruction: 0xf8df065c
   1015c:	ldmvs	sp, {r2, r3, r4, r6, r9, sl, ip}^
   10160:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   10164:	addcc	r4, r0, fp, lsr #12
   10168:	b	fce138 <strspn@plt+0xfcb5c0>
   1016c:	ldrdeq	pc, [r0], -sl
   10170:	b	d4e140 <strspn@plt+0xd4b5c8>
   10174:			; <UNDEFINED> instruction: 0xf8ca2300
   10178:			; <UNDEFINED> instruction: 0xf8df3000
   1017c:	strcs	r0, [r1], -r0, asr #12
   10180:			; <UNDEFINED> instruction: 0x163cf8df
   10184:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   10188:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   1018c:	ldrbtmi	r3, [r9], #-128	; 0xffffff80
   10190:			; <UNDEFINED> instruction: 0xf7f29600
   10194:	ldrb	lr, [r0, #-3234]	; 0xfffff35e
   10198:			; <UNDEFINED> instruction: 0xf44f9b0a
   1019c:			; <UNDEFINED> instruction: 0xf8df7256
   101a0:			; <UNDEFINED> instruction: 0xf8df6624
   101a4:			; <UNDEFINED> instruction: 0xf8d39624
   101a8:	ldrbtmi	r8, [lr], #-12
   101ac:			; <UNDEFINED> instruction: 0x369844f9
   101b0:	ldrtmi	r4, [r0], -r3, asr #12
   101b4:			; <UNDEFINED> instruction: 0xf7f24649
   101b8:	blge	3caa20 <strspn@plt+0x3c7ea8>
   101bc:	rscscc	pc, pc, pc, asr #32
   101c0:	andcs	r2, r0, #0, 2
   101c4:	stmib	sp, {r1, r8, r9, ip, pc}^
   101c8:	movwcs	r0, #256	; 0x100
   101cc:			; <UNDEFINED> instruction: 0xf7f24620
   101d0:	bls	3caf98 <strspn@plt+0x3c8420>
   101d4:			; <UNDEFINED> instruction: 0xf0402a00
   101d8:			; <UNDEFINED> instruction: 0xf8ca8121
   101dc:	ldrb	r0, [ip, -r0]
   101e0:	vqdmulh.s<illegal width 8>	d25, d0, d10
   101e4:			; <UNDEFINED> instruction: 0xf8df3243
   101e8:			; <UNDEFINED> instruction: 0xf8df65e4
   101ec:			; <UNDEFINED> instruction: 0xf8d395e4
   101f0:	ldrbtmi	r8, [lr], #-12
   101f4:			; <UNDEFINED> instruction: 0x368c44f9
   101f8:	ldrtmi	r4, [r0], -r3, asr #12
   101fc:			; <UNDEFINED> instruction: 0xf7f24649
   10200:	blge	3ca9d8 <strspn@plt+0x3c7e60>
   10204:	andmi	pc, r0, pc, rrx
   10208:			; <UNDEFINED> instruction: 0xf04f2100
   1020c:	movwls	r4, #8704	; 0x2200
   10210:	smlabteq	r0, sp, r9, lr
   10214:	mvnscc	pc, #79	; 0x4f
   10218:			; <UNDEFINED> instruction: 0xf7f24620
   1021c:	bls	3caf4c <strspn@plt+0x3c83d4>
   10220:			; <UNDEFINED> instruction: 0xf0402a00
   10224:			; <UNDEFINED> instruction: 0xf8ca8114
   10228:	ldrb	r0, [r7, -r0]
   1022c:			; <UNDEFINED> instruction: 0xf1049608
   10230:	stmdavc	r6!, {r0, r8, fp}^
   10234:	bls	789b58 <strspn@plt+0x786fe0>
   10238:	msreq	CPSR_xc, #71	; 0x47
   1023c:	bcs	34e64 <strspn@plt+0x322ec>
   10240:	msrhi	LR_und, r0
   10244:	strhi	pc, [ip, #2271]	; 0x8df
   10248:	strmi	pc, [ip, #2271]	; 0x8df
   1024c:	ldrbtmi	r4, [ip], #-1272	; 0xfffffb08
   10250:	strtmi	r4, [r0], -r1, asr #12
   10254:	ldmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10258:	ldrdgt	pc, [r0], -r5
   1025c:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10260:	subne	pc, r5, #64, 4
   10264:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
   10268:	andlt	pc, r4, sp, asr #17
   1026c:	andgt	pc, ip, sp, asr #17
   10270:	ldmdals	sp, {ip, pc}
   10274:			; <UNDEFINED> instruction: 0xf1019002
   10278:			; <UNDEFINED> instruction: 0xf8df006c
   1027c:	ldrbtmi	r1, [r9], #-1380	; 0xfffffa9c
   10280:			; <UNDEFINED> instruction: 0xf8dfe5fc
   10284:			; <UNDEFINED> instruction: 0xf0480560
   10288:	strbmi	r0, [r9], -r2, lsr #6
   1028c:	ldrbtmi	r9, [r8], #-514	; 0xfffffdfe
   10290:	eormi	pc, r9, #64, 4
   10294:	ldrtmi	r9, [r0], -r0
   10298:			; <UNDEFINED> instruction: 0xf7f29401
   1029c:	ldrtmi	lr, [r0], -r6, asr #22
   102a0:	strcs	r4, [r0], -r3, asr #12
   102a4:	vmax.s8	q10, q0, <illegal reg q4.5>
   102a8:	strls	r4, [r0], -fp, lsr #4
   102ac:	bl	fe34e27c <strspn@plt+0xfe34b704>
   102b0:	blls	2c94ec <strspn@plt+0x2c6974>
   102b4:	adcscc	pc, r9, #64, 4
   102b8:	streq	pc, [ip, #-2271]!	; 0xfffff721
   102bc:	strne	pc, [ip, #-2271]!	; 0xfffff721
   102c0:	ldrbtmi	r6, [r8], #-2269	; 0xfffff723
   102c4:			; <UNDEFINED> instruction: 0x462b4479
   102c8:			; <UNDEFINED> instruction: 0xf7f23080
   102cc:			; <UNDEFINED> instruction: 0xf8dae98e
   102d0:			; <UNDEFINED> instruction: 0xf7f20000
   102d4:	strtmi	lr, [r0], -r4, lsl #19
   102d8:	stmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   102dc:	andeq	pc, r0, sl, asr #17
   102e0:			; <UNDEFINED> instruction: 0xf47f2800
   102e4:			; <UNDEFINED> instruction: 0xf8dfaf4a
   102e8:	strmi	fp, [r6], -r8, lsl #10
   102ec:	strhi	pc, [r4, #-2271]	; 0xfffff721
   102f0:			; <UNDEFINED> instruction: 0xf8df44fb
   102f4:	ldrbtmi	r3, [r8], #1284	; 0x504
   102f8:	strge	pc, [r0, #-2271]	; 0xfffff721
   102fc:	ldrbtmi	r4, [fp], #-1625	; 0xfffff9a7
   10300:	movwls	r4, #34368	; 0x8640
   10304:	ldmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10308:			; <UNDEFINED> instruction: 0xf8df44fa
   1030c:			; <UNDEFINED> instruction: 0x465144f4
   10310:	strcc	r4, [r0], #1148	; 0x47c
   10314:	strbmi	r4, [r0], -r1, lsl #13
   10318:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1031c:			; <UNDEFINED> instruction: 0xf44f9b08
   10320:			; <UNDEFINED> instruction: 0xf8cd7270
   10324:	ldrmi	r9, [r9], -r0
   10328:			; <UNDEFINED> instruction: 0xf0454699
   1032c:	stmib	sp, {r0, r1, r5, r8, r9}^
   10330:	strtmi	r4, [r0], -r1
   10334:	b	ffe4e304 <strspn@plt+0xffe4b78c>
   10338:			; <UNDEFINED> instruction: 0x46404659
   1033c:	ldm	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10340:	pkhtbmi	r4, r2, r1, asr #12
   10344:			; <UNDEFINED> instruction: 0xf7f24640
   10348:			; <UNDEFINED> instruction: 0x4621e8f8
   1034c:	ldrbmi	r4, [r0], -r2, lsl #12
   10350:	stmdb	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10354:	strbmi	r4, [r9], -r0, lsr #12
   10358:	ldrbtcc	pc, [pc], #79	; 10360 <strspn@plt+0xd7e8>	; <UNPREDICTABLE>
   1035c:	vmax.s8	d20, d0, d27
   10360:	strls	r3, [r0], #-705	; 0xfffffd3f
   10364:	bl	fee4e334 <strspn@plt+0xfee4b7bc>
   10368:	tstcs	r0, r7, ror #8
   1036c:	strmi	r2, [r8], -r2, lsl #6
   10370:			; <UNDEFINED> instruction: 0xf7ff4652
   10374:	strbt	pc, [ip], #2563	; 0xa03	; <UNPREDICTABLE>
   10378:	streq	pc, [r8], #2271	; 0x8df
   1037c:	mrsls	r2, (UNDEF: 16)
   10380:	rsbscc	pc, r9, #64, 4
   10384:	strne	pc, [r0], #2271	; 0x8df
   10388:	mrc	4, 0, r4, cr8, cr8, {3}
   1038c:	sbccc	r3, ip, r0, lsl sl
   10390:			; <UNDEFINED> instruction: 0xf7f24479
   10394:	ldr	lr, [sl], #-2842	; 0xfffff4e6
   10398:			; <UNDEFINED> instruction: 0xf0002e2e
   1039c:	vqadd.s8	d24, d18, d27
   103a0:	vsubl.s8	q9, d0, d18
   103a4:	ldrmi	r2, [r0, #546]	; 0x222
   103a8:	msrhi	SPSR_hyp, r0
   103ac:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   103b0:	mrsls	r2, (UNDEF: 16)
   103b4:	addcc	pc, r9, #64, 4
   103b8:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   103bc:	mrc	4, 0, r4, cr8, cr8, {3}
   103c0:	sbccc	r3, ip, r0, lsl sl
   103c4:			; <UNDEFINED> instruction: 0xf7f24479
   103c8:	str	lr, [r0], #-2816	; 0xfffff500
   103cc:	strbhi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   103d0:	strbmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   103d4:	mcrls	4, 0, r4, cr9, cr8, {7}
   103d8:			; <UNDEFINED> instruction: 0x4641447c
   103dc:			; <UNDEFINED> instruction: 0xf7f24620
   103e0:	stmdavs	r9!, {r2, r3, r5, r7, fp, sp, lr, pc}
   103e4:	blls	22a594 <strspn@plt+0x227a1c>
   103e8:			; <UNDEFINED> instruction: 0xf8df9103
   103ec:	andls	r1, r2, #48, 8	; 0x30000000
   103f0:	adcsvc	pc, r2, #1325400064	; 0x4f000000
   103f4:			; <UNDEFINED> instruction: 0xf8cd4479
   103f8:	andls	fp, r0, r4
   103fc:	strteq	pc, [r0], #-2271	; 0xfffff721
   10400:	rsbcc	r4, ip, r8, ror r4
   10404:	b	fe44e3d4 <strspn@plt+0xfe44b85c>
   10408:	strtmi	r4, [r0], -r1, asr #12
   1040c:	ldm	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10410:	andcc	lr, r0, #3489792	; 0x354000
   10414:			; <UNDEFINED> instruction: 0xf7f24659
   10418:	str	lr, [lr], #-2310	; 0xfffff6fa
   1041c:	streq	pc, [r4], #-2271	; 0xfffff721
   10420:	msreq	CPSR_x, #72	; 0x48
   10424:	andls	r4, r2, #76546048	; 0x4900000
   10428:	vqshl.s8	q10, q12, q0
   1042c:	andls	r3, r0, pc, asr r2
   10430:	strls	r4, [r1], #-1584	; 0xfffff9d0
   10434:	b	1e4e404 <strspn@plt+0x1e4b88c>
   10438:			; <UNDEFINED> instruction: 0x46434630
   1043c:	strbmi	r2, [r9], -r0, lsl #12
   10440:	rsbcc	pc, r1, #64, 4
   10444:			; <UNDEFINED> instruction: 0xf7f29600
   10448:			; <UNDEFINED> instruction: 0xf7ffeac0
   1044c:	ldmmi	r6!, {r6, r7, r8, r9, fp, ip, sp, pc}^
   10450:	msreq	CPSR_x, #72	; 0x48
   10454:	andls	r4, r2, #76546048	; 0x4900000
   10458:	vqshl.s8	q10, q12, q0
   1045c:	andls	r3, r0, sl, asr #4
   10460:	strls	r4, [r1], #-1584	; 0xfffff9d0
   10464:	b	184e434 <strspn@plt+0x184b8bc>
   10468:			; <UNDEFINED> instruction: 0x46434630
   1046c:	strbmi	r2, [r9], -r0, lsl #12
   10470:	subsvc	pc, r3, #1325400064	; 0x4f000000
   10474:			; <UNDEFINED> instruction: 0xf7f29600
   10478:			; <UNDEFINED> instruction: 0xf7ffeaa8
   1047c:	blls	2bf324 <strspn@plt+0x2bc7ac>
   10480:	adcscc	pc, r9, #64, 4
   10484:	stmibmi	sl!, {r0, r3, r5, r6, r7, fp, lr}^
   10488:	ldrbtmi	r6, [r8], #-2269	; 0xfffff723
   1048c:			; <UNDEFINED> instruction: 0xe71a4479
   10490:	movhi	pc, #14614528	; 0xdf0000
   10494:	ldrbtmi	r4, [r8], #3304	; 0xce8
   10498:	ldrbtmi	r9, [ip], #-3593	; 0xfffff1f7
   1049c:	strtmi	r4, [r0], -r1, asr #12
   104a0:	stmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   104a4:			; <UNDEFINED> instruction: 0xf8df6829
   104a8:	vst2.32	{d28-d31}, [pc :64], r4
   104ac:	blls	22cf44 <strspn@plt+0x22a3cc>
   104b0:	ldrbtmi	r9, [ip], #258	; 0x102
   104b4:	ldrbtmi	r4, [r9], #-2530	; 0xfffff61e
   104b8:	bleq	4abf4 <strspn@plt+0x4807c>
   104bc:	rsbeq	pc, ip, ip, lsl #2
   104c0:	b	cce490 <strspn@plt+0xccb918>
   104c4:	strtmi	r4, [r0], -r1, asr #12
   104c8:	ldmda	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104cc:	ldrbmi	r6, [r9], -sl, lsr #16
   104d0:	stmia	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104d4:	bllt	fec8e4d8 <strspn@plt+0xfec8b960>
   104d8:	ldclmi	14, cr4, [fp], {218}	; 0xda
   104dc:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   104e0:			; <UNDEFINED> instruction: 0x46204631
   104e4:	stmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104e8:	ldrbmi	r6, [r3], -sl, lsr #16
   104ec:			; <UNDEFINED> instruction: 0xf8cd4649
   104f0:	andls	fp, r2, #4
   104f4:	addvc	pc, ip, #1325400064	; 0x4f000000
   104f8:	strbmi	r9, [r0], -r0
   104fc:	b	54e4cc <strspn@plt+0x54b954>
   10500:			; <UNDEFINED> instruction: 0x46204631
   10504:	ldmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10508:	ldrbmi	r6, [r9], -sl, lsr #16
   1050c:	stm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10510:	bllt	20e514 <strspn@plt+0x20b99c>
   10514:	movweq	pc, #8457	; 0x2109	; <UNPREDICTABLE>
   10518:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1051c:	msrmi	SPSR_c, pc, asr #8
   10520:	vsubw.s8	<illegal reg q9.5>, q0, d8
   10524:	vand	<illegal reg q10.5>, q11, <illegal reg q10.5>
   10528:	vmlal.s<illegal width 8>	q11, d6, d3[5]
   1052c:			; <UNDEFINED> instruction: 0xf8cd6266
   10530:			; <UNDEFINED> instruction: 0x26008030
   10534:	strpl	lr, [sl], #-2509	; 0xfffff633
   10538:			; <UNDEFINED> instruction: 0xf8cd4688
   1053c:			; <UNDEFINED> instruction: 0x461ca034
   10540:	ldrmi	r4, [r1], sl, asr #13
   10544:	svcpl	0x0001f81a
   10548:			; <UNDEFINED> instruction: 0xf7f2b1a5
   1054c:	stmdavs	r0, {r2, r4, r7, r8, fp, sp, lr, pc}
   10550:	andseq	pc, r5, r0, lsr r8	; <UNPREDICTABLE>
   10554:	andvs	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
   10558:	addhi	pc, r5, r0
   1055c:			; <UNDEFINED> instruction: 0x3c08fb89
   10560:			; <UNDEFINED> instruction: 0xf1a545a2
   10564:	b	13d122c <strspn@plt+0x13ce6b4>
   10568:	blx	22c912 <strspn@plt+0x229d9a>
   1056c:	bl	ff029d80 <strspn@plt+0xff027208>
   10570:	mvnle	r0, ip, lsr #17
   10574:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   10578:	msrcs	CPSR_x, #536870916	; 0x20000004
   1057c:	msrcs	CPSR_x, #192, 4
   10580:	strpl	lr, [sl], #-2525	; 0xfffff623
   10584:			; <UNDEFINED> instruction: 0xf8dd4598
   10588:			; <UNDEFINED> instruction: 0xf73fa034
   1058c:	teqcs	ip, #15, 30	; 0x3c
   10590:	blx	e1e5e <strspn@plt+0xdf2e6>
   10594:			; <UNDEFINED> instruction: 0xf64cf101
   10598:			; <UNDEFINED> instruction: 0xf6c310ff
   1059c:	blx	dc80e <strspn@plt+0xd9c96>
   105a0:	addmi	pc, r1, #8, 16	; 0x80000
   105a4:			; <UNDEFINED> instruction: 0xf44fdd76
   105a8:	vrsra.s8	<illegal reg q10.5>, q4, #4
   105ac:	strmi	r4, [fp], #-869	; 0xfffffc9b
   105b0:	andeq	pc, r1, #8, 2
   105b4:	sfmle	f4, 4, [r6, #-524]	; 0xfffffdf4
   105b8:	bicsmi	pc, r8, #1325400064	; 0x4f000000
   105bc:	biceq	pc, sl, #200, 12	; 0xc800000
   105c0:	andeq	pc, r2, #8, 2
   105c4:	stmdbls	r8, {r0, r1, r3, sl, lr}
   105c8:			; <UNDEFINED> instruction: 0xf47f292d
   105cc:	subsmi	sl, r2, #172, 26	; 0x2b00
   105d0:	stmib	sl, {r0, r1, r3, r4, r6, r9, lr}^
   105d4:	str	r2, [r8, #768]!	; 0x300
   105d8:	rsbshi	pc, r0, #14614528	; 0xdf0000
   105dc:	ldrbtmi	r4, [r8], #3228	; 0xc9c
   105e0:	ldrbtmi	r9, [ip], #-3593	; 0xfffff1f7
   105e4:	strtmi	r4, [r0], -r1, asr #12
   105e8:	svc	0x00a6f7f1
   105ec:			; <UNDEFINED> instruction: 0xf8df6829
   105f0:	vhsub.s8	q14, q0, q10
   105f4:	blls	214eb8 <strspn@plt+0x212340>
   105f8:	ldrbtmi	r9, [ip], #258	; 0x102
   105fc:	ldrbtmi	r4, [r9], #-2454	; 0xfffff66a
   10600:	bleq	4ad3c <strspn@plt+0x481c4>
   10604:	rsbeq	pc, ip, ip, lsl #2
   10608:			; <UNDEFINED> instruction: 0xf8dfe75a
   1060c:			; <UNDEFINED> instruction: 0xf048c250
   10610:			; <UNDEFINED> instruction: 0x46490332
   10614:	ldrbtmi	r4, [ip], #1584	; 0x630
   10618:	eorsmi	pc, ip, #64, 4
   1061c:			; <UNDEFINED> instruction: 0xf8cd9401
   10620:			; <UNDEFINED> instruction: 0xf7f2c000
   10624:	ldrtmi	lr, [r0], -r2, lsl #19
   10628:	strcs	r4, [r0], -r3, asr #12
   1062c:	vmax.s8	q10, q0, <illegal reg q4.5>
   10630:			; <UNDEFINED> instruction: 0x9600423e
   10634:	stmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10638:	blt	ff28e63c <strspn@plt+0xff28bac4>
   1063c:	vqdmulh.s<illegal width 8>	d25, d0, d10
   10640:	stmmi	r7, {r0, r3, r4, r5, r7, r9, ip, sp}
   10644:	ldmvs	sp, {r0, r1, r2, r7, r8, fp, lr}^
   10648:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1064c:	cfsh64cs	mvdx14, mvdx14, #-54
   10650:			; <UNDEFINED> instruction: 0xf109bf04
   10654:	ldrmi	r0, [r0], r1, lsl #6
   10658:	svcge	0x005ef43f
   1065c:			; <UNDEFINED> instruction: 0xe7b24613
   10660:			; <UNDEFINED> instruction: 0xf7ff2601
   10664:	stmibmi	r0, {r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}
   10668:	addcc	pc, r3, #64, 4
   1066c:	ldrbtmi	r9, [r9], #-0
   10670:	bcc	44bed8 <strspn@plt+0x449360>
   10674:	sbceq	pc, ip, r1, lsl #2
   10678:	ldmib	sp, {r2, r3, r4, r5, r6, r8, fp, lr}^
   1067c:	ldrbtmi	r5, [r9], #-1034	; 0xfffffbf6
   10680:	stmib	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10684:	blt	fe90e688 <strspn@plt+0xfe90bb10>
   10688:	blx	98f82 <strspn@plt+0x9640a>
   1068c:	ldr	pc, [sl, r8, lsl #4]
   10690:	svc	0x00f8f7f1
   10694:	strbmi	r4, [r2], -fp, lsl #12
   10698:	svclt	0x0000e795
   1069c:	andeq	lr, r2, r2, ror #6
   106a0:	andeq	r0, r0, r0, asr r2
   106a4:	andeq	lr, r2, r4, asr r3
   106a8:	andeq	r0, r0, r8, asr #4
   106ac:	andeq	r3, r1, r8, ror r5
   106b0:	andeq	r1, r1, ip, asr r4
   106b4:	andeq	r1, r1, r6, asr #12
   106b8:	strdeq	r0, [r1], -r8
   106bc:	andeq	r1, r1, ip, asr #11
   106c0:			; <UNDEFINED> instruction: 0x000113bc
   106c4:	andeq	r1, r1, r2, asr #16
   106c8:	andeq	r3, r1, r2, lsl r4
   106cc:	strdeq	r1, [r1], -r6
   106d0:	andeq	r1, r1, sl, lsr r4
   106d4:	andeq	r1, r1, r8, asr #15
   106d8:	andeq	r1, r1, r6, lsr #5
   106dc:			; <UNDEFINED> instruction: 0x000133b2
   106e0:	ldrdeq	r1, [r1], -r8
   106e4:	andeq	r1, r1, r0, lsl r4
   106e8:	andeq	r1, r1, sl, lsr r7
   106ec:	andeq	r3, r1, ip, lsr r3
   106f0:	andeq	r1, r1, lr, lsl #4
   106f4:	strdeq	r3, [r1], -r8
   106f8:	ldrdeq	r1, [r1], -lr
   106fc:	andeq	lr, r2, ip, lsr #1
   10700:	andeq	r1, r1, r4, ror r1
   10704:	andeq	r3, r1, r4, lsl #4
   10708:	andeq	r1, r1, lr, ror #1
   1070c:	andeq	r0, r1, r6, lsl r7
   10710:	strdeq	r0, [r1], -sl
   10714:	andeq	r3, r1, r0, lsl #3
   10718:	andeq	r1, r1, ip, asr r0
   1071c:	andeq	r3, r1, sl, asr #2
   10720:	andeq	r1, r1, r4, lsr r0
   10724:	muleq	r1, lr, r0
   10728:	ldrdeq	r1, [r1], -lr
   1072c:	ldrdeq	r3, [r1], -lr
   10730:			; <UNDEFINED> instruction: 0x00010fb2
   10734:	muleq	r1, ip, r0
   10738:	andeq	r0, r1, r6, lsl #31
   1073c:	andeq	r3, r1, ip
   10740:	andeq	r0, r1, lr, ror #29
   10744:	andeq	r2, r1, r4, ror #31
   10748:	andeq	r0, r1, lr, asr #29
   1074c:			; <UNDEFINED> instruction: 0x00012fb6
   10750:	muleq	r1, sl, lr
   10754:	andeq	r1, r1, r4, lsl #1
   10758:	andeq	r1, r1, r0, lsl #7
   1075c:	andeq	r2, r1, r0, lsl #31
   10760:	andeq	r0, r1, r4, ror #28
   10764:	andeq	r2, r1, r6, asr #30
   10768:	andeq	r0, r1, sl, lsr #28
   1076c:	andeq	r2, r1, r2, lsr #30
   10770:	andeq	r0, r1, ip, lsl #28
   10774:	strdeq	r2, [r1], -ip
   10778:	andeq	r0, r1, r6, ror #27
   1077c:	ldrdeq	r2, [r1], -ip
   10780:	andeq	r0, r1, r0, asr #27
   10784:			; <UNDEFINED> instruction: 0x00012eb8
   10788:	andeq	r0, r1, r2, lsr #27
   1078c:	muleq	r1, sl, lr
   10790:	andeq	r0, r1, lr, ror sp
   10794:	andeq	r2, r1, r6, ror lr
   10798:	andeq	r0, r1, r0, ror #26
   1079c:	andeq	r2, r1, r8, asr lr
   107a0:	andeq	r0, r1, ip, lsr sp
   107a4:	andeq	r2, r1, ip, lsr #28
   107a8:	andeq	r0, r1, r6, lsl sp
   107ac:	andeq	r2, r1, r8, lsl #28
   107b0:	andeq	r0, r1, ip, ror #25
   107b4:	andeq	r2, r1, r0, ror #27
   107b8:	andeq	r0, r1, sl, asr #25
   107bc:			; <UNDEFINED> instruction: 0x00012dba
   107c0:	muleq	r1, lr, ip
   107c4:	muleq	r1, r6, sp
   107c8:	andeq	r0, r1, r0, lsl #25
   107cc:	andeq	r2, r1, lr, asr #26
   107d0:	andeq	r0, r1, r8, lsr ip
   107d4:	strdeq	r0, [r1], -ip
   107d8:	ldrdeq	r1, [r1], -sl
   107dc:	ldrdeq	r2, [r1], -sl
   107e0:	andeq	r0, r1, lr, lsr #23
   107e4:	andeq	r0, r1, lr, lsr #25
   107e8:	andeq	r2, r1, lr, ror ip
   107ec:	andeq	r0, r1, r8, ror #22
   107f0:	andeq	pc, r0, ip, lsl #3
   107f4:	andeq	r1, r1, r2, lsr r0
   107f8:	andeq	r0, r1, lr, lsr #22
   107fc:	andeq	lr, r0, r8, asr ip
   10800:	andeq	r2, r1, r0, lsr ip
   10804:			; <UNDEFINED> instruction: 0x00012bb8
   10808:	muleq	r1, ip, sl
   1080c:	andeq	r2, r1, r4, lsl #23
   10810:	andeq	r0, r1, r8, ror #20
   10814:	strdeq	r0, [r1], -r8
   10818:	andeq	r0, r1, r0, asr pc
   1081c:	andeq	r0, r1, r8, lsr sl
   10820:	andeq	r2, r1, r0, asr #22
   10824:	andeq	pc, r0, r4, asr r0	; <UNPREDICTABLE>
   10828:	andeq	pc, r0, r4, lsr #32
   1082c:			; <UNDEFINED> instruction: 0x00012ab6
   10830:	andeq	r0, r1, r0, lsr #19
   10834:	ldrdeq	r0, [r1], -sl
   10838:	andeq	r0, r1, lr, lsl #29
   1083c:	andeq	r2, r1, lr, lsl #21
   10840:	andeq	r0, r1, r6, ror r9
   10844:	andeq	r0, r1, r8, ror #19
   10848:	andeq	r0, r1, sl, asr #28
   1084c:	andeq	r0, r1, r2, lsr r9
   10850:	andeq	r0, r1, r6, asr #26
   10854:	andeq	r2, r1, r6, asr #18
   10858:	andeq	r0, r1, lr, lsr #16
   1085c:			; <UNDEFINED> instruction: 0x000102be
   10860:	strdeq	r2, [r1], -r8
   10864:	andeq	r0, r1, r2, ror #15
   10868:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   1086c:	andeq	r0, r1, lr, lsr #15
   10870:	mvnsmi	lr, sp, lsr #18
   10874:	cdpmi	6, 4, cr4, cr14, cr8, {4}
   10878:	stclmi	6, cr4, [lr, #-80]	; 0xffffffb0
   1087c:	sbccs	pc, r9, #64, 4
   10880:	blmi	1361a80 <strspn@plt+0x135ef08>
   10884:	addlt	r4, r2, sp, asr #18
   10888:	ldrbtmi	r5, [fp], #-2421	; 0xfffff68b
   1088c:			; <UNDEFINED> instruction: 0x46074479
   10890:	sbcseq	pc, ip, r3, lsl #2
   10894:	strtmi	r6, [fp], -sp, ror #17
   10898:	mcr	7, 5, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   1089c:			; <UNDEFINED> instruction: 0x3000f9b4
   108a0:	addvc	pc, r4, #1862270976	; 0x6f000000
   108a4:	blcs	1218f8 <strspn@plt+0x11ed80>
   108a8:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   108ac:	teqmi	r3, #3	; <UNPREDICTABLE>
   108b0:	andseq	r5, lr, r3, lsl #22
   108b4:	ldrtmi	r4, [r8], -r2, asr #22
   108b8:	ldrdcs	pc, [r0], -r8
   108bc:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   108c0:	stc2	0, cr15, [r8, #12]
   108c4:	strmi	r2, [r4], -r1, lsl #16
   108c8:	ldmdami	lr!, {r2, r5, r6, ip, lr, pc}
   108cc:	ldmdbmi	lr!, {sl, sp}
   108d0:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   108d4:	eorsvc	pc, r8, #1325400064	; 0x4f000000
   108d8:	ldrbtmi	r3, [r9], #-220	; 0xffffff24
   108dc:			; <UNDEFINED> instruction: 0xf7f29400
   108e0:			; <UNDEFINED> instruction: 0x4620e874
   108e4:	pop	{r1, ip, sp, pc}
   108e8:			; <UNDEFINED> instruction: 0xf8d881f0
   108ec:	ldrtmi	r1, [r8], -r0
   108f0:			; <UNDEFINED> instruction: 0xf858f003
   108f4:	strmi	r2, [r4], -r1, lsl #16
   108f8:	ldmdami	r4!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   108fc:	ldmdbmi	r4!, {r0, r1, r3, r5, r9, sl, lr}
   10900:	sbcscs	pc, sp, #64, 4
   10904:	strls	r4, [r0], #-1144	; 0xfffffb88
   10908:	ldrbtmi	r3, [r9], #-220	; 0xffffff24
   1090c:	ldmda	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10910:	strb	r4, [r7, r0, lsr #12]!
   10914:	strcs	r4, [r1], #-2095	; 0xfffff7d1
   10918:	strtmi	r4, [fp], -pc, lsr #18
   1091c:	vqshl.s8	q10, q12, q0
   10920:	sbcscc	r2, ip, sp, asr #5
   10924:	strls	r4, [r0], #-1145	; 0xfffffb87
   10928:	stmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1092c:	andlt	r4, r2, r0, lsr #12
   10930:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10934:	ldrtmi	r4, [r8], -r2, lsr #22
   10938:	ldrdcs	pc, [r0], -r8
   1093c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   10940:			; <UNDEFINED> instruction: 0xf8aef004
   10944:	strmi	r2, [r4], -r1, lsl #16
   10948:	stmdami	r4!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   1094c:	stmdbmi	r4!, {r0, r1, r3, r5, r9, sl, lr}
   10950:	sbcscs	pc, r9, #64, 4
   10954:	strls	r4, [r0], #-1144	; 0xfffffb88
   10958:	ldrbtmi	r3, [r9], #-220	; 0xffffff24
   1095c:	ldmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10960:	ldr	r4, [pc, r0, lsr #12]!
   10964:			; <UNDEFINED> instruction: 0xf8d82300
   10968:	ldrtmi	r1, [r8], -r0
   1096c:	movwls	r4, #1562	; 0x61a
   10970:	ldc2l	0, cr15, [r6, #-12]!
   10974:	strmi	r2, [r4], -r1, lsl #16
   10978:	ldmdami	sl, {r0, r1, r2, r5, r7, r8, ip, lr, pc}
   1097c:	ldmdbmi	sl, {r0, r1, r3, r5, r9, sl, lr}
   10980:	sbcscs	pc, r5, #64, 4
   10984:	strls	r4, [r0], #-1144	; 0xfffffb88
   10988:	ldrbtmi	r3, [r9], #-220	; 0xffffff24
   1098c:	ldmda	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10990:	str	r4, [r7, r0, lsr #12]!
   10994:			; <UNDEFINED> instruction: 0x462b4815
   10998:	vmul.i8	d20, d0, d5
   1099c:	ldrbtmi	r2, [r8], #-721	; 0xfffffd2f
   109a0:	sbcscc	r9, ip, r0, lsl #8
   109a4:			; <UNDEFINED> instruction: 0xf7f24479
   109a8:			; <UNDEFINED> instruction: 0x4620e810
   109ac:	svclt	0x0000e79a
   109b0:	andeq	sp, r2, r8, lsl #9
   109b4:	andeq	r0, r0, r8, asr #4
   109b8:			; <UNDEFINED> instruction: 0x000126b6
   109bc:	andeq	r0, r1, r0, lsr #11
   109c0:	muleq	r0, r4, r2
   109c4:	andeq	r2, r1, lr, ror #12
   109c8:	andeq	r0, r1, r2, asr r5
   109cc:	andeq	r2, r1, ip, lsr r6
   109d0:	andeq	r0, r1, r2, lsr #10
   109d4:	andeq	r2, r1, r4, lsr #12
   109d8:	andeq	r0, r1, r8, lsl #10
   109dc:	andeq	r2, r1, ip, ror #11
   109e0:	ldrdeq	r0, [r1], -r2
   109e4:			; <UNDEFINED> instruction: 0x000125bc
   109e8:	andeq	r0, r1, r2, lsr #9
   109ec:	andeq	r2, r1, r2, lsr #11
   109f0:	andeq	r0, r1, r8, lsl #9
   109f4:	svcmi	0x00f0e92d
   109f8:	svcmi	0x00f5b08b
   109fc:	blmi	ffd5941c <strspn@plt+0xffd568a4>
   10a00:	ldmmi	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   10a04:	ldmpl	fp!, {r0, r2, r4, r5, r6, r7, sl, fp, lr}^
   10a08:	ldmibmi	r5!, {r3, r4, r5, r6, sl, lr}^
   10a0c:	rscscc	r4, r4, ip, ror r4
   10a10:	ldrdlt	pc, [ip], -r3
   10a14:	movwls	r4, #21625	; 0x5479
   10a18:			; <UNDEFINED> instruction: 0xf7f1465b
   10a1c:	stmdavs	r3!, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   10a20:	subsle	r2, r0, r0, lsl #22
   10a24:			; <UNDEFINED> instruction: 0xf8df4aef
   10a28:	blmi	ffc31930 <strspn@plt+0xffc2edb8>
   10a2c:			; <UNDEFINED> instruction: 0xf502447a
   10a30:	ldrbtmi	r7, [r8], #648	; 0x288
   10a34:	ldrbtmi	r9, [fp], #-518	; 0xfffffdfa
   10a38:			; <UNDEFINED> instruction: 0xf5034aed
   10a3c:	strls	r7, [r3, -r8, lsl #7]
   10a40:	movwls	r4, #29818	; 0x747a
   10a44:	stmiavs	r1!, {r2, r9, ip, pc}
   10a48:	eorsle	r2, r8, r0, lsl #18
   10a4c:	strbmi	r2, [r0], -r5, lsl #4
   10a50:	mcr	7, 0, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   10a54:	blcc	6eee8 <strspn@plt+0x6c370>
   10a58:	blcs	7e2274 <strspn@plt+0x7df6fc>
   10a5c:	ldm	pc, {r0, r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10a60:	orreq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
   10a64:	eoreq	r0, r0, r3, ror r1
   10a68:	cmpeq	sp, r0, ror #2
   10a6c:	rsceq	r0, r1, sl, lsr #2
   10a70:			; <UNDEFINED> instruction: 0x00780099
   10a74:	eoreq	r0, lr, lr, lsr #32
   10a78:	eoreq	r0, lr, lr, lsr #32
   10a7c:	eoreq	r0, lr, lr, lsr #32
   10a80:	eoreq	r0, lr, r2, asr r0
   10a84:	eoreq	r0, lr, lr, lsr #32
   10a88:	eoreq	r0, lr, lr, lsr #32
   10a8c:	eoreq	r0, lr, lr, lsr #32
   10a90:	eoreq	r0, lr, lr, lsr #32
   10a94:	eoreq	r0, lr, lr, lsr #32
   10a98:	eoreq	r0, lr, lr, lsr #32
   10a9c:	eoreq	r0, lr, lr, lsr #32
   10aa0:	stmdbvs	r2!, {r1, r2, r3, r4, r5}^
   10aa4:	blmi	ff4fd014 <strspn@plt+0xff4fa49c>
   10aa8:	stcls	6, cr4, [r3, #-4]
   10aac:	stmiapl	lr!, {r2, sp}^
   10ab0:			; <UNDEFINED> instruction: 0x47986833
   10ab4:	ldmdavs	r3!, {r4, r6, r7, r8, fp, lr}
   10ab8:	ldrbtmi	r2, [r9], #-4
   10abc:			; <UNDEFINED> instruction: 0xf8544798
   10ac0:	blcs	20738 <strspn@plt+0x1dbc0>
   10ac4:	stmiami	sp, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   10ac8:	stmibmi	sp, {r0, r1, r3, r4, r6, r9, sl, lr}^
   10acc:	ldrbtmi	r2, [r8], #-724	; 0xfffffd2c
   10ad0:	rscscc	r4, r4, r9, ror r4
   10ad4:	pop	{r0, r1, r3, ip, sp, pc}
   10ad8:			; <UNDEFINED> instruction: 0xf7f14ff0
   10adc:	stmdbvs	r2!, {r0, r1, r2, r7, r9, sl, fp, ip, sp, pc}^
   10ae0:	rscle	r2, ip, r0, lsl #20
   10ae4:	strmi	r4, [r1], -r3, asr #23
   10ae8:	andcs	r9, r4, r3, lsl #26
   10aec:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   10af0:	stmibmi	r4, {r3, r4, r7, r8, r9, sl, lr}^
   10af4:	andcs	r6, r4, r3, lsr r8
   10af8:			; <UNDEFINED> instruction: 0x47984479
   10afc:	svccc	0x001cf854
   10b00:	lslle	r2, r0, #22
   10b04:	ldcl	7, cr14, [r4, #892]	; 0x37c
   10b08:	strmi	r7, [r1], -r6, lsl #20
   10b0c:	andcs	r9, r4, r3, lsl #20
   10b10:	vldr	d4, [pc, #736]	; 10df8 <strspn@plt+0xe280>
   10b14:	ldmpl	r6, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
   10b18:	blvs	ffa0c600 <strspn@plt+0xffa09a88>
   10b1c:	blpl	feacc1a0 <strspn@plt+0xfeac9628>
   10b20:	mcr	8, 4, r6, cr6, cr5, {1}
   10b24:	vldr	d23, [r4, #16]
   10b28:	vmov.f32	s12, #133	; 0xc0280000 -2.625
   10b2c:	vsub.f64	d6, d23, d22
   10b30:	vdiv.f64	d7, d7, d6
   10b34:	mrrc	11, 0, r7, r3, cr5
   10b38:			; <UNDEFINED> instruction: 0x47a82b17
   10b3c:	ldmdavs	r3!, {r1, r4, r5, r7, r8, fp, lr}
   10b40:	ldrbtmi	r2, [r9], #-4
   10b44:			; <UNDEFINED> instruction: 0xf8544798
   10b48:	blcs	207c0 <strspn@plt+0x1dc48>
   10b4c:	svcge	0x007bf47f
   10b50:	stmiavs	r3!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   10b54:	bcs	2abc4 <strspn@plt+0x2804c>
   10b58:	msrhi	CPSR_fsx, r0
   10b5c:	svcls	0x00036960
   10b60:			; <UNDEFINED> instruction: 0xf853e004
   10b64:	bcs	1c78c <strspn@plt+0x19c14>
   10b68:	tsthi	r4, r0	; <UNPREDICTABLE>
   10b6c:	addmi	r6, r8, #5832704	; 0x590000
   10b70:	blmi	fe845354 <strspn@plt+0xfe8427dc>
   10b74:	strls	r4, [r3, -r9, lsr #12]
   10b78:	ldmpl	lr!, {r2, sp}^
   10b7c:			; <UNDEFINED> instruction: 0x47986833
   10b80:	andcs	r6, r4, r3, lsr r8
   10b84:	ldrmi	r9, [r8, r4, lsl #18]
   10b88:	svccc	0x001cf854
   10b8c:			; <UNDEFINED> instruction: 0xf47f2b00
   10b90:			; <UNDEFINED> instruction: 0xe798af5a
   10b94:			; <UNDEFINED> instruction: 0xa014f8d4
   10b98:	svceq	0x0000f1ba
   10b9c:	svcls	0x0003d08f
   10ba0:	andsmi	pc, r4, #64, 4
   10ba4:	blls	1645f8 <strspn@plt+0x161a80>
   10ba8:	ldmibpl	lr!, {r3, r4, r7, r8, fp, lr}
   10bac:	ldrbtmi	r6, [r9], #-2267	; 0xfffff725
   10bb0:	ldmdavs	r7!, {r1, r2, fp, ip, pc}
   10bb4:	strls	r9, [r8, -r9, lsl #6]
   10bb8:	ldc	7, cr15, [r6, #-964]	; 0xfffffc3c
   10bbc:	blls	263614 <strspn@plt+0x260a9c>
   10bc0:			; <UNDEFINED> instruction: 0xf8d2447a
   10bc4:			; <UNDEFINED> instruction: 0xf1b99d88
   10bc8:			; <UNDEFINED> instruction: 0xf0000f00
   10bcc:	svcls	0x000380e8
   10bd0:	addpl	pc, r8, #2097152	; 0x200000
   10bd4:	and	r4, r4, r8, asr #12
   10bd8:	svceq	0x0008f852
   10bdc:			; <UNDEFINED> instruction: 0xf0002800
   10be0:	ldmdavs	r1, {r0, r2, r3, r4, r6, r7, pc}^
   10be4:	mvnsle	r4, sl, lsl #11
   10be8:	stmmi	sl, {r0, r7, r9, sl, lr}
   10bec:	vst2.32	{d20,d22}, [pc], sl
   10bf0:	ldrbtmi	r6, [r8], #-643	; 0xfffffd7d
   10bf4:	andls	pc, r0, sp, asr #17
   10bf8:	addvc	pc, r8, r0, lsl #10
   10bfc:	smlsdxls	r3, r9, r4, r4
   10c00:	ldcl	7, cr15, [lr], {241}	; 0xf1
   10c04:	strbmi	r9, [sl], -r8, lsl #22
   10c08:	andcs	r4, r4, r9, lsr #12
   10c0c:	stmibmi	r3, {r3, r4, r7, r8, r9, sl, lr}
   10c10:	andcs	r6, r4, r3, lsr r8
   10c14:			; <UNDEFINED> instruction: 0x47984479
   10c18:	svccc	0x001cf854
   10c1c:			; <UNDEFINED> instruction: 0xf47f2b00
   10c20:	smmla	r0, r2, pc, sl	; <UNPREDICTABLE>
   10c24:			; <UNDEFINED> instruction: 0x9014f8d4
   10c28:	svceq	0x0000f1b9
   10c2c:	svcge	0x0047f43f
   10c30:	vmul.i8	q10, q0, q8
   10c34:	mcrls	2, 0, r3, cr3, cr6, {7}
   10c38:	ldmdami	r9!, {r0, r2, r8, r9, fp, ip, pc}^
   10c3c:	ldmvs	fp, {r1, r2, r4, r5, r6, fp, ip, lr}^
   10c40:	ldmdbmi	r8!, {r3, r4, r5, r6, sl, lr}^
   10c44:	addvc	pc, r2, r0, lsl #10
   10c48:	ldrbtmi	r6, [r9], #-2103	; 0xfffff7c9
   10c4c:	strls	r9, [r8, -r9, lsl #6]
   10c50:	stcl	7, cr15, [sl], {241}	; 0xf1
   10c54:	blls	26362c <strspn@plt+0x260ab4>
   10c58:			; <UNDEFINED> instruction: 0xf8d2447a
   10c5c:			; <UNDEFINED> instruction: 0xf1baad20
   10c60:	andle	r0, ip, r0, lsl #30
   10c64:			; <UNDEFINED> instruction: 0xf5029f03
   10c68:			; <UNDEFINED> instruction: 0x46516252
   10c6c:	strmi	r6, [r1, #2128]	; 0x850
   10c70:			; <UNDEFINED> instruction: 0xf852d003
   10c74:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
   10c78:			; <UNDEFINED> instruction: 0x468ad1f8
   10c7c:	stmdami	fp!, {r0, r1, r8, r9, sl, ip, pc}^
   10c80:	rscscc	pc, sl, #64, 4
   10c84:	ldrbtmi	r4, [r8], #-2410	; 0xfffff696
   10c88:	andge	pc, r0, sp, asr #17
   10c8c:	addvc	pc, r2, r0, lsl #10
   10c90:			; <UNDEFINED> instruction: 0xf7f14479
   10c94:	blls	24bef4 <strspn@plt+0x24937c>
   10c98:			; <UNDEFINED> instruction: 0x46294652
   10c9c:	ldrmi	r2, [r8, r4]
   10ca0:	ldmdavs	r3!, {r2, r5, r6, r8, fp, lr}
   10ca4:	ldrbtmi	r2, [r9], #-4
   10ca8:			; <UNDEFINED> instruction: 0xf8544798
   10cac:	blcs	20924 <strspn@plt+0x1ddac>
   10cb0:	mcrge	4, 6, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   10cb4:	stmdbvs	r3!, {r0, r1, r2, r8, r9, sl, sp, lr, pc}^
   10cb8:			; <UNDEFINED> instruction: 0xf43f2b00
   10cbc:	blmi	137c8c4 <strspn@plt+0x1379d4c>
   10cc0:	svcls	0x00034602
   10cc4:	ldmdbmi	ip, {r2, sp}^
   10cc8:	ldrbtmi	r5, [r9], #-2302	; 0xfffff702
   10ccc:			; <UNDEFINED> instruction: 0x47986833
   10cd0:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
   10cd4:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   10cd8:	ldrdls	pc, [r0, #-143]!	; 0xffffff71
   10cdc:	stmdavs	sl!, {r0, r3, r4, r5, r6, r7, sl, lr}^
   10ce0:	ldmdavs	r3!, {r0, r3, r6, r9, sl, lr}
   10ce4:	ldrmi	r2, [r8, r4]
   10ce8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   10cec:			; <UNDEFINED> instruction: 0xf854d1f7
   10cf0:	smladls	r3, ip, pc, r3	; <UNPREDICTABLE>
   10cf4:			; <UNDEFINED> instruction: 0xf47f2b00
   10cf8:	strbt	sl, [r4], r6, lsr #29
   10cfc:			; <UNDEFINED> instruction: 0x46014b3d
   10d00:	andcs	r9, r4, r3, lsl #26
   10d04:	stmiapl	lr!, {r1, r5, r6, r8, fp, sp, lr}^
   10d08:			; <UNDEFINED> instruction: 0x47986833
   10d0c:	ldmdavs	r3!, {r2, r3, r6, r8, fp, lr}
   10d10:	ldrbtmi	r2, [r9], #-4
   10d14:			; <UNDEFINED> instruction: 0xf8544798
   10d18:	blcs	20990 <strspn@plt+0x1de18>
   10d1c:	mrcge	4, 4, APSR_nzcv, cr3, cr15, {3}
   10d20:	stmdbvs	r3!, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
   10d24:			; <UNDEFINED> instruction: 0xf43f2b00
   10d28:	blmi	cbc858 <strspn@plt+0xcb9ce0>
   10d2c:	stcls	6, cr4, [r3, #-8]
   10d30:	stmdbmi	r4, {r2, sp}^
   10d34:	ldrbtmi	r5, [r9], #-2286	; 0xfffff712
   10d38:			; <UNDEFINED> instruction: 0x47986833
   10d3c:	svccc	0x001cf854
   10d40:			; <UNDEFINED> instruction: 0xf47f2b00
   10d44:	ldrt	sl, [lr], r0, lsl #29
   10d48:	strmi	r4, [r1], -sl, lsr #22
   10d4c:	andcs	r9, r4, r3, lsl #26
   10d50:	stmiapl	lr!, {r1, r5, r6, r8, fp, sp, lr}^
   10d54:			; <UNDEFINED> instruction: 0x47986833
   10d58:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r8, fp, lr}
   10d5c:	ldrbtmi	r2, [r9], #-4
   10d60:			; <UNDEFINED> instruction: 0xf8544798
   10d64:	blcs	209dc <strspn@plt+0x1de64>
   10d68:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   10d6c:	blmi	88a820 <strspn@plt+0x887ca8>
   10d70:	stcls	6, cr4, [r3, #-4]
   10d74:	stmdbvs	r2!, {r2, sp}^
   10d78:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   10d7c:	ldmdbmi	r3!, {r3, r4, r7, r8, r9, sl, lr}
   10d80:	andcs	r6, r4, r3, lsr r8
   10d84:			; <UNDEFINED> instruction: 0x47984479
   10d88:	svccc	0x001cf854
   10d8c:			; <UNDEFINED> instruction: 0xf47f2b00
   10d90:			; <UNDEFINED> instruction: 0xe698ae5a
   10d94:	smladls	r3, r7, fp, r4
   10d98:			; <UNDEFINED> instruction: 0xe6f158fe
   10d9c:			; <UNDEFINED> instruction: 0xf8df9703
   10da0:	vqadd.s8	d25, d16, d16
   10da4:	stmdbmi	fp!, {r1, r3, r4, r9, lr}
   10da8:	stmdals	r7, {r0, r3, r4, r5, r6, r7, sl, lr}
   10dac:			; <UNDEFINED> instruction: 0xf8cd4479
   10db0:			; <UNDEFINED> instruction: 0xf7f19000
   10db4:	str	lr, [r5, -r6, lsl #24]!
   10db8:	bls	e39f8 <strspn@plt+0xe0e80>
   10dbc:			; <UNDEFINED> instruction: 0xe6df58d6
   10dc0:	andeq	r0, r0, r0
   10dc4:	bicmi	ip, sp, r5, ror #26
   10dc8:	andeq	r0, r0, r0
   10dcc:	submi	r0, lr, r0
   10dd0:	andeq	sp, r2, r8, lsl #6
   10dd4:	andeq	r0, r0, r8, asr #4
   10dd8:	andeq	r2, r1, r8, lsr r5
   10ddc:	andeq	sp, r2, r0, ror #15
   10de0:	andeq	r0, r1, r8, lsl r4
   10de4:	andeq	r2, r1, r4, lsl r5
   10de8:	strdeq	r0, [r1], -r6
   10dec:	andeq	r2, r1, sl, lsl #10
   10df0:	andeq	pc, r0, r8, lsr #8
   10df4:	andeq	r0, r0, r8, asr r2
   10df8:	andeq	pc, r0, lr, lsr #7
   10dfc:	andeq	r2, r1, r2, ror r4
   10e00:	andeq	r0, r1, ip, asr r3
   10e04:	andeq	pc, r0, r0, ror r3	; <UNPREDICTABLE>
   10e08:	andeq	pc, r0, r6, lsr #6
   10e0c:	andeq	r0, r1, lr, ror r2
   10e10:	andeq	sp, r2, ip, lsr #12
   10e14:	andeq	r2, r1, lr, asr #6
   10e18:	andeq	r0, r1, r0, lsr r2
   10e1c:	andeq	pc, r0, r4, asr r2	; <UNPREDICTABLE>
   10e20:	andeq	r2, r1, r0, lsl #6
   10e24:	andeq	r0, r1, r2, ror #3
   10e28:	muleq	r2, r4, r5
   10e2c:			; <UNDEFINED> instruction: 0x000122ba
   10e30:	muleq	r1, ip, r1
   10e34:	andeq	pc, r0, r2, asr #3
   10e38:	andeq	pc, r0, r6, ror #8
   10e3c:	muleq	r1, r8, r3
   10e40:	andeq	pc, r0, r6, asr r1	; <UNPREDICTABLE>
   10e44:	strdeq	pc, [r0], -sl
   10e48:	andeq	pc, r0, sl, lsl #2
   10e4c:	andeq	pc, r0, r4, ror #1
   10e50:	andeq	r0, r1, r4, asr #5
   10e54:	andeq	r0, r1, r0, lsl #1
   10e58:			; <UNDEFINED> instruction: 0xf44f4b26
   10e5c:	push	{r0, r1, r2, r3, r4, r5, r7, r9, ip, sp, lr}
   10e60:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   10e64:	strmi	r4, [r5], -r4, lsr #28
   10e68:	addlt	r4, r3, r4, lsr #24
   10e6c:	ldmibpl	fp, {r2, r5, r8, fp, lr}
   10e70:			; <UNDEFINED> instruction: 0xf504447c
   10e74:	stcmi	0, cr7, [r3], #-568	; 0xfffffdc8
   10e78:	ldmvs	pc, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   10e7c:			; <UNDEFINED> instruction: 0x463b447c
   10e80:	bl	feccee4c <strspn@plt+0xfeccc2d4>
   10e84:			; <UNDEFINED> instruction: 0x3000f9b4
   10e88:	eorle	r1, r1, r9, asr ip
   10e8c:			; <UNDEFINED> instruction: 0xf04f4e1e
   10e90:	ldrbtmi	r0, [lr], #-2076	; 0xfffff7e4
   10e94:			; <UNDEFINED> instruction: 0xf934e003
   10e98:	mrrcne	15, 0, r3, sl, cr4
   10e9c:	blx	244f06 <strspn@plt+0x24238e>
   10ea0:	strtmi	pc, [r8], -r3, lsl #6
   10ea4:	ldmpl	r1!, {r0, r5, r7, r9, sl, lr}^
   10ea8:	bl	16cee74 <strspn@plt+0x16cc2fc>
   10eac:	mvnsle	r2, r0, lsl #16
   10eb0:			; <UNDEFINED> instruction: 0x463b4816
   10eb4:	vst2.8	{d20,d22}, [pc :64], r6
   10eb8:	ldrbtmi	r7, [r8], #-705	; 0xfffffd3f
   10ebc:			; <UNDEFINED> instruction: 0xf5009400
   10ec0:	ldrbtmi	r7, [r9], #-142	; 0xffffff72
   10ec4:	ldcl	7, cr15, [r4], #-964	; 0xfffffc3c
   10ec8:	andlt	r4, r3, r8, asr #12
   10ecc:	mvnshi	lr, #12386304	; 0xbd0000
   10ed0:	strcs	r4, [r0], #-2064	; 0xfffff7f0
   10ed4:			; <UNDEFINED> instruction: 0x463b4910
   10ed8:	vst3.16	{d20-d22}, [pc :256], r8
   10edc:			; <UNDEFINED> instruction: 0xf50072c2
   10ee0:	ldrbtmi	r7, [r9], #-142	; 0xffffff72
   10ee4:	strtmi	r9, [r1], r0, lsl #8
   10ee8:	stcl	7, cr15, [r2], #-964	; 0xfffffc3c
   10eec:	andlt	r4, r3, r8, asr #12
   10ef0:	mvnshi	lr, #12386304	; 0xbd0000
   10ef4:	andeq	ip, r2, r6, lsr #29
   10ef8:	andeq	r0, r0, r8, asr #4
   10efc:	ldrdeq	r2, [r1], -r0
   10f00:			; <UNDEFINED> instruction: 0x0000ffb4
   10f04:	andeq	sp, r2, r0, asr r3
   10f08:	andeq	sp, r2, sl, asr r3
   10f0c:	andeq	r2, r1, r6, lsl #1
   10f10:	andeq	pc, r0, sl, ror #30
   10f14:	andeq	r2, r1, r8, rrx
   10f18:	andeq	pc, r0, sl, asr #30
   10f1c:	svcmi	0x00f0e92d
   10f20:	stcmi	0, cr11, [lr, #-548]!	; 0xfffffddc
   10f24:	stmdami	lr!, {r2, ip, pc}
   10f28:	movwls	r4, #29821	; 0x747d
   10f2c:	strtmi	r9, [fp], -r5, lsl #2
   10f30:	stmdapl	sl!, {r1, r2, r9, ip, pc}
   10f34:			; <UNDEFINED> instruction: 0xf8df4c2b
   10f38:			; <UNDEFINED> instruction: 0xf8d2b0b0
   10f3c:	ldrbtmi	r9, [ip], #-12
   10f40:	ldrbtmi	r9, [fp], #3588	; 0xe04
   10f44:			; <UNDEFINED> instruction: 0xf5049d07
   10f48:			; <UNDEFINED> instruction: 0xf89d7498
   10f4c:	ldrbmi	sl, [r9], -ip, asr #32
   10f50:	vst1.8	{d20-d22}, [pc :128], r0
   10f54:	strbmi	r7, [fp], -sp, asr #5
   10f58:			; <UNDEFINED> instruction: 0xf8dd9f05
   10f5c:			; <UNDEFINED> instruction: 0xf7f18018
   10f60:	ldrbmi	lr, [r3], -r4, asr #22
   10f64:			; <UNDEFINED> instruction: 0x46299a12
   10f68:			; <UNDEFINED> instruction: 0xf7fe4630
   10f6c:	mcrrne	9, 9, pc, r3, cr5	; <UNPREDICTABLE>
   10f70:	tstcs	ip, #18
   10f74:	blx	f77c6 <strspn@plt+0xf4c4e>
   10f78:	blmi	74cf80 <strspn@plt+0x74a408>
   10f7c:	ldrtmi	r9, [r9], -r0, lsl #10
   10f80:	andls	r4, r1, #2063597568	; 0x7b000000
   10f84:	andscc	r1, r4, sp, lsl r8
   10f88:	strbmi	r4, [r2], -r3, lsl #8
   10f8c:			; <UNDEFINED> instruction: 0xf8cd4628
   10f90:			; <UNDEFINED> instruction: 0xf7fea008
   10f94:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   10f98:	strcs	r4, [r0, #-2069]	; 0xfffff7eb
   10f9c:			; <UNDEFINED> instruction: 0x464b4915
   10fa0:	vqshl.s8	q10, q12, q0
   10fa4:			; <UNDEFINED> instruction: 0xf50012a3
   10fa8:	ldrbtmi	r7, [r9], #-152	; 0xffffff68
   10fac:			; <UNDEFINED> instruction: 0xf7f19500
   10fb0:	strtmi	lr, [r8], -ip, lsl #26
   10fb4:	pop	{r0, r3, ip, sp, pc}
   10fb8:	qsub8mi	r8, r8, r0
   10fbc:			; <UNDEFINED> instruction: 0xf934f7fe
   10fc0:	ldrbmi	r4, [r9], -fp, asr #12
   10fc4:	adcne	pc, r1, #64, 4
   10fc8:	andls	r4, r0, r5, lsl #12
   10fcc:			; <UNDEFINED> instruction: 0xf7f14620
   10fd0:			; <UNDEFINED> instruction: 0x4628ecfc
   10fd4:	pop	{r0, r3, ip, sp, pc}
   10fd8:	svclt	0x00008ff0
   10fdc:	andeq	ip, r2, r0, ror #27
   10fe0:	andeq	r0, r0, r8, asr #4
   10fe4:	andeq	r2, r1, r2
   10fe8:	andeq	pc, r0, sl, ror #29
   10fec:	andeq	sp, r2, ip, ror #4
   10ff0:	andeq	r1, r1, r0, lsr #31
   10ff4:	andeq	pc, r0, r2, lsl #29
   10ff8:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
   10ffc:	svcmi	0x00f0e92d
   11000:	svcmi	0x002c44fc
   11004:	stcmi	6, cr4, [ip], #-116	; 0xffffff8c
   11008:			; <UNDEFINED> instruction: 0xf8dfb087
   1100c:			; <UNDEFINED> instruction: 0x4606b0b0
   11010:	andcc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   11014:			; <UNDEFINED> instruction: 0xf89d447c
   11018:	ldrbtmi	sl, [fp], #68	; 0x44
   1101c:	ldrvc	pc, [lr], #1284	; 0x504
   11020:			; <UNDEFINED> instruction: 0xf8d3460f
   11024:	ldrbmi	r9, [r9], -ip
   11028:	ldrmi	r4, [r0], r0, lsr #12
   1102c:	adcne	pc, pc, #64, 4
   11030:			; <UNDEFINED> instruction: 0xf7f1464b
   11034:			; <UNDEFINED> instruction: 0x4653eada
   11038:			; <UNDEFINED> instruction: 0x46299a10
   1103c:			; <UNDEFINED> instruction: 0xf7fe4630
   11040:	mcrrne	9, 2, pc, r3, cr11	; <UNPREDICTABLE>
   11044:	tstcs	ip, #20
   11048:	blx	f7892 <strspn@plt+0xf4d1a>
   1104c:	blmi	74d054 <strspn@plt+0x74a4dc>
   11050:	ldrtmi	r9, [r9], -r0, lsl #10
   11054:	andls	r4, r1, #2063597568	; 0x7b000000
   11058:	ldreq	pc, [r4, #-256]	; 0xffffff00
   1105c:	ldrmi	r4, [r8], #-1602	; 0xfffff9be
   11060:	andge	pc, r8, sp, asr #17
   11064:			; <UNDEFINED> instruction: 0xf7fe442b
   11068:			; <UNDEFINED> instruction: 0x4605fc95
   1106c:	stmiblt	r0, {r0, r2, ip, pc}
   11070:	strcs	r4, [r0, #-2068]	; 0xfffff7ec
   11074:			; <UNDEFINED> instruction: 0x464b4914
   11078:	vst3.16	{d20-d22}, [pc :256], r8
   1107c:			; <UNDEFINED> instruction: 0xf50072dd
   11080:	ldrbtmi	r7, [r9], #-158	; 0xffffff62
   11084:			; <UNDEFINED> instruction: 0xf7f19500
   11088:	strtmi	lr, [r8], -r0, lsr #25
   1108c:	pop	{r0, r1, r2, ip, sp, pc}
   11090:	bls	4b5058 <strspn@plt+0x4b24e0>
   11094:	strbmi	r4, [fp], -r0, lsr #12
   11098:	ldrbmi	r2, [r9], -r1, lsl #8
   1109c:	vqadd.s8	q12, q0, q2
   110a0:	strls	r1, [r0], #-695	; 0xfffffd49
   110a4:	ldc	7, cr15, [r0], {241}	; 0xf1
   110a8:	andlt	r4, r7, r8, lsr #12
   110ac:	svchi	0x00f0e8bd
   110b0:	andeq	ip, r2, r8, lsl #26
   110b4:	andeq	r0, r0, r8, asr #4
   110b8:	andeq	r1, r1, ip, lsr #30
   110bc:	andeq	pc, r0, r2, lsl lr	; <UNPREDICTABLE>
   110c0:	muleq	r2, r8, r1
   110c4:	andeq	r1, r1, r8, asr #29
   110c8:	andeq	pc, r0, sl, lsr #27
   110cc:	vqdmulh.s<illegal width 8>	d20, d0, d19
   110d0:	push	{r0, r2, r6, r7, r9, ip}
   110d4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   110d8:	addlt	r4, r2, r1, lsr #24
   110dc:	stmdbmi	r2!, {r0, r5, fp, lr}
   110e0:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   110e4:			; <UNDEFINED> instruction: 0xf5004c21
   110e8:	ldrbtmi	r7, [r9], #-168	; 0xffffff58
   110ec:	ldrdhi	pc, [ip], -r3
   110f0:			; <UNDEFINED> instruction: 0x4643447c
   110f4:	b	1e4f0c0 <strspn@plt+0x1e4c548>
   110f8:			; <UNDEFINED> instruction: 0x0000f9b4
   110fc:	eorle	r1, sl, r2, asr #24
   11100:	strcs	r4, [r1, #-3867]	; 0xfffff0e5
   11104:	ldrbtmi	r2, [pc], #-1536	; 1110c <strspn@plt+0xe594>
   11108:			; <UNDEFINED> instruction: 0xf934e003
   1110c:	mcrrne	15, 0, r0, r3, cr4
   11110:			; <UNDEFINED> instruction: 0xf9b4d011
   11114:	bcs	19124 <strspn@plt+0x165ac>
   11118:	bl	ff0454fc <strspn@plt+0xff042984>
   1111c:	bl	1d1424 <strspn@plt+0x1ce8ac>
   11120:			; <UNDEFINED> instruction: 0xf7fe0080
   11124:	rsbhi	pc, r6, r1, lsl #17
   11128:			; <UNDEFINED> instruction: 0xf9342800
   1112c:	svclt	0x00080f04
   11130:	cfstr64ne	mvdx2, [r3], {-0}
   11134:	stmdami	pc, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   11138:	stmdbmi	pc, {r0, r1, r6, r9, sl, lr}	; <UNPREDICTABLE>
   1113c:	rscvc	pc, r7, #1325400064	; 0x4f000000
   11140:	strls	r4, [r0, #-1144]	; 0xfffffb88
   11144:	adcvc	pc, r8, r0, lsl #10
   11148:			; <UNDEFINED> instruction: 0xf7f14479
   1114c:			; <UNDEFINED> instruction: 0x4628ec3e
   11150:	pop	{r1, ip, sp, pc}
   11154:	strcs	r8, [r1, #-496]	; 0xfffffe10
   11158:	svclt	0x0000e7ed
   1115c:	andeq	ip, r2, r2, lsr ip
   11160:	andeq	r0, r0, r8, asr #4
   11164:	andeq	r1, r1, lr, asr lr
   11168:	andeq	pc, r0, r2, asr #26
   1116c:	ldrdeq	sp, [r2], -ip
   11170:	andeq	sp, r2, r6, ror #1
   11174:	andeq	r1, r1, r0, lsl #28
   11178:	andeq	pc, r0, r4, ror #25
   1117c:			; <UNDEFINED> instruction: 0xf44f4bc1
   11180:	push	{r2, r4, r5, r6, r7, r9, ip, sp, lr}
   11184:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   11188:			; <UNDEFINED> instruction: 0xb0854cbf
   1118c:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r7, fp, lr}^
   11190:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   11194:			; <UNDEFINED> instruction: 0xf5004479
   11198:	ldmvs	lr, {r1, r4, r5, r7, ip, sp, lr}^
   1119c:			; <UNDEFINED> instruction: 0xf7f14633
   111a0:	blmi	fef4ba38 <strspn@plt+0xfef48ec0>
   111a4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   111a8:			; <UNDEFINED> instruction: 0x4cbbb973
   111ac:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   111b0:	ldrcc	fp, [r4], #-339	; 0xfffffead
   111b4:	ldceq	8, cr15, [r0], {84}	; 0x54
   111b8:	ldrcc	r4, [ip], #-1569	; 0xfffff9df
   111bc:	blx	ff4cf1be <strspn@plt+0xff4cc646>
   111c0:	ldccc	8, cr15, [r4], {84}	; 0x54
   111c4:	mvnsle	r2, r0, lsl #22
   111c8:	strcs	r4, [r1, #-3252]	; 0xfffff34c
   111cc:	movwcs	r4, #34996	; 0x88b4
   111d0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   111d4:	ldccc	8, cr15, [r8], #-784	; 0xfffffcf0
   111d8:	sbcspl	pc, r8, r4, asr #17
   111dc:	orrspl	pc, ip, r4, asr #17
   111e0:			; <UNDEFINED> instruction: 0x51b8f8c4
   111e4:	rsbpl	pc, r0, #196, 16	; 0xc40000
   111e8:	rsbspl	pc, ip, #196, 16	; 0xc40000
   111ec:	sbcspl	pc, r0, #196, 16	; 0xc40000
   111f0:	b	f4f1bc <strspn@plt+0xf4c644>
   111f4:	ldmeq	r4, {r2, r6, r7, fp, ip, sp, lr, pc}^
   111f8:			; <UNDEFINED> instruction: 0xf0002800
   111fc:	stmiami	r9!, {r2, r3, r5, r6, r7, pc}
   11200:			; <UNDEFINED> instruction: 0xf7f14478
   11204:			; <UNDEFINED> instruction: 0xf8c4ea34
   11208:	stmdacs	r0, {r3, r4, r5, r7, fp}
   1120c:	rschi	pc, r3, r0
   11210:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
   11214:	b	acf1e0 <strspn@plt+0xacc668>
   11218:	streq	pc, [r0, r4, asr #17]!
   1121c:			; <UNDEFINED> instruction: 0xf0002800
   11220:	svcmi	0x00a280da
   11224:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11228:	strbpl	pc, [r0], r4, asr #17	; <UNPREDICTABLE>
   1122c:			; <UNDEFINED> instruction: 0xf8c4447f
   11230:			; <UNDEFINED> instruction: 0xf8c4535c
   11234:	ldrtmi	r9, [r8], -ip, ror #12
   11238:	b	64f204 <strspn@plt+0x64c68c>
   1123c:	ldmdbeq	ip!, {r2, r6, r7, fp, ip, sp, lr, pc}^
   11240:			; <UNDEFINED> instruction: 0xf0002800
   11244:	ldrtmi	r8, [r8], -r8, asr #1
   11248:	b	44f214 <strspn@plt+0x44c69c>
   1124c:	ldmibeq	r8, {r2, r6, r7, fp, ip, sp, lr, pc}
   11250:			; <UNDEFINED> instruction: 0xf0002800
   11254:	ldmmi	r6, {r6, r7, pc}
   11258:	bicvc	pc, r0, #1325400064	; 0x4f000000
   1125c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11260:	blcc	1d4f578 <strspn@plt+0x1d4ca00>
   11264:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   11268:	smlsdxcs	r5, r8, r4, r4
   1126c:	ldmibpl	r0, {r2, r6, r7, fp, ip, sp, lr, pc}^
   11270:	bpl	94f588 <strspn@plt+0x94ca10>
   11274:	bpl	104f58c <strspn@plt+0x104ca14>
   11278:	stcpl	8, cr15, [r8], #784	; 0x310
   1127c:	stclpl	8, cr15, [r4], {196}	; 0xc4
   11280:	bhi	fe54f598 <strspn@plt+0xfe54ca20>
   11284:	stclhi	8, cr15, [r0], #784	; 0x310
   11288:	blvc	fe44f5a0 <strspn@plt+0xfe44ca28>
   1128c:			; <UNDEFINED> instruction: 0xf8b8f7fe
   11290:			; <UNDEFINED> instruction: 0xf1044888
   11294:	ldrbtmi	r0, [r8], #-304	; 0xfffffed0
   11298:			; <UNDEFINED> instruction: 0xf91af7fe
   1129c:			; <UNDEFINED> instruction: 0xf1044886
   112a0:	ldrbtmi	r0, [r8], #-332	; 0xfffffeb4
   112a4:			; <UNDEFINED> instruction: 0xf914f7fe
   112a8:			; <UNDEFINED> instruction: 0xf8d44884
   112ac:	vqrshl.s8	q1, q10, q10
   112b0:	ldrbtmi	r5, [r8], #-508	; 0xfffffe04
   112b4:			; <UNDEFINED> instruction: 0xf976f7fe
   112b8:			; <UNDEFINED> instruction: 0xf8d44881
   112bc:			; <UNDEFINED> instruction: 0xf5042610
   112c0:	ldrbtmi	r6, [r8], #-451	; 0xfffffe3d
   112c4:			; <UNDEFINED> instruction: 0xf96ef7fe
   112c8:	tstcs	r2, lr, ror r8
   112cc:	vst1.16	{d18-d21}, [pc :64], r0
   112d0:	ldrbtmi	r7, [r8], #-865	; 0xfffffc9f
   112d4:	mvnhi	pc, #196, 16	; 0xc40000
   112d8:	bhi	ff34f5f0 <strspn@plt+0xff34ca78>
   112dc:	strls	pc, [r4], #-2244	; 0xfffff73c
   112e0:	bpl	fec4f5f8 <strspn@plt+0xfec4ca80>
   112e4:	bpl	ffa4f5fc <strspn@plt+0xffa4ca84>
   112e8:	strtne	pc, [r0], #-2244	; 0xfffff73c
   112ec:	movscs	pc, #196, 16	; 0xc40000
   112f0:	biccc	pc, ip, #196, 16	; 0xc40000
   112f4:	ldmib	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   112f8:	ldreq	pc, [r0], #2244	; 0x8c4
   112fc:	rsble	r2, sl, r0, lsl #16
   11300:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   11304:	ldmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11308:	strbeq	pc, [r8], #2244	; 0x8c4	; <UNPREDICTABLE>
   1130c:	rsble	r2, r2, r0, lsl #16
   11310:	ldrtmi	r4, [sl], -lr, ror #18
   11314:	ldrbtmi	r4, [r9], #-2158	; 0xfffff792
   11318:			; <UNDEFINED> instruction: 0xf7f14478
   1131c:			; <UNDEFINED> instruction: 0xf7f1e99c
   11320:			; <UNDEFINED> instruction: 0xf8c4e9a6
   11324:	stmdacs	r0, {r2, r5, r6, r7, sl}
   11328:	stmdami	sl!, {r0, r2, r4, r6, ip, lr, pc}^
   1132c:			; <UNDEFINED> instruction: 0xf7f14478
   11330:			; <UNDEFINED> instruction: 0xf8c4e99e
   11334:	stmdacs	r0, {r8, sl}
   11338:	stmdami	r7!, {r0, r2, r3, r6, ip, lr, pc}^
   1133c:			; <UNDEFINED> instruction: 0xf7f14478
   11340:			; <UNDEFINED> instruction: 0xf8c4e996
   11344:	stmdacs	r0, {r2, r3, r4, r8, sl}
   11348:	stmdbmi	r4!, {r0, r2, r6, ip, lr, pc}^
   1134c:	stmdami	r4!, {r1, r3, r4, r5, r9, sl, lr}^
   11350:	cfstrdmi	mvd4, [r4], #-484	; 0xfffffe1c
   11354:			; <UNDEFINED> instruction: 0xf7f14478
   11358:	ldrbtmi	lr, [ip], #-2430	; 0xfffff682
   1135c:	stmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11360:	ldrbeq	pc, [r0, #-2244]!	; 0xfffff73c	; <UNPREDICTABLE>
   11364:	stmdami	r0!, {r3, r4, r5, r7, r8, r9, ip, sp, pc}^
   11368:			; <UNDEFINED> instruction: 0xf7f14478
   1136c:			; <UNDEFINED> instruction: 0xf8c4e980
   11370:	orrlt	r0, r0, #168, 10	; 0x2a000000
   11374:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   11378:	ldmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1137c:	ldrbeq	pc, [r8], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   11380:	ldmdami	fp, {r3, r6, r8, r9, ip, sp, pc}^
   11384:			; <UNDEFINED> instruction: 0xf7f14478
   11388:			; <UNDEFINED> instruction: 0xf8c4e972
   1138c:	tstlt	r0, #116, 8	; 0x74000000
   11390:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
   11394:	stmdb	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11398:	strbeq	pc, [r0, #2244]!	; 0x8c4	; <UNPREDICTABLE>
   1139c:	bmi	15bdb04 <strspn@plt+0x15baf8c>
   113a0:	cmnvc	r0, pc, asr #8	; <UNPREDICTABLE>
   113a4:	ldmpl	r0!, {r2, r6, r7, fp, ip, sp, lr, pc}^
   113a8:			; <UNDEFINED> instruction: 0xf8c4447a
   113ac:			; <UNDEFINED> instruction: 0xf8c459ec
   113b0:	ldmibvs	r0, {r2, r4, r5, r7, r8, fp, ip, lr}^
   113b4:	ldclpl	8, cr15, [r0], #-784	; 0xfffffcf0
   113b8:	stcpl	8, cr15, [ip], {196}	; 0xc4
   113bc:	blne	84f6d4 <strspn@plt+0x84cb5c>
   113c0:			; <UNDEFINED> instruction: 0xf8d4b920
   113c4:			; <UNDEFINED> instruction: 0xf7fa17a0
   113c8:	msrlt	CPSR_, r7	; <illegal shifter operand>
   113cc:			; <UNDEFINED> instruction: 0xffe6f7fb
   113d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   113d4:	stfmip	f5, [r9, #-256]	; 0xffffff00
   113d8:	beq	4d51c <strspn@plt+0x4a9a4>
   113dc:	ldrbtmi	r4, [sp], #-3912	; 0xfffff0b8
   113e0:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
   113e4:	cfstrdmi	mvd4, [r8], {127}	; 0x7f
   113e8:	ldrbtmi	r4, [r9], #1577	; 0x629
   113ec:			; <UNDEFINED> instruction: 0xf8df4638
   113f0:			; <UNDEFINED> instruction: 0xf7f1811c
   113f4:	strbmi	lr, [r9], -r2, lsr #17
   113f8:	ldrbtmi	r4, [r8], #1148	; 0x47c
   113fc:	ldrtvc	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
   11400:	ldrtmi	r4, [r8], -r3, lsl #13
   11404:	ldm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11408:	msreq	CPSR_xc, #70	; 0x46
   1140c:	addscs	pc, fp, #64, 4
   11410:			; <UNDEFINED> instruction: 0xf8cd4641
   11414:	stmib	sp, {ip, sp, pc}^
   11418:	strtmi	r4, [r0], -r1
   1141c:	b	fe14f3e8 <strspn@plt+0xfe14c870>
   11420:	ldrtmi	r4, [r8], -r9, lsr #12
   11424:			; <UNDEFINED> instruction: 0xf7f14655
   11428:	strbmi	lr, [r9], -r8, lsl #17
   1142c:	ldrtmi	r4, [r8], -r1, lsl #13
   11430:	stm	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11434:	strmi	r4, [r2], -r1, lsr #12
   11438:			; <UNDEFINED> instruction: 0xf7f14648
   1143c:			; <UNDEFINED> instruction: 0x4620e8f4
   11440:	ldrtmi	r4, [r3], -r1, asr #12
   11444:	eorvc	pc, r7, #1325400064	; 0x4f000000
   11448:	andge	pc, r0, sp, asr #17
   1144c:	b	fef4f418 <strspn@plt+0xfef4c8a0>
   11450:	andlt	r4, r5, r8, lsr #12
   11454:	svchi	0x00f0e8bd
   11458:	andcs	r4, r1, #737280	; 0xb4000
   1145c:	strcs	r4, [r0], #-2093	; 0xfffff7d3
   11460:	andls	r4, r0, #2030043136	; 0x79000000
   11464:			; <UNDEFINED> instruction: 0x46334478
   11468:			; <UNDEFINED> instruction: 0xf50061cc
   1146c:	stmdbmi	sl!, {r1, r4, r5, r7, ip, sp, lr}
   11470:	addscs	pc, r9, #64, 4
   11474:			; <UNDEFINED> instruction: 0xf7f14479
   11478:	strtmi	lr, [r8], -r8, lsr #21
   1147c:	pop	{r0, r2, ip, sp, pc}
   11480:	svclt	0x00008ff0
   11484:	andeq	ip, r2, r2, lsl #23
   11488:	andeq	r0, r0, r8, asr #4
   1148c:	andeq	r1, r1, lr, lsr #27
   11490:	muleq	r0, r8, ip
   11494:	andeq	sp, r2, r8, lsr #32
   11498:	andeq	sp, r2, r0, asr #32
   1149c:	andeq	sp, r2, ip, lsl r0
   114a0:	andeq	pc, r0, sl, lsr #29
   114a4:	andeq	pc, r0, r4, lsl #29
   114a8:	andeq	pc, r0, sl, asr r5	; <UNPREDICTABLE>
   114ac:	andeq	pc, r0, ip, ror #28
   114b0:	andeq	pc, r0, ip, lsr #24
   114b4:	andeq	pc, r0, sl, lsl #28
   114b8:	andeq	pc, r0, r6, lsl #28
   114bc:	strdeq	pc, [r0], -lr
   114c0:	andeq	lr, r0, lr, ror #4
   114c4:	andeq	pc, r0, r2, ror #27
   114c8:			; <UNDEFINED> instruction: 0x0000fdba
   114cc:	andeq	pc, r0, sl, asr #27
   114d0:	andeq	r0, r1, r0, lsl r0
   114d4:	andeq	pc, r0, r8, asr #27
   114d8:	ldrdeq	pc, [r0], -r0
   114dc:	andeq	pc, r0, ip, asr #27
   114e0:	ldrdeq	pc, [r0], -r4
   114e4:	muleq	r2, r2, lr
   114e8:	andeq	pc, r0, ip, asr #26
   114ec:	andeq	pc, r0, r2, asr #27
   114f0:	andeq	pc, r0, r8, asr #27
   114f4:			; <UNDEFINED> instruction: 0x0000fdbe
   114f8:	andeq	ip, r2, r4, lsr #28
   114fc:	muleq	r0, lr, r0
   11500:	andeq	pc, r0, r4, asr #30
   11504:	andeq	sp, r0, r6, ror fp
   11508:	andeq	r1, r1, r8, asr #22
   1150c:	andeq	pc, r0, r2, lsr sl	; <UNPREDICTABLE>
   11510:	andeq	ip, r2, ip, ror #26
   11514:	ldrdeq	r1, [r1], -ip
   11518:			; <UNDEFINED> instruction: 0x0000f9b8
   1151c:	svcmi	0x00f0e92d
   11520:	svcmi	0x004f4615
   11524:			; <UNDEFINED> instruction: 0xf8df469e
   11528:			; <UNDEFINED> instruction: 0x468bc13c
   1152c:	cfstrdmi	mvd4, [lr], {127}	; 0x7f
   11530:	addlt	r4, r7, lr, asr #18
   11534:	andcs	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   11538:			; <UNDEFINED> instruction: 0xf504447c
   1153c:	ldrbtmi	r7, [r9], #-1210	; 0xfffffb46
   11540:	tstls	r4, r6, lsl #12
   11544:			; <UNDEFINED> instruction: 0x46204613
   11548:	ldrdge	pc, [ip], -r3
   1154c:	rsccs	pc, sp, #64, 4
   11550:	ands	pc, r4, sp, asr #17
   11554:			; <UNDEFINED> instruction: 0xf7f14653
   11558:	bmi	118b680 <strspn@plt+0x1188b08>
   1155c:			; <UNDEFINED> instruction: 0xf04a9904
   11560:	ldrbtmi	r0, [sl], #-806	; 0xfffffcda
   11564:	andls	r4, r0, #32, 12	; 0x2000000
   11568:	rsccs	pc, pc, #64, 4
   1156c:			; <UNDEFINED> instruction: 0xf7f19501
   11570:			; <UNDEFINED> instruction: 0xf1bbe9dc
   11574:	rsble	r0, pc, r0, lsl #30
   11578:	ldrdmi	pc, [r0], -fp
   1157c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11580:	stmiavs	r0!, {r2, r3, r5, r8, r9, ip, sp, pc}
   11584:	ldmdbeq	r8, {r2, r8, ip, sp, lr, pc}
   11588:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   1158c:	strmi	r4, [r7], -r9, lsr #12
   11590:	biclt	r4, pc, r8, asr #12
   11594:			; <UNDEFINED> instruction: 0xf858f7fe
   11598:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
   1159c:	strmi	r4, [r3], -sl, asr #12
   115a0:	orrlt	r4, fp, r0, lsr r6
   115a4:			; <UNDEFINED> instruction: 0xf964f7ff
   115a8:	stmdbvs	r3!, {r4, r5, r6, r8, ip, sp, pc}^
   115ac:	ldmib	r4, {r1, r5, r7, r9, sl, fp, ip, sp, lr}^
   115b0:	strls	r0, [r2, -r2, lsl #2]
   115b4:	strls	r9, [r1, -r5, lsl #30]
   115b8:	strls	r6, [r0, -r7, ror #19]
   115bc:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   115c0:	svclt	0x00082800
   115c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   115c8:	stccs	8, cr6, [r0], {36}	; 0x24
   115cc:			; <UNDEFINED> instruction: 0xf7ffd1d9
   115d0:			; <UNDEFINED> instruction: 0xf8dbfd7d
   115d4:	stmdacs	r0, {ip, sp, lr}
   115d8:			; <UNDEFINED> instruction: 0xf04fbf08
   115dc:	ldmdblt	r7, {fp}
   115e0:	ldmdavs	pc!, {r0, r3, r5, sp, lr, pc}	; <UNPREDICTABLE>
   115e4:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, sp, pc}
   115e8:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
   115ec:	mvnsle	r2, r0, lsl #16
   115f0:	andseq	pc, r8, #-1073741823	; 0xc0000001
   115f4:	andls	r4, r4, #42991616	; 0x2900000
   115f8:			; <UNDEFINED> instruction: 0xf7fe4610
   115fc:	bls	14f698 <strspn@plt+0x14cb20>
   11600:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   11604:	ldrtmi	r4, [r0], -r3, lsl #12
   11608:	rscle	r2, sl, r0, lsl #22
   1160c:			; <UNDEFINED> instruction: 0xf930f7ff
   11610:	rscle	r2, r6, r0, lsl #16
   11614:	ldmdbvs	fp!, {r0, r2, sl, fp, ip, pc}^
   11618:	ldmib	r7, {r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr}^
   1161c:	strls	r0, [r1], #-258	; 0xfffffefe
   11620:	strls	r6, [r0], #-2556	; 0xfffff604
   11624:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
   11628:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
   1162c:			; <UNDEFINED> instruction: 0xf04fbf08
   11630:	svccs	0x00000800
   11634:	stmdami	pc, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   11638:	stmdbmi	pc, {r0, r1, r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
   1163c:	andscc	pc, sp, #64, 4
   11640:			; <UNDEFINED> instruction: 0xf8cd4478
   11644:			; <UNDEFINED> instruction: 0xf5008000
   11648:	ldrbtmi	r7, [r9], #-186	; 0xffffff46
   1164c:	ldmib	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11650:	andlt	r4, r7, r0, asr #12
   11654:	svchi	0x00f0e8bd
   11658:	bleq	24da78 <strspn@plt+0x24af00>
   1165c:	svclt	0x0000e78c
   11660:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   11664:	andeq	r0, r0, r8, asr #4
   11668:	andeq	r1, r1, r8, lsl #20
   1166c:	andeq	pc, r0, lr, ror #17
   11670:	strdeq	pc, [r0], -lr
   11674:	andeq	r1, r1, r0, lsl #18
   11678:	andeq	pc, r0, r2, ror #15
   1167c:	svcmi	0x00f0e92d
   11680:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   11684:			; <UNDEFINED> instruction: 0x4c388b02
   11688:	ldrbtmi	r4, [ip], #-2616	; 0xfffff5c8
   1168c:	svcmi	0x00394b38
   11690:	stmiapl	r2!, {r0, r1, r3, r7, ip, sp, pc}
   11694:	cfldrsmi	mvf4, [r8, #-492]!	; 0xfffffe14
   11698:	ldmdavs	r2, {r2, r9, sl, lr}
   1169c:			; <UNDEFINED> instruction: 0xf04f9209
   116a0:	ldmdbmi	r6!, {r9}
   116a4:	ldrbtmi	r5, [sp], #-2527	; 0xfffff621
   116a8:	sbcvc	pc, r2, r5, lsl #10
   116ac:	vqshl.s8	q10, <illegal reg q12.5>, q0
   116b0:	ldmvs	fp!, {r0, r3, r5, r9, ip, sp}^
   116b4:	bcc	44cedc <strspn@plt+0x44a364>
   116b8:	svc	0x0096f7f0
   116bc:	stccs	8, cr6, [r0], {164}	; 0xa4
   116c0:			; <UNDEFINED> instruction: 0xf8dfd04e
   116c4:			; <UNDEFINED> instruction: 0x2701a0bc
   116c8:			; <UNDEFINED> instruction: 0xf04f46b9
   116cc:	ldrbtmi	r0, [sl], #2048	; 0x800
   116d0:	stmibvs	r2!, {r0, r1, r4, r5, r9, sl, lr}^
   116d4:	stmiavs	r0!, {r0, r5, r6, r8, fp, sp, lr}
   116d8:	ldc2l	7, cr15, [lr, #1012]	; 0x3f4
   116dc:	andsle	r1, r6, r3, asr #24
   116e0:	mcrvc	5, 5, r2, cr2, cr12, {0}
   116e4:	movwge	pc, #2821	; 0xb05	; <UNPREDICTABLE>
   116e8:	strls	r6, [r2], -r1, ror #17
   116ec:	bleq	18c328 <strspn@plt+0x1897b0>
   116f0:			; <UNDEFINED> instruction: 0xf8cd69e0
   116f4:			; <UNDEFINED> instruction: 0x461d801c
   116f8:	strtmi	r9, [r8], -r1
   116fc:	movwls	r6, #22885	; 0x5965
   11700:			; <UNDEFINED> instruction: 0xf8cb465b
   11704:	strls	r8, [r0, #-4]
   11708:			; <UNDEFINED> instruction: 0xf944f7fe
   1170c:	smladcs	r0, r0, fp, fp
   11710:	andsls	pc, fp, r4, lsl #17
   11714:	stccs	8, cr6, [r0], {36}	; 0x24
   11718:	ldmdami	sl, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   1171c:	eorscc	pc, fp, #64, 4
   11720:	ldrbtmi	r4, [r8], #-2329	; 0xfffff6e7
   11724:	bcc	44cf8c <strspn@plt+0x44a414>
   11728:	sbcvc	pc, r2, r0, lsl #10
   1172c:	smlsdxls	r0, r9, r4, r4
   11730:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11734:	blmi	363f90 <strspn@plt+0x361418>
   11738:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1173c:	blls	26b7ac <strspn@plt+0x268c34>
   11740:			; <UNDEFINED> instruction: 0xf04f405a
   11744:	mrsle	r0, SP_mon
   11748:	andlt	r4, fp, r8, lsr r6
   1174c:	blhi	cca48 <strspn@plt+0xc9ed0>
   11750:	svchi	0x00f0e8bd
   11754:	ldrbmi	r9, [r9], -r5, lsl #22
   11758:			; <UNDEFINED> instruction: 0xf7fe6858
   1175c:	ldrb	pc, [r9, r3, lsl #18]	; <UNPREDICTABLE>
   11760:	ldrb	r2, [sl, r1, lsl #14]
   11764:	svc	0x008ef7f0
   11768:	andeq	ip, r2, lr, ror r6
   1176c:	andeq	r0, r0, r0, asr r2
   11770:	andeq	ip, r2, r4, ror r6
   11774:	andeq	r0, r0, r8, asr #4
   11778:	muleq	r1, sl, r8
   1177c:	andeq	pc, r0, r0, lsl #15
   11780:	andeq	ip, r2, lr, lsl fp
   11784:	andeq	r1, r1, lr, lsl r8
   11788:	andeq	pc, r0, r0, lsl #14
   1178c:	ldrdeq	ip, [r2], -r0
   11790:	eorcs	r4, r6, #23552	; 0x5c00
   11794:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   11798:			; <UNDEFINED> instruction: 0x46044d16
   1179c:	addlt	r4, r5, r6, lsl r9
   117a0:	ldmdbpl	fp, {r1, r2, r4, fp, lr}^
   117a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   117a8:	movwls	r6, #15451	; 0x3c5b
   117ac:	svc	0x001cf7f0
   117b0:			; <UNDEFINED> instruction: 0x2c039b03
   117b4:	ldm	pc, {r0, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   117b8:	andeq	pc, pc, #4
   117bc:	lfmmi	f1, 4, [r0], {21}
   117c0:	ldmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}
   117c4:	ldmdami	r0, {r0, r3, r4, r5, r9, sp}
   117c8:	strls	r4, [r0], #-1145	; 0xfffffb87
   117cc:			; <UNDEFINED> instruction: 0xf7f04478
   117d0:			; <UNDEFINED> instruction: 0x4620eef8
   117d4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   117d8:	ldrbtmi	r4, [ip], #-3084	; 0xfffff3f4
   117dc:	stcmi	7, cr14, [ip], {241}	; 0xf1
   117e0:			; <UNDEFINED> instruction: 0xe7ee447c
   117e4:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   117e8:	stcmi	7, cr14, [fp], {235}	; 0xeb
   117ec:			; <UNDEFINED> instruction: 0xe7e8447c
   117f0:	andeq	ip, r2, r2, ror r5
   117f4:	andeq	r0, r0, r8, asr #4
   117f8:	andeq	r1, r1, r0, ror #18
   117fc:	andeq	r1, r1, r6, lsl #19
   11800:	andeq	r1, r1, ip, lsr r9
   11804:	andeq	r1, r1, ip, lsr r9
   11808:	andeq	r1, r1, r0, ror #18
   1180c:	andeq	r1, r1, sl, lsl #18
   11810:	andeq	r1, r1, r4, lsl r9
   11814:	andeq	r1, r1, r6, lsl #18
   11818:	andeq	r1, r1, r8, ror #17
   1181c:	bmi	fec63ee4 <strspn@plt+0xfec6136c>
   11820:	blmi	fec62a0c <strspn@plt+0xfec5fe94>
   11824:	ldrbmi	lr, [r0, sp, lsr #18]!
   11828:	stmpl	sl, {r1, r3, r4, r7, ip, sp, pc}
   1182c:	stmibmi	pc!, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   11830:	ldmdavs	r2, {r0, r2, r9, sl, lr}
   11834:			; <UNDEFINED> instruction: 0xf04f9219
   11838:			; <UNDEFINED> instruction: 0xf8df0200
   1183c:	svcmi	0x00ad82b4
   11840:	ldmdapl	ip, {r0, r1, r2, r3, r4, r5, r9, sp}^
   11844:	ldrbtmi	r4, [pc], #-1272	; 1184c <strspn@plt+0xecd4>
   11848:	blvs	9a3154 <strspn@plt+0x9a05dc>
   1184c:			; <UNDEFINED> instruction: 0x46334638
   11850:	mcr	7, 6, pc, cr10, cr0, {7}	; <UNPREDICTABLE>
   11854:	strtmi	r4, [r8], -r8, lsr #19
   11858:			; <UNDEFINED> instruction: 0xf7f14479
   1185c:	ldmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
   11860:	mrshi	pc, (UNDEF: 47)	; <UNPREDICTABLE>
   11864:	beq	144dca0 <strspn@plt+0x144b128>
   11868:	strmi	r4, [r4], -r2, lsl #12
   1186c:			; <UNDEFINED> instruction: 0x46292311
   11870:			; <UNDEFINED> instruction: 0xf7f04650
   11874:			; <UNDEFINED> instruction: 0xf10def48
   11878:	blge	693d10 <strspn@plt+0x691198>
   1187c:	ldrmi	r2, [ip], #-256	; 0xffffff00
   11880:	strbmi	r2, [r8], -ip, lsr #4
   11884:	ldcne	8, cr15, [r8], {4}
   11888:	stmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1188c:	blge	2a3f00 <strspn@plt+0x2a1388>
   11890:	ldrbmi	sl, [r0], -ip, lsl #20
   11894:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
   11898:	andls	sl, r0, #11264	; 0x2c00
   1189c:	bge	3b64a8 <strspn@plt+0x3b3930>
   118a0:			; <UNDEFINED> instruction: 0xf8cdab0d
   118a4:			; <UNDEFINED> instruction: 0xf7f1900c
   118a8:	stmdacs	r3, {r3, r5, fp, sp, lr, pc}
   118ac:	vmax.u8	d20, d16, d2
   118b0:	mcrrne	0, 15, r8, r4, cr13
   118b4:	andsvc	pc, r4, r5, lsl r8	; <UNPREDICTABLE>
   118b8:	strbeq	lr, [r4], #-2821	; 0xfffff4fb
   118bc:	mvnseq	pc, #7
   118c0:			; <UNDEFINED> instruction: 0xf0002b2c
   118c4:	svccs	0x002d808a
   118c8:	stmdale	r4!, {r1, r3, r5, ip, lr, pc}^
   118cc:	bls	3c05b0 <strspn@plt+0x3bda38>
   118d0:	blls	3631f8 <strspn@plt+0x360680>
   118d4:	mvnscc	pc, pc, asr #32
   118d8:	rsbvc	pc, ip, #536870922	; 0x2000000a
   118dc:	strmi	r9, [fp], #-273	; 0xfffffeef
   118e0:	movwls	r9, #53774	; 0xd20e
   118e4:	mrc	7, 2, APSR_nzcv, cr10, cr0, {7}
   118e8:	andls	r4, r8, r4, lsl #12
   118ec:	ldrtmi	r4, [r3], -r4, lsl #19
   118f0:	adccs	r4, r2, #132, 16	; 0x840000
   118f4:	strls	r4, [r0], #-1145	; 0xfffffb87
   118f8:			; <UNDEFINED> instruction: 0xf7f04478
   118fc:	bmi	fe0cd36c <strspn@plt+0xfe0ca7f4>
   11900:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   11904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11908:	subsmi	r9, sl, r9, lsl fp
   1190c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11910:	rschi	pc, r3, r0, asr #32
   11914:	andslt	r4, sl, r0, lsr #12
   11918:			; <UNDEFINED> instruction: 0x87f0e8bd
   1191c:	cmnle	r0, fp, lsr #30
   11920:	blge	223f10 <strspn@plt+0x221398>
   11924:			; <UNDEFINED> instruction: 0x1c60aa07
   11928:	smlsdxcs	r0, r9, r4, r4
   1192c:	strvc	lr, [r7, -sp, asr #19]
   11930:			; <UNDEFINED> instruction: 0xf7f09711
   11934:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   11938:	addhi	pc, r8, r0, asr #6
   1193c:	bl	12f9cc <strspn@plt+0x12ce54>
   11940:	ldmib	sp, {r6, sl}^
   11944:	strcc	r3, [r1], #-1799	; 0xfffff8f9
   11948:	svclt	0x00112a2d
   1194c:			; <UNDEFINED> instruction: 0xf06f223c
   11950:	cmpmi	r3, #-1342177277	; 0xb0000003
   11954:	svclt	0x0013213c
   11958:	movwvc	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
   1195c:	blx	588d2 <strspn@plt+0x55d5a>
   11960:	blx	cf576 <strspn@plt+0xcc9fe>
   11964:	stmdavc	r3!, {r0, r1, r8, r9, sl, ip, sp, lr, pc}
   11968:	bls	3c013c <strspn@plt+0x3bd5c4>
   1196c:	blls	363294 <strspn@plt+0x36071c>
   11970:	rsbvc	pc, ip, #536870922	; 0x2000000a
   11974:	blcc	761b4 <strspn@plt+0x7363c>
   11978:			; <UNDEFINED> instruction: 0xf7f0930d
   1197c:	mcrrne	14, 1, lr, r3, cr0
   11980:	andls	r4, r8, r4, lsl #12
   11984:	stmdage	r8, {r1, r4, r5, r7, ip, lr, pc}
   11988:			; <UNDEFINED> instruction: 0xf8d8f000
   1198c:	strtmi	r9, [r0], #-3080	; 0xfffff3f8
   11990:	strls	r1, [r8], #-3012	; 0xfffff43c
   11994:	svccs	0x005ae7aa
   11998:	strcc	fp, [r1], #-3842	; 0xfffff0fe
   1199c:	ldrls	r2, [r1, -r0, lsl #14]
   119a0:	stmdavc	r3!, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
   119a4:	rscle	r2, r0, r0, lsl #22
   119a8:			; <UNDEFINED> instruction: 0xf0464959
   119ac:	ldmdami	r9, {r1, r5, r8, r9}^
   119b0:	lfmmi	f2, 2, [r9], {143}	; 0x8f
   119b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   119b8:	ldrbtmi	r9, [ip], #-1281	; 0xfffffaff
   119bc:	stmib	sp, {sl, ip, pc}^
   119c0:			; <UNDEFINED> instruction: 0xf04f0104
   119c4:			; <UNDEFINED> instruction: 0xf7f034ff
   119c8:	ldmib	sp, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   119cc:	ldrtmi	r0, [r3], -r4, lsl #2
   119d0:	strls	r2, [r0], #-657	; 0xfffffd6f
   119d4:	mcr	7, 1, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   119d8:			; <UNDEFINED> instruction: 0xf7f0e791
   119dc:	stmdavc	r3!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
   119e0:			; <UNDEFINED> instruction: 0xf8326802
   119e4:	ldreq	r2, [r2, #-19]	; 0xffffffed
   119e8:	svcge	0x006df57f
   119ec:	svceq	0x0004f1ba
   119f0:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   119f4:			; <UNDEFINED> instruction: 0xf1bad024
   119f8:	andsle	r0, fp, r5, lsl #30
   119fc:	strcc	r7, [r2], #-2215	; 0xfffff759
   11a00:	stmdbmi	r6, {r0, r5, r6, r8, r9, sl, sp, lr, pc}^
   11a04:	msreq	CPSR_x, #70	; 0x46
   11a08:	addcs	r4, sl, #4521984	; 0x450000
   11a0c:	ldrbtmi	r4, [r9], #-3141	; 0xfffff3bb
   11a10:	strls	r4, [r1, #-1144]	; 0xfffffb88
   11a14:	strls	r4, [r0], #-1148	; 0xfffffb84
   11a18:	smlabteq	r4, sp, r9, lr
   11a1c:	ldrbtcc	pc, [pc], #79	; 11a24 <strspn@plt+0xeeac>	; <UNPREDICTABLE>
   11a20:	svc	0x0082f7f0
   11a24:	ldrdeq	lr, [r4, -sp]
   11a28:	addcs	r4, ip, #53477376	; 0x3300000
   11a2c:			; <UNDEFINED> instruction: 0xf7f09400
   11a30:	strb	lr, [r4, -r0, lsl #28]!
   11a34:	tstcs	r6, r9, lsl #20
   11a38:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   11a3c:	ldrb	r9, [sp, r9, lsl #6]
   11a40:	tstcs	r6, sl, lsl #20
   11a44:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   11a48:	ldrb	r9, [r7, sl, lsl #6]
   11a4c:			; <UNDEFINED> instruction: 0xf0464c36
   11a50:	ldmdbmi	r6!, {r1, r5, r8, r9}
   11a54:	ldrbtmi	r2, [ip], #-627	; 0xfffffd8d
   11a58:	ldrbtmi	r4, [r9], #-3893	; 0xfffff0cb
   11a5c:	ldrbtmi	r9, [pc], #-2	; 11a64 <strspn@plt+0xeeec>
   11a60:	strls	r4, [r1, #-1568]	; 0xfffff9e0
   11a64:	tstls	r5, r0, lsl #14
   11a68:			; <UNDEFINED> instruction: 0xf7f09404
   11a6c:			; <UNDEFINED> instruction: 0xf04fef5e
   11a70:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
   11a74:	ldrtmi	r0, [r3], -r4, lsl #2
   11a78:	strls	r2, [r0], #-630	; 0xfffffd8a
   11a7c:	ldcl	7, cr15, [r8, #960]	; 0x3c0
   11a80:	stcmi	7, cr14, [ip], #-244	; 0xffffff0c
   11a84:	msreq	CPSR_x, #70	; 0x46
   11a88:	ldrtmi	r4, [r8], -r1, asr #12
   11a8c:	subcs	r4, r4, #124, 8	; 0x7c000000
   11a90:			; <UNDEFINED> instruction: 0xf04f9400
   11a94:	strls	r3, [r1, #-1279]	; 0xfffffb01
   11a98:	svc	0x0046f7f0
   11a9c:			; <UNDEFINED> instruction: 0x46414633
   11aa0:	subcs	r4, r6, #56, 12	; 0x3800000
   11aa4:			; <UNDEFINED> instruction: 0xf7f09400
   11aa8:	str	lr, [r8, -r4, asr #27]!
   11aac:			; <UNDEFINED> instruction: 0xf0464822
   11ab0:	strbmi	r0, [r1], -r2, lsr #6
   11ab4:	ldrbtmi	r2, [r8], #-592	; 0xfffffdb0
   11ab8:	andls	r9, r0, r2, lsl #10
   11abc:			; <UNDEFINED> instruction: 0xf8cd4638
   11ac0:			; <UNDEFINED> instruction: 0xf04fa004
   11ac4:			; <UNDEFINED> instruction: 0xf7f034ff
   11ac8:	shasxmi	lr, r3, r0
   11acc:	ldrtmi	r4, [r8], -r1, asr #12
   11ad0:	strls	r2, [r0], #-594	; 0xfffffdae
   11ad4:	stc	7, cr15, [ip, #960]!	; 0x3c0
   11ad8:			; <UNDEFINED> instruction: 0xf7f0e711
   11adc:	svclt	0x0000edd4
   11ae0:	andeq	ip, r2, r8, ror #9
   11ae4:	andeq	r0, r0, r0, asr r2
   11ae8:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   11aec:	andeq	r0, r0, r8, asr #4
   11af0:	strdeq	r1, [r1], -ip
   11af4:	strdeq	r1, [r1], -sl
   11af8:	andeq	r1, r1, ip, lsl #18
   11afc:	andeq	r1, r1, r6, lsl #18
   11b00:	andeq	r1, r1, ip, asr #16
   11b04:	andeq	r1, r1, r8, asr #18
   11b08:	andeq	ip, r2, r6, lsl #8
   11b0c:	andeq	r1, r1, r0, lsl #17
   11b10:	andeq	r1, r1, ip, lsl #15
   11b14:	andeq	r1, r1, sl, lsl #17
   11b18:	andeq	r1, r1, sl, asr r8
   11b1c:	andeq	r1, r1, r2, lsr r7
   11b20:	andeq	r1, r1, r0, lsr r8
   11b24:	andeq	r1, r1, r0, ror #14
   11b28:	andeq	r1, r1, sl, ror #15
   11b2c:	andeq	r1, r1, r6, ror #13
   11b30:	andeq	r1, r1, r2, lsl #15
   11b34:	andeq	r1, r1, r8, ror #13
   11b38:	strdeq	r1, [r1], -sl
   11b3c:	mvnsmi	lr, sp, lsr #18
   11b40:			; <UNDEFINED> instruction: 0xf7f04604
   11b44:	cmnlt	r8, #248, 28	; 0xf80
   11b48:	strtmi	r4, [r0], -r3, lsl #12
   11b4c:	stmdavc	r0, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
   11b50:	ldmdbvs	ip, {r1, r2, r3, r4, r7, fp, sp, lr}^
   11b54:			; <UNDEFINED> instruction: 0xf7f069dd
   11b58:	strmi	lr, [r2], -r4, ror #28
   11b5c:	stmdavs	r1, {r4, r8, r9, ip, sp, pc}
   11b60:	ldceq	0, cr15, [ip], #-316	; 0xfffffec4
   11b64:	blne	ff3ebc78 <strspn@plt+0xff3e9100>
   11b68:	bl	fe8ec0b4 <strspn@plt+0xfe8e953c>
   11b6c:	ldmvs	r3, {r3}
   11b70:	blx	3225fe <strspn@plt+0x31fa86>
   11b74:	bl	fe8edb7c <strspn@plt+0xfe8eb004>
   11b78:	vst2.8	{d16-d19}, [pc], r6
   11b7c:	blx	1ab50a <strspn@plt+0x1a8992>
   11b80:	ble	151b94 <strspn@plt+0x14f01c>
   11b84:	adccc	pc, r8, r0, lsr #11
   11b88:	sbcvc	pc, r0, r0, lsr #11
   11b8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11b90:	ldmibvs	r3, {r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   11b94:	blle	ffd62648 <strspn@plt+0xffd5fad0>
   11b98:			; <UNDEFINED> instruction: 0xf500bfc4
   11b9c:			; <UNDEFINED> instruction: 0xf50030a8
   11ba0:	ldrb	r7, [r3, r0, asr #1]!
   11ba4:	ldmfd	sp!, {sp}
   11ba8:	svclt	0x000081f0
   11bac:	svcmi	0x00f0e92d
   11bb0:	stcmi	6, cr4, [ip, #-60]!	; 0xffffffc4
   11bb4:	blmi	b3ddc8 <strspn@plt+0xb3b250>
   11bb8:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
   11bbc:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
   11bc0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   11bc4:	rsbvc	pc, ip, #1325400064	; 0x4f000000
   11bc8:	ldrbtmi	r5, [r9], #2283	; 0x8eb
   11bcc:			; <UNDEFINED> instruction: 0x468244f8
   11bd0:			; <UNDEFINED> instruction: 0xf8d34649
   11bd4:			; <UNDEFINED> instruction: 0x4640b030
   11bd8:			; <UNDEFINED> instruction: 0xf7f0465b
   11bdc:			; <UNDEFINED> instruction: 0x2120ed06
   11be0:			; <UNDEFINED> instruction: 0xf7f02001
   11be4:			; <UNDEFINED> instruction: 0x4604ec9e
   11be8:	bmi	8be8d0 <strspn@plt+0x8bbd58>
   11bec:	tstne	sp, r0, asr #4	; <UNPREDICTABLE>
   11bf0:			; <UNDEFINED> instruction: 0xf8c04b21
   11bf4:	sbcvs	sl, r7, r8
   11bf8:	stmiapl	r8!, {r1, r2, r7, r9, sl, ip, sp, lr}
   11bfc:	stmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
   11c00:	addmi	r6, fp, #1179648	; 0x120000
   11c04:	svclt	0x00084b1d
   11c08:	rscscc	pc, pc, #-2147483648	; 0x80000000
   11c0c:	stmiapl	fp!, {r1, r5, r6, r7, r8, sp, lr}^
   11c10:			; <UNDEFINED> instruction: 0xf0076818
   11c14:	tstcs	r0, r1, ror sp	; <UNPREDICTABLE>
   11c18:	ldrbmi	r6, [fp], -r1, lsr #32
   11c1c:	vmul.i8	d20, d0, d8
   11c20:	rsbvs	r3, r4, r1, asr #5
   11c24:	smcvs	1097	; 0x449
   11c28:	strls	r4, [r0], #-2070	; 0xfffff7ea
   11c2c:			; <UNDEFINED> instruction: 0xf7f04478
   11c30:	strtmi	lr, [r0], -r0, asr #27
   11c34:	pop	{r0, r1, ip, sp, pc}
   11c38:	ldcmi	15, cr8, [r3, #-960]	; 0xfffffc40
   11c3c:	msreq	CPSR_x, #75	; 0x4b
   11c40:	strbmi	r4, [r0], -r9, asr #12
   11c44:	vqshl.s8	q10, <illegal reg q14.5>, q0
   11c48:	strls	r3, [r0, #-691]	; 0xfffffd4d
   11c4c:	mcr	7, 3, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   11c50:			; <UNDEFINED> instruction: 0x4649465b
   11c54:	vmax.s8	q10, q0, q0
   11c58:	strls	r3, [r0], #-693	; 0xfffffd4b
   11c5c:	stc	7, cr15, [r8, #960]!	; 0x3c0
   11c60:	svclt	0x0000e7e7
   11c64:	andeq	ip, r2, lr, asr #2
   11c68:	andeq	r0, r0, r8, asr #4
   11c6c:	andeq	r1, r1, r6, lsl #13
   11c70:	andeq	r1, r1, r8, asr r7
   11c74:			; <UNDEFINED> instruction: 0x000002b8
   11c78:	andeq	r0, r0, r8, asr #5
   11c7c:	andeq	r0, r0, r0, lsr r2
   11c80:	andeq	r1, r1, ip, lsr #12
   11c84:	strdeq	r1, [r1], -r8
   11c88:	andeq	sp, r0, ip, lsl r3
   11c8c:	vqdmulh.s<illegal width 8>	d20, d0, d25
   11c90:	push	{r0, r1, r3, r4, r6, r7, r9, ip, sp}
   11c94:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   11c98:	addlt	r4, r3, r7, lsr #26
   11c9c:	strmi	r4, [r6], -r7, lsr #24
   11ca0:	strmi	r4, [r9], r7, lsr #30
   11ca4:	ldrbtmi	r5, [ip], #-2397	; 0xfffff6a3
   11ca8:	stmdaeq	ip, {r2, r8, ip, sp, lr, pc}
   11cac:	blvs	b62eb0 <strspn@plt+0xb60338>
   11cb0:	ldrtmi	r4, [r9], -r0, asr #12
   11cb4:			; <UNDEFINED> instruction: 0xf7f0462b
   11cb8:	mulcs	r8, r8, ip
   11cbc:	ldcl	7, cr15, [r2, #-960]!	; 0xfffffc40
   11cc0:	tstlt	r8, #4, 12	; 0x400000
   11cc4:	stmdbvs	r0, {r6, r7, r8, fp, sp, lr, pc}
   11cc8:	svceq	0x0000f1b9
   11ccc:	ldmdami	sp, {r1, r2, r3, ip, lr, pc}
   11cd0:	ldmdbmi	sp, {r0, r1, r3, r5, r9, sl, lr}
   11cd4:	rsbsvc	pc, fp, #1325400064	; 0x4f000000
   11cd8:	strls	r4, [r0], #-1144	; 0xfffffb88
   11cdc:	ldrbtmi	r3, [r9], #-12
   11ce0:	stcl	7, cr15, [r6, #-960]!	; 0xfffffc40
   11ce4:	andlt	r4, r3, r0, lsr #12
   11ce8:	mvnshi	lr, #12386304	; 0xbd0000
   11cec:			; <UNDEFINED> instruction: 0xf0454e17
   11cf0:	ldrtmi	r0, [r9], -r2, lsr #6
   11cf4:	vmax.s8	q10, q0, q0
   11cf8:	ldrbtmi	r3, [lr], #-742	; 0xfffffd1a
   11cfc:			; <UNDEFINED> instruction: 0xf7f09600
   11d00:			; <UNDEFINED> instruction: 0x4620ee14
   11d04:	stcl	7, cr15, [sl], #-960	; 0xfffffc40
   11d08:	strb	r4, [r0, ip, asr #12]!
   11d0c:			; <UNDEFINED> instruction: 0xf0454e10
   11d10:	ldrtmi	r0, [r9], -r2, lsr #6
   11d14:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
   11d18:	sbcscc	pc, lr, #64, 4
   11d1c:			; <UNDEFINED> instruction: 0xf7f09600
   11d20:	strtmi	lr, [fp], -r4, lsl #28
   11d24:			; <UNDEFINED> instruction: 0x46404639
   11d28:	rsbsvc	pc, r8, #1325400064	; 0x4f000000
   11d2c:			; <UNDEFINED> instruction: 0xf7f09400
   11d30:	ldrb	lr, [r7, r0, asr #26]
   11d34:	andeq	ip, r2, r2, ror r0
   11d38:	andeq	r0, r0, r8, asr #4
   11d3c:	andeq	r1, r1, lr, ror r6
   11d40:	andeq	r1, r1, r4, lsr #11
   11d44:	andeq	r1, r1, ip, asr #12
   11d48:	andeq	r1, r1, r2, ror r5
   11d4c:	andeq	sp, r0, r6, ror #4
   11d50:	andeq	sp, r0, sl, asr #4
   11d54:			; <UNDEFINED> instruction: 0xf44f4b21
   11d58:	push	{r1, r4, r5, r6, r9, ip, sp, lr}
   11d5c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   11d60:	addlt	r4, r3, pc, lsl lr
   11d64:			; <UNDEFINED> instruction: 0x46054c1f
   11d68:	pkhbtmi	r4, r9, pc, lsl #30	; <UNPREDICTABLE>
   11d6c:	ldrbtmi	r5, [ip], #-2462	; 0xfffff662
   11d70:	ldmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   11d74:	blvs	da2f78 <strspn@plt+0xda0400>
   11d78:	ldrtmi	r4, [r9], -r0, asr #12
   11d7c:			; <UNDEFINED> instruction: 0xf7f04633
   11d80:	tstcs	r0, r4, lsr ip
   11d84:			; <UNDEFINED> instruction: 0xf7f02001
   11d88:	strmi	lr, [r4], -ip, asr #23
   11d8c:	addvs	fp, r5, r8, lsl #3
   11d90:			; <UNDEFINED> instruction: 0xf8a04633
   11d94:	strcs	r9, [r0, #-12]
   11d98:	ldrtmi	r6, [r9], -r0, rrx
   11d9c:	strbmi	r6, [r0], -r5, lsr #32
   11da0:	rsbsvc	pc, r5, #1325400064	; 0x4f000000
   11da4:			; <UNDEFINED> instruction: 0xf7f09400
   11da8:	strtmi	lr, [r0], -r4, lsl #26
   11dac:	pop	{r0, r1, ip, sp, pc}
   11db0:	stcmi	3, cr8, [lr, #-960]	; 0xfffffc40
   11db4:	msreq	CPSR_x, #70	; 0x46
   11db8:			; <UNDEFINED> instruction: 0x46404639
   11dbc:	vqshl.s8	q10, <illegal reg q14.5>, q0
   11dc0:	strls	r3, [r0, #-715]	; 0xfffffd35
   11dc4:	ldc	7, cr15, [r0, #960]!	; 0x3c0
   11dc8:			; <UNDEFINED> instruction: 0x46394633
   11dcc:	vmax.s8	q10, q0, q0
   11dd0:	strls	r3, [r0], #-717	; 0xfffffd33
   11dd4:	stcl	7, cr15, [ip], #960	; 0x3c0
   11dd8:	svclt	0x0000e7e7
   11ddc:	andeq	fp, r2, sl, lsr #31
   11de0:	andeq	r0, r0, r8, asr #4
   11de4:			; <UNDEFINED> instruction: 0x000115b6
   11de8:	ldrdeq	r1, [r1], -ip
   11dec:	andeq	sp, r0, r4, lsr #3
   11df0:	svcmi	0x00f8e92d
   11df4:	blmi	fe52f4 <strspn@plt+0xfe277c>
   11df8:			; <UNDEFINED> instruction: 0xf855447d
   11dfc:			; <UNDEFINED> instruction: 0xf8daa003
   11e00:	cmplt	ip, r0
   11e04:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
   11e08:	stmdale	r6!, {r2, r3, r4, r7, r9, lr}^
   11e0c:	vhadd.s8	q8, q1, q10
   11e10:	addsmi	r7, ip, #16, 6	; 0x40000000
   11e14:	ldrmi	fp, [ip], -r8, lsr #30
   11e18:	and	r0, r2, r1, rrx
   11e1c:	bicvc	pc, r8, pc, asr #8
   11e20:	bmi	d5b148 <strspn@plt+0xd585d0>
   11e24:			; <UNDEFINED> instruction: 0xf8554b35
   11e28:			; <UNDEFINED> instruction: 0xf8559002
   11e2c:			; <UNDEFINED> instruction: 0xf8d9b003
   11e30:			; <UNDEFINED> instruction: 0xf8db0000
   11e34:	bne	fede3c <strspn@plt+0xfeb2c4>
   11e38:	stmdaeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   11e3c:			; <UNDEFINED> instruction: 0xf7f0b350
   11e40:			; <UNDEFINED> instruction: 0x4606ec36
   11e44:	suble	r2, fp, r0, lsl #16
   11e48:	ldrtmi	r4, [r7], #-2861	; 0xfffff4d3
   11e4c:	andvs	pc, r0, r9, asr #17
   11e50:			; <UNDEFINED> instruction: 0xf8cb2114
   11e54:	stmiapl	pc!, {ip, sp, lr}^	; <UNPREDICTABLE>
   11e58:			; <UNDEFINED> instruction: 0xf104fb01
   11e5c:	tstlt	r0, #56, 16	; 0x380000
   11e60:	stc	7, cr15, [r4], #-960	; 0xfffffc40
   11e64:	eorsle	r2, sp, r0, lsl #16
   11e68:	ldrdvs	pc, [r0], -r9
   11e6c:	eorsvs	r2, r8, r4, lsl r2
   11e70:	blx	a4b0a <strspn@plt+0xa1f92>
   11e74:	bmi	913a9c <strspn@plt+0x910f24>
   11e78:			; <UNDEFINED> instruction: 0xf10458e9
   11e7c:	blcc	62a84 <strspn@plt+0x5ff0c>
   11e80:	andmi	pc, r0, sl, asr #17
   11e84:	bl	199e8c <strspn@plt+0x197314>
   11e88:	andvs	r0, pc, r3, asr #12
   11e8c:	andsvs	r5, lr, fp, lsr #17
   11e90:	svchi	0x00f8e8bd
   11e94:			; <UNDEFINED> instruction: 0xf7f04608
   11e98:	strmi	lr, [r6], -r6, lsl #25
   11e9c:	bicsle	r2, r3, r0, lsl #16
   11ea0:	stmiapl	pc!, {r0, r1, r2, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   11ea4:	strmi	lr, [r8], -r7
   11ea8:	ldcl	7, cr15, [ip], #-960	; 0xfffffc40
   11eac:	bicsle	r2, sp, r0, lsl #16
   11eb0:			; <UNDEFINED> instruction: 0xf7f04630
   11eb4:	ldmdavs	r8!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   11eb8:			; <UNDEFINED> instruction: 0xf7f0b108
   11ebc:	bmi	48cd04 <strspn@plt+0x48a18c>
   11ec0:			; <UNDEFINED> instruction: 0xf8cb2300
   11ec4:			; <UNDEFINED> instruction: 0xf04f3000
   11ec8:			; <UNDEFINED> instruction: 0xf8c930ff
   11ecc:	stmiapl	sl!, {ip, sp}
   11ed0:			; <UNDEFINED> instruction: 0xf8ca603b
   11ed4:	andsvs	r3, r3, r0
   11ed8:			; <UNDEFINED> instruction: 0xf04fe7da
   11edc:			; <UNDEFINED> instruction: 0xe7d730ff
   11ee0:	stmiapl	pc!, {r0, r1, r2, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   11ee4:	ldrdvs	pc, [r0], -r9
   11ee8:	mvnle	r2, r0, lsl #28
   11eec:	svclt	0x0000e7e3
   11ef0:	andeq	fp, r2, r0, lsl pc
   11ef4:	andeq	r0, r0, ip, lsr #4
   11ef8:	andeq	r0, r0, ip, asr r2
   11efc:	andeq	r0, r0, ip, asr #5
   11f00:	andeq	r0, r0, ip, asr #4
   11f04:	andeq	r0, r0, ip, lsr #5
   11f08:	andeq	r0, r0, r4, asr r2
   11f0c:	blmi	1624870 <strspn@plt+0x1621cf8>
   11f10:	ldmdbmi	r8, {r1, r3, r4, r5, r6, sl, lr}^
   11f14:	mvnsmi	lr, sp, lsr #18
   11f18:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   11f1c:	cfldrdmi	mvd4, [r6], {121}	; 0x79
   11f20:	addscc	pc, r2, #64, 4
   11f24:	ldmdavs	fp, {r0, r2, r4, r6, r9, sl, fp, lr}
   11f28:			; <UNDEFINED> instruction: 0xf04f930b
   11f2c:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   11f30:			; <UNDEFINED> instruction: 0x46054b53
   11f34:	ldrbtmi	r5, [fp], #-2470	; 0xfffff65a
   11f38:	eoreq	pc, r4, r3, lsl #2
   11f3c:			; <UNDEFINED> instruction: 0x46336b36
   11f40:	bl	14cff08 <strspn@plt+0x14cd390>
   11f44:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
   11f48:	movwcc	r6, #6171	; 0x181b
   11f4c:	bmi	13c63b8 <strspn@plt+0x13c3840>
   11f50:	tstne	sp, r0, asr #4	; <UNPREDICTABLE>
   11f54:	svcmi	0x004e4b4d
   11f58:	stmiapl	r2!, {r5, r7, fp, ip, lr}^
   11f5c:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   11f60:	addmi	r6, fp, #1179648	; 0x120000
   11f64:	ldmdavs	r8!, {r0, r1, r3, r6, r8, r9, fp, lr}
   11f68:			; <UNDEFINED> instruction: 0xf102bf08
   11f6c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   11f70:			; <UNDEFINED> instruction: 0xf007601a
   11f74:	blmi	1250f40 <strspn@plt+0x124e3c8>
   11f78:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   11f7c:	blx	fef4dfa2 <strspn@plt+0xfef4b42a>
   11f80:	blmi	11aa068 <strspn@plt+0x11a74f0>
   11f84:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11f88:	svclt	0x000c2d00
   11f8c:			; <UNDEFINED> instruction: 0xf0032300
   11f90:	ldmiblt	r3, {r0, r8, r9}^
   11f94:	ldrtmi	r4, [r3], -r2, asr #24
   11f98:	vadd.i8	q10, q0, q1
   11f9c:	stmdbmi	r2, {r0, r3, r5, r7, r9, ip, sp}^
   11fa0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   11fa4:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
   11fa8:			; <UNDEFINED> instruction: 0x71253024
   11fac:	stc	7, cr15, [r0], #-960	; 0xfffffc40
   11fb0:	blmi	be48b0 <strspn@plt+0xbe1d38>
   11fb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11fb8:	blls	2ec028 <strspn@plt+0x2e94b0>
   11fbc:			; <UNDEFINED> instruction: 0xf04f405a
   11fc0:	cmple	r0, r0, lsl #6
   11fc4:	pop	{r2, r3, ip, sp, pc}
   11fc8:	blmi	e72790 <strspn@plt+0xe6fc18>
   11fcc:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   11fd0:	ldmdami	r8!, {r0, r1, r3, r6, r8, ip, sp, pc}
   11fd4:			; <UNDEFINED> instruction: 0x47984478
   11fd8:	ldmdavs	sl!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
   11fdc:	bcs	28370 <strspn@plt+0x257f8>
   11fe0:	addsmi	fp, sl, #24, 30	; 0x60
   11fe4:			; <UNDEFINED> instruction: 0xf8dfd1d6
   11fe8:	svcge	0x0003c0d4
   11fec:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   11ff0:	ldrbtmi	r4, [r8], #1276	; 0x4fc
   11ff4:			; <UNDEFINED> instruction: 0x000fe8bc
   11ff8:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
   11ffc:	strgt	r0, [r7, -pc]
   12000:	andcs	sl, r0, r2, lsl #18
   12004:			; <UNDEFINED> instruction: 0xf7f9703b
   12008:	blmi	bd0c7c <strspn@plt+0xbce104>
   1200c:	strbmi	sl, [r0], -r3, lsl #18
   12010:	strbmi	r2, [r7], -r5, lsl #4
   12014:			; <UNDEFINED> instruction: 0xf8d358e3
   12018:			; <UNDEFINED> instruction: 0xf7f08000
   1201c:	blmi	7ccc94 <strspn@plt+0x7ca11c>
   12020:	andcs	r4, r5, #42991616	; 0x2900000
   12024:	strmi	r5, [r4], r3, ror #17
   12028:			; <UNDEFINED> instruction: 0x46654638
   1202c:			; <UNDEFINED> instruction: 0xf7f0681f
   12030:	bmi	58cc80 <strspn@plt+0x58a108>
   12034:	tstne	sp, r0, asr #4	; <UNPREDICTABLE>
   12038:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   1203c:	strmi	r4, [r3], -sl, lsl #5
   12040:	bmi	4c6078 <strspn@plt+0x4c3500>
   12044:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   12048:	andls	r4, r0, #42991616	; 0x2900000
   1204c:	ldrtmi	r2, [sl], -r3
   12050:	stmdals	r2, {r6, r7, r8, r9, sl, lr}
   12054:			; <UNDEFINED> instruction: 0xf7f92100
   12058:			; <UNDEFINED> instruction: 0xe79bfaf3
   1205c:	stmiapl	r2!, {r0, r1, r3, r9, fp, lr}
   12060:	bcc	6c0b0 <strspn@plt+0x69538>
   12064:			; <UNDEFINED> instruction: 0xf7f0e7f0
   12068:	svclt	0x0000eb0e
   1206c:	strdeq	fp, [r2], -r8
   12070:	andeq	r0, r0, r0, asr r2
   12074:	andeq	r1, r1, r4, lsr r3
   12078:	ldrdeq	fp, [r2], -sl
   1207c:	andeq	r0, r0, r8, asr #4
   12080:	andeq	r1, r1, lr, ror #7
   12084:	andeq	sp, r2, r6, lsr r1
   12088:			; <UNDEFINED> instruction: 0x000002b8
   1208c:	andeq	r0, r0, r8, asr #5
   12090:	muleq	r2, r0, r3
   12094:	andeq	sp, r2, lr, lsl #2
   12098:	andeq	r0, r0, r0, lsr r2
   1209c:	strdeq	sp, [r2], -r8
   120a0:	andeq	sp, r2, ip, asr #6
   120a4:	andeq	r1, r1, r2, lsl #7
   120a8:	andeq	r1, r1, sl, lsr #5
   120ac:	andeq	fp, r2, r4, asr sp
   120b0:			; <UNDEFINED> instruction: 0x000002b0
   120b4:	andeq	r1, r1, r4, lsl #5
   120b8:	muleq	r0, r0, r2
   120bc:	andeq	r1, r1, r0, ror r2
   120c0:	andeq	pc, r0, r6, lsr r3	; <UNPREDICTABLE>
   120c4:	andeq	r0, r0, r8, asr r2
   120c8:	ldrsbgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   120cc:	ldrbmi	lr, [r0, sp, lsr #18]!
   120d0:	cfldrsmi	mvf4, [r3, #-1008]!	; 0xfffffc10
   120d4:			; <UNDEFINED> instruction: 0xf8df4614
   120d8:	addlt	r8, r2, ip, asr #1
   120dc:	ldrdls	pc, [r8], #143	; 0x8f
   120e0:			; <UNDEFINED> instruction: 0xf85c468a
   120e4:	ldrbtmi	r5, [r8], #5
   120e8:			; <UNDEFINED> instruction: 0xf10844f9
   120ec:			; <UNDEFINED> instruction: 0x46060834
   120f0:	rscscc	pc, sl, #64, 4
   120f4:	strbmi	r6, [r0], -pc, lsr #22
   120f8:	ldrtmi	r4, [fp], -r9, asr #12
   120fc:	b	1d500c4 <strspn@plt+0x1d4d54c>
   12100:	andcs	fp, r8, r4, lsl #6
   12104:	bl	13d00cc <strspn@plt+0x13cd554>
   12108:	cmnlt	r0, #5242880	; 0x500000
   1210c:	svceq	0x0000f1ba
   12110:			; <UNDEFINED> instruction: 0xf8dad028
   12114:			; <UNDEFINED> instruction: 0xf8c03004
   12118:			; <UNDEFINED> instruction: 0xf8caa000
   1211c:	subvs	r0, r3, r4
   12120:	eorslt	r4, r0, #34816	; 0x8800
   12124:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   12128:			; <UNDEFINED> instruction: 0x462368da
   1212c:	stmib	r3, {r2, r5, fp, sp, lr}^
   12130:	tsthi	r8, #0, 4
   12134:	andsvs	r6, r3, sp, lsl r1
   12138:	stccs	6, cr4, [r0], {26}
   1213c:	blmi	746918 <strspn@plt+0x743da0>
   12140:	sbcsvs	r4, sl, fp, ror r4
   12144:	strcs	r4, [r1, #-2075]	; 0xfffff7e5
   12148:			; <UNDEFINED> instruction: 0x463b491b
   1214c:	vqshl.s8	q10, q12, q0
   12150:	eorscc	r4, r4, r6, lsl r2
   12154:	strls	r4, [r0, #-1145]	; 0xfffffb87
   12158:	ldc	7, cr15, [r6], #-960	; 0xfffffc40
   1215c:	andlt	r4, r2, r8, lsr #12
   12160:			; <UNDEFINED> instruction: 0x87f0e8bd
   12164:	andge	lr, r0, r0, asr #19
   12168:	ldcmi	7, cr14, [r4], {218}	; 0xda
   1216c:	msreq	CPSR_x, #71	; 0x47
   12170:	andmi	pc, r1, #64, 4
   12174:	ldrbtmi	r4, [ip], #-1609	; 0xfffff9b7
   12178:	strls	r4, [r0], #-1600	; 0xfffff9c0
   1217c:	bl	ff550144 <strspn@plt+0xff54d5cc>
   12180:			; <UNDEFINED> instruction: 0xf7ff4620
   12184:	strbmi	pc, [r0], -r3, asr #29	; <UNPREDICTABLE>
   12188:			; <UNDEFINED> instruction: 0x4649463b
   1218c:	andmi	pc, r4, #64, 4
   12190:			; <UNDEFINED> instruction: 0xf7f09500
   12194:			; <UNDEFINED> instruction: 0x4628ec1a
   12198:	svclt	0x0000e7e1
   1219c:	andeq	fp, r2, r8, lsr ip
   121a0:	andeq	r0, r0, r8, asr #4
   121a4:	andeq	r1, r1, lr, lsr r2
   121a8:	andeq	r1, r1, r8, ror #2
   121ac:	andeq	ip, r2, lr, asr pc
   121b0:	andeq	ip, r2, r4, asr #30
   121b4:	ldrdeq	r1, [r1], -r8
   121b8:	strdeq	r1, [r1], -ip
   121bc:	andeq	ip, r0, sl, ror #27
   121c0:			; <UNDEFINED> instruction: 0xf44f4b1c
   121c4:	ldrblt	r6, [r0, #-647]!	; 0xfffffd79
   121c8:	cfldrsmi	mvf4, [fp, #-492]	; 0xfffffe14
   121cc:	ldmdami	fp, {r2, r9, sl, lr}
   121d0:	ldmdbpl	fp, {r0, r1, r3, r4, r8, fp, lr}^
   121d4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   121d8:	blvs	75e2f0 <strspn@plt+0x75b778>
   121dc:			; <UNDEFINED> instruction: 0xf7f0462b
   121e0:			; <UNDEFINED> instruction: 0xf9b4ea04
   121e4:	vhadd.s8	d18, d0, d12
   121e8:	addsmi	r1, sl, #67108864	; 0x4000000
   121ec:	stmiavs	r0!, {r0, r4, ip, lr, pc}
   121f0:	ldmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   121f4:			; <UNDEFINED> instruction: 0xf7f04620
   121f8:	ldmdami	r2, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   121fc:			; <UNDEFINED> instruction: 0x462b4912
   12200:	vqshl.s8	q10, q12, q0
   12204:	pop	{r1, r2, r6, r9, lr}
   12208:	subcc	r4, r4, r0, ror r0
   1220c:			; <UNDEFINED> instruction: 0xf7f04479
   12210:	stmiavs	r6!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, pc}
   12214:			; <UNDEFINED> instruction: 0xf7f06830
   12218:	ldmdavs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
   1221c:	ldmib	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12220:	blcs	2c4f4 <strspn@plt+0x2997c>
   12224:	ldmdavs	r8, {r0, r1, r5, r6, r7, ip, lr, pc}^
   12228:	ldmib	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1222c:			; <UNDEFINED> instruction: 0xf7f068b0
   12230:			; <UNDEFINED> instruction: 0xe7dce9d6
   12234:	andeq	fp, r2, r0, asr #22
   12238:	andeq	r0, r0, r8, asr #4
   1223c:	andeq	r1, r1, r0, asr r1
   12240:	andeq	r1, r1, sl, ror r0
   12244:	andeq	r1, r1, r4, lsr #2
   12248:	andeq	r1, r1, r4, asr #32
   1224c:			; <UNDEFINED> instruction: 0xf44f4b18
   12250:	ldrblt	r6, [r0, #-650]!	; 0xfffffd76
   12254:	cfldrsmi	mvf4, [r7, #-492]	; 0xfffffe14
   12258:	ldmdami	r7, {r2, r9, sl, lr}
   1225c:	ldmdbpl	fp, {r0, r1, r2, r4, r8, fp, lr}^
   12260:	subscc	r4, r0, r8, ror r4
   12264:	blvs	763450 <strspn@plt+0x7608d8>
   12268:			; <UNDEFINED> instruction: 0xf7f0462b
   1226c:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   12270:	ands	fp, r1, r8, lsr r9
   12274:	stmdavs	r3, {r0, r1, r4, r6, sp, lr}^
   12278:			; <UNDEFINED> instruction: 0xf7ff601a
   1227c:	stmdavs	r0!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12280:	ldmib	r0, {r4, r6, r8, ip, sp, pc}^
   12284:	bcs	1ae8c <strspn@plt+0x18314>
   12288:	strdvs	sp, [r3], #-20	; 0xffffffec	; <UNPREDICTABLE>
   1228c:			; <UNDEFINED> instruction: 0xf7ff601a
   12290:	stmdavs	r0!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12294:	mvnsle	r2, r0, lsl #16
   12298:	strtmi	r4, [fp], -r9, lsl #16
   1229c:	vmla.i8	d20, d0, d9
   122a0:	ldrbtmi	r4, [r8], #-599	; 0xfffffda9
   122a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   122a8:	subscc	r4, r0, r9, ror r4
   122ac:	blt	fe7d0274 <strspn@plt+0xfe7cd6fc>
   122b0:			; <UNDEFINED> instruction: 0x0002bab4
   122b4:	andeq	r0, r0, r8, asr #4
   122b8:	andeq	r1, r1, r4, asr #1
   122bc:	andeq	r0, r1, ip, ror #31
   122c0:	andeq	r1, r1, r2, lsl #1
   122c4:	andeq	r0, r1, r8, lsr #31
   122c8:	vpadd.i8	d20, d0, d11
   122cc:	push	{r2, r3, r5, r6, r9, lr}
   122d0:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   122d4:			; <UNDEFINED> instruction: 0x46044f19
   122d8:			; <UNDEFINED> instruction: 0x460d4e19
   122dc:	ldmibpl	pc, {r0, r3, r4, r8, fp, lr}^	; <UNPREDICTABLE>
   122e0:			; <UNDEFINED> instruction: 0xf106447e
   122e4:	ldrbtmi	r0, [r9], #-96	; 0xffffffa0
   122e8:			; <UNDEFINED> instruction: 0x46336b3e
   122ec:	ldmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   122f0:	stmdavs	fp!, {r5, r8, fp, sp, lr}
   122f4:	mulle	r6, r8, r2
   122f8:			; <UNDEFINED> instruction: 0xb1206028
   122fc:			; <UNDEFINED> instruction: 0xffa6f7ff
   12300:			; <UNDEFINED> instruction: 0xf7f06920
   12304:	stmdbvs	r0!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}^
   12308:	blx	9ce32c <strspn@plt+0x9cb7b4>
   1230c:			; <UNDEFINED> instruction: 0xf7f068a0
   12310:	stmiavs	r0!, {r1, r2, r5, r6, r8, fp, sp, lr, pc}^
   12314:	stmdb	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12318:			; <UNDEFINED> instruction: 0xf7f04620
   1231c:	stmdami	sl, {r5, r6, r8, fp, sp, lr, pc}
   12320:	ldrtmi	r4, [r3], -sl, lsl #18
   12324:	vqshl.s8	q10, q12, q0
   12328:	pop	{r1, r3, r4, r5, r6, r9, lr}
   1232c:	strdcc	r4, [r0], #-16	; <UNPREDICTABLE>
   12330:			; <UNDEFINED> instruction: 0xf7f04479
   12334:	svclt	0x0000ba5b
   12338:	andeq	fp, r2, r6, lsr sl
   1233c:	andeq	r0, r0, r8, asr #4
   12340:	andeq	r1, r1, r4, asr #32
   12344:	andeq	r0, r1, sl, ror #30
   12348:	andeq	r1, r1, r0
   1234c:	andeq	r0, r1, r0, lsr #30
   12350:	bmi	9e47f0 <strspn@plt+0x9e1c78>
   12354:	blmi	9e3540 <strspn@plt+0x9e09c8>
   12358:	addlt	fp, r2, r0, ror r5
   1235c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   12360:	strmi	r2, [r4], -r0, lsl #2
   12364:	andls	r6, r1, #1179648	; 0x120000
   12368:	andeq	pc, r0, #79	; 0x4f
   1236c:	tstls	r0, r2, lsr #20
   12370:	ldmpl	sp, {r1, r5, r8, fp, lr}
   12374:	subsmi	pc, pc, #64, 4
   12378:			; <UNDEFINED> instruction: 0xf1014479
   1237c:	stmdbmi	r0!, {r4, r5, r6}
   12380:	ldrbtmi	r6, [r9], #-2862	; 0xfffff4d2
   12384:			; <UNDEFINED> instruction: 0xf7f04633
   12388:	stmdavs	r0!, {r4, r5, r8, fp, sp, lr, pc}
   1238c:	strbtmi	fp, [sp], -r8, lsr #3
   12390:	subsvs	lr, r3, r7
   12394:	stmdavs	r3, {r0, r3, r5, r9, sl, lr}^
   12398:			; <UNDEFINED> instruction: 0xf7ff601a
   1239c:	stmdavs	r0!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   123a0:	ldmib	r0, {r3, r4, r6, r8, ip, sp, pc}^
   123a4:	bcs	1afac <strspn@plt+0x18434>
   123a8:	strdvs	sp, [r3], #-19	; 0xffffffed	; <UNPREDICTABLE>
   123ac:	andsvs	r4, sl, r9, lsr #12
   123b0:			; <UNDEFINED> instruction: 0xff8af7ff
   123b4:	stmdacs	r0, {r5, fp, sp, lr}
   123b8:	ldmdami	r2, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   123bc:	ldmdbmi	r2, {r0, r1, r4, r5, r9, sl, lr}
   123c0:	rsbmi	pc, r6, #64, 4
   123c4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   123c8:			; <UNDEFINED> instruction: 0xf7f03070
   123cc:	bmi	40cc1c <strspn@plt+0x40a0a4>
   123d0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   123d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   123d8:	subsmi	r9, sl, r1, lsl #22
   123dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   123e0:	andlt	sp, r2, r1, lsl #2
   123e4:			; <UNDEFINED> instruction: 0xf7f0bd70
   123e8:	svclt	0x0000e94e
   123ec:			; <UNDEFINED> instruction: 0x0002b9b4
   123f0:	andeq	r0, r0, r0, asr r2
   123f4:	andeq	fp, r2, sl, lsr #19
   123f8:	andeq	r0, r0, r8, asr #4
   123fc:	andeq	r0, r1, ip, lsr #31
   12400:	andeq	r0, r1, lr, asr #29
   12404:	andeq	r0, r1, r0, ror #30
   12408:	andeq	r0, r1, sl, lsl #29
   1240c:	andeq	fp, r2, r6, lsr r9
   12410:	bmi	1324944 <strspn@plt+0x1321dcc>
   12414:	blmi	1323600 <strspn@plt+0x1320a88>
   12418:	svcmi	0x00f0e92d
   1241c:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
   12420:	strcs	r4, [r0, #-1147]	; 0xfffffb85
   12424:	ldmdavs	r2, {r0, r3, r6, r8, fp, lr}
   12428:			; <UNDEFINED> instruction: 0xf04f9201
   1242c:	bmi	1212c34 <strspn@plt+0x12100bc>
   12430:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   12434:			; <UNDEFINED> instruction: 0xf1014606
   12438:	ldmpl	ip, {r7}
   1243c:	addmi	pc, sl, #64, 4
   12440:	strtmi	r4, [fp], r4, asr #18
   12444:			; <UNDEFINED> instruction: 0xf8d446a9
   12448:	ldrbtmi	sl, [r9], #-48	; 0xffffffd0
   1244c:			; <UNDEFINED> instruction: 0xf7f04653
   12450:	ldmvs	r0!, {r2, r3, r6, r7, fp, sp, lr, pc}
   12454:	stmia	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12458:	andeq	pc, ip, r6, lsl #2
   1245c:	mrc2	7, 7, pc, cr6, cr15, {7}
   12460:			; <UNDEFINED> instruction: 0x46296974
   12464:	mlas	r7, r4, fp, fp
   12468:	stmdavs	r3!, {r0, r1, r4, r6, sp, lr}^
   1246c:	andsvs	r6, sl, r7, ror #20
   12470:	andle	r4, r2, pc, lsl #5
   12474:			; <UNDEFINED> instruction: 0xf7f04638
   12478:			; <UNDEFINED> instruction: 0xf8d4e8b2
   1247c:	strmi	r8, [r8, #40]!	; 0x28
   12480:	strbmi	sp, [r0], -r2
   12484:	stmia	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12488:	stccs	8, cr6, [r0, #-660]	; 0xfffffd6c
   1248c:	strbmi	fp, [sp, #-3864]	; 0xfffff0e8
   12490:	strtmi	sp, [r8], -r6
   12494:			; <UNDEFINED> instruction: 0xf7ff46a9
   12498:			; <UNDEFINED> instruction: 0x4628fed9
   1249c:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124a0:	ldrbmi	r6, [sp, #-2277]	; 0xfffff71b
   124a4:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   124a8:	strtmi	sp, [r8], -r6
   124ac:			; <UNDEFINED> instruction: 0xf7ff46ab
   124b0:	strtmi	pc, [r8], -sp, asr #29
   124b4:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124b8:			; <UNDEFINED> instruction: 0xf7ff6920
   124bc:	strtmi	pc, [r0], -r1, lsl #29
   124c0:	stm	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124c4:	teqlt	ip, r4, ror r9
   124c8:	ldrtmi	r4, [r9], -r5, asr #12
   124cc:	movwcs	lr, #2516	; 0x9d4
   124d0:	bicle	r2, r9, r0, lsl #20
   124d4:			; <UNDEFINED> instruction: 0xe7c961b3
   124d8:	strdlt	r6, [r8, r0]!
   124dc:	and	r4, r7, ip, ror #12
   124e0:			; <UNDEFINED> instruction: 0x46216053
   124e4:	andsvs	r6, sl, r3, asr #16
   124e8:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   124ec:	ldrshlt	r6, [r8, #-144]	; 0xffffff70
   124f0:	movwcs	lr, #2512	; 0x9d0
   124f4:	mvnsle	r2, r0, lsl #20
   124f8:			; <UNDEFINED> instruction: 0x46216233
   124fc:			; <UNDEFINED> instruction: 0xf7ff601a
   12500:	ldmibvs	r0!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   12504:	mvnsle	r2, r0, lsl #16
   12508:			; <UNDEFINED> instruction: 0xf7f04630
   1250c:	ldmdami	r2, {r3, r5, r6, fp, sp, lr, pc}
   12510:			; <UNDEFINED> instruction: 0x46534912
   12514:	vqshl.s8	q10, q12, q0
   12518:			; <UNDEFINED> instruction: 0x308042ba
   1251c:			; <UNDEFINED> instruction: 0xf7f04479
   12520:	bmi	40cac8 <strspn@plt+0x409f50>
   12524:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   12528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1252c:	subsmi	r9, sl, r1, lsl #22
   12530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12534:	andlt	sp, r3, r2, lsl #2
   12538:	svchi	0x00f0e8bd
   1253c:	stmia	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12540:	strdeq	fp, [r2], -r4
   12544:	andeq	r0, r0, r0, asr r2
   12548:	andeq	fp, r2, r8, ror #17
   1254c:	strdeq	r0, [r1], -r2
   12550:	andeq	r0, r0, r8, asr #4
   12554:	andeq	r0, r1, r6, lsl #28
   12558:	andeq	r0, r1, r0, lsl lr
   1255c:	andeq	r0, r1, r4, lsr sp
   12560:	andeq	fp, r2, r2, ror #15
   12564:			; <UNDEFINED> instruction: 0xf44f4b28
   12568:	push	{r1, r3, r4, r7, r9, sp, lr}
   1256c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   12570:	strmi	r4, [r5], -r6, lsr #28
   12574:	stmdbmi	r7!, {r1, r2, r5, sl, fp, lr}
   12578:	ldrbtmi	r5, [ip], #-2459	; 0xfffff665
   1257c:			; <UNDEFINED> instruction: 0xf1044479
   12580:	blvs	7927c8 <strspn@plt+0x78fc50>
   12584:			; <UNDEFINED> instruction: 0xf7f04633
   12588:			; <UNDEFINED> instruction: 0xf105e830
   1258c:			; <UNDEFINED> instruction: 0xf7ff0008
   12590:	stmdbvs	r8!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   12594:	ands	fp, r1, r8, lsr r9
   12598:	stmdavs	r3, {r0, r1, r4, r6, sp, lr}^
   1259c:			; <UNDEFINED> instruction: 0xf7ff601a
   125a0:	stmdbvs	r8!, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   125a4:	ldmib	r0, {r4, r6, r8, ip, sp, pc}^
   125a8:	bcs	1b1b0 <strspn@plt+0x18638>
   125ac:	strdvs	sp, [fp, #-20]!	; 0xffffffec
   125b0:			; <UNDEFINED> instruction: 0xf7ff601a
   125b4:	stmdbvs	r8!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   125b8:	mvnsle	r2, r0, lsl #16
   125bc:	orrlt	r6, r4, ip, lsr #19
   125c0:	ldreq	pc, [r8, -r5, lsl #2]
   125c4:	stmdavs	r0!, {r0, r1, r2, sp, lr, pc}^
   125c8:	stmda	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   125cc:			; <UNDEFINED> instruction: 0xf7f04620
   125d0:	stmibvs	ip!, {r1, r2, fp, sp, lr, pc}
   125d4:	stmdavs	r3!, {r2, r3, r5, r8, ip, sp, pc}
   125d8:	blcs	2ac8c <strspn@plt+0x28114>
   125dc:	strdvs	sp, [pc, #19]	; 125f7 <strspn@plt+0xfa7f>
   125e0:	bvs	1a4c5ac <strspn@plt+0x1a49a34>
   125e4:			; <UNDEFINED> instruction: 0xf8b8f007
   125e8:			; <UNDEFINED> instruction: 0xf7ef4628
   125ec:	stmdami	sl, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   125f0:	ldrtmi	r4, [r3], -sl, lsl #18
   125f4:	vqshl.s8	q10, q12, q0
   125f8:	pop	{r0, r1, r2, r3, r4, r6, r7, r9, lr}
   125fc:			; <UNDEFINED> instruction: 0x309041f0
   12600:			; <UNDEFINED> instruction: 0xf7f04479
   12604:	svclt	0x0000b8f3
   12608:	muleq	r2, sl, r7
   1260c:	andeq	r0, r0, r8, asr #4
   12610:	andeq	r0, r1, sl, lsr #27
   12614:	ldrdeq	r0, [r1], -r4
   12618:	andeq	r0, r1, r0, lsr sp
   1261c:	andeq	r0, r1, r0, asr ip
   12620:	vpadd.i8	d20, d0, d8
   12624:	ldrblt	r4, [r0, #-705]!	; 0xfffffd3f
   12628:	cfldrsmi	mvf4, [r7, #-492]	; 0xfffffe14
   1262c:	ldmdami	r7, {r2, r9, sl, lr}
   12630:	ldmdbpl	fp, {r0, r1, r2, r4, r8, fp, lr}^
   12634:	adccc	r4, r0, r8, ror r4
   12638:	blvs	763824 <strspn@plt+0x760cac>
   1263c:			; <UNDEFINED> instruction: 0xf7ef462b
   12640:	stmdavs	r0!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12644:	ands	fp, r1, r8, lsr r9
   12648:	stmdavs	r3, {r0, r1, r4, r6, sp, lr}^
   1264c:			; <UNDEFINED> instruction: 0xf7ff601a
   12650:	stmdavs	r0!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12654:	ldmib	r0, {r4, r6, r8, ip, sp, pc}^
   12658:	bcs	1b260 <strspn@plt+0x186e8>
   1265c:	strdvs	sp, [r3], #-20	; 0xffffffec	; <UNPREDICTABLE>
   12660:			; <UNDEFINED> instruction: 0xf7ff601a
   12664:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   12668:	mvnsle	r2, r0, lsl #16
   1266c:	strtmi	r4, [fp], -r9, lsl #16
   12670:	vst2.8	{d20,d22}, [pc], r9
   12674:	ldrbtmi	r6, [r8], #-665	; 0xfffffd67
   12678:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1267c:	adccc	r4, r0, r9, ror r4
   12680:	ldmlt	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12684:	andeq	fp, r2, r0, ror #13
   12688:	andeq	r0, r0, r8, asr #4
   1268c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   12690:	andeq	r0, r1, r8, lsl ip
   12694:	andeq	r0, r1, lr, lsr #25
   12698:	ldrdeq	r0, [r1], -r4
   1269c:			; <UNDEFINED> instruction: 0x4604b410
   126a0:	subvs	r2, r0, r0, lsl #6
   126a4:			; <UNDEFINED> instruction: 0xf8446003
   126a8:	cmpvs	r2, r8, lsl #30
   126ac:	movwmi	lr, #14784	; 0x39c0
   126b0:			; <UNDEFINED> instruction: 0xf85d6181
   126b4:	ldrbmi	r4, [r0, -r4, lsl #22]!
   126b8:	ldrbtlt	r4, [r0], #-2833	; 0xfffff4ef
   126bc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   126c0:	stmdavs	r1, {r1, r3, r4, r5, r8, ip, sp, pc}^
   126c4:	ldmdavs	ip, {r8, sl, sp}^
   126c8:	subsvs	r6, r1, sl
   126cc:	subvs	r6, r4, sp, lsl r0
   126d0:	blmi	32a844 <strspn@plt+0x327ccc>
   126d4:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   126d8:	stmiavs	r4, {r0, r4, r6, r8, ip, sp, pc}^
   126dc:	ldmvs	lr, {r1, r3, r4, r9, sl, lr}^
   126e0:	eorvs	r2, r1, r0, lsl #10
   126e4:	umaalvs	r6, ip, r9, r8
   126e8:			; <UNDEFINED> instruction: 0xf84260c6
   126ec:	sbcsvs	r5, sl, r8, lsl #30
   126f0:	andcs	r4, r0, #5120	; 0x1400
   126f4:	ldrbtmi	fp, [fp], #-3184	; 0xfffff390
   126f8:	tstvs	r1, r9, lsl r9
   126fc:			; <UNDEFINED> instruction: 0x4770611a
   12700:	andeq	ip, r2, r8, asr #19
   12704:			; <UNDEFINED> instruction: 0x0002c9b0
   12708:	andeq	ip, r2, lr, lsl #19
   1270c:			; <UNDEFINED> instruction: 0x4604b510
   12710:			; <UNDEFINED> instruction: 0xff86f7ff
   12714:	andeq	pc, r8, r4, lsl #2
   12718:	mrc2	7, 0, pc, cr10, cr15, {7}
   1271c:			; <UNDEFINED> instruction: 0xf7fc6920
   12720:	movwcs	pc, #2859	; 0xb2b	; <UNPREDICTABLE>
   12724:	ldflts	f6, [r0, #-140]	; 0xffffff74
   12728:	svcmi	0x00f0e92d
   1272c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   12730:	ldrmi	r8, [r7], -r2, lsl #22
   12734:			; <UNDEFINED> instruction: 0xf44f4e43
   12738:	blmi	10eb1c8 <strspn@plt+0x10e8650>
   1273c:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   12740:			; <UNDEFINED> instruction: 0xf8df4c42
   12744:	addlt	r9, r7, ip, lsl #2
   12748:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
   1274c:	ldrtcc	r4, [r0], #1273	; 0x4f9
   12750:	ldrsbthi	pc, [r0], -r3	; <UNPREDICTABLE>
   12754:	strtmi	r4, [r0], -r9, asr #12
   12758:			; <UNDEFINED> instruction: 0xf7ef4643
   1275c:	ldmdami	sp!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   12760:			; <UNDEFINED> instruction: 0xf7ff4478
   12764:			; <UNDEFINED> instruction: 0xf00bffd3
   12768:	blmi	f11b4c <strspn@plt+0xf0efd4>
   1276c:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   12770:			; <UNDEFINED> instruction: 0xfff2f006
   12774:	svceq	0x0000f1ba
   12778:	ldrbmi	sp, [r0], -sp, lsr #32
   1277c:			; <UNDEFINED> instruction: 0xff86f006
   12780:			; <UNDEFINED> instruction: 0x26016030
   12784:	ldcmi	3, cr11, [r5], #-352	; 0xfffffea0
   12788:	beq	4e8cc <strspn@plt+0x4bd54>
   1278c:	ldrsbls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   12790:	mvnscc	pc, #79	; 0x4f
   12794:			; <UNDEFINED> instruction: 0xf085447c
   12798:	ldrbtmi	r0, [r9], #1281	; 0x501
   1279c:			; <UNDEFINED> instruction: 0xf8c96820
   127a0:			; <UNDEFINED> instruction: 0xf8843000
   127a4:			; <UNDEFINED> instruction: 0xf006a004
   127a8:	stmdami	lr!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   127ac:	stmdbmi	lr!, {r0, r1, r6, r9, sl, lr}
   127b0:	eorpl	pc, r6, #64, 4
   127b4:			; <UNDEFINED> instruction: 0x96004478
   127b8:	ldrbtmi	r3, [r9], #-176	; 0xffffff50
   127bc:			; <UNDEFINED> instruction: 0xf8c47167
   127c0:			; <UNDEFINED> instruction: 0xf889a000
   127c4:			; <UNDEFINED> instruction: 0xf7f05004
   127c8:	ldrtmi	lr, [r0], -r0, lsl #18
   127cc:	ldc	0, cr11, [sp], #28
   127d0:	pop	{r1, r8, r9, fp, pc}
   127d4:			; <UNDEFINED> instruction: 0xf8c68ff0
   127d8:	strcs	sl, [r1], -r0
   127dc:			; <UNDEFINED> instruction: 0xf8dfe7d3
   127e0:	strmi	fp, [r6], -ip, lsl #1
   127e4:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   127e8:	bmi	8a3bdc <strspn@plt+0x8a1064>
   127ec:			; <UNDEFINED> instruction: 0x465944fa
   127f0:			; <UNDEFINED> instruction: 0x4650447a
   127f4:			; <UNDEFINED> instruction: 0xf7ef9205
   127f8:	bls	18e280 <strspn@plt+0x18b708>
   127fc:	mcr	6, 0, r4, cr8, cr1, {0}
   12800:			; <UNDEFINED> instruction: 0x46032a10
   12804:	movwls	r4, #22096	; 0x5650
   12808:	cdp	7, 9, cr15, cr6, cr15, {7}
   1280c:			; <UNDEFINED> instruction: 0xf44f9b05
   12810:	strbmi	r6, [r9], -r3, lsr #5
   12814:	movwls	r9, #1025	; 0x401
   12818:	msreq	CPSR_xc, #72	; 0x48
   1281c:	strtmi	r9, [r0], -r2
   12820:	stm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12824:			; <UNDEFINED> instruction: 0x46504659
   12828:	cdp	7, 8, cr15, cr6, cr15, {7}
   1282c:	bne	44e094 <strspn@plt+0x44b51c>
   12830:	ldrbmi	r4, [r0], -r1, lsl #13
   12834:	cdp	7, 8, cr15, cr0, cr15, {7}
   12838:	strmi	r4, [r2], -r1, lsr #12
   1283c:			; <UNDEFINED> instruction: 0xf7ef4648
   12840:			; <UNDEFINED> instruction: 0xe7a0eef2
   12844:	andeq	fp, r2, sl, asr #11
   12848:	andeq	r0, r0, r8, asr #4
   1284c:	ldrdeq	r0, [r1], -sl
   12850:	andeq	r0, r1, r4, lsl #22
   12854:	andeq	ip, r2, r4, lsr #18
   12858:	andeq	r0, r0, r0, lsr r2
   1285c:	andeq	ip, r2, r8, asr fp
   12860:	andeq	ip, r2, r2, ror #17
   12864:	andeq	r0, r1, r0, ror fp
   12868:	muleq	r1, r6, sl
   1286c:	muleq	r0, r4, ip
   12870:	andeq	lr, r0, ip, lsr fp
   12874:	andeq	ip, r0, r0, ror r7
   12878:	svcmi	0x00f0e92d
   1287c:	stc	0, cr2, [sp, #-0]
   12880:			; <UNDEFINED> instruction: 0xf04f8b02
   12884:			; <UNDEFINED> instruction: 0xf8df34ff
   12888:			; <UNDEFINED> instruction: 0xf8dfab74
   1288c:	ldrbtmi	r3, [sl], #2932	; 0xb74
   12890:	blne	1c50c14 <strspn@plt+0x1c4e09c>
   12894:			; <UNDEFINED> instruction: 0xf8dfb08f
   12898:			; <UNDEFINED> instruction: 0xf85a2b70
   1289c:	ldrmi	r3, [sp], -r3
   128a0:	eorvs	r9, r8, r9, lsl #6
   128a4:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   128a8:	blcc	1850c2c <strspn@plt+0x184e0b4>
   128ac:	andvs	r9, r8, r3, lsl #2
   128b0:	andlt	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   128b4:	andmi	pc, r0, fp, asr #17
   128b8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   128bc:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
   128c0:			; <UNDEFINED> instruction: 0xf0002b00
   128c4:			; <UNDEFINED> instruction: 0xf8df82eb
   128c8:	andcs	r1, r0, r8, asr #22
   128cc:	blmi	1150c50 <strspn@plt+0x114e0d8>
   128d0:	andls	r4, r2, r6, lsl #12
   128d4:	blpl	1050c58 <strspn@plt+0x104e0e0>
   128d8:	andls	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   128dc:			; <UNDEFINED> instruction: 0xf8df447d
   128e0:			; <UNDEFINED> instruction: 0xf8df2b3c
   128e4:			; <UNDEFINED> instruction: 0xf5051b3c
   128e8:			; <UNDEFINED> instruction: 0xf8c975ca
   128ec:	strls	r3, [sl, #-0]
   128f0:			; <UNDEFINED> instruction: 0xf85a4479
   128f4:			; <UNDEFINED> instruction: 0xf5014004
   128f8:	smlabtls	fp, sl, r1, r7
   128fc:	blne	950c80 <strspn@plt+0x94e108>
   12900:			; <UNDEFINED> instruction: 0xf85a9408
   12904:	ldrbtmi	r8, [r9], #-2
   12908:	tstls	r7, r2, lsr #16
   1290c:	andcs	pc, r0, r8, asr #17
   12910:			; <UNDEFINED> instruction: 0xf8df8018
   12914:	ldrbtmi	r3, [fp], #-2836	; 0xfffff4ec
   12918:	ldrtmi	r9, [r4], r5, lsl #6
   1291c:			; <UNDEFINED> instruction: 0xf8dbbbc6
   12920:	blcs	1e928 <strspn@plt+0x1bdb0>
   12924:			; <UNDEFINED> instruction: 0x81a5f2c0
   12928:			; <UNDEFINED> instruction: 0xf8df9a02
   1292c:	subseq	r3, r0, r0, lsl #22
   12930:	ldmdane	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   12934:	ldrhtcs	pc, [ip], r1	; <UNPREDICTABLE>
   12938:			; <UNDEFINED> instruction: 0xf8dbb13a
   1293c:	vhadd.s8	d17, d0, d0
   12940:	strmi	r3, [sl], #-1057	; 0xfffffbdf
   12944:	vhsub.s8	d20, d16, d18
   12948:			; <UNDEFINED> instruction: 0xf8df81d9
   1294c:	ldrbtmi	r3, [fp], #-2788	; 0xfffff51c
   12950:			; <UNDEFINED> instruction: 0xf9334403
   12954:	teqlt	fp, ip, asr #25
   12958:	ldrdcs	pc, [r0], -fp
   1295c:	msrcc	R9_usr, r0
   12960:	addmi	r4, fp, #318767104	; 0x13000000
   12964:	andhi	pc, sl, #64, 4
   12968:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   1296c:			; <UNDEFINED> instruction: 0xf0002b00
   12970:	blcs	b2d04 <strspn@plt+0xb018c>
   12974:	rschi	pc, pc, r0, asr #6
   12978:	ldrdcc	pc, [r0], -fp
   1297c:			; <UNDEFINED> instruction: 0xf0002b00
   12980:			; <UNDEFINED> instruction: 0xf04f815a
   12984:			; <UNDEFINED> instruction: 0x46b433ff
   12988:	andcc	pc, r0, fp, asr #17
   1298c:	sbcle	r2, r6, r0, lsl #28
   12990:	b	13f91b4 <strspn@plt+0x13f663c>
   12994:	movwls	r0, #17228	; 0x434c
   12998:			; <UNDEFINED> instruction: 0xf9b318d3
   1299c:	svccs	0x000070a8
   129a0:			; <UNDEFINED> instruction: 0x81a2f000
   129a4:	ldrdcs	pc, [r0], -r8
   129a8:	streq	pc, [r1, #-455]	; 0xfffffe39
   129ac:			; <UNDEFINED> instruction: 0xf8df2114
   129b0:	blx	613ca <strspn@plt+0x5e852>
   129b4:			; <UNDEFINED> instruction: 0xf85a2505
   129b8:	strtmi	r4, [r6], r3
   129bc:	stmia	lr!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
   129c0:	stmdavs	fp!, {r0, r1, r2, r3}
   129c4:	andcc	pc, r0, lr, asr #17
   129c8:	stfeqd	f7, [r6], {172}	; 0xac
   129cc:	svceq	0x006ef1bc
   129d0:	ldm	pc, {r0, r1, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   129d4:	cmneq	r5, #28	; <UNPREDICTABLE>
   129d8:	rsbseq	r0, sl, sp, lsl #6
   129dc:	rsbseq	r0, sl, sl, ror r0
   129e0:	movweq	r0, #4218	; 0x107a
   129e4:	adcseq	r0, r4, #244, 4	; 0x4000000f
   129e8:	strbeq	r0, [ip, #679]!	; 0x2a7
   129ec:	andeq	r0, ip, #122	; 0x7a
   129f0:	rsbeq	r0, pc, r1, ror #5
   129f4:	sbcseq	r0, r0, #-805306355	; 0xd000000d
   129f8:	ldrshteq	r0, [sl], #-61	; 0xffffffc3
   129fc:	bicseq	r0, r9, #12, 4	; 0xc0000000
   12a00:	subseq	r0, r0, #-536870910	; 0xe0000002
   12a04:	eorseq	r0, r5, #68, 4	; 0x40000004
   12a08:	strbeq	r0, [r2, #619]	; 0x26b
   12a0c:	rsbseq	r0, sl, r7, asr r2
   12a10:	strbeq	r0, [r5, #-1577]!	; 0xfffff9d7
   12a14:	ldrbteq	r0, [ip], #1287	; 0x507
   12a18:	strbteq	r0, [r6], #1265	; 0x4f1
   12a1c:	orreq	r0, r2, #1879048192	; 0x70000000
   12a20:	subseq	r0, r0, #-536870910	; 0xe0000002
   12a24:	andeq	r0, r7, #1879048192	; 0x70000000
   12a28:	andeq	r0, r7, #1879048192	; 0x70000000
   12a2c:	andeq	r0, r7, #1879048192	; 0x70000000
   12a30:	strteq	r0, [ip], #-519	; 0xfffffdf9
   12a34:	rsbseq	r0, r7, #960495616	; 0x39400000
   12a38:	streq	r0, [r8], #-1486	; 0xfffffa32
   12a3c:	rsbseq	r0, r7, #1048576000	; 0x3e800000
   12a40:			; <UNDEFINED> instruction: 0x0608061d
   12a44:	ldrbteq	r0, [r2], #-1164	; 0xfffffb74
   12a48:	strbteq	r0, [r2], #-1130	; 0xfffffb96
   12a4c:	rsbseq	r0, sl, sl, ror r0
   12a50:	addseq	r0, r6, #-536870903	; 0xe0000009
   12a54:	strteq	r0, [r4], #-655	; 0xfffffd71
   12a58:	ldrteq	r0, [r1], #1210	; 0x4ba
   12a5c:	strteq	r0, [r0], #1193	; 0x4a9
   12a60:	rsceq	r0, r5, #-805306354	; 0xd000000e
   12a64:	ldrbeq	r0, [ip, #1025]	; 0x401
   12a68:	sbceq	r0, r8, #268435468	; 0x1000000c
   12a6c:	eorseq	r0, r5, #-335544319	; 0xec000001
   12a70:	ldrteq	r0, [r7], r4, asr #4
   12a74:	rsbseq	r0, sl, sl, ror r0
   12a78:	ldrhteq	r0, [sl], #-54	; 0xffffffca
   12a7c:	rsbseq	r0, sl, ip, lsl #4
   12a80:	orrseq	r0, r3, #122	; 0x7a
   12a84:	andeq	r0, ip, #122	; 0x7a
   12a88:	rsbseq	r0, sl, sl, ror r0
   12a8c:	rsbseq	r0, sl, r2, asr #9
   12a90:	ldrteq	r0, [r1], #-122	; 0xffffff86
   12a94:	ldrbeq	r0, [r4], #-122	; 0xffffff86
   12a98:	subseq	r0, r0, #-536870910	; 0xe0000002
   12a9c:	eorseq	r0, r5, #68, 4	; 0x40000004
   12aa0:	ldreq	r0, [r8], #-619	; 0xfffffd95
   12aa4:	rsbseq	r0, sl, r7, asr r2
   12aa8:	eoreq	r0, lr, #12, 4	; 0xc0000000
   12aac:	subeq	r0, r4, #80, 4
   12ab0:	subseq	r0, r7, #1342177283	; 0x50000003
   12ab4:	ldrdcc	pc, [r0], -r8
   12ab8:	ldmdavs	r8, {r9, sp}
   12abc:			; <UNDEFINED> instruction: 0xf7ff2100
   12ac0:	eorvs	pc, r0, r5, ror r8	; <UNPREDICTABLE>
   12ac4:			; <UNDEFINED> instruction: 0xf0002800
   12ac8:			; <UNDEFINED> instruction: 0xf8d881c4
   12acc:			; <UNDEFINED> instruction: 0xf8d93000
   12ad0:	bl	1d6ad8 <strspn@plt+0x1d3f60>
   12ad4:	ldmib	sp, {r0, r1, r2, r7, r8, sl}^
   12ad8:	bl	fe85aaf0 <strspn@plt+0xfe857f78>
   12adc:	bl	fe8d4800 <strspn@plt+0xfe8d1c88>
   12ae0:	strmi	r0, [r2], #-901	; 0xfffffc7b
   12ae4:	andvc	pc, r0, r9, asr #17
   12ae8:			; <UNDEFINED> instruction: 0x1000f9b7
   12aec:			; <UNDEFINED> instruction: 0x21a4f9b2
   12af0:	andcc	pc, r0, r8, asr #17
   12af4:			; <UNDEFINED> instruction: 0x0602ea51
   12af8:	sbchi	pc, r4, r0, asr #32
   12afc:	ldreq	pc, [r4, #-259]	; 0xfffffefd
   12b00:	mvfeqs	f7, f7
   12b04:	strtmi	ip, [ip], pc, lsl #24
   12b08:	and	pc, r0, r9, asr #17
   12b0c:	cdpeq	0, 1, cr15, cr2, cr15, {2}
   12b10:	and	pc, r2, r7, lsr #17
   12b14:	ldrdvc	pc, [r0], -fp
   12b18:	andeq	lr, pc, ip, lsr #17
   12b1c:	stmdavs	r3!, {r8, r9, sl, fp, sp}
   12b20:	andpl	pc, r0, r8, asr #17
   12b24:	andcc	pc, r0, ip, asr #17
   12b28:	cmphi	r5, r0, asr #5	; <UNPREDICTABLE>
   12b2c:			; <UNDEFINED> instruction: 0xf0002f00
   12b30:	tstcs	r2, #-1073741797	; 0xc000001b
   12b34:	ldrbt	r9, [r0], r2, lsl #6
   12b38:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12b3c:			; <UNDEFINED> instruction: 0xf7ff4478
   12b40:	blls	1112dc <strspn@plt+0x10e764>
   12b44:	ldmdavs	fp, {r0, r3, r8, fp, ip, pc}
   12b48:	blcs	acb78 <strspn@plt+0xaa000>
   12b4c:	andeq	pc, r1, #-2147483648	; 0x80000000
   12b50:			; <UNDEFINED> instruction: 0xf73f600a
   12b54:	blls	1be7a0 <strspn@plt+0x1bbc28>
   12b58:	stmdbls	r3, {r0, r1, r9, sp}
   12b5c:	stceq	0, cr15, [r0], {79}	; 0x4f
   12b60:	ldmvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12b64:	cdpcc	2, 2, cr15, cr1, cr0, {2}
   12b68:			; <UNDEFINED> instruction: 0xf8d86818
   12b6c:	ldrbtmi	r4, [pc], #-0	; 12b74 <strspn@plt+0xfffc>
   12b70:	ldrdcc	pc, [r0], -r9
   12b74:	and	r6, r5, sl
   12b78:			; <UNDEFINED> instruction: 0xf1a442a8
   12b7c:			; <UNDEFINED> instruction: 0xf04f0414
   12b80:	subsle	r0, sl, #256	; 0x100
   12b84:			; <UNDEFINED> instruction: 0x461d461a
   12b88:	stmdbne	r2, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
   12b8c:	cmpeq	r1, r7, lsl #22
   12b90:	ldrhtne	pc, [ip], r1	; <UNPREDICTABLE>
   12b94:	strvc	pc, [r0], r1, lsl #10
   12b98:	rscle	r2, sp, r0, lsl #18
   12b9c:	stmiale	fp!, {r1, r2, r4, r5, r6, r8, sl, lr}^
   12ba0:	ldmibne	r9!, {r1, r2, r4, r5, r6}
   12ba4:	eorsne	pc, r0, #2899968	; 0x2c4000
   12ba8:	svcvc	0x0080f5b1
   12bac:			; <UNDEFINED> instruction: 0xf1bcd1e4
   12bb0:	andle	r0, r3, r0, lsl #30
   12bb4:	andcs	pc, r0, r9, asr #17
   12bb8:	andmi	pc, r0, r8, asr #17
   12bbc:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12bc0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12bc4:	addsmi	r6, r3, #1769472	; 0x1b0000
   12bc8:			; <UNDEFINED> instruction: 0xf7ffd802
   12bcc:	bllt	1a51018 <strspn@plt+0x1a4e4a0>
   12bd0:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12bd4:	ldrdeq	pc, [r0], -r9
   12bd8:			; <UNDEFINED> instruction: 0xf8df447b
   12bdc:	ldrmi	r1, [lr], #-2156	; 0xfffff794
   12be0:	ldrdcs	pc, [r0], -r8
   12be4:			; <UNDEFINED> instruction: 0xf8c91c84
   12be8:			; <UNDEFINED> instruction: 0xf9b64000
   12bec:	andscc	r5, r4, #116, 16	; 0x740000
   12bf0:	subhi	r4, r5, ip, lsr #12
   12bf4:	movteq	lr, #19203	; 0x4b03
   12bf8:			; <UNDEFINED> instruction: 0xf8c89502
   12bfc:	ldrmi	r2, [r5], -r0
   12c00:	andmi	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   12c04:	mrcvs	9, 5, APSR_nzcv, cr8, cr3, {5}	; <UNPREDICTABLE>
   12c08:	strgt	ip, [pc, #-3087]	; 12001 <strspn@plt+0xf489>
   12c0c:	eorvs	r6, fp, r3, lsr #16
   12c10:			; <UNDEFINED> instruction: 0xf8dfe683
   12c14:			; <UNDEFINED> instruction: 0xf8df3800
   12c18:			; <UNDEFINED> instruction: 0xf8df17f8
   12c1c:			; <UNDEFINED> instruction: 0xf85a2800
   12c20:			; <UNDEFINED> instruction: 0xf85a3003
   12c24:			; <UNDEFINED> instruction: 0xf85a9001
   12c28:	movwls	r8, #32770	; 0x8002
   12c2c:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12c30:			; <UNDEFINED> instruction: 0xf7ff4478
   12c34:	blls	1d11e8 <strspn@plt+0x1ce670>
   12c38:	tstlt	r8, r8, lsl r8
   12c3c:	stcl	7, cr15, [lr], {239}	; 0xef
   12c40:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   12c44:			; <UNDEFINED> instruction: 0xf7efb108
   12c48:			; <UNDEFINED> instruction: 0xf8dfecca
   12c4c:	andcs	r2, r1, r4, lsl #16
   12c50:			; <UNDEFINED> instruction: 0xf8c92300
   12c54:	stmdbls	r6, {ip, sp}
   12c58:	andcc	pc, r0, r8, asr #17
   12c5c:	stmdbls	r8, {r0, r1, r3, sp, lr}
   12c60:			; <UNDEFINED> instruction: 0xf85a600b
   12c64:	andsvs	r2, r3, r2
   12c68:	ldc	0, cr11, [sp], #60	; 0x3c
   12c6c:	pop	{r1, r8, r9, fp, pc}
   12c70:			; <UNDEFINED> instruction: 0xf0088ff0
   12c74:	b	c51be0 <strspn@plt+0xc4f068>
   12c78:	svclt	0x00280020
   12c7c:			; <UNDEFINED> instruction: 0xf8cb4630
   12c80:	ldrb	r0, [r1], -r0
   12c84:	subseq	r9, r2, r5, lsl #16
   12c88:			; <UNDEFINED> instruction: 0xf9b04410
   12c8c:	stmdacs	r0, {r4, r7, r9}
   12c90:	addhi	pc, r2, r0, asr #32
   12c94:	sbfxne	pc, pc, #17, #29
   12c98:	strmi	r4, [sl], #-1145	; 0xfffffb87
   12c9c:	rsccs	pc, r4, #2916352	; 0x2c8000
   12ca0:			; <UNDEFINED> instruction: 0xf8df9202
   12ca4:			; <UNDEFINED> instruction: 0xf85a279c
   12ca8:	ldmdavs	r2, {r1, sp}
   12cac:			; <UNDEFINED> instruction: 0xf0804297
   12cb0:	strtmi	r8, [r6], r8, lsl #1
   12cb4:	ldreq	pc, [r4, #-259]	; 0xfffffefd
   12cb8:			; <UNDEFINED> instruction: 0xf8c91cbe
   12cbc:	ldm	lr!, {sp, lr}
   12cc0:	strtmi	r0, [ip], pc
   12cc4:	rsbshi	r9, lr, r2, lsl #28
   12cc8:	andpl	pc, r0, r8, asr #17
   12ccc:			; <UNDEFINED> instruction: 0x5788f8df
   12cd0:	andeq	lr, pc, ip, lsr #17
   12cd4:			; <UNDEFINED> instruction: 0xf8de447d
   12cd8:	bl	15ece0 <strspn@plt+0x15c168>
   12cdc:			; <UNDEFINED> instruction: 0xf9b50546
   12ce0:			; <UNDEFINED> instruction: 0xf8cc6eb8
   12ce4:	ldr	r3, [r8], -r0
   12ce8:			; <UNDEFINED> instruction: 0x3748f8df
   12cec:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12cf0:	strvc	lr, [r0, -r4, asr #19]
   12cf4:	strvc	lr, [r2, -r4, asr #19]
   12cf8:	strbt	r6, [r5], -r7, lsr #2
   12cfc:	ldmdbne	sl, {r2, r4, r6}
   12d00:	eorscc	pc, r0, #2916352	; 0x2c8000
   12d04:			; <UNDEFINED> instruction: 0xf47f4299
   12d08:			; <UNDEFINED> instruction: 0xf8dfae20
   12d0c:			; <UNDEFINED> instruction: 0xf8d93734
   12d10:			; <UNDEFINED> instruction: 0xf85a7000
   12d14:	ldmdavs	fp, {r0, r1, ip, sp}
   12d18:	movwle	r4, #21151	; 0x529f
   12d1c:			; <UNDEFINED> instruction: 0xf868f7ff
   12d20:	orrle	r2, r3, r0, lsl #16
   12d24:	ldrdvc	pc, [r0], -r9
   12d28:			; <UNDEFINED> instruction: 0x3730f8df
   12d2c:			; <UNDEFINED> instruction: 0xf8df1cbd
   12d30:			; <UNDEFINED> instruction: 0xf04f6718
   12d34:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
   12d38:	ldrdeq	pc, [r0], -r8
   12d3c:			; <UNDEFINED> instruction: 0xf8c9191a
   12d40:	andscc	r5, r4, r0
   12d44:	ldmdacs	r4!, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   12d48:	bl	e4564 <strspn@plt+0xe19ec>
   12d4c:	rsbshi	r0, sl, r2, asr #6
   12d50:			; <UNDEFINED> instruction: 0xf8c89202
   12d54:			; <UNDEFINED> instruction: 0xf85a0000
   12d58:			; <UNDEFINED> instruction: 0xf9b34006
   12d5c:	blls	ee844 <strspn@plt+0xebccc>
   12d60:	andne	pc, r0, fp, asr #17
   12d64:	stcgt	8, cr6, [pc], {31}
   12d68:	strgt	r2, [pc, #-3840]	; 11e70 <strspn@plt+0xf2f8>
   12d6c:	eorvs	r6, fp, r3, lsr #16
   12d70:	ldclge	7, cr15, [r3, #508]	; 0x1fc
   12d74:	svccc	0x00019b03
   12d78:	strb	r6, [lr, #31]
   12d7c:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   12d80:	bl	63f6c <strspn@plt+0x613f4>
   12d84:			; <UNDEFINED> instruction: 0xf9b30343
   12d88:	addmi	r1, sl, #48, 4
   12d8c:			; <UNDEFINED> instruction: 0xf9b3bf08
   12d90:			; <UNDEFINED> instruction: 0xf47fc874
   12d94:	ldrb	sl, [fp, #3561]!	; 0xde9
   12d98:	vshl.s8	d20, d8, d0
   12d9c:	adcmi	r3, r8, #138412032	; 0x8400000
   12da0:	svcge	0x0078f63f
   12da4:	ssatpl	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   12da8:	bl	163fa4 <strspn@plt+0x16142c>
   12dac:			; <UNDEFINED> instruction: 0xf9b00040
   12db0:	addmi	r5, sp, #48, 4
   12db4:			; <UNDEFINED> instruction: 0xf9b0bf04
   12db8:	andls	r2, r2, #116, 16	; 0x740000
   12dbc:	svcge	0x006af47f
   12dc0:			; <UNDEFINED> instruction: 0xf7ffe76f
   12dc4:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
   12dc8:	svcge	0x0030f47f
   12dcc:	ldrdvc	pc, [r0], -r9
   12dd0:	ldrdcc	pc, [r0], -r8
   12dd4:			; <UNDEFINED> instruction: 0xf008e76d
   12dd8:	vmlane.f64	d15, d7, d23
   12ddc:			; <UNDEFINED> instruction: 0xf8cbdb16
   12de0:	strt	r7, [r3], r0
   12de4:	ldrdcc	pc, [r0], -r8
   12de8:	eorvs	r6, r2, sl, lsl r8
   12dec:			; <UNDEFINED> instruction: 0xf8d8e66f
   12df0:			; <UNDEFINED> instruction: 0xf8533000
   12df4:	ldmdavs	sl, {r3, r5, sl, fp, ip}
   12df8:	subsvs	r6, r0, r8, asr #16
   12dfc:	andvs	r6, sl, r9, asr #16
   12e00:	stccs	8, cr15, [r8], #-332	; 0xfffffeb4
   12e04:	eorvs	r6, r2, r9, lsl r8
   12e08:			; <UNDEFINED> instruction: 0xe6606051
   12e0c:	andvs	pc, r0, fp, asr #17
   12e10:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   12e14:			; <UNDEFINED> instruction: 0xf7efb108
   12e18:	blls	24dda8 <strspn@plt+0x24b230>
   12e1c:	tstlt	r8, r8, lsl r8
   12e20:	bl	ff750de4 <strspn@plt+0xff74e26c>
   12e24:			; <UNDEFINED> instruction: 0xf8df2300
   12e28:	ldrmi	r2, [r8], -r8, lsr #12
   12e2c:	andcc	pc, r0, r9, asr #17
   12e30:			; <UNDEFINED> instruction: 0xf8d8e711
   12e34:	mrscs	r3, (UNDEF: 0)
   12e38:	eorvs	r6, r2, sl, lsl r8
   12e3c:			; <UNDEFINED> instruction: 0xe64681d1
   12e40:	orrvc	pc, lr, pc, asr #8
   12e44:			; <UNDEFINED> instruction: 0xf7fe2000
   12e48:	eorvs	pc, r0, r5, lsl #31
   12e4c:			; <UNDEFINED> instruction: 0xf47f2800
   12e50:			; <UNDEFINED> instruction: 0xf8dfae3c
   12e54:	ldrbtmi	r0, [r8], #-1556	; 0xfffff9ec
   12e58:			; <UNDEFINED> instruction: 0xf858f7ff
   12e5c:			; <UNDEFINED> instruction: 0xf8d8e671
   12e60:	vst4.8	{d19-d22}, [pc], r0
   12e64:	ldmdavs	r8, {r0, r7, r8, ip, sp, lr}
   12e68:			; <UNDEFINED> instruction: 0xff74f7fe
   12e6c:	stmdacs	r0, {r5, sp, lr}
   12e70:	mcrge	4, 1, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   12e74:			; <UNDEFINED> instruction: 0xf8d8e7ed
   12e78:	mrscs	r3, (UNDEF: 1)
   12e7c:	eorvs	r6, r2, sl, lsl r8
   12e80:			; <UNDEFINED> instruction: 0xe62481d1
   12e84:	ldrdcc	pc, [r0], -r8
   12e88:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
   12e8c:			; <UNDEFINED> instruction: 0xf7fe6818
   12e90:	eorvs	pc, r0, r1, ror #30
   12e94:			; <UNDEFINED> instruction: 0xf47f2800
   12e98:	bfi	sl, r8, (invalid: 28:26)
   12e9c:			; <UNDEFINED> instruction: 0xffa8f7fe
   12ea0:			; <UNDEFINED> instruction: 0xf47f2800
   12ea4:	blls	1be984 <strspn@plt+0x1bbe0c>
   12ea8:	str	r6, [ip, #-2075]	; 0xfffff7e5
   12eac:	ldrdcc	pc, [r0], -r8
   12eb0:	tstne	r5, r0, asr #4	; <UNPREDICTABLE>
   12eb4:			; <UNDEFINED> instruction: 0xf7fe6818
   12eb8:	eorvs	pc, r0, sp, asr #30
   12ebc:			; <UNDEFINED> instruction: 0xf47f2800
   12ec0:	strb	sl, [r6, r4, lsl #28]
   12ec4:	andcs	r2, r1, r8, lsl #2
   12ec8:	bl	ad0e8c <strspn@plt+0xace314>
   12ecc:	eorvs	r4, r0, r5, lsl #12
   12ed0:	adcsle	r2, lr, r0, lsl #16
   12ed4:	orrsvc	pc, r5, pc, asr #8
   12ed8:			; <UNDEFINED> instruction: 0xf7fe2000
   12edc:	stmdavs	r3!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   12ee0:	ldmdavs	sp, {r3, r5, sp, lr}
   12ee4:			; <UNDEFINED> instruction: 0xf47f2d00
   12ee8:			; <UNDEFINED> instruction: 0x4618adf0
   12eec:	bl	1dd0eb0 <strspn@plt+0x1dce338>
   12ef0:	str	r6, [lr, r5, lsr #32]!
   12ef4:			; <UNDEFINED> instruction: 0xf8d87822
   12ef8:	vhadd.u32	d19, d15, d0
   12efc:	eorvc	r0, r2, r2, lsl #4
   12f00:	stmdavc	r2!, {r0, r2, r5, r6, r7, r8, sl, sp, lr, pc}
   12f04:			; <UNDEFINED> instruction: 0xf8d82101
   12f08:	vhadd.u32	d19, d1, d0
   12f0c:	eorvc	r0, r2, r2, lsl #4
   12f10:	stmdavs	r2!, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   12f14:	ldrdcc	pc, [r0], -r8
   12f18:	subspl	lr, r2, #454656	; 0x6f000
   12f1c:	subpl	lr, r2, #454656	; 0x6f000
   12f20:	ldrb	r6, [r4, #34]	; 0x22
   12f24:	ldrdcc	pc, [r0], -r8
   12f28:	addvc	pc, r5, pc, asr #8
   12f2c:			; <UNDEFINED> instruction: 0xf853681a
   12f30:			; <UNDEFINED> instruction: 0xf7ff1c14
   12f34:	stmdacs	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
   12f38:	cfstrdge	mvd15, [r7, #508]	; 0x1fc
   12f3c:			; <UNDEFINED> instruction: 0xf8d8e601
   12f40:	vst4.8	{d19-d22}, [pc], r0
   12f44:	ldmdavs	sl, {r1, r2, r7, ip, sp, lr}
   12f48:	ldcne	8, cr15, [r4], {83}	; 0x53
   12f4c:			; <UNDEFINED> instruction: 0xf8bcf7ff
   12f50:			; <UNDEFINED> instruction: 0xf47f2800
   12f54:	ldrb	sl, [r4, #3514]!	; 0xdba
   12f58:			; <UNDEFINED> instruction: 0xf8d878a2
   12f5c:	vhadd.u32	d19, d15, d0
   12f60:	adcvc	r0, r2, r4, lsl #5
   12f64:	stmdavs	r3!, {r0, r1, r4, r5, r7, r8, sl, sp, lr, pc}
   12f68:	vhsub.u32	d18, d2, d1
   12f6c:	ldrdvs	r3, [r3], -r1	; <UNPREDICTABLE>
   12f70:	ldrdcc	pc, [r0], -r8
   12f74:			; <UNDEFINED> instruction: 0xf8d8e5ab
   12f78:	eorcs	r3, fp, #0
   12f7c:			; <UNDEFINED> instruction: 0xf8536819
   12f80:			; <UNDEFINED> instruction: 0xf7fe0c28
   12f84:	eorvs	pc, r0, r3, lsl lr	; <UNPREDICTABLE>
   12f88:			; <UNDEFINED> instruction: 0xf47f2800
   12f8c:			; <UNDEFINED> instruction: 0xe760ad9e
   12f90:	ldrdcc	pc, [r0], -r8
   12f94:	ldrb	r2, [r1, r1, lsl #4]!
   12f98:	ldrdcc	pc, [r0], -r8
   12f9c:	str	r2, [ip, #513]	; 0x201
   12fa0:	tstcs	r1, r2, ror #16
   12fa4:	ldrdcc	pc, [r0], -r8
   12fa8:	andne	pc, r6, #-2080374783	; 0x84000001
   12fac:	str	r7, [lr, #98]	; 0x62
   12fb0:			; <UNDEFINED> instruction: 0xf8d87862
   12fb4:	vhadd.u32	d19, d15, d0
   12fb8:	rsbvc	r0, r2, r3, asr #4
   12fbc:			; <UNDEFINED> instruction: 0xf8d8e587
   12fc0:	vhadd.s8	d19, d0, d0
   12fc4:	ldmdavs	sl, {r0, r1, r3, ip}
   12fc8:	ldcne	8, cr15, [r4], {83}	; 0x53
   12fcc:			; <UNDEFINED> instruction: 0xf87cf7ff
   12fd0:			; <UNDEFINED> instruction: 0xf47f2800
   12fd4:	ldr	sl, [r4, #3450]!	; 0xd7a
   12fd8:	ldrdcc	pc, [r0], -r8
   12fdc:	vrhadd.s8	d18, d0, d0
   12fe0:	ldmdavs	sl, {r0, r3, ip}
   12fe4:			; <UNDEFINED> instruction: 0xf870f7ff
   12fe8:			; <UNDEFINED> instruction: 0xf47f2800
   12fec:	str	sl, [r8, #3438]!	; 0xd6e
   12ff0:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12ff4:	eormi	pc, r1, #64, 4
   12ff8:	ldrdpl	pc, [r0], -r8
   12ffc:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13000:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13004:	stmdals	sl, {r0, r3, r4, r5, r6, sl, lr}
   13008:	cdp	3, 0, cr9, cr8, cr13, {0}
   1300c:			; <UNDEFINED> instruction: 0xf8551a90
   13010:	stmdavs	sp!, {r2, r4, sl, fp, ip, sp}
   13014:	blls	377c4c <strspn@plt+0x3750d4>
   13018:	blvs	6f8454 <strspn@plt+0x6f58dc>
   1301c:	bcc	44e844 <strspn@plt+0x44bccc>
   13020:	b	ff8d0fe4 <strspn@plt+0xff8ce46c>
   13024:	andcs	r2, r1, r8, lsr #2
   13028:	b	1ed0fec <strspn@plt+0x1ece474>
   1302c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13030:			; <UNDEFINED> instruction: 0x83b6f000
   13034:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13038:	tstne	sp, r0, asr #4	; <UNPREDICTABLE>
   1303c:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13040:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   13044:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13048:	stmdavs	r2, {r0, r1, r4, fp, sp, lr}
   1304c:			; <UNDEFINED> instruction: 0xf8df428b
   13050:	svclt	0x0008342c
   13054:	rscscc	pc, pc, #-2147483648	; 0x80000000
   13058:			; <UNDEFINED> instruction: 0xf85a622a
   1305c:	ldmdavs	r8, {r0, r1, ip, sp}
   13060:	blx	12cf082 <strspn@plt+0x12cc50a>
   13064:	bls	379c9c <strspn@plt+0x377124>
   13068:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1306c:	ldr	pc, [r0], #-2271	; 0xfffff721
   13070:	ldrdgt	pc, [r4], -r3
   13074:	ldmdavs	r6, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
   13078:	bcc	44e8e0 <strspn@plt+0x44bd68>
   1307c:	stmdals	ip, {r3, r5, r6, r9, sp, lr}
   13080:			; <UNDEFINED> instruction: 0x0c02e9c5
   13084:			; <UNDEFINED> instruction: 0xf1056041
   13088:			; <UNDEFINED> instruction: 0xf8de0010
   1308c:	stmib	r5, {r2, ip}^
   13090:	strcs	r2, [r1], -r4, lsl #12
   13094:			; <UNDEFINED> instruction: 0x462a6050
   13098:			; <UNDEFINED> instruction: 0xf8422000
   1309c:	rsbvs	r0, r9, r8, lsl pc
   130a0:	vrhadd.s8	q11, q8, q13
   130a4:	eorvs	r4, r8, pc, lsr #4
   130a8:	ldmibmi	r6!, {r0, r2, r3, sp, lr}^
   130ac:	stmdals	fp, {r9, sl, ip, pc}
   130b0:			; <UNDEFINED> instruction: 0xf8ce4479
   130b4:			; <UNDEFINED> instruction: 0xf7ef5004
   130b8:			; <UNDEFINED> instruction: 0xf8d8ec88
   130bc:	str	r3, [r6, #-0]
   130c0:	movwcs	r9, #2563	; 0xa03
   130c4:			; <UNDEFINED> instruction: 0xf8d86013
   130c8:	str	r3, [r0, #-0]
   130cc:	vsub.i32	d22, d15, d19
   130d0:	ldrdvs	r3, [r3], -r1	; <UNPREDICTABLE>
   130d4:	ldrdcc	pc, [r0], -r8
   130d8:			; <UNDEFINED> instruction: 0xf8d8e4f9
   130dc:	vhadd.s8	d19, d0, d0
   130e0:	ldmdavs	sl, {r0, r8, ip}
   130e4:			; <UNDEFINED> instruction: 0x000cf9b2
   130e8:			; <UNDEFINED> instruction: 0xf0404288
   130ec:	ldmvs	r2, {r1, r3, r6, r8, r9, pc}
   130f0:	ldcne	8, cr15, [r4], {83}	; 0x53
   130f4:	ldmdavs	sl, {r0, r4, r7, sp, lr}
   130f8:	strbt	r6, [r8], #34	; 0x22
   130fc:	vpadd.i8	q10, q8, <illegal reg q6.5>
   13100:	bmi	ff75a17c <strspn@plt+0xff757604>
   13104:			; <UNDEFINED> instruction: 0xf85a49dd
   13108:			; <UNDEFINED> instruction: 0xf8d83003
   1310c:			; <UNDEFINED> instruction: 0xf85a0000
   13110:	ldmdavs	sp, {r1, sp}
   13114:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   13118:	strbmi	r6, [r5, #-2066]!	; 0xfffff7ee
   1311c:	stmdavs	fp, {r0, r2, fp, sp, lr}
   13120:			; <UNDEFINED> instruction: 0xf102bf08
   13124:			; <UNDEFINED> instruction: 0xf85032ff
   13128:	ldmmi	r7, {r3, r5, sl, fp, ip}^
   1312c:	vhsub.s8	d25, d0, d0
   13130:	ldrbtmi	r1, [r8], #-543	; 0xfffffde1
   13134:			; <UNDEFINED> instruction: 0xf7fb9501
   13138:	stmdacs	r0, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   1313c:	cfstrdge	mvd15, [r5], {63}	; 0x3f
   13140:	blmi	ff34c53c <strspn@plt+0xff3499c4>
   13144:	lfmne	f7, 1, [sp], {64}	; 0x40
   13148:	stmibmi	ip, {r0, r1, r3, r6, r7, r9, fp, lr}^
   1314c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13150:	ldrdeq	pc, [r0], -r8
   13154:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   13158:			; <UNDEFINED> instruction: 0xf85a681d
   1315c:	ldmdavs	r2, {r0, ip}
   13160:	stmdavs	r5, {r0, r2, r5, r6, r8, sl, lr}
   13164:	svclt	0x0008680b
   13168:	rscscc	pc, pc, #-2147483648	; 0x80000000
   1316c:	stcne	8, cr15, [r8], #-320	; 0xfffffec0
   13170:	andls	r4, r0, #12976128	; 0xc60000
   13174:	addvc	pc, pc, #1325400064	; 0x4f000000
   13178:	strls	r4, [r1, #-1144]	; 0xfffffb88
   1317c:	ldc2	7, cr15, [lr, #-1004]	; 0xfffffc14
   13180:			; <UNDEFINED> instruction: 0xf43f2800
   13184:	ldrb	sl, [sl], #3234	; 0xca2
   13188:	andcs	r2, r1, r4, lsr #2
   1318c:	stmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13190:			; <UNDEFINED> instruction: 0xf43f2800
   13194:			; <UNDEFINED> instruction: 0xf8d8ae5e
   13198:	strmi	r3, [r2], -r0
   1319c:			; <UNDEFINED> instruction: 0xf8422100
   131a0:	andvs	r1, r2, #28, 30	; 0x70
   131a4:	streq	pc, [ip], -r0, lsl #2
   131a8:			; <UNDEFINED> instruction: 0xf100681a
   131ac:			; <UNDEFINED> instruction: 0xf8530c14
   131b0:	eorvs	r1, r0, r8, lsr #24
   131b4:	ldrd	pc, [r4], -r2
   131b8:	stmib	r0, {r0, r2, r3, r6, fp, sp, lr}^
   131bc:	subvs	r1, lr, r3, lsl #10
   131c0:	vmlscs.f16	s28, s11, s0	; <UNPREDICTABLE>
   131c4:	andgt	pc, r4, r2, asr #17
   131c8:	stmib	r0, {r9, sp}^
   131cc:	ldrbt	r2, [lr], #-0
   131d0:	ldrdcc	pc, [r0], -r8
   131d4:	ldrb	r2, [r1], sp, lsr #4
   131d8:			; <UNDEFINED> instruction: 0xf8d87862
   131dc:	vhadd.u32	d19, d15, d0
   131e0:	rsbvc	r1, r2, r6, lsl #4
   131e4:	tstcs	r8, r3, ror r4
   131e8:			; <UNDEFINED> instruction: 0xf7ef2001
   131ec:	mlavs	r0, sl, r9, lr
   131f0:			; <UNDEFINED> instruction: 0xf43f2800
   131f4:			; <UNDEFINED> instruction: 0xf8d8ae2e
   131f8:			; <UNDEFINED> instruction: 0xf8533000
   131fc:	ldmdavs	sl, {r3, r5, sl, fp, ip}
   13200:	andne	lr, r0, #192, 18	; 0x300000
   13204:			; <UNDEFINED> instruction: 0xf8d8e463
   13208:	vst4.8	{d19-d22}, [pc], r0
   1320c:	ldmdavs	r8, {r0, r1, r7, r8, ip, sp, lr}
   13210:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   13214:	stmdacs	r0, {r5, sp, lr}
   13218:	cfldrdge	mvd15, [r7], {127}	; 0x7f
   1321c:	stmdavc	r2!, {r0, r3, r4, r9, sl, sp, lr, pc}
   13220:			; <UNDEFINED> instruction: 0xf8d82101
   13224:	vhadd.u32	d19, d1, d0
   13228:	eorvc	r0, r2, r5, asr #5
   1322c:	movwcs	lr, #1103	; 0x44f
   13230:			; <UNDEFINED> instruction: 0xf8d86023
   13234:	strb	r3, [sl], #-0
   13238:	vqdmulh.s<illegal width 8>	d20, d16, d14
   1323c:	bmi	fe39a2b8 <strspn@plt+0xfe397740>
   13240:			; <UNDEFINED> instruction: 0xf85a498e
   13244:			; <UNDEFINED> instruction: 0xf8d83003
   13248:			; <UNDEFINED> instruction: 0xf85a0000
   1324c:	ldmdavs	sp, {r1, sp}
   13250:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   13254:	strbmi	r6, [r5, #-2066]!	; 0xfffff7ee
   13258:	stmdavs	fp, {r0, r2, fp, sp, lr}
   1325c:			; <UNDEFINED> instruction: 0xf102bf08
   13260:			; <UNDEFINED> instruction: 0xf85032ff
   13264:	stmmi	sl, {r3, r5, sl, fp, ip}
   13268:	vst1.8	{d25-d28}, [pc], r0
   1326c:	ldrbtmi	r7, [r8], #-656	; 0xfffffd70
   13270:			; <UNDEFINED> instruction: 0xf7fb9501
   13274:	stmdacs	r0, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
   13278:	cfstrsge	mvf15, [r7], #-252	; 0xffffff04
   1327c:			; <UNDEFINED> instruction: 0xf8d8e45f
   13280:			; <UNDEFINED> instruction: 0xf8533000
   13284:	ldmdavs	r9, {r3, r5, sl, fp, sp}
   13288:	subvs	r6, sl, r2, asr r8
   1328c:			; <UNDEFINED> instruction: 0xf8536011
   13290:	ldmdavs	r9, {r3, r5, sl, fp, sp}
   13294:	subsvs	r6, r1, r2, lsr #32
   13298:	stmdbvs	r0!, {r0, r3, r4, sl, sp, lr, pc}
   1329c:	ldmib	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132a0:	ldrdcc	pc, [r0], -r8
   132a4:			; <UNDEFINED> instruction: 0x6122681a
   132a8:	stmiavs	r0!, {r0, r4, sl, sp, lr, pc}^
   132ac:	ldmib	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132b0:	ldrdcc	pc, [r0], -r8
   132b4:	rscvs	r6, r2, sl, lsl r8
   132b8:			; <UNDEFINED> instruction: 0xf8d8e409
   132bc:	ldmdavs	r8, {ip, sp}
   132c0:			; <UNDEFINED> instruction: 0xffd8f006
   132c4:	ldrdcc	pc, [r0], -r8
   132c8:	ldmdavs	r8, {r5, r7, sp, lr}
   132cc:	stmib	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132d0:	movwcc	r6, #6307	; 0x18a3
   132d4:	blge	ffe904d8 <strspn@plt+0xffe8d960>
   132d8:	b	fff5129c <strspn@plt+0xfff4e724>
   132dc:	blcs	8ad2f0 <strspn@plt+0x8aa778>
   132e0:	rsbshi	pc, fp, #0
   132e4:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   132e8:	mrc2	7, 0, pc, cr0, cr14, {7}
   132ec:			; <UNDEFINED> instruction: 0xf8d8e429
   132f0:	ldmdavs	r8, {ip, sp}
   132f4:	blx	fe4d12f4 <strspn@plt+0xfe4ce77c>
   132f8:	ldrdcc	pc, [r0], -r8
   132fc:	ldmdavs	r8, {r5, r6, sp, lr}
   13300:	stmdb	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13304:	movwcc	r6, #6243	; 0x1863
   13308:	blge	ff81050c <strspn@plt+0xff80d994>
   1330c:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
   13310:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
   13314:	stmdavc	r2!, {r0, r2, r4, sl, sp, lr, pc}^
   13318:			; <UNDEFINED> instruction: 0xf8d82101
   1331c:	vhadd.u32	d19, d1, d0
   13320:	rsbvc	r0, r2, r3, asr #4
   13324:	bllt	ff511328 <strspn@plt+0xff50e7b0>
   13328:	vsub.i32	d24, d15, d19
   1332c:	eorhi	r1, r3, r8, lsl #7
   13330:	ldrdcc	pc, [r0], -r8
   13334:	bllt	ff311338 <strspn@plt+0xff30e7c0>
   13338:	andcs	r8, r1, #2293760	; 0x230000
   1333c:	orrne	pc, r8, #-2013265919	; 0x88000001
   13340:			; <UNDEFINED> instruction: 0xf8d88023
   13344:			; <UNDEFINED> instruction: 0xf7ff3000
   13348:	stmdavc	r2!, {r1, r6, r7, r8, r9, fp, ip, sp, pc}
   1334c:	ldrdcc	pc, [r0], -r8
   13350:	sbceq	pc, r5, #-1140850687	; 0xbc000001
   13354:			; <UNDEFINED> instruction: 0xf7ff7022
   13358:	blmi	11c2248 <strspn@plt+0x11bf6d0>
   1335c:	lfmne	f7, 1, [sp], {64}	; 0x40
   13360:	stmdbmi	r6, {r0, r2, r6, r9, fp, lr}^
   13364:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13368:	ldrdeq	pc, [r0], -r8
   1336c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   13370:			; <UNDEFINED> instruction: 0xf85a681d
   13374:	ldmdavs	r2, {r0, ip}
   13378:	stmdavs	r5, {r0, r2, r5, r6, r8, sl, lr}
   1337c:	svclt	0x0008680b
   13380:	rscscc	pc, pc, #-2147483648	; 0x80000000
   13384:	stcne	8, cr15, [r8], #-320	; 0xfffffec0
   13388:	andls	r4, r0, #68, 16	; 0x440000
   1338c:	eorne	pc, r1, #64, 4
   13390:	strls	r4, [r1, #-1144]	; 0xfffffb88
   13394:	ldc2	7, cr15, [r2], {251}	; 0xfb
   13398:			; <UNDEFINED> instruction: 0xf43f2800
   1339c:			; <UNDEFINED> instruction: 0xf7ffab96
   133a0:			; <UNDEFINED> instruction: 0xf8d8bbce
   133a4:	andcs	r3, r3, r0
   133a8:			; <UNDEFINED> instruction: 0xf7fe6819
   133ac:	eorvs	pc, r0, pc, ror #24
   133b0:			; <UNDEFINED> instruction: 0xf47f2800
   133b4:	strb	sl, [ip, #-2954]	; 0xfffff476
   133b8:	ldrdcc	pc, [r0], -r8
   133bc:	ldmdavs	r9, {r1, sp}
   133c0:	stc2l	7, cr15, [r4], #-1016	; 0xfffffc08
   133c4:	stmdacs	r0, {r5, sp, lr}
   133c8:	blge	20105cc <strspn@plt+0x200da54>
   133cc:			; <UNDEFINED> instruction: 0xf8d8e541
   133d0:	andcs	r3, r1, r0
   133d4:			; <UNDEFINED> instruction: 0xf7fe6819
   133d8:	eorvs	pc, r0, r9, asr ip	; <UNPREDICTABLE>
   133dc:			; <UNDEFINED> instruction: 0xf47f2800
   133e0:	ldr	sl, [r6, #-2932]!	; 0xfffff48c
   133e4:	ldrdcc	pc, [r0], -r8
   133e8:	ldmdavs	r9, {sp}
   133ec:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
   133f0:	stmdacs	r0, {r5, sp, lr}
   133f4:	blge	1a905f8 <strspn@plt+0x1a8da80>
   133f8:	svclt	0x0000e52b
   133fc:	andeq	fp, r2, sl, ror r4
   13400:	andeq	r0, r0, r4, lsl #5
   13404:	andeq	r0, r0, r4, ror #5
   13408:	andeq	r0, r0, r4, asr #4
   1340c:	andeq	r0, r0, ip, asr r2
   13410:	andeq	r0, r0, ip, asr #5
   13414:	andeq	r0, r0, ip, asr #4
   13418:	andeq	r1, r1, r0, asr #22
   1341c:	andeq	r0, r0, ip, lsr #5
   13420:	andeq	r1, r1, ip, lsr #22
   13424:	andeq	r1, r1, r6, lsl fp
   13428:	andeq	r1, r1, r6, lsl #22
   1342c:	strdeq	r0, [r1], -r4
   13430:	andeq	r1, r1, lr, asr #21
   13434:	andeq	r0, r0, ip, ror #5
   13438:	andeq	r0, r1, r4, asr #14
   1343c:			; <UNDEFINED> instruction: 0x000107b6
   13440:	andeq	r0, r0, r4, asr r2
   13444:	andeq	r0, r1, ip, asr #14
   13448:	andeq	r0, r0, r8, ror r2
   1344c:	andeq	r0, r1, r0, ror #13
   13450:	andeq	r0, r0, ip, lsr #4
   13454:	andeq	r1, r1, r4, lsl #15
   13458:	andeq	r0, r1, r0, asr r6
   1345c:	andeq	r0, r1, lr, ror #11
   13460:	andeq	r0, r1, r4, lsr #11
   13464:	andeq	r0, r1, ip, ror r5
   13468:	andeq	ip, r0, sl, lsl #2
   1346c:	andeq	r0, r0, r8, asr #4
   13470:	andeq	r0, r1, ip, asr #4
   13474:			; <UNDEFINED> instruction: 0x000002b8
   13478:	andeq	r0, r0, r8, asr #5
   1347c:	andeq	r0, r0, r0, lsr r2
   13480:	andeq	ip, r2, r0, lsl r0
   13484:	andeq	r0, r1, r0, lsr #3
   13488:	andeq	fp, r2, r2, asr pc
   1348c:	andeq	fp, r2, ip, lsl #30
   13490:	andeq	fp, r2, r6, lsl lr
   13494:	andeq	r0, r1, r2, lsl r0
   13498:			; <UNDEFINED> instruction: 0x0000ffba
   1349c:	strdeq	fp, [r2], -r4
   134a0:	andcs	r2, r1, ip, lsr #2
   134a4:	ldmda	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   134a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   134ac:	cfldrdge	mvd15, [r1], {63}	; 0x3f
   134b0:	ldrdcc	pc, [r0], -r8
   134b4:	ldccs	8, cr15, [ip], #-332	; 0xfffffeb4
   134b8:	ldmdavs	r3, {r1, r4, r5, r8, r9, ip, sp, pc}
   134bc:	cmnlt	fp, sp, lsl #6
   134c0:	andls	r2, ip, #8
   134c4:	stmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   134c8:	movwcs	lr, #51677	; 0xc9dd
   134cc:	stmdacs	r0, {r3, r5, r7, sp, lr}
   134d0:	orrhi	pc, r9, r0
   134d4:	stmib	r0, {r0, r3, r4, r6, fp, sp, lr}^
   134d8:	subsvs	r3, r8, r0, lsl #2
   134dc:	movwls	r6, #55379	; 0xd853
   134e0:	andcs	fp, r8, fp, ror #2
   134e4:			; <UNDEFINED> instruction: 0xf7ef920c
   134e8:	ldmib	sp, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}^
   134ec:	rscvs	r2, r8, ip, lsl #6
   134f0:			; <UNDEFINED> instruction: 0xf0002800
   134f4:	ldmdavs	r9, {r0, r7, r8, pc}^
   134f8:	smlabtcc	r0, r0, r9, lr
   134fc:			; <UNDEFINED> instruction: 0x46106058
   13500:	stmda	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13504:	ldrdcc	pc, [r0], -r8
   13508:			; <UNDEFINED> instruction: 0x1c07e953
   1350c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   13510:			; <UNDEFINED> instruction: 0xf853681a
   13514:	ldmvs	r0, {r2, r4, sl, fp, sp, lr}^
   13518:			; <UNDEFINED> instruction: 0xf8536269
   1351c:			; <UNDEFINED> instruction: 0xf5b01c28
   13520:			; <UNDEFINED> instruction: 0xf8c57f8e
   13524:			; <UNDEFINED> instruction: 0xf853c028
   13528:	mvnvs	ip, r4, lsr #24
   1352c:	stcne	8, cr15, [r0], #-332	; 0xfffffeb4
   13530:	eorgt	pc, r0, r5, asr #17
   13534:	stmib	r5, {r1, r3, r5, r8, sp, lr}^
   13538:	stmib	r5, {r0, r2, r8, sp, lr}^
   1353c:	tstle	r9, r0, lsl #10
   13540:	vst1.32	{d8-d9}, [r2 :128], sl
   13544:			; <UNDEFINED> instruction: 0xf5b171e0
   13548:	svclt	0x00027fe0
   1354c:	vrhadd.u32	d18, d1, d2
   13550:	adchi	r1, sl, #136, 4	; 0x80000008
   13554:			; <UNDEFINED> instruction: 0xf7ff6025
   13558:			; <UNDEFINED> instruction: 0xf8d8baba
   1355c:	vst4.8	{d19-d22}, [pc], r0
   13560:	ldmdavs	r8, {r1, r7, r8, ip, sp, lr}
   13564:	blx	ffdd1566 <strspn@plt+0xffdce9ee>
   13568:	stmdacs	r0, {r5, sp, lr}
   1356c:	bge	feb90770 <strspn@plt+0xfeb8dbf8>
   13570:	tstcs	r8, pc, ror #8
   13574:			; <UNDEFINED> instruction: 0xf7ee2001
   13578:	ldrdvs	lr, [r0], -r4	; <UNPREDICTABLE>
   1357c:			; <UNDEFINED> instruction: 0xf43f2800
   13580:			; <UNDEFINED> instruction: 0xf8d8ac68
   13584:	ldmdavs	sl, {ip, sp}
   13588:			; <UNDEFINED> instruction: 0xf7ff6002
   1358c:	stmiavc	r2!, {r5, r7, r9, fp, ip, sp, pc}
   13590:			; <UNDEFINED> instruction: 0xf8d82101
   13594:	vhadd.u32	d19, d1, d0
   13598:	adcvc	r0, r2, r4, lsl #5
   1359c:	blt	fe6115a0 <strspn@plt+0xfe60ea28>
   135a0:	ldrdcc	pc, [r0], -r8
   135a4:	ldccs	8, cr15, [r4], {83}	; 0x53
   135a8:			; <UNDEFINED> instruction: 0xf7ff6022
   135ac:			; <UNDEFINED> instruction: 0xf8d8ba90
   135b0:	vhadd.s8	d19, d0, d0
   135b4:	ldmdavs	sl, {r0, r2, r3, ip}
   135b8:	ldcne	8, cr15, [r4], {83}	; 0x53
   135bc:	stc2	7, cr15, [r4, #1016]	; 0x3f8
   135c0:			; <UNDEFINED> instruction: 0xf47f2800
   135c4:			; <UNDEFINED> instruction: 0xf7ffaa82
   135c8:			; <UNDEFINED> instruction: 0x2108babc
   135cc:			; <UNDEFINED> instruction: 0xf7ee2001
   135d0:	eorvs	lr, r0, r8, lsr #31
   135d4:			; <UNDEFINED> instruction: 0xf43f2800
   135d8:			; <UNDEFINED> instruction: 0xf8d8ac3c
   135dc:	ldmdavs	sl, {ip, sp}
   135e0:			; <UNDEFINED> instruction: 0xf7ff6042
   135e4:			; <UNDEFINED> instruction: 0xf8d8ba74
   135e8:	ldmdavs	r8, {ip, sp}
   135ec:			; <UNDEFINED> instruction: 0xf916f7fe
   135f0:	ldrdcc	pc, [r0], -r8
   135f4:	ldmdavs	r8, {r5, sp, lr}
   135f8:	svc	0x00f0f7ee
   135fc:	movwcc	r6, #6179	; 0x1823
   13600:	bge	1910804 <strspn@plt+0x190dc8c>
   13604:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
   13608:	stc2	7, cr15, [r0], {254}	; 0xfe
   1360c:	blt	fe691610 <strspn@plt+0xfe68ea98>
   13610:	mvnscc	pc, #79	; 0x4f
   13614:	stmib	r4, {r9, sp}^
   13618:	stmib	r4, {r8, r9, ip, sp}^
   1361c:			; <UNDEFINED> instruction: 0x61223202
   13620:	ldrdcc	pc, [r0], -r8
   13624:	blt	1511628 <strspn@plt+0x150eab0>
   13628:	ldrdcc	pc, [r0], -r8
   1362c:	stccs	8, cr15, [r8], #-332	; 0xfffffeb4
   13630:	ldmib	r2, {r3, r4, fp, sp, lr}^
   13634:	subvs	r5, r1, r0, lsl #2
   13638:	svclt	0x00082d00
   1363c:	ldmdavs	r2, {r0, r4, r9, sl, lr}^
   13640:	ldmdavs	sl, {r4, sp, lr}
   13644:	stcpl	8, cr15, [r8], #-332	; 0xfffffeb4
   13648:	rsbvs	r6, sl, r0, asr sl
   1364c:			; <UNDEFINED> instruction: 0xf0002800
   13650:	ldmibvs	r0, {r1, r2, r3, r4, r7, pc}^
   13654:	svclt	0x00043001
   13658:	bicsvs	r6, r0, r8, asr #19
   1365c:	andcc	r6, r1, r0, lsl sl
   13660:	bvs	243278 <strspn@plt+0x240700>
   13664:	ldmibvs	r0, {r4, r9, sp, lr}
   13668:	svclt	0x00043001
   1366c:	orrsvs	r6, r0, r8, lsl #19
   13670:			; <UNDEFINED> instruction: 0xf0007d10
   13674:	cfmadd32cs	mvax0, mvfx0, mvfx7, mvfx7
   13678:	stfvcd	f5, [lr, #-28]	; 0xffffffe4
   1367c:	streq	pc, [r2], -r6, asr #6
   13680:	vqsub.u32	<illegal reg q13.5>, q3, q11
   13684:	ldrvc	r0, [r0, #-2]
   13688:			; <UNDEFINED> instruction: 0xf000b2c0
   1368c:	ldmdacs	r8!, {r3, r4, r5}
   13690:	stfvcd	f5, [r8, #-28]	; 0xffffffe4
   13694:	vmul.f32	d23, d0, d6
   13698:	sublt	r0, r0, #194	; 0xc2
   1369c:	strbeq	pc, [r5], r0, ror #6	; <UNPREDICTABLE>
   136a0:	bhi	fe430b00 <strspn@plt+0xfe42df88>
   136a4:	strbtvc	pc, [r0], r0, lsl #8	; <UNPREDICTABLE>
   136a8:	svcvc	0x00e0f5b6
   136ac:	bhi	fe3c7adc <strspn@plt+0xfe3c4f64>
   136b0:	cfstrdvc	mvd15, [r0], #24
   136b4:	svceq	0x0080f1bc
   136b8:	vmaxnm.f32	d27, d6, d14
   136bc:	vmax.u32	d17, d22, d2
   136c0:	addshi	r1, r0, #136	; 0x88
   136c4:			; <UNDEFINED> instruction: 0xf0007d50
   136c8:	cfmadd32cs	mvax0, mvfx0, mvfx14, mvfx14
   136cc:	stfvcp	f5, [lr, #-28]	; 0xffffffe4
   136d0:	strbeq	pc, [r2], -r6, asr #6	; <UNPREDICTABLE>
   136d4:	vqsub.u32	<illegal reg q13.5>, q3, q11
   136d8:	ldrbvc	r0, [r0, #-67]	; 0xffffffbd
   136dc:			; <UNDEFINED> instruction: 0xf000b2c0
   136e0:	ldmdacs	r0!, {r4, r5, r6}^
   136e4:	stfvcp	f5, [r8, #-28]	; 0xffffffe4
   136e8:	vmul.f32	<illegal reg q11.5>, q0, q3
   136ec:	sublt	r1, r0, #2
   136f0:	strne	pc, [r6], -r0, ror #6
   136f4:	ldmdbvs	r6, {r1, r2, r4, r6, r8, sl, ip, sp, lr}^
   136f8:	rsbcc	pc, r0, r6, lsl #8
   136fc:	svccc	0x0060f5b0
   13700:	stmdbvs	r8, {r0, r8, r9, sl, fp, ip, sp, pc}^
   13704:	sbccc	pc, r2, r0, asr #6
   13708:	ldrbcc	pc, [r1], r0, ror #6	; <UNPREDICTABLE>
   1370c:	ldfvcs	f6, [r0, #344]	; 0x158
   13710:	ldreq	pc, [ip], -r0
   13714:	tstle	r6, ip, lsl lr
   13718:	vpadd.f32	d23, d22, d14
   1371c:	rsbslt	r0, r6, #136314880	; 0x8200000
   13720:	addeq	pc, r4, r6, ror #6
   13724:	ldmvs	r0, {r4, r7, r8, sl, ip, sp, lr}
   13728:			; <UNDEFINED> instruction: 0xf47f2800
   1372c:	ldmvs	r0, {r0, r1, r4, r8, r9, sl, fp, sp, pc}^
   13730:			; <UNDEFINED> instruction: 0xf47f2800
   13734:	ldmib	r1, {r0, r1, r2, r3, r8, r9, sl, fp, sp, pc}^
   13738:	stmdacs	r0, {r1, r8}
   1373c:	stmib	r2, {r0, r2, r5, r6, ip, lr, pc}^
   13740:	str	r0, [r7, -r2, lsl #2]
   13744:	andcs	r2, r1, ip, lsl #2
   13748:	cdp	7, 14, cr15, cr10, cr14, {7}
   1374c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13750:	blge	2010854 <strspn@plt+0x200dcdc>
   13754:	ldrdcc	pc, [r0], -r8
   13758:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
   1375c:	movwcs	lr, #2515	; 0x9d3
   13760:	movwcs	lr, #2496	; 0x9c0
   13764:	blx	ffdd1764 <strspn@plt+0xffdcebec>
   13768:	stmdacs	r0, {r5, sp, lr}
   1376c:	stmibge	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   13770:			; <UNDEFINED> instruction: 0xf7ee4628
   13774:	stmdami	r7!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   13778:			; <UNDEFINED> instruction: 0xf7fe4478
   1377c:			; <UNDEFINED> instruction: 0xf7fffbc7
   13780:	stmdami	r5!, {r5, r6, r7, r8, fp, ip, sp, pc}
   13784:			; <UNDEFINED> instruction: 0xf7fe4478
   13788:			; <UNDEFINED> instruction: 0xf7fffbc1
   1378c:	bvs	fe441efc <strspn@plt+0xfe43f384>
   13790:			; <UNDEFINED> instruction: 0xf47f2800
   13794:	ldmib	r1, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   13798:	stmib	r2, {r0, r3, r9, sl}^
   1379c:	ldrb	r0, [r8, -r9, lsl #12]
   137a0:	bvc	44f008 <strspn@plt+0x44c490>
   137a4:	eormi	pc, r4, #64, 4
   137a8:	mrc	12, 0, r4, cr8, cr12, {0}
   137ac:	stmdals	sl, {r4, r7, r9, fp, ip}
   137b0:	strls	r4, [r0], #-1148	; 0xfffffb84
   137b4:	msreq	CPSR_x, #71	; 0x47
   137b8:	ldm	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   137bc:	cdp	8, 1, cr9, cr8, cr10, {0}
   137c0:	vpmin.s8	d19, d0, d0
   137c4:	cdp	2, 1, cr4, cr8, cr6, {1}
   137c8:	strls	r1, [r0, #-2704]	; 0xfffff570
   137cc:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   137d0:			; <UNDEFINED> instruction: 0xf7fe4620
   137d4:			; <UNDEFINED> instruction: 0xf7fffb9b
   137d8:	ldmdami	r1, {r2, r4, r5, r7, r8, fp, ip, sp, pc}
   137dc:			; <UNDEFINED> instruction: 0xf7fe4478
   137e0:			; <UNDEFINED> instruction: 0xf7fffb95
   137e4:	strtmi	fp, [r8], -lr, lsr #19
   137e8:	cdp	7, 15, cr15, cr8, cr14, {7}
   137ec:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   137f0:	blx	fe3517f2 <strspn@plt+0xfe34ec7a>
   137f4:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   137f8:			; <UNDEFINED> instruction: 0xf7ee4628
   137fc:	stmdami	sl, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   13800:			; <UNDEFINED> instruction: 0xf7fe4478
   13804:			; <UNDEFINED> instruction: 0xf7fffb83
   13808:	stmdbcs	r0, {r2, r3, r4, r7, r8, fp, ip, sp, pc}
   1380c:	ssat	sp, #2, r7, lsl #3
   13810:	andeq	pc, r0, sl, lsr #25
   13814:	andeq	fp, r0, r8, ror #15
   13818:	andeq	pc, r0, ip, lsl #22
   1381c:			; <UNDEFINED> instruction: 0x0000b7b0
   13820:	andeq	pc, r0, r4, lsl #22
   13824:	andeq	fp, r0, r2, ror r7
   13828:	andeq	fp, r0, r0, ror #14
   1382c:	addlt	fp, r4, r0, ror r5
   13830:	addcs	r4, r8, #7424	; 0x1d00
   13834:	ldrbtmi	r4, [ip], #-2845	; 0xfffff4e3
   13838:	ldcmi	14, cr4, [lr, #-116]	; 0xffffff8c
   1383c:	ldrbtmi	r5, [lr], #-2275	; 0xfffff71d
   13840:			; <UNDEFINED> instruction: 0x4631447d
   13844:			; <UNDEFINED> instruction: 0x46286a5b
   13848:			; <UNDEFINED> instruction: 0xf7ee9303
   1384c:	bmi	6cf38c <strspn@plt+0x6cc814>
   13850:	stmiapl	r2!, {r0, r1, r8, r9, fp, ip, pc}
   13854:	orrscs	pc, r4, #13762560	; 0xd20000
   13858:	bmi	641f28 <strspn@plt+0x63f3b0>
   1385c:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}^
   13860:	smlabbcs	r1, r0, r1, fp
   13864:			; <UNDEFINED> instruction: 0xf0049303
   13868:	ldmdbmi	r5, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   1386c:	addscs	r9, r1, #3072	; 0xc00
   13870:			; <UNDEFINED> instruction: 0x46044479
   13874:	ldmdami	r3, {ip, pc}
   13878:			; <UNDEFINED> instruction: 0xf7ee4478
   1387c:	qadd8mi	lr, r0, sl
   13880:	ldcllt	0, cr11, [r0, #-16]!
   13884:			; <UNDEFINED> instruction: 0xe7ec6810
   13888:	stmiapl	r4!, {r2, r3, r9, fp, lr}
   1388c:			; <UNDEFINED> instruction: 0xf0046ce0
   13890:	vstmiavs	r4!, {s31-s65}
   13894:	blls	e513c <strspn@plt+0xe25c4>
   13898:	addcs	r4, ip, #51380224	; 0x3100000
   1389c:			; <UNDEFINED> instruction: 0xf7ee9400
   138a0:	strtmi	lr, [r0], -r8, lsl #31
   138a4:	ldcllt	0, cr11, [r0, #-16]!
   138a8:	ldrdeq	sl, [r2], -r2
   138ac:	andeq	r0, r0, r8, asr #4
   138b0:	andeq	r0, r1, r6, lsl pc
   138b4:	andeq	r1, r1, r8, ror r0
   138b8:	andeq	r0, r0, r8, ror #5
   138bc:	muleq	r0, r4, r2
   138c0:	andeq	r0, r1, r4, ror #29
   138c4:	andeq	r1, r1, r0, asr #32
   138c8:	vpadd.i8	d20, d0, d16
   138cc:	ldrblt	r1, [r0, #653]!	; 0x28d
   138d0:	mcrmi	4, 1, r4, cr15, cr11, {3}
   138d4:	stcmi	6, cr4, [pc], #-52	; 138a8 <strspn@plt+0x10d30>
   138d8:	stmdbmi	pc!, {r0, r2, r7, ip, sp, pc}	; <UNPREDICTABLE>
   138dc:	ldmibpl	lr, {r0, r1, r2, r9, sl, lr}
   138e0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   138e4:	andseq	pc, r0, r4, lsl #2
   138e8:	movwls	r6, #14963	; 0x3a73
   138ec:	cdp	7, 7, cr15, cr12, cr14, {7}
   138f0:			; <UNDEFINED> instruction: 0x200cf9b5
   138f4:			; <UNDEFINED> instruction: 0xf5b29b03
   138f8:	eorle	r7, r5, r1, lsl #31
   138fc:	svcvc	0x008ef5b2
   13900:	vqadd.s8	d29, d0, d12
   13904:	addmi	r1, sl, #1073741824	; 0x40000000
   13908:			; <UNDEFINED> instruction: 0xf04fd00e
   1390c:	stmdami	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   13910:	sbcsvc	pc, r1, #1325400064	; 0x4f000000
   13914:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
   13918:	andscc	r9, r0, r0, lsl #8
   1391c:			; <UNDEFINED> instruction: 0xf7ef4479
   13920:			; <UNDEFINED> instruction: 0x4620e8dc
   13924:	ldcllt	0, cr11, [r0, #20]!
   13928:	movwls	r6, #14504	; 0x38a8
   1392c:	andne	lr, r1, #208, 18	; 0x340000
   13930:			; <UNDEFINED> instruction: 0xf0016800
   13934:	blls	1135c8 <strspn@plt+0x110a50>
   13938:	rscle	r2, r6, r0, lsl #16
   1393c:			; <UNDEFINED> instruction: 0x400ef9b5
   13940:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   13944:	strb	r0, [r2, r4, ror #18]!
   13948:	vadd.i8	d22, d16, d25
   1394c:			; <UNDEFINED> instruction: 0x4638121f
   13950:			; <UNDEFINED> instruction: 0xf7fa9303
   13954:	blls	113450 <strspn@plt+0x1108d8>
   13958:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1395c:			; <UNDEFINED> instruction: 0xf106d0d5
   13960:			; <UNDEFINED> instruction: 0x46380110
   13964:			; <UNDEFINED> instruction: 0xf0009303
   13968:	mcrrne	8, 1, pc, r3, cr13	; <UNPREDICTABLE>
   1396c:	blls	e5184 <strspn@plt+0xe260c>
   13970:			; <UNDEFINED> instruction: 0xf9b5d005
   13974:	tstlt	r2, lr
   13978:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   1397c:	ldrtmi	r0, [r0], -r4, ror #18
   13980:			; <UNDEFINED> instruction: 0xf7fa9303
   13984:	blls	113608 <strspn@plt+0x110a90>
   13988:	svclt	0x0000e7c1
   1398c:	andeq	sl, r2, r8, lsr r4
   13990:	andeq	r0, r0, r8, asr #4
   13994:	ldrdeq	r0, [r1], -r8
   13998:	andeq	r0, r1, r2, ror lr
   1399c:	andeq	r0, r1, r2, lsr #31
   139a0:	andeq	r0, r1, r8, lsr lr
   139a4:	vpadd.i8	d20, d0, d10
   139a8:	ldrblt	r1, [r0, #633]!	; 0x279
   139ac:	svcmi	0x0019447b
   139b0:	ldcmi	6, cr4, [r9, #-48]	; 0xffffffd0
   139b4:	ldmdbmi	r9, {r0, r1, r7, ip, sp, pc}
   139b8:	ldmibpl	pc, {r1, r2, r9, sl, lr}^	; <UNPREDICTABLE>
   139bc:			; <UNDEFINED> instruction: 0xf105447d
   139c0:	ldrbtmi	r0, [r9], #-32	; 0xffffffe0
   139c4:			; <UNDEFINED> instruction: 0x463b6a7f
   139c8:	cdp	7, 0, cr15, cr14, cr14, {7}
   139cc:	ldmdavs	fp, {r0, r1, r5, r6, fp, sp, lr}^
   139d0:	stmdblt	r5!, {r0, r2, r3, r4, fp, sp, lr}
   139d4:	stmdavs	fp!, {r3, r4, sp, lr, pc}^
   139d8:	ldmdavs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}
   139dc:	strtmi	fp, [r9], -r5, lsr #3
   139e0:			; <UNDEFINED> instruction: 0xf7ff4630
   139e4:	mcrrne	15, 7, pc, r3, cr1	; <UNPREDICTABLE>
   139e8:	rscsle	r4, r4, r4, lsl #12
   139ec:	ldrtmi	r4, [fp], -ip, lsl #16
   139f0:	vst2.8	{d20,d22}, [pc], ip
   139f4:	ldrbtmi	r7, [r8], #-704	; 0xfffffd40
   139f8:	eorcc	r9, r0, r0, lsl #8
   139fc:			; <UNDEFINED> instruction: 0xf7ef4479
   13a00:	strtmi	lr, [r0], -ip, ror #16
   13a04:	ldcllt	0, cr11, [r0, #12]!
   13a08:	ldrbtcc	pc, [pc], #79	; 13a10 <strspn@plt+0x10e98>	; <UNPREDICTABLE>
   13a0c:	svclt	0x0000e7ee
   13a10:	andeq	sl, r2, ip, asr r3
   13a14:	andeq	r0, r0, r8, asr #4
   13a18:	strdeq	r0, [r1], -ip
   13a1c:	muleq	r1, r2, sp
   13a20:	andeq	r0, r1, r2, asr #29
   13a24:	andeq	r0, r1, r8, asr sp
   13a28:	push	{r1, r2, r3, r5, r8, r9, fp, lr}
   13a2c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   13a30:	strmi	r4, [lr], -sp, lsr #26
   13a34:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
   13a38:	pushmi	{r1, r2, r7, ip, sp, pc}
   13a3c:	ldmdbpl	sp, {r0, r1, r2, r4, r9, sl, lr}^
   13a40:	ldrbtmi	r4, [r9], #-1276	; 0xfffffb04
   13a44:	vmax.s8	d20, d0, d4
   13a48:			; <UNDEFINED> instruction: 0xf10c12ad
   13a4c:			; <UNDEFINED> instruction: 0xf8d50034
   13a50:	strbmi	r8, [r3], -r4, lsr #32
   13a54:	stcl	7, cr15, [r8, #952]	; 0x3b8
   13a58:	ldrtmi	r2, [r8], -lr, lsr #2
   13a5c:	svc	0x0022f7ee
   13a60:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   13a64:	ldrtmi	r4, [r8], -r3, lsl #12
   13a68:	svclt	0x00082b00
   13a6c:			; <UNDEFINED> instruction: 0xf7ef4626
   13a70:	cmnlt	r0, #28, 16	; 0x1c0000
   13a74:			; <UNDEFINED> instruction: 0x46312210
   13a78:			; <UNDEFINED> instruction: 0xf7ee4638
   13a7c:	blx	fec4f454 <strspn@plt+0xfec4c8dc>
   13a80:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   13a84:	msreq	CPSR_f, #72	; 0x48
   13a88:	ldmdami	fp, {r2, r8, r9, fp, ip, sp, pc}
   13a8c:	cfldrsmi	mvf4, [fp, #-480]	; 0xfffffe20
   13a90:	adcsne	pc, r5, #64, 4
   13a94:	ldrbtmi	r4, [sp], #-2330	; 0xfffff6e6
   13a98:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13a9c:	ldrbtmi	r3, [r9], #-1332	; 0xfffffacc
   13aa0:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   13aa4:			; <UNDEFINED> instruction: 0xf8cd7002
   13aa8:	strtmi	ip, [r8], -r0
   13aac:	tstls	r5, r1, lsl #12
   13ab0:	svc	0x003af7ee
   13ab4:	stmdbls	r5, {r3, r5, r9, sl, lr}
   13ab8:	vst1.16	{d20-d22}, [pc], r3
   13abc:	strls	r7, [r0], #-732	; 0xfffffd24
   13ac0:	svc	0x0082f7ee
   13ac4:	andlt	r4, r6, r0, lsr #12
   13ac8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13acc:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   13ad0:			; <UNDEFINED> instruction: 0x4639e7dd
   13ad4:			; <UNDEFINED> instruction: 0xf7ee4630
   13ad8:	blx	fec4f308 <strspn@plt+0xfec4c790>
   13adc:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   13ae0:	svclt	0x0000e7d0
   13ae4:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   13ae8:	andeq	r0, r0, r8, asr #4
   13aec:	andeq	r0, r1, r8, ror lr
   13af0:	andeq	r0, r1, r2, lsl sp
   13af4:	andeq	r0, r1, r6, lsl sp
   13af8:	andeq	fp, r0, r8, asr pc
   13afc:	andeq	r0, r1, r2, lsr #28
   13b00:			; <UNDEFINED> instruction: 0x00010cb6
   13b04:	andeq	r0, r1, r0, ror #25
   13b08:	andeq	fp, r0, lr, lsl #30
   13b0c:	mvnsmi	lr, #737280	; 0xb4000
   13b10:	ldcmi	0, cr11, [lr], #-556	; 0xfffffdd4
   13b14:	ldrbtmi	r4, [ip], #-2878	; 0xfffff4c2
   13b18:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   13b1c:	stmiapl	r3!, {r1, r2, r3, r4, r5, r8, sl, fp, lr}^
   13b20:			; <UNDEFINED> instruction: 0x461444f9
   13b24:	movwls	r6, #38939	; 0x981b
   13b28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13b2c:	smlabteq	r5, sp, r9, lr
   13b30:	vhsub.s8	d25, d0, d7
   13b34:			; <UNDEFINED> instruction: 0xf85912c5
   13b38:	blmi	e27b54 <strspn@plt+0xe24fdc>
   13b3c:	bvs	1ba6024 <strspn@plt+0x1ba34ac>
   13b40:			; <UNDEFINED> instruction: 0xf103447b
   13b44:	ldrbtmi	r0, [r9], #-72	; 0xffffffb8
   13b48:	stmdavc	r5, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   13b4c:	streq	pc, [r8, #-70]!	; 0xffffffba
   13b50:			; <UNDEFINED> instruction: 0xf7ee4633
   13b54:	tstlt	r4, sl, asr #26
   13b58:	blcs	8f1c4c <strspn@plt+0x8ef0d4>
   13b5c:	blmi	c87c88 <strspn@plt+0xc85110>
   13b60:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b64:	ldclcc	8, cr15, [r0], #-844	; 0xfffffcb4
   13b68:	eorsle	r2, r4, r0, lsl #22
   13b6c:	ldrtmi	r4, [r8], -r1, asr #12
   13b70:	ldc	7, cr15, [ip, #952]!	; 0x3b8
   13b74:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   13b78:			; <UNDEFINED> instruction: 0x2c000964
   13b7c:			; <UNDEFINED> instruction: 0xf8dfd134
   13b80:	ldrbtmi	ip, [ip], #168	; 0xa8
   13b84:	strtmi	r4, [fp], -r9, lsr #16
   13b88:	vmla.i8	d20, d0, d25
   13b8c:	sfmmi	f1, 4, [r9, #-844]!	; 0xfffffcb4
   13b90:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   13b94:	stmib	sp, {r3, r6, ip, sp}^
   13b98:	ldrbtmi	r7, [sp], #-3074	; 0xfffff3fe
   13b9c:	andhi	pc, r4, sp, asr #17
   13ba0:	andls	r9, r6, r0, lsl #10
   13ba4:			; <UNDEFINED> instruction: 0xf7ee9105
   13ba8:	ldrtmi	lr, [r3], -r0, asr #29
   13bac:	rscvc	pc, fp, #1325400064	; 0x4f000000
   13bb0:	ldrdne	lr, [r5], -sp
   13bb4:			; <UNDEFINED> instruction: 0xf7ee9400
   13bb8:	bmi	80f7e0 <strspn@plt+0x80cc68>
   13bbc:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   13bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13bc4:	subsmi	r9, sl, r9, lsl #22
   13bc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13bcc:			; <UNDEFINED> instruction: 0x4620d11c
   13bd0:	pop	{r0, r1, r3, ip, sp, pc}
   13bd4:			; <UNDEFINED> instruction: 0x464183f0
   13bd8:			; <UNDEFINED> instruction: 0xf7ee4638
   13bdc:	blx	fec4eeec <strspn@plt+0xfec4c374>
   13be0:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   13be4:	sbcle	r2, sl, r0, lsl #24
   13be8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13bec:	ldrbtmi	r2, [ip], #1025	; 0x401
   13bf0:	stmdbge	r8, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   13bf4:			; <UNDEFINED> instruction: 0xf7ee1c78
   13bf8:	blls	24f948 <strspn@plt+0x24cdd0>
   13bfc:			; <UNDEFINED> instruction: 0xd1ae2b00
   13c00:	addmi	r6, r3, #10682368	; 0xa30000
   13c04:	strb	sp, [pc, fp, lsr #3]!
   13c08:	ldc	7, cr15, [ip, #-952]!	; 0xfffffc48
   13c0c:	strdeq	sl, [r2], -r2
   13c10:	andeq	r0, r0, r0, asr r2
   13c14:	andeq	sl, r2, r8, ror #3
   13c18:	andeq	r0, r0, r8, asr #4
   13c1c:	andeq	r0, r1, r8, ror sp
   13c20:	andeq	r0, r1, lr, lsl #24
   13c24:	andeq	r0, r0, r8, ror #5
   13c28:	andeq	fp, r0, r2, ror #28
   13c2c:	andeq	r0, r1, r8, lsr #26
   13c30:	andeq	r0, r1, r2, asr #23
   13c34:	andeq	r0, r1, lr, lsl #24
   13c38:	andeq	sl, r2, sl, asr #2
   13c3c:	andeq	fp, r0, lr, ror #27
   13c40:	blmi	fe6540 <strspn@plt+0xfe39c8>
   13c44:	push	{r1, r3, r4, r5, r6, sl, lr}
   13c48:	strdlt	r4, [r9], r0
   13c4c:			; <UNDEFINED> instruction: 0x460c58d3
   13c50:			; <UNDEFINED> instruction: 0x46074e3c
   13c54:	ldmdavs	fp, {r2, r3, r4, r5, r8, sl, fp, lr}
   13c58:			; <UNDEFINED> instruction: 0xf04f9307
   13c5c:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
   13c60:	ldmdbmi	fp!, {r1, r3, r4, r5, r8, r9, fp, lr}
   13c64:	rscne	pc, r3, #64, 4
   13c68:	ldrbtmi	r5, [fp], #-2421	; 0xfffff68b
   13c6c:	subseq	pc, r8, r3, lsl #2
   13c70:	bvs	1b64e5c <strspn@plt+0x1b622e4>
   13c74:	stmdbeq	r8!, {r0, r2, r6, ip, sp, lr, pc}
   13c78:			; <UNDEFINED> instruction: 0xf7ee462b
   13c7c:	ldmdavc	fp!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
   13c80:	suble	r2, r7, r3, lsr #22
   13c84:	ldrdhi	pc, [r0], -r4
   13c88:			; <UNDEFINED> instruction: 0x46414b32
   13c8c:	ldmpl	r3!, {r3, r4, r5, r9, sl, lr}^
   13c90:	stccc	8, cr15, [ip], {211}	; 0xd3
   13c94:	eorsle	r2, r2, r0, lsl #22
   13c98:	stc	7, cr15, [r8, #-952]!	; 0xfffffc48
   13c9c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   13ca0:			; <UNDEFINED> instruction: 0x2c000964
   13ca4:			; <UNDEFINED> instruction: 0xf8dfd032
   13ca8:	ldrbtmi	ip, [ip], #176	; 0xb0
   13cac:	strbmi	r4, [fp], -fp, lsr #16
   13cb0:	vmla.i8	d20, d0, d27
   13cb4:	mcrmi	2, 1, r1, cr11, cr1, {7}
   13cb8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   13cbc:	stmib	sp, {r3, r4, r6, ip, sp}^
   13cc0:	ldrbtmi	r7, [lr], #-3074	; 0xfffff3fe
   13cc4:	andhi	pc, r4, sp, asr #17
   13cc8:	andls	r9, r5, r0, lsl #12
   13ccc:			; <UNDEFINED> instruction: 0xf7ee9104
   13cd0:	strtmi	lr, [fp], -ip, lsr #28
   13cd4:	rscsvc	pc, sl, #1325400064	; 0x4f000000
   13cd8:	ldrdne	lr, [r4], -sp
   13cdc:			; <UNDEFINED> instruction: 0xf7ee9400
   13ce0:	bmi	88f6b8 <strspn@plt+0x88cb40>
   13ce4:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   13ce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13cec:	subsmi	r9, sl, r7, lsl #22
   13cf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13cf4:			; <UNDEFINED> instruction: 0x4620d11f
   13cf8:	pop	{r0, r3, ip, sp, pc}
   13cfc:			; <UNDEFINED> instruction: 0xf7ee83f0
   13d00:	blx	fec4edc8 <strspn@plt+0xfec4c250>
   13d04:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   13d08:	bicle	r2, ip, r0, lsl #24
   13d0c:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13d10:			; <UNDEFINED> instruction: 0xe7cb44fc
   13d14:			; <UNDEFINED> instruction: 0x1c78a906
   13d18:	cdp	7, 12, cr15, cr0, cr14, {7}
   13d1c:	blcs	3a93c <strspn@plt+0x37dc4>
   13d20:	stmiavs	r3!, {r4, r5, r7, r8, ip, lr, pc}
   13d24:	ldrdhi	pc, [r0], -r4
   13d28:			; <UNDEFINED> instruction: 0xd1ad4283
   13d2c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   13d30:	ldrbtmi	r2, [ip], #1025	; 0x401
   13d34:			; <UNDEFINED> instruction: 0xf7eee7ba
   13d38:	svclt	0x0000eca6
   13d3c:	andeq	sl, r2, r4, asr #1
   13d40:	andeq	r0, r0, r0, asr r2
   13d44:	andeq	sl, r2, sl, lsr #1
   13d48:	andeq	r0, r0, r8, asr #4
   13d4c:	andeq	r0, r1, lr, asr #24
   13d50:	andeq	r0, r1, r4, ror #21
   13d54:	andeq	r0, r0, r8, ror #5
   13d58:	andeq	fp, r0, r2, lsr sp
   13d5c:	andeq	r0, r1, r0, lsl #24
   13d60:	muleq	r1, sl, sl
   13d64:	andeq	r0, r1, sl, lsl #22
   13d68:	andeq	sl, r2, r2, lsr #32
   13d6c:	ldrdeq	fp, [r0], -r4
   13d70:	andeq	fp, r0, sl, lsr #25
   13d74:	svcmi	0x00f0e92d
   13d78:			; <UNDEFINED> instruction: 0xf8df4606
   13d7c:	addlt	r8, r7, r4, lsl #3
   13d80:	ldrmi	r4, [r4], -r0, ror #22
   13d84:			; <UNDEFINED> instruction: 0xf8df44f8
   13d88:	stmdami	r0!, {r7, r8, ip, pc}^
   13d8c:	andvc	pc, r0, #1325400064	; 0x4f000000
   13d90:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13d94:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
   13d98:	rsbcc	r4, r8, fp, lsl #13
   13d9c:	bvs	17e56c8 <strspn@plt+0x17e2b50>
   13da0:	andls	r4, r4, r5, lsr r6
   13da4:	beq	a4fec8 <strspn@plt+0xa4d350>
   13da8:			; <UNDEFINED> instruction: 0xf7ee463b
   13dac:			; <UNDEFINED> instruction: 0xf815ec1e
   13db0:	stmdals	r4, {r0, r8, r9, fp, ip, sp}
   13db4:	cmple	sl, r5, lsr #22
   13db8:	blcs	eb1f8c <strspn@plt+0xeaf414>
   13dbc:	stccs	0, cr13, [r0], {52}	; 0x34
   13dc0:			; <UNDEFINED> instruction: 0x4629d055
   13dc4:			; <UNDEFINED> instruction: 0xf0044620
   13dc8:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   13dcc:	blmi	14482bc <strspn@plt+0x1445744>
   13dd0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13dd4:	ldmcs	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   13dd8:			; <UNDEFINED> instruction: 0xf8d3b11a
   13ddc:	blcs	227c4 <strspn@plt+0x1fc4c>
   13de0:			; <UNDEFINED> instruction: 0xf8dfd156
   13de4:	strcs	ip, [r0], #-304	; 0xfffffed0
   13de8:	stmdami	fp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   13dec:	stmdbmi	fp, {r0, r1, r4, r6, r9, sl, lr}^
   13df0:	eorcs	pc, fp, #64, 4
   13df4:	ldrbtmi	r4, [r8], #-3658	; 0xfffff1b6
   13df8:	rsbcc	r4, r8, r9, ror r4
   13dfc:			; <UNDEFINED> instruction: 0x5c02e9cd
   13e00:			; <UNDEFINED> instruction: 0xf8cd447e
   13e04:	strls	fp, [r0], -r4
   13e08:	tstls	r4, r5
   13e0c:	stc	7, cr15, [ip, #952]	; 0x3b8
   13e10:	ldrdne	lr, [r4], -sp
   13e14:	vmin.s8	d20, d0, d27
   13e18:	strls	r2, [r0], #-557	; 0xfffffdd3
   13e1c:	ldcl	7, cr15, [r4, #952]	; 0x3b8
   13e20:	andlt	r4, r7, r0, lsr #12
   13e24:	svchi	0x00f0e8bd
   13e28:			; <UNDEFINED> instruction: 0xf8584b39
   13e2c:			; <UNDEFINED> instruction: 0xf8d33003
   13e30:	blcs	220a8 <strspn@plt+0x1f530>
   13e34:	ldcne	0, cr13, [r1], #780	; 0x30c
   13e38:	ldrbmi	r4, [r8], -r2, lsr #12
   13e3c:	blx	fedd1e28 <strspn@plt+0xfedcf2b0>
   13e40:	bicle	r2, lr, r1, lsl #16
   13e44:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   13e48:	ldrbtmi	r2, [ip], #1025	; 0x401
   13e4c:	ldcmi	7, cr14, [r6], #-820	; 0xfffffccc
   13e50:	movweq	pc, #20551	; 0x5047	; <UNPREDICTABLE>
   13e54:	vst1.16	{d20-d22}, [pc], r9
   13e58:	ldrbtmi	r7, [ip], #-513	; 0xfffffdff
   13e5c:	strls	r9, [r0], #-1281	; 0xfffffaff
   13e60:			; <UNDEFINED> instruction: 0xf7ee2400
   13e64:			; <UNDEFINED> instruction: 0xf8dfed62
   13e68:	ldrbtmi	ip, [ip], #196	; 0xc4
   13e6c:			; <UNDEFINED> instruction: 0x4658e7bd
   13e70:	ldc2	0, cr15, [r0, #8]
   13e74:	cmnlt	r8, #6291456	; 0x600000
   13e78:			; <UNDEFINED> instruction: 0xf0044629
   13e7c:			; <UNDEFINED> instruction: 0x4604fdfb
   13e80:			; <UNDEFINED> instruction: 0x4630b170
   13e84:	blx	ff4cfe96 <strspn@plt+0xff4cd31e>
   13e88:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   13e8c:			; <UNDEFINED> instruction: 0xe7ac44fc
   13e90:	strtmi	r4, [r9], -r2, lsr #12
   13e94:			; <UNDEFINED> instruction: 0xf7f94658
   13e98:	stmdacs	r1, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   13e9c:	ldrb	sp, [r1, r1, lsr #3]
   13ea0:			; <UNDEFINED> instruction: 0xf8584b1b
   13ea4:			; <UNDEFINED> instruction: 0xf8d33003
   13ea8:			; <UNDEFINED> instruction: 0xb18a289c
   13eac:	bcc	1e52200 <strspn@plt+0x1e4f688>
   13eb0:			; <UNDEFINED> instruction: 0x4632b173
   13eb4:	ldrbmi	r4, [r8], -r9, lsr #12
   13eb8:	blx	1e51ea4 <strspn@plt+0x1e4f32c>
   13ebc:	strmi	r2, [r4], -r1, lsl #16
   13ec0:	ldrtmi	sp, [r0], -r6, lsl #2
   13ec4:	blx	feccfed6 <strspn@plt+0xfeccd35e>
   13ec8:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13ecc:			; <UNDEFINED> instruction: 0xe78c44fc
   13ed0:			; <UNDEFINED> instruction: 0xf0024630
   13ed4:	str	pc, [r4, fp, lsr #23]
   13ed8:			; <UNDEFINED> instruction: 0xf0474917
   13edc:	ldmdami	r7, {r0, r2, r8, r9}
   13ee0:	andscs	pc, r3, #64, 4
   13ee4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   13ee8:	ldmdbmi	r5, {r8, r9, fp, ip}
   13eec:	rsbcc	r4, r8, r8, ror r4
   13ef0:			; <UNDEFINED> instruction: 0xf7ee4479
   13ef4:			; <UNDEFINED> instruction: 0xf8dfed1a
   13ef8:	ldrbtmi	ip, [ip], #76	; 0x4c
   13efc:	svclt	0x0000e775
   13f00:	andeq	r9, r2, r4, lsl #31
   13f04:	andeq	r0, r0, r8, asr #4
   13f08:	andeq	r0, r1, r0, asr #19
   13f0c:	andeq	r0, r1, r2, lsr #22
   13f10:	andeq	r0, r0, r8, ror #5
   13f14:	strdeq	fp, [r0], -ip
   13f18:	andeq	r0, r1, r2, asr #21
   13f1c:	andeq	r0, r1, ip, asr r9
   13f20:	andeq	r0, r1, r8, lsr sl
   13f24:	muleq	r0, r2, fp
   13f28:	muleq	r1, sl, r9
   13f2c:	andeq	fp, r0, sl, ror fp
   13f30:	andeq	fp, r0, r0, asr fp
   13f34:	andeq	fp, r0, r0, lsl fp
   13f38:	andeq	r0, r1, r4, lsr r9
   13f3c:	andeq	r0, r1, ip, asr #19
   13f40:	andeq	r0, r1, r4, ror #16
   13f44:	andeq	fp, r0, sl, ror #21
   13f48:	vqdmulh.s<illegal width 8>	q10, q0, q5
   13f4c:	ldrblt	r2, [r0, #589]!	; 0x24d
   13f50:	cfstrdmi	mvd4, [r9], {123}	; 0x7b
   13f54:	stmdami	r9, {r0, r2, r7, ip, sp, pc}^
   13f58:	ldmdbpl	lr, {r0, r3, r6, r8, fp, lr}
   13f5c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   13f60:	bvs	1d20148 <strspn@plt+0x1d1d5d0>
   13f64:			; <UNDEFINED> instruction: 0xf7ee4623
   13f68:	blmi	11cec70 <strspn@plt+0x11cc0f8>
   13f6c:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   13f70:	ldmdavs	sp, {r1, r4, r5, r6, r8, ip, sp, pc}^
   13f74:	strtmi	r4, [r3], -r4, asr #16
   13f78:	vmla.i8	q10, q0, q2
   13f7c:	ldrbtmi	r2, [r8], #-621	; 0xfffffd93
   13f80:	rsbscc	r9, r8, r0, lsl #10
   13f84:			; <UNDEFINED> instruction: 0xf7ee4479
   13f88:			; <UNDEFINED> instruction: 0x4628eb1c
   13f8c:	ldcllt	0, cr11, [r0, #20]!
   13f90:	svcmi	0x003f20b4
   13f94:	bl	fe0d1f54 <strspn@plt+0xfe0cf3dc>
   13f98:	cfstrdne	mvd4, [r1], {127}	; 0x7f
   13f9c:	mcrrne	15, 1, fp, r1, cr4
   13fa0:	orrvc	pc, r0, pc, asr #8
   13fa4:	strmi	r9, [r8], -r3, lsl #2
   13fa8:	bl	fff51f68 <strspn@plt+0xfff4f3f0>
   13fac:	rsbsvs	r4, r8, r5, lsl #12
   13fb0:	suble	r2, pc, r0, lsl #16
   13fb4:	stmdbls	r3, {r8, r9, sp}
   13fb8:			; <UNDEFINED> instruction: 0xf7ee7003
   13fbc:	andcc	lr, r1, r6, asr #22
   13fc0:	ldmdami	r4!, {r1, r3, r5, ip, lr, pc}
   13fc4:	eorscs	pc, r9, #64, 4
   13fc8:	ldmdbmi	r3!, {r0, r1, r4, r5, r6, r9, fp, sp, lr}
   13fcc:	addcc	r4, ip, r8, ror r4
   13fd0:	movwls	r4, #13433	; 0x3479
   13fd4:	bl	251f94 <strspn@plt+0x24f41c>
   13fd8:	blls	f2088 <strspn@plt+0xef510>
   13fdc:			; <UNDEFINED> instruction: 0x4629b172
   13fe0:	strcc	pc, [r1], -r1, asr #4
   13fe4:			; <UNDEFINED> instruction: 0xf811e002
   13fe8:	tstlt	r2, #1, 30
   13fec:	sbcslt	r3, r2, #32, 20	; 0x20000
   13ff0:	blx	99e828 <strspn@plt+0x99bcb0>
   13ff4:	ldmle	r6!, {r1, ip, sp, lr, pc}^
   13ff8:	ldrble	r0, [r4, #1986]!	; 0x7c2
   13ffc:	tstcs	r0, r7, lsr #16
   14000:	vrhadd.s8	d25, d0, d0
   14004:	stmdbmi	r6!, {r0, r6, r9, sp}
   14008:	addcc	r4, ip, r8, ror r4
   1400c:			; <UNDEFINED> instruction: 0xf7ee4479
   14010:	blmi	94f388 <strspn@plt+0x94c810>
   14014:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14018:			; <UNDEFINED> instruction: 0xf7ee4628
   1401c:	blmi	8ceba4 <strspn@plt+0x8cc02c>
   14020:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   14024:	subsvs	r4, sl, r5, lsl r6
   14028:	andcs	r4, r1, #32, 22	; 0x8000
   1402c:	andsvc	r4, sl, fp, ror r4
   14030:	addmi	lr, sp, #160, 14	; 0x2800000
   14034:	ldmdami	lr, {r1, r5, r6, r7, ip, lr, pc}
   14038:	tstls	r0, r1, lsl #2
   1403c:	subcs	pc, r2, #64, 4
   14040:	ldrbtmi	r4, [r8], #-2332	; 0xfffff6e4
   14044:	ldrbtmi	r3, [r9], #-140	; 0xffffff74
   14048:	ldc	7, cr15, [lr], #952	; 0x3b8
   1404c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   14050:	ubfx	r6, sp, #16, #10
   14054:			; <UNDEFINED> instruction: 0xf0444819
   14058:	ldcmi	3, cr0, [r9, #-136]	; 0xffffff78
   1405c:	andsvc	pc, sl, #1325400064	; 0x4f000000
   14060:	ldrbtmi	r4, [r8], #-2328	; 0xfffff6e8
   14064:	rsbscc	r4, r8, sp, ror r4
   14068:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   1406c:	mrrc	7, 14, pc, ip, cr14	; <UNPREDICTABLE>
   14070:			; <UNDEFINED> instruction: 0xe7d9687d
   14074:			; <UNDEFINED> instruction: 0x00029db8
   14078:	andeq	r0, r0, r8, asr #4
   1407c:	andeq	r0, r1, ip, asr r9
   14080:	strdeq	r0, [r1], -r6
   14084:	andeq	fp, r2, r8, lsl #7
   14088:	andeq	r0, r1, sl, lsr r9
   1408c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   14090:	andeq	fp, r2, ip, asr r3
   14094:	andeq	r0, r1, ip, ror #17
   14098:	andeq	r0, r1, r4, lsl #15
   1409c:			; <UNDEFINED> instruction: 0x000108b0
   140a0:	andeq	r0, r1, r8, asr #14
   140a4:	andeq	fp, r2, r0, ror #5
   140a8:	ldrdeq	fp, [r2], -r2
   140ac:	andeq	fp, r2, r8, asr #5
   140b0:	andeq	r0, r1, r6, ror r8
   140b4:	andeq	r0, r1, lr, lsl #14
   140b8:	andeq	fp, r2, r6, lsr #5
   140bc:	andeq	r0, r1, r6, asr r8
   140c0:	strdeq	sl, [r0], -ip
   140c4:	andeq	r0, r1, sl, ror #13
   140c8:	svcmi	0x00f0e92d
   140cc:	mrcmi	6, 2, r4, cr14, cr1, {4}
   140d0:			; <UNDEFINED> instruction: 0xf8dfb08b
   140d4:			; <UNDEFINED> instruction: 0x460fc178
   140d8:	cfldrdmi	mvd4, [sp, #-504]	; 0xfffffe08
   140dc:			; <UNDEFINED> instruction: 0x4698495d
   140e0:	andcs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   140e4:	ldrcc	r4, [ip, #1149]	; 0x47d
   140e8:	andls	r4, r9, r9, ror r4
   140ec:			; <UNDEFINED> instruction: 0x46284614
   140f0:	ldrdge	pc, [r4], -r4	; <UNPREDICTABLE>
   140f4:	eorvc	pc, r1, #1325400064	; 0x4f000000
   140f8:	ldrbmi	r9, [r3], -r8, lsl #2
   140fc:	b	1d520bc <strspn@plt+0x1d4f544>
   14100:	stmdbls	r8, {r0, r2, r4, r6, r8, r9, fp, lr}
   14104:			; <UNDEFINED> instruction: 0xf8d358f3
   14108:			; <UNDEFINED> instruction: 0xf1bbba24
   1410c:	rsble	r0, r8, r0, lsl #30
   14110:			; <UNDEFINED> instruction: 0xf8149c09
   14114:	blcs	ae2d20 <strspn@plt+0xae01a8>
   14118:	mrcmi	0, 2, sp, cr0, cr8, {0}
   1411c:	movweq	pc, #20554	; 0x504a	; <UNPREDICTABLE>
   14120:	vmax.s8	d20, d0, d24
   14124:	ldrbtmi	r2, [lr], #-654	; 0xfffffd72
   14128:	strls	r9, [r0], -r1, lsl #8
   1412c:	tstls	r8, r0, lsl #12
   14130:	bl	ffed20f0 <strspn@plt+0xffecf578>
   14134:	stmdbls	r8, {r3, r5, r9, sl, lr}
   14138:	vst1.16	{d20-d22}, [pc :64], r3
   1413c:	strls	r7, [r0], -r4, lsr #4
   14140:	mcrr	7, 14, pc, r2, cr14	; <UNPREDICTABLE>
   14144:	andlt	r4, fp, r0, lsr r6
   14148:	svchi	0x00f0e8bd
   1414c:	mrc2	7, 7, pc, cr12, cr15, {7}
   14150:	ldrtmi	r4, [r9], -r2, asr #12
   14154:	strmi	r2, [r3], -r1, lsl #12
   14158:	strtmi	r4, [r0], -r5, lsl #12
   1415c:	bl	ff1d211c <strspn@plt+0xff1cf5a4>
   14160:	strbmi	fp, [pc, #-2400]	; 13808 <strspn@plt+0x10c90>
   14164:	strmi	fp, [r6], -r8, lsl #30
   14168:	strtmi	sp, [fp], -r8
   1416c:	strbmi	r4, [r9], -r2, asr #12
   14170:			; <UNDEFINED> instruction: 0xf7ee4620
   14174:	vmovne.16	d22[0], lr
   14178:			; <UNDEFINED> instruction: 0x2601bf18
   1417c:	msreq	CPSR_f, #74	; 0x4a
   14180:	suble	r2, lr, r0, lsl #30
   14184:	svceq	0x0000f1b9
   14188:			; <UNDEFINED> instruction: 0xf1b8d057
   1418c:	suble	r0, lr, r0, lsl #30
   14190:	suble	r2, r1, r0, lsl #26
   14194:	teqle	ip, r0, lsl #28
   14198:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
   1419c:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
   141a0:	ldrdgt	pc, [r8], #143	; 0x8f
   141a4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   141a8:	ldrbtmi	r3, [ip], #156	; 0x9c
   141ac:			; <UNDEFINED> instruction: 0xf8cd9206
   141b0:	vhadd.s8	d28, d0, d0
   141b4:	stmib	sp, {r0, r1, r3, r4, r7, r9, sp}^
   141b8:			; <UNDEFINED> instruction: 0xf8cd8504
   141bc:	strls	r9, [r2, -ip]
   141c0:	andls	r9, r9, r1, lsl #8
   141c4:			; <UNDEFINED> instruction: 0xf7ee9108
   141c8:	ldmib	sp, {r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   141cc:	ldrbmi	r1, [r3], -r8
   141d0:	adccs	pc, r1, #64, 4
   141d4:			; <UNDEFINED> instruction: 0xf7ee9600
   141d8:			; <UNDEFINED> instruction: 0x4630ebf8
   141dc:	pop	{r0, r1, r3, ip, sp, pc}
   141e0:	stcmi	15, cr8, [r3], #-960	; 0xfffffc40
   141e4:	movweq	pc, #24650	; 0x604a	; <UNPREDICTABLE>
   141e8:	vmax.s8	d20, d0, d24
   141ec:	ldrbtmi	r2, [ip], #-647	; 0xfffffd79
   141f0:			; <UNDEFINED> instruction: 0xf7ee9400
   141f4:			; <UNDEFINED> instruction: 0x4628eb9a
   141f8:	ldrbmi	r9, [r3], -r8, lsl #18
   141fc:	eorvc	pc, r2, #1325400064	; 0x4f000000
   14200:	andlt	pc, r0, sp, asr #17
   14204:	bl	ff8521c4 <strspn@plt+0xff84f64c>
   14208:			; <UNDEFINED> instruction: 0x4630465e
   1420c:	pop	{r0, r1, r3, ip, sp, pc}
   14210:	bmi	6381d8 <strspn@plt+0x635660>
   14214:			; <UNDEFINED> instruction: 0xe7c1447a
   14218:	ldrbtmi	r4, [sp], #-3351	; 0xfffff2e9
   1421c:	mvnsle	r2, r0, lsl #28
   14220:	svcmi	0x0016e7ba
   14224:			; <UNDEFINED> instruction: 0xf1b9447f
   14228:			; <UNDEFINED> instruction: 0xd1ae0f00
   1422c:			; <UNDEFINED> instruction: 0xf8dfe005
   14230:	ldrbtmi	r8, [r8], #80	; 0x50
   14234:			; <UNDEFINED> instruction: 0xd1ad2d00
   14238:			; <UNDEFINED> instruction: 0xf8dfe7ee
   1423c:	ldrbtmi	r9, [r9], #72	; 0x48
   14240:	svceq	0x0000f1b8
   14244:	ldrb	sp, [r2, r4, lsr #3]!
   14248:	andeq	r9, r2, r0, lsr ip
   1424c:	andeq	r0, r0, r8, asr #4
   14250:	ldrdeq	r0, [r1], -r4
   14254:	andeq	r0, r1, ip, ror #12
   14258:	andeq	r0, r0, r8, ror #5
   1425c:	andeq	r0, r1, sl, asr #14
   14260:	andeq	fp, r0, sl, asr #16
   14264:	andeq	r0, r1, r4, lsl r7
   14268:	andeq	r0, r1, lr, lsr #11
   1426c:	andeq	r0, r1, r6, ror #13
   14270:	andeq	r0, r1, sl, ror #12
   14274:	andeq	fp, r0, r8, asr #15
   14278:	andeq	ip, r0, r2, ror #4
   1427c:	andeq	ip, r0, r8, asr r2
   14280:	andeq	ip, r0, sl, asr #4
   14284:	andeq	ip, r0, lr, lsr r2
   14288:	ldrbmi	lr, [r0, sp, lsr #18]!
   1428c:			; <UNDEFINED> instruction: 0xf8d04604
   14290:	addlt	r9, r2, r8, lsl r0
   14294:	strmi	r4, [r8], r7, asr #30
   14298:	ldrbtmi	r4, [pc], #-1557	; 142a0 <strspn@plt+0x11728>
   1429c:	svceq	0x0000f1b9
   142a0:			; <UNDEFINED> instruction: 0xf8d4d059
   142a4:			; <UNDEFINED> instruction: 0xf1baa014
   142a8:	suble	r0, pc, r0, lsl #30
   142ac:	subcs	r4, pc, #67584	; 0x10800
   142b0:	stmdbmi	r3, {r1, r6, fp, lr}^
   142b4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   142b8:	adccc	r4, ip, r9, ror r4
   142bc:			; <UNDEFINED> instruction: 0x46336a5e
   142c0:	ldmib	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   142c4:			; <UNDEFINED> instruction: 0x300cf9b5
   142c8:	orrvc	pc, r1, #683671552	; 0x28c00000
   142cc:	ldmdale	pc, {r1, r3, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
   142d0:			; <UNDEFINED> instruction: 0xf003e8df
   142d4:	mrceq	14, 0, r1, cr14, cr4, {2}
   142d8:	cdpne	14, 1, cr2, cr14, cr6, {2}
   142dc:	mrcne	14, 0, r1, cr14, cr14, {0}
   142e0:	mrcne	14, 0, r1, cr14, cr14, {0}
   142e4:	mrcne	14, 0, r1, cr14, cr14, {0}
   142e8:	mrcne	14, 0, r1, cr14, cr14, {0}
   142ec:	eorseq	r1, r6, lr, lsl lr
   142f0:			; <UNDEFINED> instruction: 0xf8d84a34
   142f4:	stmiavs	r8!, {ip, sp}
   142f8:			; <UNDEFINED> instruction: 0xf8d258ba
   142fc:	bcs	1ed54 <strspn@plt+0x1c1dc>
   14300:	ldrmi	fp, [r1], r4, lsl #30
   14304:	strbmi	r4, [r9], -sl, asr #13
   14308:			; <UNDEFINED> instruction: 0xf7ff4652
   1430c:	ldmiblt	r8!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14310:	ldrbtcc	pc, [pc], #79	; 14318 <strspn@plt+0x117a0>	; <UNPREDICTABLE>
   14314:	ldrtmi	r4, [r3], -ip, lsr #16
   14318:	rsbcs	r4, lr, #44, 18	; 0xb0000
   1431c:	strls	r4, [r0], #-1144	; 0xfffffb88
   14320:	ldrbtmi	r3, [r9], #-172	; 0xffffff54
   14324:	bl	ff6522e4 <strspn@plt+0xff64f76c>
   14328:	andlt	r4, r2, r0, lsr #12
   1432c:			; <UNDEFINED> instruction: 0x87f0e8bd
   14330:	ldrdne	pc, [r0], -r8
   14334:	stmiavs	r8!, {r1, r6, r9, sl, lr}
   14338:	blx	ffa5233e <strspn@plt+0xffa4f7c6>
   1433c:	rscle	r2, r7, r0, lsl #16
   14340:			; <UNDEFINED> instruction: 0x400ef9b5
   14344:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   14348:	strb	r0, [r3, r4, ror #18]!
   1434c:	ldmpl	fp!, {r5, r8, r9, fp, lr}^
   14350:	ldrdge	pc, [ip], -r3	; <UNPREDICTABLE>
   14354:	blmi	7ce204 <strspn@plt+0x7cb68c>
   14358:			; <UNDEFINED> instruction: 0xf8d358fb
   1435c:	str	r9, [r0, r8, lsr #32]!
   14360:	ldrdne	pc, [r0], -r8
   14364:	stmiavs	r8!, {r1, r6, r9, sl, lr}
   14368:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   1436c:	sbcle	r2, pc, r0, lsl #16
   14370:			; <UNDEFINED> instruction: 0x400ef9b5
   14374:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   14378:	strb	r0, [fp, r4, ror #18]
   1437c:	vst2.32	{d22-d23}, [pc :128], r9
   14380:			; <UNDEFINED> instruction: 0x46207290
   14384:			; <UNDEFINED> instruction: 0xf9a4f7fa
   14388:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1438c:			; <UNDEFINED> instruction: 0x4620d0d0
   14390:	andseq	pc, r0, #-1073741823	; 0xc0000001
   14394:			; <UNDEFINED> instruction: 0xf0004641
   14398:	mcrrne	8, 1, pc, r3, cr13	; <UNPREDICTABLE>
   1439c:	andle	r4, r5, r4, lsl #12
   143a0:			; <UNDEFINED> instruction: 0x300ef9b5
   143a4:	blx	fec407f8 <strspn@plt+0xfec3dc80>
   143a8:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   143ac:			; <UNDEFINED> instruction: 0xf7fa4638
   143b0:	str	pc, [pc, r9, lsl #20]!
   143b4:	andeq	r9, r2, lr, ror #20
   143b8:	andeq	r0, r0, r8, asr #4
   143bc:	andeq	r0, r1, r2, lsl #12
   143c0:	muleq	r1, ip, r4
   143c4:	andeq	r0, r0, r8, ror #5
   143c8:	muleq	r1, ip, r5
   143cc:	andeq	r0, r1, r2, lsr r4
   143d0:	muleq	r0, r4, r2
   143d4:	push	{r2, r3, r4, r8, r9, fp, lr}
   143d8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   143dc:			; <UNDEFINED> instruction: 0x460e4d1b
   143e0:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   143e4:	ldmdbmi	fp, {r2, r4, r9, sl, lr}
   143e8:	ldmdbpl	sp, {r1, r7, ip, sp, pc}^
   143ec:	ldrbtmi	r4, [r9], #-1276	; 0xfffffb04
   143f0:	rsbscs	r4, fp, #7340032	; 0x700000
   143f4:	adcseq	pc, ip, ip, lsl #2
   143f8:	ldrdhi	pc, [r4], -r5	; <UNPREDICTABLE>
   143fc:			; <UNDEFINED> instruction: 0xf7ee4643
   14400:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}^
   14404:	ldmdavs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}
   14408:	ands	fp, r9, r5, lsr #18
   1440c:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   14410:			; <UNDEFINED> instruction: 0xb1ad681d
   14414:	ldrtmi	r4, [r1], -sl, lsr #12
   14418:			; <UNDEFINED> instruction: 0xf7ff4638
   1441c:	mcrrne	15, 3, pc, r3, cr5	; <UNPREDICTABLE>
   14420:	rscsle	r4, r3, r4, lsl #12
   14424:	strbmi	r4, [r3], -ip, lsl #16
   14428:	addcs	r4, r1, #12, 18	; 0x30000
   1442c:	strls	r4, [r0], #-1144	; 0xfffffb88
   14430:	ldrbtmi	r3, [r9], #-188	; 0xffffff44
   14434:	bl	14523f4 <strspn@plt+0x144f87c>
   14438:	andlt	r4, r2, r0, lsr #12
   1443c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14440:	ldrbtcc	pc, [pc], #79	; 14448 <strspn@plt+0x118d0>	; <UNPREDICTABLE>
   14444:	svclt	0x0000e7ee
   14448:	andeq	r9, r2, lr, lsr #18
   1444c:	andeq	r0, r0, r8, asr #4
   14450:	andeq	r0, r1, ip, asr #9
   14454:	andeq	r0, r1, r6, ror #6
   14458:	andeq	r0, r1, ip, lsl #9
   1445c:	andeq	r0, r1, r2, lsr #6
   14460:	svcmi	0x00f0e92d
   14464:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   14468:	strmi	r8, [ip], -r2, lsl #22
   1446c:	ldrthi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14470:	stmibvs	r0, {r1, r4, r7, r9, sl, lr}
   14474:	strdlt	r4, [r7], r8
   14478:			; <UNDEFINED> instruction: 0xf8df9304
   1447c:	andls	r3, r2, r4, lsr r4
   14480:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14484:			; <UNDEFINED> instruction: 0xf0002800
   14488:	ldmdbvs	fp!, {r0, r7, r8, pc}^
   1448c:	blcs	390a0 <strspn@plt+0x36528>
   14490:	orrhi	pc, r3, r0
   14494:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   14498:			; <UNDEFINED> instruction: 0xf8df22a5
   1449c:			; <UNDEFINED> instruction: 0xf8df541c
   144a0:			; <UNDEFINED> instruction: 0xf858941c
   144a4:	ldrbtmi	r3, [sp], #-3
   144a8:	ldrbcc	r4, [r0, #1273]	; 0x4f9
   144ac:	ldrdlt	pc, [r4], -r3	; <UNPREDICTABLE>
   144b0:	strtmi	r4, [r8], -r9, asr #12
   144b4:			; <UNDEFINED> instruction: 0xf7ee465b
   144b8:	svcvs	0x00f3e898
   144bc:	andeq	pc, r3, #3
   144c0:	suble	r2, r7, r2, lsl #20
   144c4:	andeq	lr, sl, #84, 20	; 0x54000
   144c8:	bicshi	pc, r1, r0
   144cc:	suble	r2, r1, r0, lsl #24
   144d0:	ldmdavs	fp, {r0, r1, r5, r6, fp, sp, lr}^
   144d4:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   144d8:	blmi	ffe885cc <strspn@plt+0xffe85a54>
   144dc:	movwls	r4, #21627	; 0x547b
   144e0:			; <UNDEFINED> instruction: 0x300cf9b5
   144e4:	orrvc	pc, r1, #683671552	; 0x28c00000
   144e8:	stmdale	sp!, {r3, r5, r8, r9, fp, sp}
   144ec:			; <UNDEFINED> instruction: 0xf013e8df
   144f0:	mlaeq	ip, r4, r0, r0
   144f4:	sbcseq	r0, sp, ip, lsr #32
   144f8:	addseq	r0, lr, pc, asr #1
   144fc:	eoreq	r0, ip, ip, lsr #32
   14500:	eoreq	r0, ip, ip, lsr #32
   14504:	eoreq	r0, ip, ip, lsr #32
   14508:	eoreq	r0, ip, ip, lsr #32
   1450c:	eoreq	r0, ip, ip, lsr #32
   14510:	eoreq	r0, ip, ip, lsr #32
   14514:	eoreq	r0, ip, ip, lsr #32
   14518:	eoreq	r0, ip, ip, lsr #32
   1451c:	eoreq	r0, ip, ip, lsr #32
   14520:	eoreq	r0, ip, ip, lsr #32
   14524:	strdeq	r0, [ip], -pc	; <UNPREDICTABLE>
   14528:	eoreq	r0, ip, ip, lsr #32
   1452c:	eoreq	r0, ip, ip, lsr #32
   14530:	eoreq	r0, ip, ip, lsr #32
   14534:	eoreq	r0, ip, ip, lsr #32
   14538:	eoreq	r0, ip, ip, lsr #32
   1453c:	eoreq	r0, ip, ip, lsr #32
   14540:			; <UNDEFINED> instruction: 0x464800f4
   14544:			; <UNDEFINED> instruction: 0xf93ef7fa
   14548:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   1454c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   14550:	svcvs	0x00f3d1c6
   14554:	svclt	0x0058079b
   14558:	ldrbtcc	pc, [pc], #79	; 14560 <strspn@plt+0x119e8>	; <UNPREDICTABLE>
   1455c:	ldmmi	r9, {r4, sl, ip, lr, pc}^
   14560:	ldmibmi	r9, {r0, r1, r3, r4, r6, r9, sl, lr}^
   14564:	andsne	pc, fp, #64, 4
   14568:	strls	r4, [r0], #-1144	; 0xfffffb88
   1456c:	ldrbtmi	r3, [r9], #-208	; 0xffffff30
   14570:	b	fecd2530 <strspn@plt+0xfeccf9b8>
   14574:	andlt	r4, r7, r0, lsr #12
   14578:	blhi	cf874 <strspn@plt+0xcccfc>
   1457c:	svchi	0x00f0e8bd
   14580:			; <UNDEFINED> instruction: 0xf04f6873
   14584:	ldmdbvs	r0!, {fp}
   14588:			; <UNDEFINED> instruction: 0xf7ed6819
   1458c:	strbmi	lr, [r0, #-4074]	; 0xfffff016
   14590:			; <UNDEFINED> instruction: 0xf04fbf14
   14594:	strcs	r3, [r1], #-1279	; 0xfffffb01
   14598:	svceq	0x0000f1ba
   1459c:			; <UNDEFINED> instruction: 0xf8dad01d
   145a0:	ldmdavs	fp, {r2, ip, sp}^
   145a4:	biclt	r6, r5, sp, lsl r8
   145a8:	vqdmulh.s<illegal width 8>	q10, q8, q4
   145ac:	strls	r1, [r2, -r7, lsl #20]
   145b0:	mcr	4, 0, r4, cr8, cr11, {3}
   145b4:			; <UNDEFINED> instruction: 0xf9b53a10
   145b8:	ldrbmi	r3, [r3, #-12]
   145bc:	adcshi	pc, r8, r0
   145c0:	svcvc	0x008ef5b3
   145c4:	sbcshi	pc, r2, r0
   145c8:	svcvc	0x0081f5b3
   145cc:	adchi	pc, r0, r0
   145d0:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   145d4:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   145d8:	ldmib	r6, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   145dc:	ldmvs	fp, {r0, r8, r9, sp}
   145e0:	addsmi	r6, sl, #13762560	; 0xd20000
   145e4:	movwcs	fp, #7944	; 0x1f08
   145e8:	rscshi	pc, r2, r0, asr #32
   145ec:	svceq	0x0000f1b8
   145f0:	addsmi	sp, ip, #-1073741810	; 0xc000000e
   145f4:	ldmvs	r3!, {r0, r1, r4, r5, r7, ip, lr, pc}
   145f8:	adcsle	r2, r0, r0, lsl #22
   145fc:			; <UNDEFINED> instruction: 0xf04f48b4
   14600:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   14604:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
   14608:	addvc	pc, lr, #1325400064	; 0x4f000000
   1460c:	ldrbtmi	r3, [r9], #-208	; 0xffffff30
   14610:			; <UNDEFINED> instruction: 0xf7ee9400
   14614:	str	lr, [sp, r2, ror #20]!
   14618:	vadd.i8	d22, d16, d25
   1461c:	ldrtmi	r1, [r8], -r1, lsr #4
   14620:			; <UNDEFINED> instruction: 0xf856f7fa
   14624:	stmdacs	r0, {r0, r7, r9, sl, lr}
   14628:	rschi	pc, pc, r0, asr #32
   1462c:	stmiavs	r8!, {r1, r4, r5, r6, fp, sp, lr}
   14630:			; <UNDEFINED> instruction: 0xf7ff6811
   14634:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   14638:			; <UNDEFINED> instruction: 0xf9b5d086
   1463c:	blcs	2067c <strspn@plt+0x1db04>
   14640:	strcs	fp, [r1], #-3853	; 0xfffff0f3
   14644:			; <UNDEFINED> instruction: 0xf04f2400
   14648:			; <UNDEFINED> instruction: 0xf04f0801
   1464c:	blls	116654 <strspn@plt+0x113adc>
   14650:	ldrsbtls	pc, [ip], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   14654:			; <UNDEFINED> instruction: 0xf9b5b123
   14658:			; <UNDEFINED> instruction: 0xf5b3300c
   1465c:	cmple	r4, r1, lsl #31
   14660:	svceq	0x0002f019
   14664:	stfcsd	f5, [r0], {152}	; 0x98
   14668:	ldmmi	fp, {r0, r2, r6, r7, r8, ip, lr, pc}
   1466c:	ldmibmi	fp, {sl, sp}
   14670:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
   14674:	andsne	pc, r9, #64, 4
   14678:	ldrbtmi	r3, [r9], #-208	; 0xffffff30
   1467c:			; <UNDEFINED> instruction: 0xf7ee9400
   14680:	strtmi	lr, [r0], -ip, lsr #20
   14684:	ldc	0, cr11, [sp], #28
   14688:	pop	{r1, r8, r9, fp, pc}
   1468c:	ldmdavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   14690:	ldmdavs	r1, {r3, r5, r7, fp, sp, lr}
   14694:	blx	1bd269a <strspn@plt+0x1bcfb22>
   14698:	bicle	r2, lr, r0, lsl #16
   1469c:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   146a0:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   146a4:	svcge	0x001cf47f
   146a8:	blmi	fe38e3fc <strspn@plt+0xfe38b884>
   146ac:			; <UNDEFINED> instruction: 0xf85868a8
   146b0:			; <UNDEFINED> instruction: 0xf8d33003
   146b4:			; <UNDEFINED> instruction: 0x460a1a94
   146b8:			; <UNDEFINED> instruction: 0xf0402900
   146bc:	ldmdavs	r3!, {r1, r2, r3, r6, r7, pc}^
   146c0:			; <UNDEFINED> instruction: 0xf7ff681b
   146c4:	stmdacs	r0, {r0, r8, sl, fp, ip, sp, lr, pc}
   146c8:	stmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}^
   146cc:	ldmdavs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}
   146d0:			; <UNDEFINED> instruction: 0xf47f2d00
   146d4:	ldr	sl, [ip, -r5, lsl #30]!
   146d8:			; <UNDEFINED> instruction: 0x07e16ff4
   146dc:	adcshi	pc, r4, r0, lsl #2
   146e0:			; <UNDEFINED> instruction: 0xf9b546a1
   146e4:	blx	fed24724 <strspn@plt+0xfed21bac>
   146e8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   146ec:			; <UNDEFINED> instruction: 0xf9b5e006
   146f0:			; <UNDEFINED> instruction: 0xf8d6400e
   146f4:	blx	fed388ec <strspn@plt+0xfed35d74>
   146f8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   146fc:			; <UNDEFINED> instruction: 0xf0849b04
   14700:			; <UNDEFINED> instruction: 0xf0080801
   14704:	blcs	16710 <strspn@plt+0x13b98>
   14708:	blls	1489b8 <strspn@plt+0x145e40>
   1470c:			; <UNDEFINED> instruction: 0xe7a7601d
   14710:	vadd.i8	d22, d16, d25
   14714:	stmdals	r2, {r0, r5, r9, ip}
   14718:			; <UNDEFINED> instruction: 0xffdaf7f9
   1471c:	bne	44ff84 <strspn@plt+0x44d40c>
   14720:	strmi	r2, [r1], r0, lsl #6
   14724:			; <UNDEFINED> instruction: 0xf1099802
   14728:			; <UNDEFINED> instruction: 0xf1b90210
   1472c:	teqle	r7, r0, lsl #30
   14730:	stmiavs	r8!, {r0, r4, r5, r7, fp, sp, lr}
   14734:	blx	fe152738 <strspn@plt+0xfe14fbc0>
   14738:			; <UNDEFINED> instruction: 0xf43f2800
   1473c:			; <UNDEFINED> instruction: 0xf9b5af49
   14740:	blcs	20780 <strspn@plt+0x1dc08>
   14744:	movwcs	fp, #7949	; 0x1f0d
   14748:	strcs	r2, [r1, -r0, lsl #6]
   1474c:	bls	49e354 <strspn@plt+0x49b7dc>
   14750:	stmdaeq	r7, {r3, r6, r9, fp, sp, lr, pc}
   14754:			; <UNDEFINED> instruction: 0xf43f2a00
   14758:			; <UNDEFINED> instruction: 0xf9b5af49
   1475c:			; <UNDEFINED> instruction: 0xf5b2200c
   14760:			; <UNDEFINED> instruction: 0xf43f7f81
   14764:	bls	4c0478 <strspn@plt+0x4bd900>
   14768:			; <UNDEFINED> instruction: 0xe73f6015
   1476c:			; <UNDEFINED> instruction: 0x300ef9b5
   14770:	blcs	3afc0 <strspn@plt+0x38448>
   14774:			; <UNDEFINED> instruction: 0xf048bf18
   14778:	svclt	0x000c0801
   1477c:	movwcs	r2, #769	; 0x301
   14780:			; <UNDEFINED> instruction: 0xf43f2a00
   14784:	bls	4c0458 <strspn@plt+0x4bd8e0>
   14788:			; <UNDEFINED> instruction: 0xe72f6015
   1478c:	movwls	r6, #10931	; 0x2ab3
   14790:	movwls	r6, #14715	; 0x397b
   14794:			; <UNDEFINED> instruction: 0xf47f2b00
   14798:	bvs	ffd00194 <strspn@plt+0xffcfd61c>
   1479c:	ldrbt	r9, [r9], -r3, lsl #6
   147a0:	smladls	r0, r2, pc, r9	; <UNPREDICTABLE>
   147a4:	mrc2	7, 2, pc, cr12, cr15, {7}
   147a8:	rsbsle	r1, r7, r2, asr #24
   147ac:			; <UNDEFINED> instruction: 0x200ef9b5
   147b0:			; <UNDEFINED> instruction: 0xf780fab0
   147b4:	ldmdbeq	pc!, {r0, r1, r9, sl, lr}^	; <UNPREDICTABLE>
   147b8:	ldrtmi	fp, [sl], -r2, lsr #2
   147bc:	ldrmi	r1, [r3], -r7, lsl #28
   147c0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   147c4:	movwls	r4, #9800	; 0x2648
   147c8:			; <UNDEFINED> instruction: 0xfffcf7f9
   147cc:	ldr	r9, [lr, r2, lsl #22]!
   147d0:			; <UNDEFINED> instruction: 0xf82cf7ff
   147d4:	mvnscc	pc, #79	; 0x4f
   147d8:			; <UNDEFINED> instruction: 0xf43f2800
   147dc:	stmdavs	r5, {r0, r1, r2, r8, r9, sl, fp, sp, pc}
   147e0:	ldclle	13, cr2, [pc, #-0]	; 147e8 <strspn@plt+0x11c70>
   147e4:	movwcs	r6, #2225	; 0x8b1
   147e8:	stmvs	pc, {r1, r6, fp, sp, lr}	; <UNPREDICTABLE>
   147ec:	and	r3, r1, r4, lsl #20
   147f0:	subsle	r4, r7, fp, lsr #5
   147f4:	svcne	0x0004f852
   147f8:	adcsmi	r3, r9, #67108864	; 0x4000000
   147fc:	movwcs	sp, #4600	; 0x11f8
   14800:			; <UNDEFINED> instruction: 0xf0039302
   14804:	blls	d3268 <strspn@plt+0xd06f0>
   14808:			; <UNDEFINED> instruction: 0xf100e6f0
   1480c:	movwcs	r0, #272	; 0x110
   14810:	movwls	r4, #1592	; 0x638
   14814:	andcc	lr, r4, #3620864	; 0x374000
   14818:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1481c:			; <UNDEFINED> instruction: 0xf43f1c43
   14820:			; <UNDEFINED> instruction: 0xf9b5ae90
   14824:	blx	fec20864 <strspn@plt+0xfec1dcec>
   14828:	strmi	pc, [r4], -r0, lsl #17
   1482c:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   14830:			; <UNDEFINED> instruction: 0x4643b133
   14834:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   14838:	svclt	0x0018461c
   1483c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14840:			; <UNDEFINED> instruction: 0xf7f94648
   14844:			; <UNDEFINED> instruction: 0xe702ffbf
   14848:	ldmdbvs	r0!, {r0, r1, r4, r5, r6, fp, sp, lr}
   1484c:			; <UNDEFINED> instruction: 0xf7ed6819
   14850:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
   14854:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {3}
   14858:	ldmdavs	r3!, {r1, r6, r8, r9, sl, sp, lr, pc}^
   1485c:	andne	lr, r2, #3620864	; 0x374000
   14860:			; <UNDEFINED> instruction: 0xf7ff681b
   14864:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   14868:	svcge	0x002ff43f
   1486c:	blmi	74e408 <strspn@plt+0x74b890>
   14870:			; <UNDEFINED> instruction: 0xf8586872
   14874:	ldmdavs	r1, {r0, r1, ip, sp}
   14878:	streq	pc, [r8, #2259]!	; 0x8d3
   1487c:			; <UNDEFINED> instruction: 0xf946f7ff
   14880:			; <UNDEFINED> instruction: 0x4649465b
   14884:	strmi	r2, [r4], -sl, lsr #5
   14888:	strtmi	r9, [r8], -r0
   1488c:	stmdb	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14890:	andlt	r4, r7, r0, lsr #12
   14894:	blhi	cfb90 <strspn@plt+0xcd018>
   14898:	svchi	0x00f0e8bd
   1489c:			; <UNDEFINED> instruction: 0xf7f94648
   148a0:			; <UNDEFINED> instruction: 0xe695ff91
   148a4:	mvnscc	pc, #79	; 0x4f
   148a8:	svclt	0x0000e7aa
   148ac:	muleq	r2, r4, r8
   148b0:	muleq	r0, r4, r2
   148b4:	andeq	r0, r0, r8, asr #4
   148b8:	andeq	r0, r1, r2, lsl r4
   148bc:	andeq	r0, r1, ip, lsr #5
   148c0:	andeq	sl, r2, r4, asr #23
   148c4:	andeq	r0, r1, r0, asr r3
   148c8:	andeq	r0, r1, r6, ror #3
   148cc:	strdeq	sl, [r2], -r0
   148d0:			; <UNDEFINED> instruction: 0x000102b2
   148d4:	andeq	r0, r1, r6, asr #2
   148d8:	andeq	r0, r1, r6, asr #4
   148dc:	ldrdeq	r0, [r1], -sl
   148e0:	andeq	r0, r0, r8, ror #5
   148e4:	svcmi	0x00f0e92d
   148e8:			; <UNDEFINED> instruction: 0xf8dfb083
   148ec:	strmi	sl, [r1], r4, lsl #2
   148f0:	strmi	r4, [fp], r0, asr #24
   148f4:	stmdami	r0, {r1, r3, r4, r5, r6, r7, sl, lr}^
   148f8:	ldrmi	r9, [r0], ip, lsl #28
   148fc:	andmi	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   14900:	ldmdbmi	lr!, {r3, r4, r5, r6, sl, lr}
   14904:	vst4.<illegal width 64>	{d19-d22}, [pc :128], r4
   14908:	ldrmi	r7, [pc], -r6, lsr #5
   1490c:	ldrbtmi	r6, [r9], #-2661	; 0xfffff59b
   14910:			; <UNDEFINED> instruction: 0xf7ed462b
   14914:			; <UNDEFINED> instruction: 0xf9b6ee6a
   14918:			; <UNDEFINED> instruction: 0xf5a4400c
   1491c:	cfldrscs	mvf7, [sl], {129}	; 0x81
   14920:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   14924:	ldcne	0, cr15, [sl], #-16
   14928:	ldccs	14, cr0, [ip, #-356]	; 0xfffffe9c
   1492c:	ldcne	12, cr1, [ip], {28}
   14930:	ldcne	12, cr1, [ip], {28}
   14934:	ldcne	12, cr1, [ip], {28}
   14938:	ldcne	12, cr1, [ip], {28}
   1493c:	ldcne	12, cr1, [ip], {28}
   14940:	blmi	bd4a18 <strspn@plt+0xbd1ea0>
   14944:			; <UNDEFINED> instruction: 0xf85a68b0
   14948:			; <UNDEFINED> instruction: 0xf8d33003
   1494c:			; <UNDEFINED> instruction: 0xb10b3a94
   14950:	ldrdcc	pc, [r0], -fp
   14954:			; <UNDEFINED> instruction: 0x4641463a
   14958:	blx	fedd295e <strspn@plt+0xfedcfde6>
   1495c:			; <UNDEFINED> instruction: 0xf04fb9b8
   14960:	stmdami	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   14964:	stmdbmi	r8!, {r0, r1, r3, r5, r9, sl, lr}
   14968:	adcsvc	pc, r6, #1325400064	; 0x4f000000
   1496c:	strls	r4, [r0], #-1144	; 0xfffffb88
   14970:	ldrbtmi	r3, [r9], #-228	; 0xffffff1c
   14974:	ldm	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14978:	andlt	r4, r3, r0, lsr #12
   1497c:	svchi	0x00f0e8bd
   14980:			; <UNDEFINED> instruction: 0x464168b2
   14984:			; <UNDEFINED> instruction: 0xf7ff4638
   14988:	stmdacs	r0, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   1498c:			; <UNDEFINED> instruction: 0xf9b6d0e7
   14990:	blx	fed249d0 <strspn@plt+0xfed21e58>
   14994:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   14998:	ldmvs	r1!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1499c:	addvc	pc, pc, #1325400064	; 0x4f000000
   149a0:			; <UNDEFINED> instruction: 0xf7f94648
   149a4:	pkhbtmi	pc, r2, r5, lsl #29	; <UNPREDICTABLE>
   149a8:	rscle	r2, r9, r0, lsl #16
   149ac:	ldreq	pc, [r4], #-266	; 0xfffffef6
   149b0:	strls	r4, [r0], #-1595	; 0xfffff9c5
   149b4:	ldrbmi	r4, [r9], -r2, asr #12
   149b8:			; <UNDEFINED> instruction: 0xf0004648
   149bc:	mcrrne	8, 2, pc, r3, cr7	; <UNPREDICTABLE>
   149c0:	andle	r4, r5, r4, lsl #12
   149c4:			; <UNDEFINED> instruction: 0x300ef9b6
   149c8:	blx	fec40e1c <strspn@plt+0xfec3e2a4>
   149cc:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   149d0:			; <UNDEFINED> instruction: 0xf7f94650
   149d4:			; <UNDEFINED> instruction: 0xe7c4fef7
   149d8:			; <UNDEFINED> instruction: 0xf00068b0
   149dc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   149e0:			; <UNDEFINED> instruction: 0xf9b6d0bd
   149e4:	blx	fed24a24 <strspn@plt+0xfed21eac>
   149e8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   149ec:	svclt	0x0000e7b9
   149f0:	andeq	r9, r2, r4, lsl r4
   149f4:	andeq	r0, r0, r8, asr #4
   149f8:			; <UNDEFINED> instruction: 0x0000ffb8
   149fc:	andeq	pc, r0, r6, asr #28
   14a00:	andeq	r0, r0, r8, ror #5
   14a04:	andeq	pc, r0, ip, asr #30
   14a08:	andeq	pc, r0, r2, ror #27
   14a0c:	ldrbmi	lr, [r0, sp, lsr #18]!
   14a10:	ldcmi	0, cr11, [sp, #-520]	; 0xfffffdf8
   14a14:	cfmsub32mi	mvax4, mvfx4, mvfx13, mvfx1
   14a18:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
   14a1c:	stcls	8, cr4, [sl], {28}
   14a20:	stmibpl	lr!, {r0, r1, r2, r4, r9, sl, lr}
   14a24:	ldmdbmi	fp, {r3, r4, r5, r6, sl, lr}
   14a28:	vst4.<illegal width 64>	{d19-d22}, [pc :256], r4
   14a2c:			; <UNDEFINED> instruction: 0xf8d67295
   14a30:	ldrbtmi	sl, [r9], #-36	; 0xffffffdc
   14a34:			; <UNDEFINED> instruction: 0x4653461e
   14a38:	ldcl	7, cr15, [r6, #948]	; 0x3b4
   14a3c:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}^
   14a40:	stmdblt	r5!, {r0, r2, r3, r4, fp, sp, lr}
   14a44:	stmdavs	fp!, {r2, r3, r4, sp, lr, pc}^
   14a48:	ldmdavs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}
   14a4c:	ldrtmi	fp, [r3], -r5, asr #3
   14a50:			; <UNDEFINED> instruction: 0x4641463a
   14a54:	strls	r4, [r0, #-1608]	; 0xfffff9b8
   14a58:			; <UNDEFINED> instruction: 0xff44f7ff
   14a5c:	strmi	r1, [r4], -r3, asr #24
   14a60:	stmdami	sp, {r0, r4, r5, r6, r7, ip, lr, pc}
   14a64:	stmdbmi	sp, {r0, r1, r4, r6, r9, sl, lr}
   14a68:	eorsne	pc, r1, #64, 4
   14a6c:	strls	r4, [r0], #-1144	; 0xfffffb88
   14a70:	ldrbtmi	r3, [r9], #-244	; 0xffffff0c
   14a74:	ldmda	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14a78:	andlt	r4, r2, r0, lsr #12
   14a7c:			; <UNDEFINED> instruction: 0x87f0e8bd
   14a80:	ldrbtcc	pc, [pc], #79	; 14a88 <strspn@plt+0x11f10>	; <UNPREDICTABLE>
   14a84:	svclt	0x0000e7ed
   14a88:	andeq	r9, r2, lr, ror #5
   14a8c:	andeq	r0, r0, r8, asr #4
   14a90:	muleq	r0, r4, lr
   14a94:	andeq	pc, r0, r2, lsr #26
   14a98:	andeq	pc, r0, ip, asr #28
   14a9c:	andeq	pc, r0, r2, ror #25
   14aa0:			; <UNDEFINED> instruction: 0x4614b530
   14aa4:	addlt	r6, r3, r2, lsl #19
   14aa8:	ldrbtmi	r4, [sp], #-3338	; 0xfffff2f6
   14aac:	stmdbvs	r3, {r1, r3, r4, r5, r8, ip, sp, pc}^
   14ab0:	strcc	fp, [r4], #-347	; 0xfffffea5
   14ab4:			; <UNDEFINED> instruction: 0xf7ff9400
   14ab8:	andlt	pc, r3, r9, lsr #31
   14abc:	blmi	1c3f84 <strspn@plt+0x1c140c>
   14ac0:	bvs	fe6aae74 <strspn@plt+0xfe6a82fc>
   14ac4:	blcs	2efd8 <strspn@plt+0x2c460>
   14ac8:	blmi	10929c <strspn@plt+0x106724>
   14acc:	bvs	ff6eae80 <strspn@plt+0xff6e8308>
   14ad0:	svclt	0x0000e7ef
   14ad4:	andeq	r9, r2, lr, asr r2
   14ad8:	muleq	r0, r4, r2
   14adc:	strne	pc, [ip], #2271	; 0x8df
   14ae0:	strcs	pc, [ip], #2271	; 0x8df
   14ae4:			; <UNDEFINED> instruction: 0xf8df4479
   14ae8:	push	{r2, r3, r7, sl, ip, sp}
   14aec:			; <UNDEFINED> instruction: 0xb0914ff0
   14af0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   14af4:	strne	pc, [r0], #2271	; 0x8df
   14af8:	ldmdavs	r2, {r2, r9, sl, lr}
   14afc:			; <UNDEFINED> instruction: 0xf04f920f
   14b00:			; <UNDEFINED> instruction: 0xf8df0200
   14b04:			; <UNDEFINED> instruction: 0xf8df8478
   14b08:	sbccs	r6, r8, #120, 8	; 0x78000000
   14b0c:	ldrbtmi	r5, [r8], #2141	; 0x85d
   14b10:			; <UNDEFINED> instruction: 0x4641447e
   14b14:	ldrtmi	r6, [r0], -pc, ror #20
   14b18:	msreq	CPSR_f, #71	; 0x47
   14b1c:	ldrtmi	r9, [fp], -r4, lsl #6
   14b20:	stcl	7, cr15, [r2, #-948]!	; 0xfffffc4c
   14b24:			; <UNDEFINED> instruction: 0x212f4620
   14b28:	cdp	7, 11, cr15, cr12, cr13, {7}
   14b2c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   14b30:	sxtab16mi	sp, r1, r7
   14b34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14b38:	blcc	92b64 <strspn@plt+0x8ffec>
   14b3c:			; <UNDEFINED> instruction: 0xf8d53610
   14b40:	stcge	0, cr10, [r7, #-144]	; 0xffffff70
   14b44:	rsbscs	r4, r2, #48, 12	; 0x3000000
   14b48:	ldrbmi	r4, [r3], -r1, asr #12
   14b4c:	stcl	7, cr15, [ip, #-948]	; 0xfffffc4c
   14b50:	strtmi	r4, [r1], -sl, lsr #12
   14b54:			; <UNDEFINED> instruction: 0xf7ed200a
   14b58:	stmdacs	r1, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   14b5c:			; <UNDEFINED> instruction: 0x462ad056
   14b60:	andcs	r4, r2, r1, lsr #12
   14b64:	ldcl	7, cr15, [r2, #-948]	; 0xfffffc4c
   14b68:			; <UNDEFINED> instruction: 0xf0402801
   14b6c:			; <UNDEFINED> instruction: 0x212e8161
   14b70:			; <UNDEFINED> instruction: 0xf7ed4648
   14b74:			; <UNDEFINED> instruction: 0x4605ee98
   14b78:			; <UNDEFINED> instruction: 0xf0002800
   14b7c:	bge	2f5128 <strspn@plt+0x2f25b0>
   14b80:	andcs	r4, r2, r9, asr #12
   14b84:	stcl	7, cr15, [r2, #-948]	; 0xfffffc4c
   14b88:			; <UNDEFINED> instruction: 0xf0402801
   14b8c:	blls	2f4ef4 <strspn@plt+0x2f237c>
   14b90:	strcs	r9, [r2, #-2567]	; 0xfffff5f9
   14b94:	movwls	r4, #28691	; 0x7013
   14b98:	stc2	7, cr15, [sl], {248}	; 0xf8
   14b9c:	blcs	2ebb0 <strspn@plt+0x2c038>
   14ba0:	tsthi	sl, r0	; <UNPREDICTABLE>
   14ba4:			; <UNDEFINED> instruction: 0xf8dd9a07
   14ba8:	andls	r9, r5, #44	; 0x2c
   14bac:	adcmi	r6, sl, #5898240	; 0x5a0000
   14bb0:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   14bb4:			; <UNDEFINED> instruction: 0xf0002d02
   14bb8:	stfcsd	f0, [sl, #-20]	; 0xffffffec
   14bbc:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   14bc0:			; <UNDEFINED> instruction: 0xf10d1dda
   14bc4:			; <UNDEFINED> instruction: 0xf10d062b
   14bc8:			; <UNDEFINED> instruction: 0xf103001b
   14bcc:			; <UNDEFINED> instruction: 0xf8120c17
   14bd0:			; <UNDEFINED> instruction: 0xf8161f01
   14bd4:			; <UNDEFINED> instruction: 0xf8108f01
   14bd8:	b	907e4 <strspn@plt+0x8dc6c>
   14bdc:	strmi	r0, [lr, #264]	; 0x108
   14be0:	rscshi	pc, r6, r0, asr #32
   14be4:	mvnsle	r4, r2, ror #10
   14be8:	ldrbmi	r4, [r3], -r6, ror #17
   14bec:	strcs	r4, [r1, #-2534]	; 0xfffff61a
   14bf0:	adcscs	r4, r6, #120, 8	; 0x78000000
   14bf4:	ldrbtmi	r3, [r9], #-16
   14bf8:			; <UNDEFINED> instruction: 0xf7ed9500
   14bfc:			; <UNDEFINED> instruction: 0xf8dfeee6
   14c00:			; <UNDEFINED> instruction: 0x232fc38c
   14c04:	andcc	pc, r0, fp, lsl #17
   14c08:	ldrsht	r4, [r5], ip
   14c0c:	strbmi	sl, [r9], -fp, lsl #22
   14c10:	movwls	r2, #20490	; 0x500a
   14c14:			; <UNDEFINED> instruction: 0xf7ed461a
   14c18:	stmdacs	r1, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   14c1c:	strcs	sp, [sl, #-345]	; 0xfffffea7
   14c20:			; <UNDEFINED> instruction: 0xf8d5e7ba
   14c24:	strtcc	r9, [r8], -r4, lsr #32
   14c28:	beq	b51064 <strspn@plt+0xb4e4ec>
   14c2c:			; <UNDEFINED> instruction: 0x4630223d
   14c30:	strbmi	r4, [fp], -r1, asr #12
   14c34:	ldcl	7, cr15, [r8], {237}	; 0xed
   14c38:			; <UNDEFINED> instruction: 0x46214652
   14c3c:			; <UNDEFINED> instruction: 0xf7ed200a
   14c40:	stmdacs	r1, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
   14c44:			; <UNDEFINED> instruction: 0x4652d079
   14c48:	andcs	r4, r2, r1, lsr #12
   14c4c:	ldcl	7, cr15, [lr], {237}	; 0xed
   14c50:	svclt	0x00082801
   14c54:			; <UNDEFINED> instruction: 0xf0402602
   14c58:			; <UNDEFINED> instruction: 0xf7f88111
   14c5c:	stmdavs	r5, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14c60:			; <UNDEFINED> instruction: 0xf0002d00
   14c64:			; <UNDEFINED> instruction: 0xf8dd80d6
   14c68:	stmdavs	fp!, {r2, r3, r5, pc}^
   14c6c:			; <UNDEFINED> instruction: 0xf04042b3
   14c70:	cdpcs	0, 0, cr8, cr2, cr12, {6}
   14c74:	sbchi	pc, r2, r0
   14c78:			; <UNDEFINED> instruction: 0xf0402e0a
   14c7c:			; <UNDEFINED> instruction: 0xf10580c6
   14c80:	andscs	r0, r0, #8
   14c84:			; <UNDEFINED> instruction: 0xf7ed4651
   14c88:	stmdacs	r0, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   14c8c:	cmphi	ip, r0	; <UNPREDICTABLE>
   14c90:			; <UNDEFINED> instruction: 0xf10d1deb
   14c94:			; <UNDEFINED> instruction: 0xf105012b
   14c98:			; <UNDEFINED> instruction: 0xf8130017
   14c9c:			; <UNDEFINED> instruction: 0xf8112f01
   14ca0:			; <UNDEFINED> instruction: 0xf893cf01
   14ca4:	b	cccec <strspn@plt+0xca174>
   14ca8:	ldrmi	r0, [r4, #526]	; 0x20e
   14cac:	adchi	pc, sp, r0, asr #32
   14cb0:			; <UNDEFINED> instruction: 0xd1f24298
   14cb4:			; <UNDEFINED> instruction: 0x464b48b6
   14cb8:	strcs	r4, [r1, #-2486]	; 0xfffff64a
   14cbc:	subscs	r4, lr, #120, 8	; 0x78000000
   14cc0:	ldrbtmi	r3, [r9], #-40	; 0xffffffd8
   14cc4:			; <UNDEFINED> instruction: 0xf7ed9500
   14cc8:			; <UNDEFINED> instruction: 0xf8dfee80
   14ccc:	ldrbtmi	ip, [ip], #716	; 0x2cc
   14cd0:	blge	1cce20 <strspn@plt+0x1ca2a8>
   14cd4:	andcs	r2, r0, #128, 2
   14cd8:	stmib	sp, {r1, r8, r9, ip, pc}^
   14cdc:	strbmi	r1, [r8], -r0, lsl #4
   14ce0:	movwcs	r2, #513	; 0x201
   14ce4:	stcl	7, cr15, [r4, #948]!	; 0x3b4
   14ce8:	bcs	3b508 <strspn@plt+0x38990>
   14cec:	rscshi	pc, r4, r0, asr #32
   14cf0:	vst1.8	{d20-d22}, [pc :64], r3
   14cf4:	bls	166ef8 <strspn@plt+0x164380>
   14cf8:			; <UNDEFINED> instruction: 0xf04f469c
   14cfc:	strd	r0, [fp], -pc	; <UNPREDICTABLE>
   14d00:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   14d04:			; <UNDEFINED> instruction: 0xf8822600
   14d08:	stmibcs	r0, {lr, pc}
   14d0c:	andeq	pc, r1, #-2147483648	; 0x80000000
   14d10:			; <UNDEFINED> instruction: 0xf805460b
   14d14:	addle	r6, r2, r1, lsl #22
   14d18:	mvnsle	r4, #152, 4	; 0x80000009
   14d1c:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   14d20:	addmi	r7, r8, #3014656	; 0x2e0000
   14d24:			; <UNDEFINED> instruction: 0xf882bf2f
   14d28:	bne	ff10cd30 <strspn@plt+0xff10a1b8>
   14d2c:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, q4
   14d30:	svclt	0x003cb2db
   14d34:	andsmi	r7, lr, r3, lsl r0
   14d38:	strcs	lr, [sl], -r7, ror #15
   14d3c:	ldmmi	r7, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   14d40:	msreq	CPSR_x, #74	; 0x4a
   14d44:	addcs	r4, r2, #9600	; 0x2580
   14d48:			; <UNDEFINED> instruction: 0x46414478
   14d4c:	andls	r4, r2, sp, ror r4
   14d50:	ldrtmi	r9, [r0], -r0, lsl #10
   14d54:	andls	pc, r4, sp, asr #17
   14d58:			; <UNDEFINED> instruction: 0xf7ed2500
   14d5c:	ldrbmi	lr, [r3], -r6, ror #27
   14d60:	ldrtmi	r4, [r0], -r1, asr #12
   14d64:	strls	r2, [r0, #-644]	; 0xfffffd7c
   14d68:	cdp	7, 2, cr15, cr14, cr13, {7}
   14d6c:	eorsgt	pc, r4, #14614528	; 0xdf0000
   14d70:			; <UNDEFINED> instruction: 0xf88b232f
   14d74:	ldrbtmi	r3, [ip], #0
   14d78:	sbcscs	r4, r2, #2277376	; 0x22c000
   14d7c:	cdpmi	8, 8, cr4, cr12, cr11, {4}
   14d80:	blls	125f6c <strspn@plt+0x1233f4>
   14d84:			; <UNDEFINED> instruction: 0xf8cd4478
   14d88:	ldrbtmi	ip, [lr], #-8
   14d8c:	strls	r9, [r0], -r1, lsl #8
   14d90:	andls	r9, r4, r5, lsl #2
   14d94:	stcl	7, cr15, [r8, #948]	; 0x3b4
   14d98:	sbcscs	r4, r4, #61865984	; 0x3b00000
   14d9c:	ldrdeq	lr, [r4, -sp]
   14da0:			; <UNDEFINED> instruction: 0xf7ed9500
   14da4:	bmi	fe1105f4 <strspn@plt+0xfe10da7c>
   14da8:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
   14dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14db0:	subsmi	r9, sl, pc, lsl #22
   14db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14db8:	sbcshi	pc, r5, r0, asr #32
   14dbc:	andslt	r4, r1, r8, lsr #12
   14dc0:	svchi	0x00f0e8bd
   14dc4:	stmdbls	r5, {r1, r3, r4, r7, fp, sp, lr}
   14dc8:	andeq	lr, r2, #36864	; 0x9000
   14dcc:	rsble	r4, r2, sl, lsl #5
   14dd0:	blcs	2ee44 <strspn@plt+0x2c2cc>
   14dd4:	mcrge	4, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   14dd8:			; <UNDEFINED> instruction: 0x46534877
   14ddc:	strcs	r4, [r0, #-2423]	; 0xfffff689
   14de0:	adcscs	r4, ip, #120, 8	; 0x78000000
   14de4:	ldrbtmi	r3, [r9], #-16
   14de8:			; <UNDEFINED> instruction: 0xf7ed9500
   14dec:			; <UNDEFINED> instruction: 0xf8dfedee
   14df0:			; <UNDEFINED> instruction: 0x232fc1d0
   14df4:	andcc	pc, r0, fp, lsl #17
   14df8:			; <UNDEFINED> instruction: 0xe7bd44fc
   14dfc:	strbmi	r6, [r3, #-2219]	; 0xfffff755
   14e00:	stmibvs	sl!, {r0, r1, r3, r4, r6, ip, lr, pc}
   14e04:	ldrmi	r4, [r8, #19]
   14e08:	stmdavs	sp!, {r0, r1, r2, r4, r6, ip, lr, pc}
   14e0c:			; <UNDEFINED> instruction: 0xf47f2d00
   14e10:	stmdami	ip!, {r2, r3, r5, r8, r9, sl, fp, sp, pc}^
   14e14:	stmdbmi	ip!, {r0, r1, r3, r6, r9, sl, lr}^
   14e18:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   14e1c:	eorcc	r2, r8, r4, ror #4
   14e20:	strls	r4, [r0, #-1145]	; 0xfffffb87
   14e24:	ldcl	7, cr15, [r0, #948]	; 0x3b4
   14e28:	ldrdgt	pc, [r0, pc]!	; <UNPREDICTABLE>
   14e2c:			; <UNDEFINED> instruction: 0xe7a344fc
   14e30:	strbmi	r2, [r1], -r0, lsl #6
   14e34:	ldrtmi	r9, [r0], -r0, lsl #6
   14e38:	rsbscs	r4, ip, #87031808	; 0x5300000
   14e3c:	stcl	7, cr15, [r4, #948]	; 0x3b4
   14e40:	ldrdgt	pc, [ip, pc]
   14e44:	strcs	r2, [r0, #-815]	; 0xfffffcd1
   14e48:			; <UNDEFINED> instruction: 0xf88b44fc
   14e4c:	ldr	r3, [r3, r0]
   14e50:			; <UNDEFINED> instruction: 0x2120ab06
   14e54:	movwls	r2, #8704	; 0x2200
   14e58:	andne	lr, r0, #3358720	; 0x334000
   14e5c:	andcs	r4, r1, #72, 12	; 0x4800000
   14e60:			; <UNDEFINED> instruction: 0xf7ed2300
   14e64:	bls	1d0304 <strspn@plt+0x1cd78c>
   14e68:	cmple	r2, r0, lsl #20
   14e6c:	eoreq	pc, r0, r0, asr #3
   14e70:	mvnscc	pc, #79	; 0x4f
   14e74:	blt	6e5088 <strspn@plt+0x6e2510>
   14e78:	str	r9, [r9], fp, lsl #6
   14e7c:	strbmi	r4, [r1], -fp, asr #12
   14e80:	subcs	r4, r7, #48, 12	; 0x3000000
   14e84:	andlt	pc, r0, sp, asr #17
   14e88:			; <UNDEFINED> instruction: 0xf7ed465d
   14e8c:			; <UNDEFINED> instruction: 0xf8dfed9e
   14e90:	ldrbtmi	ip, [ip], #324	; 0x144
   14e94:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   14e98:	ldmdbmi	r0, {r0, r1, r4, r6, r9, sl, lr}^
   14e9c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   14ea0:	andscc	r2, r0, sp, lsr #5
   14ea4:	strls	r4, [r0, #-1145]	; 0xfffffb87
   14ea8:	stc	7, cr15, [lr, #948]	; 0x3b4
   14eac:	teqgt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   14eb0:			; <UNDEFINED> instruction: 0xf88b232f
   14eb4:	ldrbtmi	r3, [ip], #0
   14eb8:	stmdami	sl, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   14ebc:	stmdbmi	sl, {r0, r1, r3, r6, r9, sl, lr}^
   14ec0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   14ec4:	eorcc	r2, r8, r2, asr r2
   14ec8:	strls	r4, [r0, #-1145]	; 0xfffffb87
   14ecc:	ldcl	7, cr15, [ip, #-948]!	; 0xfffffc4c
   14ed0:			; <UNDEFINED> instruction: 0xc118f8df
   14ed4:			; <UNDEFINED> instruction: 0xe74f44fc
   14ed8:			; <UNDEFINED> instruction: 0xf04a4845
   14edc:	strbmi	r0, [r1], -r2, lsr #6
   14ee0:	ldrbtmi	r9, [r8], #-514	; 0xfffffdfe
   14ee4:	mulls	r0, r6, r2
   14ee8:			; <UNDEFINED> instruction: 0xf8cd4630
   14eec:	strcs	r9, [r0, #-4]
   14ef0:	ldc	7, cr15, [sl, #-948]	; 0xfffffc4c
   14ef4:	strbmi	r2, [r1], -r0, lsl #6
   14ef8:	ldrtmi	r9, [r0], -r0, lsl #6
   14efc:	addscs	r4, r8, #87031808	; 0x5300000
   14f00:	stcl	7, cr15, [r2, #-948]!	; 0xfffffc4c
   14f04:	ldrdgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   14f08:			; <UNDEFINED> instruction: 0xf88b232f
   14f0c:	ldrbtmi	r3, [ip], #0
   14f10:	ldmdami	r9!, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
   14f14:	msreq	CPSR_x, #74	; 0x4a
   14f18:	andls	r4, r2, #68157440	; 0x4100000
   14f1c:	addcs	r4, r9, #120, 8	; 0x78000000
   14f20:	ldrtmi	r9, [r0], -r0
   14f24:	andls	pc, r4, sp, asr #17
   14f28:	ldcl	7, cr15, [lr], #948	; 0x3b4
   14f2c:			; <UNDEFINED> instruction: 0x46414653
   14f30:	addcs	r4, fp, #48, 12	; 0x3000000
   14f34:			; <UNDEFINED> instruction: 0xf7ed9500
   14f38:			; <UNDEFINED> instruction: 0xf8dfed48
   14f3c:			; <UNDEFINED> instruction: 0x232fc0c0
   14f40:	andcc	pc, r0, fp, lsl #17
   14f44:			; <UNDEFINED> instruction: 0xe71744fc
   14f48:	strbmi	r4, [fp], -sp, lsr #16
   14f4c:	strcs	r4, [r1, #-2349]	; 0xfffff6d3
   14f50:	subscs	r4, r8, #120, 8	; 0x78000000
   14f54:	ldrbtmi	r3, [r9], #-40	; 0xffffffd8
   14f58:			; <UNDEFINED> instruction: 0xf7ed9500
   14f5c:			; <UNDEFINED> instruction: 0xf8dfed36
   14f60:	ldrbtmi	ip, [ip], #168	; 0xa8
   14f64:			; <UNDEFINED> instruction: 0xf7ede708
   14f68:	svclt	0x0000eb8e
   14f6c:	andeq	r9, r2, r4, lsr #4
   14f70:	andeq	r0, r0, r0, asr r2
   14f74:	andeq	r9, r2, r6, lsl r2
   14f78:	andeq	r0, r0, r8, asr #4
   14f7c:			; <UNDEFINED> instruction: 0x0000feb6
   14f80:	andeq	pc, r0, ip, lsr pc	; <UNPREDICTABLE>
   14f84:	andeq	pc, r0, ip, asr lr	; <UNPREDICTABLE>
   14f88:	andeq	pc, r0, lr, asr #27
   14f8c:	ldrdeq	sl, [r0], -r4
   14f90:	muleq	r0, r0, sp
   14f94:	andeq	pc, r0, r2, lsl #26
   14f98:	andeq	sl, r0, lr, lsl #26
   14f9c:	andeq	pc, r0, r4, lsr #25
   14fa0:			; <UNDEFINED> instruction: 0x0000fcb0
   14fa4:	andeq	sl, r0, lr, ror #24
   14fa8:	andeq	pc, r0, r4, asr #24
   14fac:	andeq	pc, r0, r8, asr #25
   14fb0:	muleq	r0, sl, ip
   14fb4:	andeq	r8, r2, lr, asr pc
   14fb8:	andeq	pc, r0, ip, ror #24
   14fbc:	ldrdeq	pc, [r0], -lr
   14fc0:	andeq	sl, r0, ip, ror #23
   14fc4:	andeq	pc, r0, r2, lsr ip	; <UNPREDICTABLE>
   14fc8:	andeq	pc, r0, r4, lsr #23
   14fcc:			; <UNDEFINED> instruction: 0x0000abb8
   14fd0:	muleq	r0, ip, fp
   14fd4:	andeq	sl, r0, r2, asr fp
   14fd8:	andeq	pc, r0, lr, lsr #23
   14fdc:	andeq	pc, r0, r0, lsr #22
   14fe0:	andeq	sl, r0, r6, lsr #22
   14fe4:	andeq	pc, r0, sl, lsl #23
   14fe8:	strdeq	pc, [r0], -ip
   14fec:	andeq	sl, r0, r8, lsl #22
   14ff0:	andeq	pc, r0, lr, lsr #22
   14ff4:	ldrdeq	sl, [r0], -r6
   14ff8:	andeq	pc, r0, r0, ror #21
   14ffc:	andeq	sl, r0, r0, lsr #21
   15000:	strdeq	pc, [r0], -ip
   15004:	andeq	pc, r0, lr, ror #20
   15008:	andeq	sl, r0, sl, ror sl
   1500c:			; <UNDEFINED> instruction: 0x460cb5f0
   15010:	strmi	r4, [r7], -sp, lsr #26
   15014:	addlt	r4, r3, sp, lsr #22
   15018:	pushmi	{r0, r2, r3, r4, r5, r6, sl, lr}
   1501c:	subcs	r4, r4, #2949120	; 0x2d0000
   15020:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   15024:	bvs	17a620c <strspn@plt+0x17a3694>
   15028:			; <UNDEFINED> instruction: 0xf7ed4633
   1502c:			; <UNDEFINED> instruction: 0x2c00eade
   15030:	blmi	a890fc <strspn@plt+0xa86584>
   15034:	blvs	fe76b3e8 <strspn@plt+0xfe768870>
   15038:	stmdbmi	r8!, {r0, r2, r3, r5, r8, r9, ip, sp, pc}
   1503c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15040:	b	fe3d2ffc <strspn@plt+0xfe3d0484>
   15044:			; <UNDEFINED> instruction: 0xf280fab0
   15048:			; <UNDEFINED> instruction: 0x46290952
   1504c:			; <UNDEFINED> instruction: 0xf7ed4620
   15050:	ldrtmi	lr, [r3], -sl, lsl #23
   15054:	stmdbmi	r2!, {r3, r4, r6, r8, ip, sp, pc}
   15058:	stmdami	r2!, {sl, sp}
   1505c:	ldrbtmi	r2, [r9], #-598	; 0xfffffdaa
   15060:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   15064:	ldc	7, cr15, [r0], #948	; 0x3b4
   15068:	andlt	r4, r3, r0, lsr #12
   1506c:	ldmdbmi	lr, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   15070:	ldmdami	lr, {r0, sl, sp}
   15074:	ldrbtmi	r2, [r9], #-596	; 0xfffffdac
   15078:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   1507c:	stc	7, cr15, [r4], #948	; 0x3b4
   15080:	andlt	r4, r3, r0, lsr #12
   15084:	stmdavc	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   15088:	tstle	r1, r2, lsr #22
   1508c:	blcs	8b3220 <strspn@plt+0x8b06a8>
   15090:	stmiavc	r3!, {r1, r2, r3, r8, ip, lr, pc}
   15094:	ldmdbmi	r6, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
   15098:	ldmdami	r6, {r0, sl, sp}
   1509c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   150a0:	ldrbtmi	r2, [r8], #-587	; 0xfffffdb5
   150a4:			; <UNDEFINED> instruction: 0xf7ed9400
   150a8:			; <UNDEFINED> instruction: 0x4620ec90
   150ac:	ldcllt	0, cr11, [r0, #12]!
   150b0:			; <UNDEFINED> instruction: 0x46384911
   150b4:	ldrbtmi	r4, [r9], #-3345	; 0xfffff2ef
   150b8:	b	14d3074 <strspn@plt+0x14d04fc>
   150bc:	blx	fec262b8 <strspn@plt+0xfec23740>
   150c0:	ldmdbeq	r2, {r7, r9, ip, sp, lr, pc}^
   150c4:	svclt	0x0000e7c1
   150c8:	strdeq	r8, [r2], -r0
   150cc:	andeq	r0, r0, r8, asr #4
   150d0:	andeq	pc, r0, r2, ror #20
   150d4:	strdeq	pc, [r0], -ip
   150d8:	muleq	r0, r4, r2
   150dc:	andeq	pc, r0, r2, ror sl	; <UNPREDICTABLE>
   150e0:	andeq	pc, r0, r6, lsr #20
   150e4:			; <UNDEFINED> instruction: 0x0000fabe
   150e8:	andeq	pc, r0, lr, lsl #20
   150ec:	andeq	pc, r0, r6, lsr #21
   150f0:	andeq	pc, r0, r6, ror #19
   150f4:	andeq	pc, r0, lr, ror sl	; <UNPREDICTABLE>
   150f8:	strdeq	pc, [r0], -sl
   150fc:	andeq	fp, r0, r0, asr #7
   15100:	ldrbmi	lr, [r0, sp, lsr #18]!
   15104:	cfmsuba32mi	mvax0, mvax4, mvfx8, mvfx12
   15108:	blmi	e41320 <strspn@plt+0xe3e7a8>
   1510c:	ldrbtmi	r4, [lr], #-1680	; 0xfffff970
   15110:			; <UNDEFINED> instruction: 0xf8df4d37
   15114:	addcs	sl, r4, #224	; 0xe0
   15118:	ldrbtmi	r5, [sp], #-2291	; 0xfffff70d
   1511c:	ldrcc	r4, [r4, #-1274]	; 0xfffffb06
   15120:	blx	fed26944 <strspn@plt+0xfed23dcc>
   15124:			; <UNDEFINED> instruction: 0xf8d3f484
   15128:	strtmi	r9, [r8], -r4, lsr #32
   1512c:	stmdbeq	r4!, {r0, r4, r6, r9, sl, lr}^
   15130:			; <UNDEFINED> instruction: 0xf7ed464b
   15134:	blmi	c4faa4 <strspn@plt+0xc4cf2c>
   15138:			; <UNDEFINED> instruction: 0xf8d358f3
   1513c:	vmovcs.32	d18[0], r6
   15140:	strcs	fp, [r0], -ip, lsl #30
   15144:	streq	pc, [r1], -r4
   15148:	teqle	r7, r0, lsl #28
   1514c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   15150:			; <UNDEFINED> instruction: 0xf7ed4638
   15154:	mcrrne	11, 0, lr, r2, cr14
   15158:	andls	r4, r3, r5, lsl #12
   1515c:	andcs	sp, r1, #21
   15160:	strtmi	r2, [r8], -r2, lsl #2
   15164:			; <UNDEFINED> instruction: 0xf7ed4616
   15168:	stmdami	r4!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
   1516c:	strbmi	r4, [fp], -r4, lsr #18
   15170:			; <UNDEFINED> instruction: 0xf8c84478
   15174:	andscc	r5, r4, r0
   15178:	addscs	r4, r8, #2030043136	; 0x79000000
   1517c:			; <UNDEFINED> instruction: 0xf7ed9600
   15180:	ldrtmi	lr, [r0], -r4, lsr #24
   15184:	pop	{r2, ip, sp, pc}
   15188:			; <UNDEFINED> instruction: 0xf7ed87f0
   1518c:	stmdavs	r1, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   15190:	stmdbcs	sp, {r1, r7, r9, sl, lr}
   15194:	strcs	fp, [r0], #-3860	; 0xfffff0ec
   15198:	streq	pc, [r1], #-4
   1519c:	ldmdami	r9, {r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}
   151a0:	mrsls	r2, (UNDEF: 16)
   151a4:	ldmdbmi	r8, {r0, r1, r3, r6, r9, sl, lr}
   151a8:	andscc	r4, r4, r8, ror r4
   151ac:	ldrbtmi	r2, [r9], #-660	; 0xfffffd6c
   151b0:	stc	7, cr15, [sl], {237}	; 0xed
   151b4:	andlt	r4, r4, r0, lsr r6
   151b8:			; <UNDEFINED> instruction: 0x87f0e8bd
   151bc:	strbmi	r2, [fp], -r1, lsl #4
   151c0:	ldrbmi	r9, [r1], -r0, lsl #4
   151c4:	addcs	r4, r8, #40, 12	; 0x2800000
   151c8:	bl	fffd3184 <strspn@plt+0xfffd060c>
   151cc:			; <UNDEFINED> instruction: 0x4638e7d9
   151d0:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
   151d4:	b	ff353190 <strspn@plt+0xff350618>
   151d8:	strmi	r1, [r5], -r3, asr #24
   151dc:	movwcs	sp, #53695	; 0xd1bf
   151e0:	andcc	pc, r0, sl, asr #17
   151e4:	svclt	0x0000e7db
   151e8:	strdeq	r8, [r2], -sl
   151ec:	andeq	r0, r0, r8, asr #4
   151f0:	andeq	pc, r0, r6, lsl #20
   151f4:	andeq	pc, r0, r8, ror #18
   151f8:	andeq	r0, r0, r8, ror #5
   151fc:			; <UNDEFINED> instruction: 0x0000f9b0
   15200:	andeq	pc, r0, ip, lsl #18
   15204:	andeq	pc, r0, r8, ror r9	; <UNPREDICTABLE>
   15208:	ldrdeq	pc, [r0], -r6
   1520c:	mvnsmi	lr, #737280	; 0xb4000
   15210:	ldcmi	0, cr11, [pc], {133}	; 0x85
   15214:	blmi	7e6a34 <strspn@plt+0x7e3ebc>
   15218:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   1521c:			; <UNDEFINED> instruction: 0xf8df4d1e
   15220:	rsbcs	r8, r0, #124	; 0x7c
   15224:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
   15228:	strcc	r4, [r0, #-1272]!	; 0xfffffb08
   1522c:	bvs	16e6c58 <strspn@plt+0x16e40e0>
   15230:	strbmi	r4, [r1], -r8, lsr #12
   15234:			; <UNDEFINED> instruction: 0xf7ed9303
   15238:			; <UNDEFINED> instruction: 0x1c73e9d8
   1523c:	andsle	r9, r2, r3, lsl #22
   15240:			; <UNDEFINED> instruction: 0x4631463a
   15244:			; <UNDEFINED> instruction: 0xf7ed2003
   15248:	blls	10fbb0 <strspn@plt+0x10d038>
   1524c:	rsbcs	r4, r3, #68157440	; 0x4100000
   15250:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   15254:	stmdbeq	r4!, {r3, r5, r9, sl, lr}^
   15258:			; <UNDEFINED> instruction: 0xf7ed9400
   1525c:			; <UNDEFINED> instruction: 0x4620ebb6
   15260:	pop	{r0, r2, ip, sp, pc}
   15264:			; <UNDEFINED> instruction: 0x463a83f0
   15268:	andcs	r4, r3, r9, asr #12
   1526c:			; <UNDEFINED> instruction: 0xf7ed9303
   15270:	blls	110360 <strspn@plt+0x10d7e8>
   15274:	rsbcs	r4, r4, #68157440	; 0x4100000
   15278:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   1527c:	stmdbeq	r4!, {r3, r5, r9, sl, lr}^
   15280:			; <UNDEFINED> instruction: 0xf7ed9400
   15284:	strtmi	lr, [r0], -r2, lsr #23
   15288:	pop	{r0, r2, ip, sp, pc}
   1528c:	svclt	0x000083f0
   15290:	andeq	r8, r2, lr, ror #21
   15294:	andeq	r0, r0, r8, asr #4
   15298:	strdeq	pc, [r0], -sl
   1529c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   152a0:	bmi	1da787c <strspn@plt+0x1da4d04>
   152a4:	svcmi	0x00f0e92d
   152a8:			; <UNDEFINED> instruction: 0xf5ad4479
   152ac:	ldclmi	13, cr5, [r4, #-528]!	; 0xfffffdf0
   152b0:	stmpl	sl, {r0, r7, ip, sp, pc}
   152b4:	orrpl	pc, r3, #54525952	; 0x3400000
   152b8:	ldmdavs	r2, {r1, r4, r5, r6, r9, sl, fp, lr}
   152bc:			; <UNDEFINED> instruction: 0xf04f61da
   152c0:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
   152c4:	blmi	1c21f3c <strspn@plt+0x1c1f3c4>
   152c8:	andhi	pc, r6, r5, asr r8	; <UNPREDICTABLE>
   152cc:	stmdbmi	pc!, {r1, r2, r3, r4, r7, r9, sp}^	; <UNPREDICTABLE>
   152d0:			; <UNDEFINED> instruction: 0x4604447b
   152d4:	eoreq	pc, r8, r3, lsl #2
   152d8:	ldrdvs	pc, [r4], -r8	; <UNPREDICTABLE>
   152dc:			; <UNDEFINED> instruction: 0x46334479
   152e0:	stmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   152e4:	stmiapl	pc!, {r1, r3, r5, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   152e8:	mcrrne	14, 11, r6, r2, cr8
   152ec:			; <UNDEFINED> instruction: 0xf7edd001
   152f0:	stclne	12, cr14, [r3], #-152	; 0xffffff68
   152f4:	blmi	1a093cc <strspn@plt+0x1a06854>
   152f8:			; <UNDEFINED> instruction: 0xf8d358eb
   152fc:	blcs	24144 <strspn@plt+0x215cc>
   15300:	stclmi	0, cr13, [r5, #-296]!	; 0xfffffed8
   15304:	bleq	1f51740 <strspn@plt+0x1f4ebc8>
   15308:			; <UNDEFINED> instruction: 0xa190f8df
   1530c:			; <UNDEFINED> instruction: 0xf8d8226f
   15310:	ldrbtmi	r8, [sp], #-36	; 0xffffffdc
   15314:	ldrcc	r4, [r4, #-1274]!	; 0xfffffb06
   15318:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1531c:	strbmi	r4, [r3], -r8, lsr #12
   15320:			; <UNDEFINED> instruction: 0xf7ed4651
   15324:	ldrbmi	lr, [r9], -r2, ror #18
   15328:	strtmi	r2, [r0], -r2, lsl #4
   1532c:	ldmdb	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15330:	eorsle	r2, r7, r2, lsl #16
   15334:	andcs	r2, r0, #0, 10
   15338:	strtmi	r2, [r0], -r0, lsl #6
   1533c:			; <UNDEFINED> instruction: 0xf7ed9500
   15340:	smlattcc	r1, lr, r9, lr
   15344:			; <UNDEFINED> instruction: 0xf1b0bf08
   15348:	strdle	r3, [r6], #-255	; 0xffffff01	; <UNPREDICTABLE>
   1534c:			; <UNDEFINED> instruction: 0x46434854
   15350:	rsbscs	r4, r9, #84, 18	; 0x150000
   15354:	strls	r4, [r0, #-1144]	; 0xfffffb88
   15358:	ldrbtmi	r3, [r9], #-52	; 0xffffffcc
   1535c:	bl	fef53318 <strspn@plt+0xfef507a0>
   15360:			; <UNDEFINED> instruction: 0x46334851
   15364:	sbccs	r4, r0, #1327104	; 0x144000
   15368:	sxtahvs	r4, ip, r8, ror #8
   1536c:	eorcc	r4, r8, r9, ror r4
   15370:	b	fd332c <strspn@plt+0xfd07b4>
   15374:	bmi	10678b4 <strspn@plt+0x1064d3c>
   15378:	orrpl	pc, r3, #54525952	; 0x3400000
   1537c:	tstcc	ip, #2030043136	; 0x79000000
   15380:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   15384:	subsmi	r6, r1, sl, lsl r8
   15388:	andeq	pc, r0, #79	; 0x4f
   1538c:			; <UNDEFINED> instruction: 0xf50dd143
   15390:	andlt	r5, r1, r4, lsl #27
   15394:	svchi	0x00f0e8bd
   15398:			; <UNDEFINED> instruction: 0xf04f4620
   1539c:			; <UNDEFINED> instruction: 0xf7ed34ff
   153a0:	ldrb	lr, [sp, lr, asr #23]
   153a4:	stccc	8, cr15, [r4], {25}
   153a8:	bicle	r2, r3, r3, lsr #22
   153ac:	mulcc	r1, fp, r8
   153b0:			; <UNDEFINED> instruction: 0xd1bf2b21
   153b4:	andcs	r2, r0, #0, 2
   153b8:	strtmi	r2, [r0], -r0, lsl #6
   153bc:			; <UNDEFINED> instruction: 0xf7ed9100
   153c0:	smlatbcc	r1, lr, r9, lr
   153c4:			; <UNDEFINED> instruction: 0xf1b0bf08
   153c8:	ldrshtle	r3, [pc], -pc
   153cc:	strbmi	r2, [r3], -r1, lsl #4
   153d0:	ldrbmi	r9, [r1], -r0, lsl #4
   153d4:	rsbscs	r4, r9, #40, 12	; 0x2800000
   153d8:	bl	1fd3394 <strspn@plt+0x1fd081c>
   153dc:			; <UNDEFINED> instruction: 0xf44f4d35
   153e0:	ldrmi	r5, [r9], -r0, lsl #7
   153e4:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
   153e8:	strls	r4, [r1], #-1624	; 0xfffff9a8
   153ec:			; <UNDEFINED> instruction: 0xf7ed9500
   153f0:	bge	1502f0 <strspn@plt+0x14d778>
   153f4:	andcs	r4, r3, r9, asr r6
   153f8:	bl	1d533b4 <strspn@plt+0x1d5083c>
   153fc:	bicle	r2, fp, r0, lsl #16
   15400:	strtmi	r2, [r0], -r1, lsl #2
   15404:	b	ff9d33c0 <strspn@plt+0xff9d0848>
   15408:			; <UNDEFINED> instruction: 0xf0202102
   1540c:	strtmi	r0, [r0], -r1, lsl #4
   15410:	b	ff8533cc <strspn@plt+0xff850854>
   15414:			; <UNDEFINED> instruction: 0xf7ede7a4
   15418:	stmdami	r7!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   1541c:	teqeq	r2, #72	; 0x48	; <UNPREDICTABLE>
   15420:	rsbscs	r4, r6, #622592	; 0x98000
   15424:			; <UNDEFINED> instruction: 0xc098f8df
   15428:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1542c:	ldrbtmi	r3, [ip], #52	; 0x34
   15430:	andgt	pc, r0, sp, asr #17
   15434:	smlabteq	r2, sp, r9, lr
   15438:	b	1dd33f4 <strspn@plt+0x1dd087c>
   1543c:	ldrdeq	lr, [r2, -sp]
   15440:	rsbscs	r4, r9, #70254592	; 0x4300000
   15444:			; <UNDEFINED> instruction: 0xf7ed9500
   15448:	str	lr, [r9, r8, asr #22]
   1544c:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15450:	teqeq	r2, #72	; 0x48	; <UNPREDICTABLE>
   15454:			; <UNDEFINED> instruction: 0x46284651
   15458:	rsbscs	r4, r6, #252, 8	; 0xfc000000
   1545c:	andgt	pc, r0, sp, asr #17
   15460:	b	18d341c <strspn@plt+0x18d08a4>
   15464:	strbmi	r4, [r3], -r8, lsr #12
   15468:	ldrbmi	r2, [r1], -r1, lsl #10
   1546c:	strls	r2, [r0, #-633]	; 0xfffffd87
   15470:	bl	cd342c <strspn@plt+0xcd08b4>
   15474:	svclt	0x0000e7b2
   15478:	andeq	r8, r2, r0, ror #20
   1547c:	andeq	r0, r0, r0, asr r2
   15480:	andeq	r8, r2, r6, asr #20
   15484:	andeq	r0, r0, r8, asr #4
   15488:	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
   1548c:	andeq	pc, r0, r8, lsr #15
   15490:	muleq	r0, r4, r2
   15494:	andeq	r0, r0, r8, ror #5
   15498:	andeq	pc, r0, lr, lsl #16
   1549c:	andeq	pc, r0, r0, ror r7	; <UNPREDICTABLE>
   154a0:	andeq	pc, r0, ip, asr #15
   154a4:	andeq	pc, r0, sl, lsr #14
   154a8:			; <UNDEFINED> instruction: 0x0000f7b8
   154ac:	andeq	pc, r0, r8, lsl r7	; <UNPREDICTABLE>
   154b0:	andeq	r8, r2, ip, lsl #19
   154b4:	ldrdeq	pc, [r0], -r6
   154b8:	strdeq	pc, [r0], -r8
   154bc:	andeq	pc, r0, sl, asr r6	; <UNPREDICTABLE>
   154c0:	muleq	r0, sl, r6
   154c4:	andeq	pc, r0, r0, ror r6	; <UNPREDICTABLE>
   154c8:	svcmi	0x00f0e92d
   154cc:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   154d0:	svcmi	0x00998b02
   154d4:	ldrbtmi	r4, [pc], #-3737	; 154dc <strspn@plt+0x12964>
   154d8:	rsblt	pc, r4, #14614528	; 0xdf0000
   154dc:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
   154e0:	umulllt	r4, r7, r8, fp
   154e4:	cfstrsge	mvf4, [lr], {251}	; 0xfb
   154e8:	strpl	pc, [r4, #1293]	; 0x50d
   154ec:	ldrcc	r9, [r4, #-1030]	; 0xfffffbfa
   154f0:			; <UNDEFINED> instruction: 0xf04f59be
   154f4:			; <UNDEFINED> instruction: 0xf8df37ff
   154f8:			; <UNDEFINED> instruction: 0x46148250
   154fc:	eorvs	r6, lr, r6, lsr r8
   15500:	streq	pc, [r0], -pc, asr #32
   15504:	ldcmi	7, cr9, [r1, #36]	; 0x24
   15508:			; <UNDEFINED> instruction: 0xf85b44f8
   1550c:	strmi	r3, [r6], -r3
   15510:			; <UNDEFINED> instruction: 0x4641447d
   15514:	sbccs	r3, pc, #64, 10	; 0x10000000
   15518:			; <UNDEFINED> instruction: 0x46286a5b
   1551c:	bcc	fe450d44 <strspn@plt+0xfe44e1cc>
   15520:	stmda	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15524:			; <UNDEFINED> instruction: 0xf7ed4630
   15528:	pkhbtmi	lr, r2, r8, lsl #18
   1552c:			; <UNDEFINED> instruction: 0xf0002800
   15530:	mcr	0, 0, r8, cr8, cr6, {5}
   15534:			; <UNDEFINED> instruction: 0xac254a10
   15538:	vst1.8	{d20-d22}, [pc :256], r1
   1553c:	strtmi	r5, [r0], -r0, lsl #5
   15540:	ldm	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15544:	svcpl	0x0080f5b0
   15548:	adcshi	pc, r3, r0, lsl #1
   1554c:	strls	r9, [r5, -r6, lsl #22]
   15550:	ldreq	pc, [r4, #-419]	; 0xfffffe5d
   15554:			; <UNDEFINED> instruction: 0xf7ed4650
   15558:	strmi	lr, [r6], -r0, lsl #21
   1555c:			; <UNDEFINED> instruction: 0xf0002800
   15560:	stmdavs	r8!, {r1, r2, r7, pc}
   15564:	andle	r1, r3, r2, asr #24
   15568:	b	ffa53524 <strspn@plt+0xffa509ac>
   1556c:	eorvs	r9, fp, r5, lsl #22
   15570:	tsteq	r3, r6, lsl #2	; <UNPREDICTABLE>
   15574:	addpl	pc, r0, #1325400064	; 0x4f000000
   15578:			; <UNDEFINED> instruction: 0xf04f4620
   1557c:	mrsls	r0, LR_abt
   15580:	andcc	pc, r9, r4, lsl #16
   15584:	b	1153540 <strspn@plt+0x11509c8>
   15588:	svcpl	0x0080f5b0
   1558c:	blmi	1c4a11c <strspn@plt+0x1c475a4>
   15590:			; <UNDEFINED> instruction: 0xf85b9904
   15594:	blvs	ff6215a8 <strspn@plt+0xff61ea30>
   15598:	movwls	r4, #17951	; 0x461f
   1559c:	svc	0x00e0f7ec
   155a0:	bicsle	r2, r7, r0, lsl #16
   155a4:	bne	450e0c <strspn@plt+0x44e294>
   155a8:	strtmi	r4, [r0], -sl, lsr #12
   155ac:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   155b0:	sbcle	r2, pc, r0, lsl #16
   155b4:	stmdavs	r8!, {r1, r2, r8, fp, ip, pc}
   155b8:	ldreq	pc, [r0], -r1, lsr #3
   155bc:	ldrtmi	r4, [r2], -r1, lsr #12
   155c0:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   155c4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   155c8:	ldmvs	sl!, {r2, r6, r7, ip, lr, pc}^
   155cc:	ldmib	r2, {r1, r3, r4, r5, r6, r8, ip, sp, pc}^
   155d0:	ldmib	r6, {r8}^
   155d4:	strbmi	r7, [r1, #-2048]	; 0xfffff800
   155d8:	adcsmi	fp, r8, #8, 30
   155dc:	ldmib	r2, {r1, r3, r4, r5, r7, r8, ip, lr, pc}^
   155e0:	ldmib	r6, {r3, r4, r8}^
   155e4:	adcsmi	r6, r9, #24, 14	; 0x600000
   155e8:	adcsmi	fp, r0, #8, 30
   155ec:	mrc	1, 0, sp, cr8, cr2, {5}
   155f0:	teqlt	sl, r0, lsl sl
   155f4:	strtmi	r6, [r1], -r8, lsr #16
   155f8:			; <UNDEFINED> instruction: 0xf0009307
   155fc:	blls	214b48 <strspn@plt+0x211fd0>
   15600:	adcle	r2, r7, r0, lsl #16
   15604:	ldrmi	r9, [lr], -r4, lsl #26
   15608:			; <UNDEFINED> instruction: 0xf7ec6c28
   1560c:	strtmi	lr, [r0], -r8, ror #31
   15610:	stmda	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15614:	stmdacs	r0, {r3, r5, sl, sp, lr}
   15618:			; <UNDEFINED> instruction: 0x4650d05a
   1561c:	b	fe5535d8 <strspn@plt+0xfe550a60>
   15620:			; <UNDEFINED> instruction: 0xf8539b06
   15624:			; <UNDEFINED> instruction: 0xf7ff0c14
   15628:	stmdami	sl, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   1562c:	andcs	r4, r1, #1212416	; 0x128000
   15630:	andls	r4, r0, #120, 8	; 0x78000000
   15634:	bcc	fe450e9c <strspn@plt+0xfe44e324>
   15638:	ldrbtmi	r3, [r9], #-64	; 0xffffffc0
   1563c:	andne	pc, r3, #64, 4
   15640:	stmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15644:			; <UNDEFINED> instruction: 0xf50d4945
   15648:	bmi	f2a460 <strspn@plt+0xf278e8>
   1564c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   15650:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   15654:	subsmi	r6, r1, sl, lsl r8
   15658:	andeq	pc, r0, #79	; 0x4f
   1565c:			; <UNDEFINED> instruction: 0x4630d136
   15660:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
   15664:	ldc	0, cr11, [sp], #28
   15668:	pop	{r1, r8, r9, fp, pc}
   1566c:	usub8mi	r8, r0, r0
   15670:	b	1ad362c <strspn@plt+0x1ad0ab4>
   15674:			; <UNDEFINED> instruction: 0xf8539b06
   15678:	mcrrne	12, 1, r0, r3, cr4
   1567c:			; <UNDEFINED> instruction: 0xf7edd001
   15680:	ldmdami	r7!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   15684:	ldmdbmi	r7!, {r9, sl, sp}
   15688:	andne	pc, r7, #64, 4
   1568c:	mrc	4, 0, r4, cr8, cr8, {3}
   15690:	umaalcc	r3, r0, r0, sl
   15694:			; <UNDEFINED> instruction: 0x96004479
   15698:	ldmib	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1569c:	ldrdls	lr, [r0], -r2
   156a0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx1
   156a4:			; <UNDEFINED> instruction: 0x46283a90
   156a8:			; <UNDEFINED> instruction: 0x465622d6
   156ac:	stmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   156b0:	ldrbmi	lr, [r0], -r8, asr #15
   156b4:			; <UNDEFINED> instruction: 0xf7ed2600
   156b8:	vnmla.f32	s28, s16, s16
   156bc:			; <UNDEFINED> instruction: 0x46413a90
   156c0:	sbcscs	r4, sl, #40, 12	; 0x2800000
   156c4:			; <UNDEFINED> instruction: 0xf7ed9600
   156c8:	ldr	lr, [fp, r0, lsl #19]!
   156cc:	svc	0x00daf7ec
   156d0:			; <UNDEFINED> instruction: 0x4c264b25
   156d4:	movwls	r4, #21627	; 0x547b
   156d8:			; <UNDEFINED> instruction: 0x4619447c
   156dc:	strbcc	r4, [r0], #-2852	; 0xfffff4dc
   156e0:	movwls	r4, #17531	; 0x447b
   156e4:			; <UNDEFINED> instruction: 0xf7ec4618
   156e8:	blmi	8d1390 <strspn@plt+0x8ce818>
   156ec:	movwls	r4, #29819	; 0x747b
   156f0:			; <UNDEFINED> instruction: 0x46054619
   156f4:			; <UNDEFINED> instruction: 0xf7ec9804
   156f8:	cdp	15, 1, cr14, cr8, cr0, {1}
   156fc:	ldmdbmi	lr, {r4, r7, r9, fp, ip, sp}
   15700:	strls	r2, [r0, #-760]	; 0xfffffd08
   15704:			; <UNDEFINED> instruction: 0xf0434479
   15708:	stmib	sp, {r0, r1, r5, r8, r9}^
   1570c:	strtmi	r4, [r0], -r1
   15710:	stmdb	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15714:	ldrdeq	lr, [r4, -sp]
   15718:	svc	0x000ef7ec
   1571c:	strmi	r9, [r5], -r7, lsl #18
   15720:			; <UNDEFINED> instruction: 0xf7ec9804
   15724:	strtmi	lr, [r1], -sl, lsl #30
   15728:	strtmi	r4, [r8], -r2, lsl #12
   1572c:	svc	0x007af7ec
   15730:			; <UNDEFINED> instruction: 0xf7ed4650
   15734:	ldr	lr, [sp, sl, lsl #20]
   15738:	andeq	r8, r2, r2, lsr r8
   1573c:	andeq	r0, r0, r0, asr r2
   15740:	andeq	r8, r2, r4, lsr #16
   15744:	andeq	r0, r0, r8, asr #4
   15748:	andeq	pc, r0, ip, ror r5	; <UNPREDICTABLE>
   1574c:	andeq	pc, r0, r0, lsl r6	; <UNPREDICTABLE>
   15750:	muleq	r0, r4, r2
   15754:	strdeq	pc, [r0], -r0
   15758:	andeq	pc, r0, sl, asr #8
   1575c:			; <UNDEFINED> instruction: 0x000286ba
   15760:	muleq	r0, r4, r4
   15764:	strdeq	pc, [r0], -r0
   15768:	andeq	r9, r0, r8, lsr #27
   1576c:	andeq	pc, r0, r8, asr #8
   15770:	andeq	fp, r0, r8, asr #24
   15774:	andeq	r9, r0, r4, ror r8
   15778:	andeq	pc, r0, r0, lsl #7
   1577c:	svcmi	0x00f0e92d
   15780:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   15784:	strmi	r8, [fp], r2, lsl #22
   15788:	stmdami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1578c:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   15790:			; <UNDEFINED> instruction: 0xf8df447c
   15794:	adcslt	r7, r3, r0, asr #16
   15798:	ldmdals	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1579c:	ldrbtmi	r5, [pc], #-2275	; 157a4 <strspn@plt+0x12c2c>
   157a0:	ldmdahi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   157a4:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   157a8:			; <UNDEFINED> instruction: 0xf04f9331
   157ac:			; <UNDEFINED> instruction: 0xf8df0300
   157b0:	ldrbtmi	r3, [r8], #2096	; 0x830
   157b4:			; <UNDEFINED> instruction: 0xf1084649
   157b8:	ldmpl	ip!, {r2, r4, r6}^
   157bc:	vst1.8	{d20-d22}, [pc :64], r3
   157c0:	movwls	r7, #37628	; 0x92fc
   157c4:	bvs	193a7ec <strspn@plt+0x1937c74>
   157c8:			; <UNDEFINED> instruction: 0xf7ec4623
   157cc:	stmdavc	lr!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
   157d0:	rsble	r2, sl, pc, lsr #28
   157d4:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   157d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   157dc:			; <UNDEFINED> instruction: 0xf7ec9108
   157e0:			; <UNDEFINED> instruction: 0xf8dfeec0
   157e4:			; <UNDEFINED> instruction: 0xf8573804
   157e8:			; <UNDEFINED> instruction: 0xf8daa003
   157ec:			; <UNDEFINED> instruction: 0x46067034
   157f0:	suble	r2, ip, r0, lsl #16
   157f4:			; <UNDEFINED> instruction: 0xf8da2600
   157f8:			; <UNDEFINED> instruction: 0xf0442038
   157fc:	bcs	164a4 <strspn@plt+0x1392c>
   15800:	sbchi	pc, r3, r0
   15804:	ubfx	pc, pc, #17, #5
   15808:			; <UNDEFINED> instruction: 0xf1bb44fe
   1580c:			; <UNDEFINED> instruction: 0xf0000f00
   15810:			; <UNDEFINED> instruction: 0xf8df80b7
   15814:	ldrbtmi	r8, [r8], #2012	; 0x7dc
   15818:			; <UNDEFINED> instruction: 0xf0402e00
   1581c:			; <UNDEFINED> instruction: 0xf8df80ad
   15820:	ldrbtmi	ip, [ip], #2004	; 0x7d4
   15824:			; <UNDEFINED> instruction: 0x07d0f8df
   15828:	andsgt	pc, ip, sp, asr #17
   1582c:			; <UNDEFINED> instruction: 0x17ccf8df
   15830:			; <UNDEFINED> instruction: 0xf8df4478
   15834:	subscc	ip, r4, ip, asr #15
   15838:	andls	r4, r3, #2030043136	; 0x79000000
   1583c:	vst3.<illegal width 64>	{d20-d22}, [pc :256], ip
   15840:	stmib	sp, {r1, r2, r9, ip, sp, lr}^
   15844:			; <UNDEFINED> instruction: 0xf8cd7e01
   15848:	stmib	sp, {lr, pc}^
   1584c:	strls	r8, [r4, #-2821]	; 0xfffff4fb
   15850:	tstls	r8, r9
   15854:	stmda	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15858:	vmax.s8	d20, d0, d19
   1585c:	ldmib	sp, {r0, r2, r3, r4, r9, sp}^
   15860:	strls	r1, [r0], -r8
   15864:	ldm	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15868:			; <UNDEFINED> instruction: 0x2798f8df
   1586c:			; <UNDEFINED> instruction: 0x3760f8df
   15870:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15874:	blls	c6f8e4 <strspn@plt+0xc6cd6c>
   15878:			; <UNDEFINED> instruction: 0xf04f405a
   1587c:			; <UNDEFINED> instruction: 0xf0400300
   15880:			; <UNDEFINED> instruction: 0x4630837c
   15884:	ldc	0, cr11, [sp], #204	; 0xcc
   15888:	pop	{r1, r8, r9, fp, pc}
   1588c:	stmdbls	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15890:			; <UNDEFINED> instruction: 0xf7ec4638
   15894:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   15898:	ldrbmi	sp, [r9], -sp, lsr #3
   1589c:			; <UNDEFINED> instruction: 0xf7ff4628
   158a0:			; <UNDEFINED> instruction: 0xf8dafbb5
   158a4:			; <UNDEFINED> instruction: 0x46067034
   158a8:			; <UNDEFINED> instruction: 0xf8dfe7a5
   158ac:			; <UNDEFINED> instruction: 0x4628a75c
   158b0:			; <UNDEFINED> instruction: 0x465144fa
   158b4:	ldm	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   158b8:	bvs	16bc4e0 <strspn@plt+0x16b9968>
   158bc:	bcs	fe4510e4 <strspn@plt+0xfe44e56c>
   158c0:			; <UNDEFINED> instruction: 0xf0002800
   158c4:			; <UNDEFINED> instruction: 0xf8df8111
   158c8:	ldmpl	fp!, {r2, r6, r8, r9, sl, ip, sp}^
   158cc:	ubfxcc	pc, r3, #17, #21
   158d0:	subsle	r2, pc, r0, lsl #22
   158d4:	stmdaeq	r4!, {r3, r8, ip, sp, lr, pc}^
   158d8:			; <UNDEFINED> instruction: 0x46494613
   158dc:	addvc	pc, r8, #1325400064	; 0x4f000000
   158e0:			; <UNDEFINED> instruction: 0xf04f4640
   158e4:			; <UNDEFINED> instruction: 0x960d36ff
   158e8:	cdp	7, 7, cr15, cr14, cr12, {7}
   158ec:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   158f0:	strtmi	r2, [r8], -r1, lsl #4
   158f4:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   158f8:	ldrsbtne	pc, [r4], -sl	; <UNPREDICTABLE>
   158fc:	svc	0x0032f7ec
   15900:			; <UNDEFINED> instruction: 0xf0402800
   15904:			; <UNDEFINED> instruction: 0x465980d1
   15908:			; <UNDEFINED> instruction: 0xf7ff4628
   1590c:			; <UNDEFINED> instruction: 0x4606fb7f
   15910:			; <UNDEFINED> instruction: 0xf0002800
   15914:	svcls	0x0009816c
   15918:			; <UNDEFINED> instruction: 0xf8daaa0d
   1591c:			; <UNDEFINED> instruction: 0x46390034
   15920:	blx	ffbd3926 <strspn@plt+0xffbd0dae>
   15924:			; <UNDEFINED> instruction: 0xf0002800
   15928:			; <UNDEFINED> instruction: 0xf8da81da
   1592c:	bge	599a04 <strspn@plt+0x596e8c>
   15930:			; <UNDEFINED> instruction: 0xf7ff980d
   15934:	strmi	pc, [r6], -fp, ror #24
   15938:			; <UNDEFINED> instruction: 0xf0002800
   1593c:	stmdals	sp, {r4, r6, r7, r8, pc}
   15940:			; <UNDEFINED> instruction: 0xf8dab147
   15944:			; <UNDEFINED> instruction: 0x463a1034
   15948:	blx	fead1952 <strspn@plt+0xfeacedda>
   1594c:			; <UNDEFINED> instruction: 0xf0002800
   15950:	stmdals	sp, {r1, r2, r6, r7, r8, pc}
   15954:	stc2	7, cr15, [r4], #1020	; 0x3fc
   15958:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1595c:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   15960:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   15964:	cdp	2, 1, cr9, cr8, cr0, {0}
   15968:	mlscc	r4, r0, sl, r3
   1596c:	vqshl.s8	q10, <illegal reg q12.5>, q0
   15970:			; <UNDEFINED> instruction: 0xf7ed1227
   15974:	adc	lr, r1, sl, lsr #16
   15978:			; <UNDEFINED> instruction: 0xc69cf8df
   1597c:	smmlsr	r1, ip, r4, r4
   15980:			; <UNDEFINED> instruction: 0xb698f8df
   15984:			; <UNDEFINED> instruction: 0x46d844fb
   15988:			; <UNDEFINED> instruction: 0xf8dfe746
   1598c:	ldrbtmi	lr, [lr], #1684	; 0x694
   15990:			; <UNDEFINED> instruction: 0xe73a4672
   15994:	ldmdaeq	ip!, {r3, r8, ip, sp, lr, pc}^
   15998:			; <UNDEFINED> instruction: 0x46494613
   1599c:	addsvc	pc, lr, #1325400064	; 0x4f000000
   159a0:			; <UNDEFINED> instruction: 0xf04f4640
   159a4:			; <UNDEFINED> instruction: 0xf8cd3cff
   159a8:			; <UNDEFINED> instruction: 0xf7ecc030
   159ac:			; <UNDEFINED> instruction: 0x4628ee1e
   159b0:	svc	0x0072f7ec
   159b4:			; <UNDEFINED> instruction: 0xf8104428
   159b8:	blcs	be49c4 <strspn@plt+0xbe1e4c>
   159bc:	ldrtmi	sp, [r1], -pc
   159c0:			; <UNDEFINED> instruction: 0xf7ed4628
   159c4:	cmplt	r0, r0, lsr #16
   159c8:	ldrbmi	r1, [r1], -r3, asr #24
   159cc:	ldrmi	r9, [r8], -r8, lsl #6
   159d0:	stmda	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   159d4:	strmi	r9, [r6], -r8, lsl #22
   159d8:			; <UNDEFINED> instruction: 0xf0002800
   159dc:			; <UNDEFINED> instruction: 0xf8df81fc
   159e0:			; <UNDEFINED> instruction: 0xf8573608
   159e4:	svcge	0x000da003
   159e8:	mrscs	r2, R12_usr
   159ec:	ldrtmi	r4, [fp], -r8, lsr #12
   159f0:	svc	0x003af7ec
   159f4:	cmnle	r4, r0, lsl #16
   159f8:	blcs	3c634 <strspn@plt+0x39abc>
   159fc:			; <UNDEFINED> instruction: 0xf8dad061
   15a00:			; <UNDEFINED> instruction: 0xf8dd3034
   15a04:	ldmdavc	fp, {r3, r4, r5, pc}
   15a08:	ldrdvs	pc, [r0], -r8
   15a0c:			; <UNDEFINED> instruction: 0xf0002b2f
   15a10:	mcrcs	0, 0, r8, cr0, cr8, {7}
   15a14:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   15a18:	vmla.f64	d10, d8, d12
   15a1c:	strls	r7, [r8, #-2576]	; 0xfffff5f0
   15a20:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   15a24:	ldrmi	r9, [pc], -r9, lsl #26
   15a28:	eorlt	pc, r8, sp, asr #17
   15a2c:			; <UNDEFINED> instruction: 0xf8dae023
   15a30:			; <UNDEFINED> instruction: 0xf7ec003c
   15a34:	stmiblt	r8, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
   15a38:			; <UNDEFINED> instruction: 0x4629463a
   15a3c:			; <UNDEFINED> instruction: 0xf7ff4630
   15a40:	orrslt	pc, r8, pc, asr fp	; <UNPREDICTABLE>
   15a44:	bge	5bba7c <strspn@plt+0x5b8f04>
   15a48:			; <UNDEFINED> instruction: 0xf7ff4631
   15a4c:	ldrdlt	pc, [r8, #-191]!	; 0xffffff41
   15a50:	ldrdcc	pc, [ip], -sl
   15a54:			; <UNDEFINED> instruction: 0xf0002b00
   15a58:	ldmib	r3, {r1, r5, r9, pc}^
   15a5c:	ldmib	sp, {r8}^
   15a60:	strbmi	fp, [r1, #-3094]!	; 0xfffff3ea
   15a64:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   15a68:	andshi	pc, r0, #0
   15a6c:	svcvs	0x0004f858
   15a70:			; <UNDEFINED> instruction: 0xf0002e00
   15a74:	stmdals	ip, {r0, r1, r2, r4, r5, r6, r9, pc}
   15a78:	andle	r1, r3, r1, asr #24
   15a7c:	ldmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a80:	eorsls	pc, r0, sp, asr #17
   15a84:			; <UNDEFINED> instruction: 0xf7ec4630
   15a88:	ldmdane	r3!, {r3, r8, r9, sl, fp, sp, lr, pc}
   15a8c:	stccc	8, cr15, [r1], {19}
   15a90:			; <UNDEFINED> instruction: 0xf0002b2f
   15a94:	smlawbcs	pc, r6, r1, r8	; <UNPREDICTABLE>
   15a98:			; <UNDEFINED> instruction: 0xf7ec4630
   15a9c:	mcrrne	15, 11, lr, r1, cr4
   15aa0:	bicle	r2, r4, r0, lsl #16
   15aa4:			; <UNDEFINED> instruction: 0xe7c24631
   15aa8:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   15aac:			; <UNDEFINED> instruction: 0x46493a90
   15ab0:	vst1.16	{d20-d22}, [pc], r0
   15ab4:	strls	r7, [r0], -sp, lsl #5
   15ab8:	svc	0x0086f7ec
   15abc:	ldrsbtvc	pc, [r4], -sl	; <UNPREDICTABLE>
   15ac0:			; <UNDEFINED> instruction: 0x4638e699
   15ac4:			; <UNDEFINED> instruction: 0xf7ec2600
   15ac8:			; <UNDEFINED> instruction: 0xf8dfefb0
   15acc:			; <UNDEFINED> instruction: 0xf8df0558
   15ad0:	vst3.16	{d17,d19,d21}, [pc :64], r8
   15ad4:	ldrbtmi	r7, [r8], #-682	; 0xfffffd56
   15ad8:	bcc	fe451340 <strspn@plt+0xfe44e7c8>
   15adc:	ldrbtmi	r3, [r9], #-124	; 0xffffff84
   15ae0:			; <UNDEFINED> instruction: 0xf7ec9600
   15ae4:			; <UNDEFINED> instruction: 0xe7e9ef72
   15ae8:	ldmeq	r4, {r3, r8, ip, sp, lr, pc}
   15aec:			; <UNDEFINED> instruction: 0x46494613
   15af0:	sbcsvc	pc, sp, #1325400064	; 0x4f000000
   15af4:			; <UNDEFINED> instruction: 0xf04f4640
   15af8:			; <UNDEFINED> instruction: 0xf8cd3cff
   15afc:			; <UNDEFINED> instruction: 0xf7ecc034
   15b00:			; <UNDEFINED> instruction: 0x4628ed74
   15b04:	cdp	7, 12, cr15, cr8, cr12, {7}
   15b08:			; <UNDEFINED> instruction: 0xf813182b
   15b0c:	blcs	be4b18 <strspn@plt+0xbe1fa0>
   15b10:	andshi	pc, r5, #0
   15b14:			; <UNDEFINED> instruction: 0x46284631
   15b18:	svc	0x0074f7ec
   15b1c:	stmdacs	r0, {r0, r6, sl, fp, ip}
   15b20:			; <UNDEFINED> instruction: 0x81b2f000
   15b24:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   15b28:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   15b2c:	ldrsbteq	pc, [ip], -sl	; <UNPREDICTABLE>
   15b30:	ldc	7, cr15, [r6, #-944]	; 0xfffffc50
   15b34:			; <UNDEFINED> instruction: 0xf0402800
   15b38:	stmdbls	r9, {r4, r7, r8, pc}
   15b3c:	strtmi	sl, [r8], -sp, lsl #20
   15b40:	blx	ff7d3b44 <strspn@plt+0xff7d0fcc>
   15b44:			; <UNDEFINED> instruction: 0xf0002800
   15b48:			; <UNDEFINED> instruction: 0xf8da8113
   15b4c:	blcs	21b84 <strspn@plt+0x1f00c>
   15b50:	orrshi	pc, r1, r0
   15b54:	bge	5bbb90 <strspn@plt+0x5b9018>
   15b58:			; <UNDEFINED> instruction: 0xf7ff4629
   15b5c:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   15b60:	orrhi	pc, r9, r0
   15b64:	ldrdvs	pc, [ip], -sl
   15b68:	tstcs	r6, #3620864	; 0x374000
   15b6c:	ldrdeq	lr, [r0, -r6]
   15b70:	svclt	0x00084299
   15b74:			; <UNDEFINED> instruction: 0xf0404290
   15b78:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, pc}^
   15b7c:	ldmib	sp, {r3, r4, r8}^
   15b80:	addsmi	r2, r9, #-1207959552	; 0xb8000000
   15b84:	addsmi	fp, r0, #8, 30
   15b88:	rscshi	pc, r2, r0, asr #32
   15b8c:			; <UNDEFINED> instruction: 0x46284659
   15b90:	blx	f53b94 <strspn@plt+0xf5101c>
   15b94:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15b98:	rschi	pc, sl, r0
   15b9c:	teqlt	fp, r9, lsl #22
   15ba0:	strtmi	r9, [r9], -r9, lsl #20
   15ba4:			; <UNDEFINED> instruction: 0xf000980d
   15ba8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   15bac:	rschi	pc, r0, r0
   15bb0:	ldrdeq	pc, [r0], #-138	; 0xffffff76
   15bb4:	ldc	7, cr15, [r2, #-944]	; 0xfffffc50
   15bb8:			; <UNDEFINED> instruction: 0xf7ec4628
   15bbc:			; <UNDEFINED> instruction: 0xf8caed58
   15bc0:	stmdacs	r0, {r6}
   15bc4:	adchi	pc, r1, r0
   15bc8:			; <UNDEFINED> instruction: 0xf7ff980d
   15bcc:			; <UNDEFINED> instruction: 0xf8dffb69
   15bd0:			; <UNDEFINED> instruction: 0xf8df045c
   15bd4:	andcs	r1, r1, #92, 8	; 0x5c000000
   15bd8:	andls	r4, r0, #120, 8	; 0x78000000
   15bdc:	bcc	fe451444 <strspn@plt+0xfe44e8cc>
   15be0:	ldrbtmi	r3, [r9], #-148	; 0xffffff6c
   15be4:	rscne	pc, r9, #64, 4
   15be8:	cdp	7, 14, cr15, cr14, cr12, {7}
   15bec:	andls	lr, r0, r6, ror #14
   15bf0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx9
   15bf4:			; <UNDEFINED> instruction: 0x46403a90
   15bf8:	eorne	pc, pc, #64, 4
   15bfc:	cdp	7, 14, cr15, cr4, cr12, {7}
   15c00:	mcrcs	7, 0, lr, cr0, cr12, {2}
   15c04:	blge	5c9d60 <strspn@plt+0x5c71e8>
   15c08:	cfstr32ls	mvfx9, [r9, #-32]	; 0xffffffe0
   15c0c:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   15c10:	bmi	451438 <strspn@plt+0x44e8c0>
   15c14:	andls	r4, fp, ip, lsl r6
   15c18:	eorlt	pc, r8, sp, asr #17
   15c1c:	mcrrne	8, 0, r9, r3, cr12
   15c20:			; <UNDEFINED> instruction: 0xf7ecd004
   15c24:			; <UNDEFINED> instruction: 0xf04fef8c
   15c28:	movwls	r3, #50175	; 0xc3ff
   15c2c:	ldrsbtne	pc, [r4], -sl	; <UNPREDICTABLE>
   15c30:			; <UNDEFINED> instruction: 0xf7ec4630
   15c34:	bllt	fe050e94 <strspn@plt+0xfe04e31c>
   15c38:	strtmi	r4, [r9], -sl, asr #12
   15c3c:			; <UNDEFINED> instruction: 0xf7ff4630
   15c40:	cmplt	r0, #389120	; 0x5f000	; <UNPREDICTABLE>
   15c44:	strtmi	r9, [r2], -ip, lsl #16
   15c48:			; <UNDEFINED> instruction: 0xf7ff4631
   15c4c:	pkhtbmi	pc, r3, pc, asr #21	; <UNPREDICTABLE>
   15c50:			; <UNDEFINED> instruction: 0xf8dab318
   15c54:			; <UNDEFINED> instruction: 0xf1bcc00c
   15c58:	andsle	r0, r1, r0, lsl #30
   15c5c:	ldrdeq	lr, [r0, -ip]
   15c60:	tstcs	r6, #3620864	; 0x374000
   15c64:	svclt	0x00084299
   15c68:			; <UNDEFINED> instruction: 0xf0404290
   15c6c:	ldmib	ip, {r2, r4, r7, pc}^
   15c70:	ldmib	sp, {r3, r4, r8}^
   15c74:	addsmi	r2, r9, #-1207959552	; 0xb8000000
   15c78:	addsmi	fp, r0, #8, 30
   15c7c:	addhi	pc, fp, r0, asr #32
   15c80:			; <UNDEFINED> instruction: 0xf0002d00
   15c84:	stmdals	ip, {r0, r2, r3, r4, r5, r7, pc}
   15c88:	ldrtmi	r4, [r1], -sl, lsr #12
   15c8c:	blx	251c94 <strspn@plt+0x24f11c>
   15c90:			; <UNDEFINED> instruction: 0xf0402800
   15c94:			; <UNDEFINED> instruction: 0xf8cd80b5
   15c98:			; <UNDEFINED> instruction: 0xf858b02c
   15c9c:	cdpcs	15, 0, cr6, cr0, cr4, {0}
   15ca0:	ldmib	sp, {r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   15ca4:	cdp	3, 1, cr11, cr8, cr10, {0}
   15ca8:	vstrls	s8, [r8, #-64]	; 0xffffffc0
   15cac:			; <UNDEFINED> instruction: 0xf0002b00
   15cb0:			; <UNDEFINED> instruction: 0x4638815f
   15cb4:	cdp	7, 11, cr15, cr8, cr12, {7}
   15cb8:	mcrrne	8, 0, r9, r2, cr12
   15cbc:			; <UNDEFINED> instruction: 0xf7ecd001
   15cc0:	ldmmi	ip, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   15cc4:	ldmibmi	ip, {r9, sl, sp}^
   15cc8:	sbcsvc	pc, r8, #1325400064	; 0x4f000000
   15ccc:	mrc	4, 0, r4, cr8, cr8, {3}
   15cd0:			; <UNDEFINED> instruction: 0x307c3a90
   15cd4:			; <UNDEFINED> instruction: 0x96004479
   15cd8:	cdp	7, 7, cr15, cr6, cr12, {7}
   15cdc:	stmdals	sp, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   15ce0:	andle	r1, r4, r2, asr #24
   15ce4:	svc	0x002af7ec
   15ce8:	mvnscc	pc, #79	; 0x4f
   15cec:	ldmmi	r3, {r0, r2, r3, r8, r9, ip, pc}^
   15cf0:	ldmibmi	r3, {r9, sl, sp}^
   15cf4:	eorne	pc, sp, #64, 4
   15cf8:	mrc	4, 0, r4, cr8, cr8, {3}
   15cfc:	mlscc	r4, r0, sl, r3
   15d00:			; <UNDEFINED> instruction: 0x96004479
   15d04:	cdp	7, 6, cr15, cr0, cr12, {7}
   15d08:			; <UNDEFINED> instruction: 0xf8dfe6d8
   15d0c:	mcrmi	3, 6, r8, cr14, cr8, {1}
   15d10:	svcmi	0x00ce44f8
   15d14:			; <UNDEFINED> instruction: 0xf8df447e
   15d18:			; <UNDEFINED> instruction: 0x46419338
   15d1c:			; <UNDEFINED> instruction: 0x4630447f
   15d20:			; <UNDEFINED> instruction: 0xf7ec44f9
   15d24:	ldrtmi	lr, [r9], -sl, lsl #24
   15d28:	ldmibeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   15d2c:	ldrtmi	r4, [r0], -r3, lsl #12
   15d30:			; <UNDEFINED> instruction: 0xf7ec9308
   15d34:	blls	250d44 <strspn@plt+0x24e1cc>
   15d38:	rscne	pc, r5, #64, 4
   15d3c:	movwls	r4, #2501	; 0x9c5
   15d40:	mrc	4, 0, r4, cr8, cr9, {3}
   15d44:			; <UNDEFINED> instruction: 0xf0433a90
   15d48:	stmib	sp, {r0, r1, r5, r8, r9}^
   15d4c:	strbmi	r9, [r8], -r1
   15d50:	stcl	7, cr15, [sl, #944]!	; 0x3b0
   15d54:	ldrtmi	r4, [r0], -r1, asr #12
   15d58:	bl	ffbd3d10 <strspn@plt+0xffbd1198>
   15d5c:			; <UNDEFINED> instruction: 0x46074639
   15d60:			; <UNDEFINED> instruction: 0xf7ec4630
   15d64:	strbmi	lr, [r9], -sl, ror #23
   15d68:	ldrtmi	r4, [r8], -r2, lsl #12
   15d6c:	mrrc	7, 14, pc, sl, cr12	; <UNPREDICTABLE>
   15d70:	mcrrne	8, 0, r9, r3, cr13
   15d74:			; <UNDEFINED> instruction: 0xf7ecd001
   15d78:	ldmmi	r7!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   15d7c:	ldmibmi	r7!, {r9, sl, sp}
   15d80:	rscne	pc, sp, #64, 4
   15d84:	mrc	4, 0, r4, cr8, cr8, {3}
   15d88:	umullscc	r3, r4, r0, sl
   15d8c:			; <UNDEFINED> instruction: 0x96004479
   15d90:	cdp	7, 1, cr15, cr10, cr12, {7}
   15d94:	mrc	6, 0, lr, cr8, cr2, {4}
   15d98:	vstrls	s8, [r8, #-64]	; 0xffffffc0
   15d9c:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   15da0:	strmi	lr, [r1], -r7, lsl #15
   15da4:	ldrtmi	r4, [r0], -sl, lsr #12
   15da8:	blx	fe3d3dae <strspn@plt+0xfe3d1236>
   15dac:			; <UNDEFINED> instruction: 0xf43f2800
   15db0:			; <UNDEFINED> instruction: 0x4606ae5d
   15db4:	smlatbcs	r1, sl, r8, r4
   15db8:	stmibmi	sl!, {r8, ip, pc}
   15dbc:	mrc	4, 0, r4, cr8, cr8, {3}
   15dc0:			; <UNDEFINED> instruction: 0x307c3a90
   15dc4:	vqshl.s8	q10, <illegal reg q12.5>, q0
   15dc8:	sfmls	f1, 4, [r8, #-532]	; 0xfffffdec
   15dcc:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   15dd0:	ldcl	7, cr15, [sl, #944]!	; 0x3b0
   15dd4:	bmi	fe14f7a4 <strspn@plt+0xfe14cc2c>
   15dd8:			; <UNDEFINED> instruction: 0xf8574619
   15ddc:			; <UNDEFINED> instruction: 0xf8daa002
   15de0:			; <UNDEFINED> instruction: 0xf7ec003c
   15de4:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   15de8:	cfldrdge	mvd15, [sp, #252]!	; 0xfc
   15dec:	bcc	fe451654 <strspn@plt+0xfe44eadc>
   15df0:	strbmi	r4, [r0], -r9, asr #12
   15df4:	adcvc	pc, r4, #1325400064	; 0x4f000000
   15df8:			; <UNDEFINED> instruction: 0xf7ec9600
   15dfc:	ldrb	lr, [sp], -r6, ror #27
   15e00:	ldrdeq	pc, [r0], #-138	; 0xffffff76
   15e04:			; <UNDEFINED> instruction: 0xf8dd9d08
   15e08:			; <UNDEFINED> instruction: 0xf7ecb028
   15e0c:	ldrtmi	lr, [r0], -r8, ror #23
   15e10:	bmi	451678 <strspn@plt+0x44eb00>
   15e14:	stc	7, cr15, [sl], #-944	; 0xfffffc50
   15e18:	subeq	pc, r0, sl, asr #17
   15e1c:			; <UNDEFINED> instruction: 0xf0002800
   15e20:	ldrtmi	r8, [r8], -lr, lsr #1
   15e24:	cdp	7, 0, cr15, cr0, cr12, {7}
   15e28:			; <UNDEFINED> instruction: 0x46284659
   15e2c:			; <UNDEFINED> instruction: 0xf8eef7ff
   15e30:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15e34:	svcge	0x0040f43f
   15e38:			; <UNDEFINED> instruction: 0xf7ff980c
   15e3c:	stmmi	sl, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
   15e40:	andcs	r4, r1, #2260992	; 0x228000
   15e44:	andls	r4, r0, #120, 8	; 0x78000000
   15e48:	bcc	fe4516b0 <strspn@plt+0xfe44eb38>
   15e4c:	ldrbtmi	r3, [r9], #-124	; 0xffffff84
   15e50:	adcne	pc, fp, #64, 4
   15e54:	ldc	7, cr15, [r8, #944]!	; 0x3b0
   15e58:	stmmi	r5, {r4, r5, r9, sl, sp, lr, pc}
   15e5c:	stmibmi	r5, {r9, sl, sp}
   15e60:	sbcne	pc, r7, #64, 4
   15e64:	mrc	4, 0, r4, cr8, cr8, {3}
   15e68:	umullscc	r3, r4, r0, sl
   15e6c:			; <UNDEFINED> instruction: 0x96004479
   15e70:	stc	7, cr15, [sl, #944]!	; 0x3b0
   15e74:			; <UNDEFINED> instruction: 0xf8dae622
   15e78:			; <UNDEFINED> instruction: 0x46290034
   15e7c:	bl	1c53e34 <strspn@plt+0x1c512bc>
   15e80:			; <UNDEFINED> instruction: 0xf43f2800
   15e84:	ldrb	sl, [r3, -r3, lsl #29]!
   15e88:	strb	r4, [fp], -r9, lsr #12
   15e8c:			; <UNDEFINED> instruction: 0x0118e9d3
   15e90:			; <UNDEFINED> instruction: 0x232ee9dd
   15e94:	svclt	0x00084299
   15e98:			; <UNDEFINED> instruction: 0xf47f4290
   15e9c:	teqlt	sp, r7, ror #27
   15ea0:	strtmi	r9, [sl], -ip, lsl #16
   15ea4:			; <UNDEFINED> instruction: 0xf0004631
   15ea8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   15eac:	cfldrdge	mvd15, [lr, #252]	; 0xfc
   15eb0:	ldrdeq	pc, [r0], #-138	; 0xffffff76
   15eb4:			; <UNDEFINED> instruction: 0xf8dd9d08
   15eb8:			; <UNDEFINED> instruction: 0xf7ecb028
   15ebc:			; <UNDEFINED> instruction: 0x4630eb90
   15ec0:	bvc	451728 <strspn@plt+0x44ebb0>
   15ec4:	bl	ff4d3e7c <strspn@plt+0xff4d1304>
   15ec8:	subeq	pc, r0, sl, asr #17
   15ecc:			; <UNDEFINED> instruction: 0xd1a82800
   15ed0:	vnmulmi.f64	d20, d10, d25
   15ed4:			; <UNDEFINED> instruction: 0xf8df447b
   15ed8:	ldrbtmi	r8, [lr], #-424	; 0xfffffe58
   15edc:	ldrdls	pc, [r4, pc]!	; <UNPREDICTABLE>
   15ee0:	mcr	6, 0, r4, cr8, cr9, {0}
   15ee4:			; <UNDEFINED> instruction: 0x46303a10
   15ee8:			; <UNDEFINED> instruction: 0xf7ec44f8
   15eec:	ldrbtmi	lr, [r9], #2854	; 0xb26
   15ef0:			; <UNDEFINED> instruction: 0xf1094641
   15ef4:			; <UNDEFINED> instruction: 0x4603097c
   15ef8:	movwls	r4, #34352	; 0x8630
   15efc:	bl	753eb4 <strspn@plt+0x75133c>
   15f00:	vqdmulh.s<illegal width 8>	d25, d0, d8
   15f04:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r9, ip}^
   15f08:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   15f0c:	bcc	fe451774 <strspn@plt+0xfe44ebfc>
   15f10:	msreq	CPSR_xc, #67	; 0x43
   15f14:	andls	lr, r1, sp, asr #19
   15f18:			; <UNDEFINED> instruction: 0xf7ec4648
   15f1c:	cdp	13, 1, cr14, cr8, cr6, {0}
   15f20:			; <UNDEFINED> instruction: 0x46301a10
   15f24:	bl	253edc <strspn@plt+0x251364>
   15f28:	strmi	r4, [r0], r1, asr #12
   15f2c:			; <UNDEFINED> instruction: 0xf7ec4630
   15f30:	strbmi	lr, [r9], -r4, lsl #22
   15f34:	strbmi	r4, [r0], -r2, lsl #12
   15f38:	bl	1d53ef0 <strspn@plt+0x1d51378>
   15f3c:			; <UNDEFINED> instruction: 0x4601e6b9
   15f40:	strtmi	r9, [r8], -r9, lsl #20
   15f44:	blx	ff053f48 <strspn@plt+0xff0513d0>
   15f48:	bcc	fe4517b0 <strspn@plt+0xfe44ec38>
   15f4c:	vmax.s8	q10, q0, <illegal reg q4.5>
   15f50:			; <UNDEFINED> instruction: 0x900012bf
   15f54:	strbmi	r4, [r0], -r6, lsl #12
   15f58:	ldc	7, cr15, [r6, #-944]!	; 0xfffffc50
   15f5c:			; <UNDEFINED> instruction: 0xf8574b22
   15f60:	str	sl, [fp, #3]!
   15f64:	bvc	4517cc <strspn@plt+0x44ec54>
   15f68:			; <UNDEFINED> instruction: 0xf8dd9d08
   15f6c:	strt	fp, [r0], r8, lsr #32
   15f70:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
   15f74:	ldrdvs	pc, [r0], -r8
   15f78:			; <UNDEFINED> instruction: 0xf7ece54b
   15f7c:	blmi	1110d94 <strspn@plt+0x110e21c>
   15f80:	ldrbtmi	r4, [fp], #-3651	; 0xfffff1bd
   15f84:	ldrdhi	pc, [ip, -pc]
   15f88:			; <UNDEFINED> instruction: 0xf8df447e
   15f8c:	ldrmi	r9, [r9], -ip, lsl #2
   15f90:	bcc	4517b8 <strspn@plt+0x44ec40>
   15f94:	ldrbtmi	r4, [r8], #1584	; 0x630
   15f98:	b	ff3d3f50 <strspn@plt+0xff3d13d8>
   15f9c:			; <UNDEFINED> instruction: 0x464144f9
   15fa0:	ldmdbeq	ip!, {r0, r3, r8, ip, sp, lr, pc}^
   15fa4:	ldrtmi	r4, [r0], -r3, lsl #12
   15fa8:			; <UNDEFINED> instruction: 0xf7ec9308
   15fac:	blls	250acc <strspn@plt+0x24df54>
   15fb0:	adcsvc	pc, r7, #1325400064	; 0x4f000000
   15fb4:	movwls	r4, #2361	; 0x939
   15fb8:	mrc	4, 0, r4, cr8, cr9, {3}
   15fbc:			; <UNDEFINED> instruction: 0xf0433a90
   15fc0:	stmib	sp, {r0, r1, r5, r8, r9}^
   15fc4:	strbmi	r9, [r8], -r1
   15fc8:	svclt	0x0000e7a7
   15fcc:	andeq	r8, r2, r8, ror r5
   15fd0:	andeq	r0, r0, r0, asr r2
   15fd4:	andeq	r8, r2, sl, ror #10
   15fd8:	andeq	pc, r0, r0, ror #5
   15fdc:	andeq	pc, r0, lr, ror #6
   15fe0:	andeq	r0, r0, r8, asr #4
   15fe4:	ldrdeq	pc, [r0], -r6
   15fe8:	muleq	r0, r4, r2
   15fec:	andeq	sl, r0, ip, lsr sp
   15ff0:	andeq	sl, r0, lr, lsr #26
   15ff4:	andeq	sl, r0, r2, asr #3
   15ff8:	strdeq	pc, [r0], -r0
   15ffc:	andeq	pc, r0, ip, asr #4
   16000:	andeq	pc, r0, r8, lsr #5
   16004:	muleq	r2, r8, r4
   16008:	andeq	lr, r0, r8, asr #29
   1600c:	andeq	r0, r0, r8, ror #5
   16010:			; <UNDEFINED> instruction: 0x0000f1be
   16014:	andeq	pc, r0, r8, lsl r1	; <UNPREDICTABLE>
   16018:	andeq	sl, r0, r0, rrx
   1601c:	strdeq	sl, [r0], -r8
   16020:	andeq	sl, r0, lr, ror #21
   16024:	andeq	pc, r0, sl, asr #32
   16028:	andeq	lr, r0, r6, lsr #31
   1602c:	andeq	lr, r0, r8, asr #30
   16030:	andeq	lr, r0, r2, lsr #29
   16034:	andeq	lr, r0, r4, asr lr
   16038:			; <UNDEFINED> instruction: 0x0000edb0
   1603c:	andeq	lr, r0, r8, lsr #28
   16040:	andeq	lr, r0, r4, lsl #27
   16044:	andeq	r9, r0, ip, ror #14
   16048:	andeq	fp, r0, r4, lsl r6
   1604c:	andeq	r9, r0, r4, asr #4
   16050:	andeq	lr, r0, r0, lsl #28
   16054:	andeq	lr, r0, r4, asr #26
   16058:	muleq	r0, ip, sp
   1605c:	strdeq	lr, [r0], -r8
   16060:	andeq	lr, r0, r4, ror #26
   16064:	andeq	lr, r0, r0, asr #25
   16068:	ldrdeq	lr, [r0], -ip
   1606c:	andeq	lr, r0, r6, lsr ip
   16070:			; <UNDEFINED> instruction: 0x0000ecbc
   16074:	andeq	lr, r0, r8, lsl ip
   16078:	andeq	r9, r0, r8, lsr #11
   1607c:	andeq	fp, r0, lr, asr #8
   16080:	andeq	r9, r0, r8, ror r0
   16084:	andeq	lr, r0, r2, lsr ip
   16088:	andeq	lr, r0, sl, ror fp
   1608c:	strdeq	r9, [r0], -sl
   16090:	andeq	fp, r0, r0, lsr #7
   16094:	andeq	r8, r0, sl, asr #31
   16098:	andeq	lr, r0, r4, lsl #23
   1609c:	andeq	lr, r0, ip, asr #21
   160a0:	svcmi	0x00f0e92d
   160a4:	ldcmi	0, cr11, [r0], {137}	; 0x89
   160a8:	blmi	fe4278cc <strspn@plt+0xfe424d54>
   160ac:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   160b0:			; <UNDEFINED> instruction: 0xf8df4d8f
   160b4:	stmiapl	r3!, {r6, r9, sp, pc}^
   160b8:			; <UNDEFINED> instruction: 0xf8df447d
   160bc:	ldrbtmi	r8, [sl], #572	; 0x23c
   160c0:	movwls	r6, #30747	; 0x781b
   160c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   160c8:	ldrbtmi	r4, [r8], #2956	; 0xb8c
   160cc:			; <UNDEFINED> instruction: 0x46514614
   160d0:	stmiapl	fp!, {r0, r2, r4, r5, r9, sp}^
   160d4:			; <UNDEFINED> instruction: 0xf8d34640
   160d8:	strbmi	r9, [fp], -r4, lsr #32
   160dc:	b	fe154094 <strspn@plt+0xfe15151c>
   160e0:	rsble	r1, ip, sl, ror ip
   160e4:	blge	1b0174 <strspn@plt+0x1ad5fc>
   160e8:			; <UNDEFINED> instruction: 0x46384631
   160ec:	ldc2	0, cr15, [r6], #-32	; 0xffffffe0
   160f0:	andcs	r2, r0, #0, 6
   160f4:	movwcs	r9, #768	; 0x300
   160f8:	ldrtmi	r4, [r8], -r5, lsl #12
   160fc:	bl	3d40b4 <strspn@plt+0x3d153c>
   16100:	svclt	0x00083101
   16104:	svccc	0x00fff1b0
   16108:	addhi	pc, r9, r0
   1610c:	subsle	r2, r6, r0, lsl #26
   16110:	ldrtmi	r9, [r8], -r6, lsl #30
   16114:	bl	11d40cc <strspn@plt+0x11d1554>
   16118:	stmdacs	r0, {r7, r9, sl, lr}
   1611c:	adcshi	pc, r3, r0
   16120:	ldrdlt	pc, [r4], -r4
   16124:			; <UNDEFINED> instruction: 0xf7ec4658
   16128:	bl	fec51010 <strspn@plt+0xfec4e498>
   1612c:	cmnle	r6, r7, asr #30
   16130:	rsbsle	r2, r2, r0, lsl #30
   16134:	ldrbcc	pc, [pc, r8, lsl #2]!	; <UNPREDICTABLE>
   16138:	beq	5227c <strspn@plt+0x4f704>
   1613c:	bls	1ce164 <strspn@plt+0x1cb5ec>
   16140:	beq	92570 <strspn@plt+0x8f9f8>
   16144:	svceq	0x0001f807
   16148:	stmdble	r1!, {r1, r4, r6, r8, sl, lr}^
   1614c:	ldrdlt	pc, [r4], -r4
   16150:	subeq	lr, sl, fp, lsl #22
   16154:	stc2	0, cr15, [r4, #32]!
   16158:	mvnsle	r1, r3, asr #24
   1615c:	ldrdlt	pc, [r0, pc]!	; <UNPREDICTABLE>
   16160:			; <UNDEFINED> instruction: 0xf8df2700
   16164:	ldrbtmi	sl, [fp], #416	; 0x1a0
   16168:			; <UNDEFINED> instruction: 0x465944fa
   1616c:			; <UNDEFINED> instruction: 0xf7ec4650
   16170:	stmdavs	r2!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}^
   16174:	andls	r9, r4, r5, lsl #4
   16178:			; <UNDEFINED> instruction: 0xf7fb6820
   1617c:	blls	154da8 <strspn@plt+0x152230>
   16180:	stmdbmi	r1!, {r0, r2, r9, fp, ip, pc}^
   16184:			; <UNDEFINED> instruction: 0xf0499300
   16188:	andls	r0, r2, #-1946157056	; 0x8c000000
   1618c:	rsbcs	r4, r7, #2030043136	; 0x79000000
   16190:	andls	r9, r3, r1, lsl #12
   16194:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   16198:	bl	ff1d4150 <strspn@plt+0xff1d15d8>
   1619c:			; <UNDEFINED> instruction: 0x46504659
   161a0:	stmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   161a4:	andls	r6, r4, #6422528	; 0x620000
   161a8:	stmdavs	r0!, {r1, r7, r9, sl, lr}
   161ac:	blx	ffc541a0 <strspn@plt+0xffc51628>
   161b0:	ldrtmi	r9, [r1], -r4, lsl #20
   161b4:	ldrbmi	r4, [r0], -r3, lsl #12
   161b8:	b	d54170 <strspn@plt+0xd515f8>
   161bc:	strcs	lr, [r0, -r2]
   161c0:			; <UNDEFINED> instruction: 0x463d46b8
   161c4:			; <UNDEFINED> instruction: 0xf7ec4640
   161c8:	strtmi	lr, [r8], -sl, lsl #20
   161cc:	b	1d4184 <strspn@plt+0x1d160c>
   161d0:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
   161d4:	rsbcs	r4, ip, #78643200	; 0x4b00000
   161d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   161dc:			; <UNDEFINED> instruction: 0xf7ec9700
   161e0:	bmi	13911b8 <strspn@plt+0x138e640>
   161e4:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   161e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   161ec:	subsmi	r9, sl, r7, lsl #22
   161f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   161f4:	ldrtmi	sp, [r8], -r5, asr #2
   161f8:	pop	{r0, r3, ip, sp, pc}
   161fc:	shsub8mi	r8, sl, r0
   16200:	ldrbmi	r4, [r8], -r1, asr #12
   16204:	mcr2	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   16208:	addmi	r9, r1, #98304	; 0x18000
   1620c:	tstle	r4, r2, lsl #12
   16210:	strtmi	r4, [r8], -r1, asr #12
   16214:	b	4d41cc <strspn@plt+0x4d1654>
   16218:			; <UNDEFINED> instruction: 0x2701b9f0
   1621c:	svcmi	0x003fe7d2
   16220:	teqeq	r2, #73	; 0x49	; <UNPREDICTABLE>
   16224:			; <UNDEFINED> instruction: 0x46404651
   16228:	eorscs	r4, ip, #2130706432	; 0x7f000000
   1622c:			; <UNDEFINED> instruction: 0xf7ec9700
   16230:	vstrcs	d14, [r0, #-496]	; 0xfffffe10
   16234:	svcge	0x006cf47f
   16238:	ldmdami	r9!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   1623c:	msreq	CPSR_x, #73	; 0x49
   16240:	subscs	r9, r6, #536870912	; 0x20000000
   16244:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   16248:	ldmdbmi	r6!, {r8}
   1624c:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
   16250:			; <UNDEFINED> instruction: 0xf7ec4478
   16254:	str	lr, [r1, sl, ror #22]
   16258:	strcs	r6, [r0, -r0, lsr #16]
   1625c:	blx	fe654250 <strspn@plt+0xfe6516d8>
   16260:	stmdavs	r2!, {r1, r4, r5, r8, fp, lr}^
   16264:	msreq	CPSR_sc, #73	; 0x49
   16268:	tstls	r0, r9, ror r4
   1626c:	andls	r4, r3, #48, 18	; 0xc0000
   16270:	ldrbtmi	r2, [r9], #-608	; 0xfffffda0
   16274:	andls	r9, r1, r2, lsl #12
   16278:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   1627c:	bl	1554234 <strspn@plt+0x15516bc>
   16280:			; <UNDEFINED> instruction: 0xf7ece7a0
   16284:			; <UNDEFINED> instruction: 0xf8dfea00
   16288:			; <UNDEFINED> instruction: 0x4607b0b0
   1628c:	ldrbtmi	r4, [fp], #3115	; 0xc2b
   16290:	ldrbtmi	r4, [ip], #-2859	; 0xfffff4d5
   16294:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   16298:	ldrbtmi	r4, [fp], #-1625	; 0xfffff9a7
   1629c:	movwls	r4, #17952	; 0x4620
   162a0:	stmdb	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   162a4:			; <UNDEFINED> instruction: 0x465144fa
   162a8:	strtmi	r4, [r0], -r6, lsl #12
   162ac:	stmdb	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   162b0:	stmdbmi	r5!, {r2, r8, r9, fp, ip, pc}
   162b4:	strls	r2, [r0], -r6, asr #4
   162b8:	ldrmi	r9, [lr], -r1, lsl #6
   162bc:	andls	r4, r2, r9, ror r4
   162c0:			; <UNDEFINED> instruction: 0xf0494618
   162c4:			; <UNDEFINED> instruction: 0xf7ec0323
   162c8:			; <UNDEFINED> instruction: 0x4659eb30
   162cc:			; <UNDEFINED> instruction: 0xf7ec4620
   162d0:			; <UNDEFINED> instruction: 0x4651e934
   162d4:	strtmi	r4, [r0], -r2, lsl #13
   162d8:	stmdb	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   162dc:			; <UNDEFINED> instruction: 0x46024631
   162e0:			; <UNDEFINED> instruction: 0xf7ec4650
   162e4:	strb	lr, [sp, -r0, lsr #19]!
   162e8:	andeq	r7, r2, sl, asr ip
   162ec:	andeq	r0, r0, r0, asr r2
   162f0:	andeq	r7, r2, r0, asr ip
   162f4:	andeq	lr, r0, lr, lsl #22
   162f8:	andeq	lr, r0, sl, asr #23
   162fc:	andeq	r0, r0, r8, asr #4
   16300:	andeq	lr, r0, r6, lsl #22
   16304:	andeq	fp, r0, r0, asr #3
   16308:	andeq	lr, r0, r0, asr #20
   1630c:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   16310:	strdeq	lr, [r0], -r4
   16314:			; <UNDEFINED> instruction: 0x0000eaba
   16318:	andeq	r7, r2, r2, lsr #22
   1631c:	andeq	lr, r0, ip, asr #19
   16320:	andeq	lr, r0, ip, asr #19
   16324:	andeq	lr, r0, lr, ror r9
   16328:	andeq	lr, r0, r4, asr #20
   1632c:	ldrdeq	lr, [r0], -ip
   16330:	andeq	lr, r0, sl, asr r9
   16334:	andeq	lr, r0, sl, lsl sl
   16338:	andeq	r9, r0, lr, ror #3
   1633c:	muleq	r0, r6, r0
   16340:	strdeq	lr, [r0], -sl
   16344:			; <UNDEFINED> instruction: 0x00008cbc
   16348:	andeq	lr, r0, r0, lsl r9
   1634c:	adccs	r4, sl, #18432	; 0x4800
   16350:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   16354:			; <UNDEFINED> instruction: 0x46044d11
   16358:	addlt	r4, r3, r1, lsl r9
   1635c:	ldmdbpl	fp, {r0, r4, fp, lr}^
   16360:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16364:	movwls	r6, #6875	; 0x1adb
   16368:	ldmdb	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1636c:	blls	703fc <strspn@plt+0x6d884>
   16370:	svclt	0x00183a01
   16374:	andle	r6, r9, r2, lsr #32
   16378:	adccs	r4, pc, #180224	; 0x2c000
   1637c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   16380:	andlt	r4, r3, r8, ror r4
   16384:	ldrhtmi	lr, [r0], -sp
   16388:	blt	c54340 <strspn@plt+0xc517c8>
   1638c:	movwls	r4, #5664	; 0x1620
   16390:	stmdb	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16394:	strb	r9, [pc, r1, lsl #22]!
   16398:			; <UNDEFINED> instruction: 0x000279b6
   1639c:	andeq	r0, r0, r8, asr #4
   163a0:	andeq	lr, r0, r4, asr #18
   163a4:			; <UNDEFINED> instruction: 0x0000ecbe
   163a8:	andeq	lr, r0, r6, lsr #18
   163ac:	andeq	lr, r0, r0, lsr #25
   163b0:	vpadd.i8	d20, d0, d5
   163b4:	ldrlt	r1, [r0, #-749]!	; 0xfffffd13
   163b8:	cfldrsmi	mvf4, [r4, #-492]	; 0xfffffe14
   163bc:	strmi	fp, [r4], -r3, lsl #1
   163c0:	andls	r4, r1, r3, lsl r9
   163c4:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
   163c8:	bvs	ff6e8418 <strspn@plt+0xff6e58a0>
   163cc:	andscc	r4, r4, r8, ror r4
   163d0:			; <UNDEFINED> instruction: 0xf7ec9301
   163d4:	stmdavs	r2!, {r1, r3, r8, fp, sp, lr, pc}
   163d8:	bcc	7cfe4 <strspn@plt+0x7a46c>
   163dc:	eorvs	fp, r2, r8, lsl pc
   163e0:	stmdami	sp, {r0, r1, r3, ip, lr, pc}
   163e4:	rscsvc	pc, r9, #1325400064	; 0x4f000000
   163e8:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
   163ec:	andscc	r4, r4, r9, ror r4
   163f0:	pop	{r0, r1, ip, sp, pc}
   163f4:			; <UNDEFINED> instruction: 0xf7ec4030
   163f8:			; <UNDEFINED> instruction: 0x4620b9f9
   163fc:			; <UNDEFINED> instruction: 0xf7ec9301
   16400:	blls	907c0 <strspn@plt+0x8dc48>
   16404:	svclt	0x0000e7ed
   16408:	andeq	r7, r2, r0, asr r9
   1640c:	andeq	r0, r0, r8, asr #4
   16410:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   16414:	andeq	lr, r0, r4, asr ip
   16418:	andeq	lr, r0, r6, lsr ip
   1641c:			; <UNDEFINED> instruction: 0x0000e8b8
   16420:	vpadd.i8	d20, d0, d4
   16424:	ldrlt	r2, [r0, #-734]!	; 0xfffffd22
   16428:	cfldrsmi	mvf4, [r3, #-492]	; 0xfffffe14
   1642c:	ldmdami	r3, {r2, r9, sl, lr}
   16430:	ldmdbmi	r3, {r0, r1, r7, ip, sp, pc}
   16434:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
   16438:	eorcc	r4, r8, r9, ror r4
   1643c:	movwls	r6, #6875	; 0x1adb
   16440:	ldm	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16444:	blls	704d4 <strspn@plt+0x6d95c>
   16448:	svclt	0x00183a01
   1644c:	andle	r6, fp, r2, lsr #32
   16450:	vadd.i8	d20, d0, d12
   16454:	stmdbmi	ip, {r0, r1, r5, r6, r7, r9, sp}
   16458:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1645c:	andlt	r3, r3, r8, lsr #32
   16460:	ldrhtmi	lr, [r0], -sp
   16464:	stmiblt	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16468:	movwls	r4, #5664	; 0x1620
   1646c:	ldm	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16470:	strb	r9, [sp, r1, lsl #22]!
   16474:	andeq	r7, r2, r0, ror #17
   16478:	andeq	r0, r0, r8, asr #4
   1647c:	andeq	lr, r0, sl, ror #23
   16480:	andeq	lr, r0, ip, ror #16
   16484:	andeq	lr, r0, r8, asr #23
   16488:	andeq	lr, r0, sl, asr #16
   1648c:	vpadd.i8	d20, d0, d4
   16490:	ldrlt	r2, [r0, #-762]!	; 0xfffffd06
   16494:	cfldrsmi	mvf4, [r3, #-492]	; 0xfffffe14
   16498:	ldmdami	r3, {r2, r9, sl, lr}
   1649c:	ldmdbmi	r3, {r0, r1, r7, ip, sp, pc}
   164a0:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
   164a4:	subcc	r4, r4, r9, ror r4
   164a8:	movwls	r6, #6875	; 0x1adb
   164ac:	ldm	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   164b0:	blls	70540 <strspn@plt+0x6d9c8>
   164b4:	svclt	0x00183a01
   164b8:	andle	r6, fp, r2, lsr #32
   164bc:	vadd.i8	d20, d0, d12
   164c0:	stmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}
   164c4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   164c8:	andlt	r3, r3, r4, asr #32
   164cc:	ldrhtmi	lr, [r0], -sp
   164d0:	stmiblt	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   164d4:	movwls	r4, #5664	; 0x1620
   164d8:	stm	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   164dc:	strb	r9, [sp, r1, lsl #22]!
   164e0:	andeq	r7, r2, r4, ror r8
   164e4:	andeq	r0, r0, r8, asr #4
   164e8:	andeq	lr, r0, lr, ror fp
   164ec:	andeq	lr, r0, r0, lsl #16
   164f0:	andeq	lr, r0, ip, asr fp
   164f4:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   164f8:	stmibvs	fp, {r1, r7, r8, fp, sp, lr}
   164fc:	mulle	r4, sl, r2
   16500:			; <UNDEFINED> instruction: 0xf04fbf34
   16504:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   16508:	tstcc	r8, r0, ror r7
   1650c:			; <UNDEFINED> instruction: 0xf7ec3008
   16510:	svclt	0x0000b825
   16514:	svclt	0x0000e7f0
   16518:			; <UNDEFINED> instruction: 0x4604b538
   1651c:	stmibvs	r0, {r0, r2, r3, r9, sl, lr}
   16520:			; <UNDEFINED> instruction: 0xf7ec6989
   16524:	ldmdblt	r8!, {r1, r2, r3, r4, fp, sp, lr, pc}
   16528:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1652c:	andeq	pc, r8, r4, lsl #2
   16530:	ldrhtmi	lr, [r8], -sp
   16534:	ldmdalt	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16538:	svclt	0x0000bd38
   1653c:			; <UNDEFINED> instruction: 0x4604b538
   16540:	stmibvs	r0, {r0, r2, r3, r9, sl, lr}
   16544:			; <UNDEFINED> instruction: 0xf7ec6989
   16548:	stmdblt	r0, {r2, r3, fp, sp, lr, pc}^
   1654c:	teqlt	fp, r3, ror #16
   16550:	addsmi	r6, r3, #6946816	; 0x6a0000
   16554:	svclt	0x002cd004
   16558:			; <UNDEFINED> instruction: 0xf04f2001
   1655c:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   16560:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   16564:	andeq	pc, r8, r4, lsl #2
   16568:	ldrhtmi	lr, [r8], -sp
   1656c:	svclt	0x00f6f7eb
   16570:	ldrbmi	lr, [r0, sp, lsr #18]!
   16574:	ldcmi	6, cr4, [r2], {136}	; 0x88
   16578:	cdpmi	0, 1, cr11, cr2, cr2, {4}
   1657c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   16580:	ldmdbmi	r2, {r0, r4, r8, sl, fp, lr}
   16584:	stmibpl	r6!, {r0, r7, r9, sl, lr}
   16588:	ldrbcc	r4, [ip, #-1149]	; 0xfffffb83
   1658c:	subscs	r4, pc, #2030043136	; 0x79000000
   16590:			; <UNDEFINED> instruction: 0xf8d69101
   16594:	strtmi	sl, [r8], -ip, lsr #32
   16598:	stcmi	6, cr4, [sp], {30}
   1659c:	ldrbtmi	r4, [ip], #-1619	; 0xfffff9ad
   165a0:	stmda	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   165a4:	ldrbmi	r9, [r3], -r1, lsl #18
   165a8:	rsbcs	r4, r6, #40, 12	; 0x2800000
   165ac:	stmdals	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
   165b0:	strvc	lr, [r2], -r4, asr #19
   165b4:	pop	{r1, ip, sp, pc}
   165b8:			; <UNDEFINED> instruction: 0xf7ec47f0
   165bc:	svclt	0x0000b917
   165c0:	andeq	r7, r2, sl, lsl #15
   165c4:	andeq	r0, r0, r8, asr #4
   165c8:	muleq	r0, r8, sl
   165cc:	andeq	lr, r0, r8, lsl r7
   165d0:	andeq	r8, r2, sl, lsl #22
   165d4:			; <UNDEFINED> instruction: 0x4604b570
   165d8:	addlt	r4, r4, r0, lsl sp
   165dc:	adccs	r4, r1, #16, 28	; 0x100
   165e0:	blmi	4277dc <strspn@plt+0x424c64>
   165e4:			; <UNDEFINED> instruction: 0x46284910
   165e8:	ldrbtmi	r5, [fp], #-2477	; 0xfffff653
   165ec:			; <UNDEFINED> instruction: 0xf1034479
   165f0:	stmib	sp, {r2, r4, r5, r6}^
   165f4:	bvs	ffad6a04 <strspn@plt+0xffad3e8c>
   165f8:			; <UNDEFINED> instruction: 0xf7eb9301
   165fc:			; <UNDEFINED> instruction: 0xf854eff6
   16600:	ldmib	sp, {r5, sl, fp, sp}^
   16604:	mrrcne	0, 0, r3, r5, cr1
   16608:	adccs	r9, r3, #49152	; 0xc000
   1660c:	stcpl	8, cr15, [r0], #-272	; 0xfffffef0
   16610:	pop	{r2, ip, sp, pc}
   16614:			; <UNDEFINED> instruction: 0xf7ec4070
   16618:	svclt	0x0000b8e9
   1661c:	andeq	r7, r2, r8, lsr #14
   16620:	andeq	r0, r0, r8, asr #4
   16624:	andeq	lr, r0, r6, lsr sl
   16628:			; <UNDEFINED> instruction: 0x0000e6b8
   1662c:	adcscs	r4, r5, #15360	; 0x3c00
   16630:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   16634:	addlt	r4, r2, lr, lsl #28
   16638:	strmi	r4, [r5], -lr, lsl #24
   1663c:	ldmibpl	fp, {r1, r2, r3, r8, fp, lr}
   16640:	strcc	r4, [r4], #1148	; 0x47c
   16644:	tstls	r1, r9, ror r4
   16648:			; <UNDEFINED> instruction: 0x46206adb
   1664c:			; <UNDEFINED> instruction: 0xf7eb9300
   16650:			; <UNDEFINED> instruction: 0xf1a5efcc
   16654:			; <UNDEFINED> instruction: 0xf7ff0020
   16658:	blls	56044 <strspn@plt+0x534cc>
   1665c:	strtmi	r9, [r0], -r1, lsl #18
   16660:			; <UNDEFINED> instruction: 0xb00222b7
   16664:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16668:	stmialt	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1666c:	ldrdeq	r7, [r2], -r6
   16670:	andeq	r0, r0, r8, asr #4
   16674:	andeq	lr, r0, r0, ror #19
   16678:	andeq	lr, r0, r0, ror #12
   1667c:	bmi	fe928d10 <strspn@plt+0xfe926198>
   16680:	blmi	fe92786c <strspn@plt+0xfe924cf4>
   16684:	svcmi	0x00f0e92d
   16688:	stmpl	sl, {r0, r1, r4, r7, ip, sp, pc}
   1668c:	stmibmi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
   16690:	ldmdavs	r2, {r1, r2, r9, sl, lr}
   16694:			; <UNDEFINED> instruction: 0xf04f9211
   16698:	sfmmi	f0, 4, [r0]
   1669c:	sbccs	r4, r2, #160, 30	; 0x280
   166a0:	ldrbtmi	r5, [sp], #-2140	; 0xfffff7a4
   166a4:	rsbsls	pc, ip, #14614528	; 0xdf0000
   166a8:	ldrcc	r4, [r4, #1151]	; 0x47f
   166ac:	ldrdhi	pc, [ip], -r4	; <UNPREDICTABLE>
   166b0:			; <UNDEFINED> instruction: 0x462844f9
   166b4:			; <UNDEFINED> instruction: 0x46434639
   166b8:	svc	0x0096f7eb
   166bc:	ldrdmi	pc, [r0], -r9
   166c0:			; <UNDEFINED> instruction: 0xf0002c00
   166c4:	stmdbge	r9, {r1, r2, r7, pc}
   166c8:	movwcs	r4, #1568	; 0x620
   166cc:			; <UNDEFINED> instruction: 0xf88d960f
   166d0:			; <UNDEFINED> instruction: 0xf003302c
   166d4:	strmi	pc, [r7], -r9, ror #20
   166d8:	suble	r2, r0, r0, lsl #16
   166dc:	stmdavs	fp!, {r0, r2, r6, r7, fp, sp, lr}
   166e0:	mvnslt	r6, ip, ror #19
   166e4:	movweq	pc, #32840	; 0x8048	; <UNPREDICTABLE>
   166e8:			; <UNDEFINED> instruction: 0xf0002c00
   166ec:	stmdavs	r2!, {r1, r3, r5, r6, r7, pc}
   166f0:	streq	pc, [r8], #-261	; 0xfffffefb
   166f4:			; <UNDEFINED> instruction: 0xf0002f00
   166f8:	svcmi	0x008b80e1
   166fc:	stmibmi	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   16700:	ldrbtmi	r4, [r9], #-2187	; 0xfffff775
   16704:	stmdbge	fp, {r8, ip, pc}
   16708:	stmibmi	sl, {r0, r1, r8, ip, pc}
   1670c:	addscc	r4, r4, r8, ror r4
   16710:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
   16714:	stmib	sp, {r1, r2, r4, r5, r6, r7, r9, sp}^
   16718:	stmib	sp, {r0, r2, r8, r9, sl, lr}^
   1671c:			; <UNDEFINED> instruction: 0xf7ec0601
   16720:	stmibvs	ip!, {r2, r8, fp, sp, lr, pc}^
   16724:	stmdavs	fp!, {r2, r4, r8, ip, sp, pc}
   16728:	eorvs	r3, fp, r1, lsl #6
   1672c:	strbmi	r4, [r3], -r2, lsl #17
   16730:	rscscs	r4, lr, #2129920	; 0x208000
   16734:	strls	r4, [r0], #-1144	; 0xfffffb88
   16738:	ldrbtmi	r3, [r9], #-148	; 0xffffff6c
   1673c:	ldmda	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16740:	blmi	1ce9144 <strspn@plt+0x1ce65cc>
   16744:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16748:	blls	4707b8 <strspn@plt+0x46dc40>
   1674c:			; <UNDEFINED> instruction: 0xf04f405a
   16750:			; <UNDEFINED> instruction: 0xf0400300
   16754:			; <UNDEFINED> instruction: 0x462080d8
   16758:	pop	{r0, r1, r4, ip, sp, pc}
   1675c:	blmi	1e7a724 <strspn@plt+0x1e77bac>
   16760:	ldrtmi	r4, [r0], -r1, lsl #12
   16764:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16768:			; <UNDEFINED> instruction: 0x46054798
   1676c:	rsble	r2, ip, r0, lsl #16
   16770:	andscs	sl, r0, #180224	; 0x2c000
   16774:	andeq	pc, r8, r5, lsl #2
   16778:	svc	0x00e2f7eb
   1677c:	andcs	r4, r0, #116736	; 0x1c800
   16780:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   16784:			; <UNDEFINED> instruction: 0xf0036818
   16788:	mcrrne	9, 2, pc, r3, cr3	; <UNPREDICTABLE>
   1678c:	addshi	pc, ip, r0
   16790:			; <UNDEFINED> instruction: 0xd1a42801
   16794:	stclmi	15, cr4, [lr], #-436	; 0xfffffe4c
   16798:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   1679c:			; <UNDEFINED> instruction: 0x46204639
   167a0:	cdp	7, 12, cr15, cr10, cr11, {7}
   167a4:			; <UNDEFINED> instruction: 0xf048496b
   167a8:	rsccs	r0, sl, #-1946157056	; 0x8c000000
   167ac:			; <UNDEFINED> instruction: 0x96014479
   167b0:			; <UNDEFINED> instruction: 0xf1019000
   167b4:	stmdbmi	r8!, {r2, r4, r7}^
   167b8:			; <UNDEFINED> instruction: 0xf7ec4479
   167bc:			; <UNDEFINED> instruction: 0x4639e8b6
   167c0:			; <UNDEFINED> instruction: 0xf7eb4620
   167c4:			; <UNDEFINED> instruction: 0x4631eeba
   167c8:	svc	0x002cf7eb
   167cc:	eorvs	r2, fp, r0, lsl #6
   167d0:	stmdami	r2!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   167d4:			; <UNDEFINED> instruction: 0xf0034478
   167d8:	strmi	pc, [r4], -fp, lsr #17
   167dc:	andeq	pc, r0, r9, asr #17
   167e0:			; <UNDEFINED> instruction: 0xf47f2800
   167e4:			; <UNDEFINED> instruction: 0xf8dfaf70
   167e8:	mrcmi	1, 2, sl, cr14, cr8, {3}
   167ec:			; <UNDEFINED> instruction: 0xf8df44fa
   167f0:	ldrbtmi	r9, [lr], #-376	; 0xfffffe88
   167f4:	ldrbtmi	r4, [r9], #1617	; 0x651
   167f8:			; <UNDEFINED> instruction: 0xf7eb4630
   167fc:			; <UNDEFINED> instruction: 0x4649ee9e
   16800:	ldrtmi	r4, [r0], -r3, lsl #13
   16804:	cdp	7, 9, cr15, cr8, cr11, {7}
   16808:	msreq	CPSR_xc, #72	; 0x48
   1680c:	ldrtmi	r2, [r9], -r7, asr #5
   16810:	andlt	pc, r0, sp, asr #17
   16814:	andls	r9, r2, r1, lsl #10
   16818:			; <UNDEFINED> instruction: 0xf7ec4628
   1681c:	ldrbmi	lr, [r1], -r6, lsl #17
   16820:			; <UNDEFINED> instruction: 0xf7eb4630
   16824:	strbmi	lr, [r9], -sl, lsl #29
   16828:	ldrtmi	r4, [r0], -r1, lsl #13
   1682c:	cdp	7, 8, cr15, cr4, cr11, {7}
   16830:	strmi	r4, [r2], -r9, lsr #12
   16834:			; <UNDEFINED> instruction: 0xf7eb4648
   16838:			; <UNDEFINED> instruction: 0x4643eef6
   1683c:			; <UNDEFINED> instruction: 0x46284639
   16840:	strls	r2, [r0], #-712	; 0xfffffd38
   16844:	svc	0x00b4f7eb
   16848:			; <UNDEFINED> instruction: 0xf7ece77a
   1684c:	stmdavs	r3, {r2, r6, fp, sp, lr, pc}
   16850:	tstle	r9, r2, lsl #22
   16854:	andcs	r2, r1, r0, lsr #2
   16858:	cdp	7, 6, cr15, cr2, cr11, {7}
   1685c:	movwcs	fp, #4384	; 0x1120
   16860:	orrvs	r4, r6, r5, lsl #12
   16864:	str	r6, [r3, r3]
   16868:	ldrdge	pc, [r0, -pc]
   1686c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16870:	ldrbtmi	r4, [sl], #3135	; 0xc3f
   16874:	ldrbtmi	r4, [ip], #-3391	; 0xfffff2c1
   16878:	uasxmi	r4, r1, pc	; <UNPREDICTABLE>
   1687c:			; <UNDEFINED> instruction: 0x4620447d
   16880:			; <UNDEFINED> instruction: 0xf7eb447f
   16884:	ldrcc	lr, [r4, #3674]	; 0xe5a
   16888:	teqeq	r3, #72	; 0x48	; <UNPREDICTABLE>
   1688c:			; <UNDEFINED> instruction: 0x463922de
   16890:	andls	r9, r0, r1, lsl #12
   16894:			; <UNDEFINED> instruction: 0xf7ec4628
   16898:	ldrbmi	lr, [r1], -r8, asr #16
   1689c:	strbmi	r4, [ip], -r0, lsr #12
   168a0:	cdp	7, 4, cr15, cr10, cr11, {7}
   168a4:			; <UNDEFINED> instruction: 0xf7ec4631
   168a8:	strtmi	lr, [r8], -r6, asr #17
   168ac:			; <UNDEFINED> instruction: 0x46434639
   168b0:			; <UNDEFINED> instruction: 0xf8cd22e0
   168b4:			; <UNDEFINED> instruction: 0xf7eb9000
   168b8:	smlsldx	lr, r1, ip, pc	; <UNPREDICTABLE>
   168bc:	ldrbtmi	r4, [pc], #-3887	; 168c4 <strspn@plt+0x13d4c>
   168c0:	bmi	c1053c <strspn@plt+0xc0d9c4>
   168c4:			; <UNDEFINED> instruction: 0xe713447a
   168c8:	stcmi	15, cr4, [pc], #-184	; 16818 <strspn@plt+0x13ca0>
   168cc:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   168d0:			; <UNDEFINED> instruction: 0x46204639
   168d4:	cdp	7, 3, cr15, cr0, cr11, {7}
   168d8:			; <UNDEFINED> instruction: 0xf048492c
   168dc:	rscscs	r0, r0, #-872415232	; 0xcc000000
   168e0:			; <UNDEFINED> instruction: 0x96014479
   168e4:			; <UNDEFINED> instruction: 0xf1019000
   168e8:	stmdbmi	r9!, {r2, r4, r7}
   168ec:			; <UNDEFINED> instruction: 0xf7ec4479
   168f0:			; <UNDEFINED> instruction: 0x4639e81c
   168f4:			; <UNDEFINED> instruction: 0xf7eb4620
   168f8:	ldrtmi	lr, [r1], -r0, lsr #28
   168fc:	ldm	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16900:	eorvs	r2, fp, r0, lsl #6
   16904:			; <UNDEFINED> instruction: 0xf7ebe70d
   16908:	svclt	0x0000eebe
   1690c:	andeq	r7, r2, r8, lsl #13
   16910:	andeq	r0, r0, r0, asr r2
   16914:	andeq	r7, r2, ip, ror r6
   16918:	andeq	r0, r0, r8, asr #4
   1691c:	andeq	lr, r0, lr, ror r9
   16920:	strdeq	lr, [r0], -ip
   16924:	andeq	r8, r2, ip, asr #24
   16928:	andeq	lr, r0, ip, asr #11
   1692c:	andeq	lr, r0, sl, lsl r6
   16930:	andeq	lr, r0, r4, lsl r9
   16934:	muleq	r0, r2, r5
   16938:	andeq	lr, r0, ip, ror #17
   1693c:	andeq	lr, r0, sl, ror #10
   16940:	andeq	r7, r2, r4, asr #11
   16944:	andeq	r8, r2, r4, asr #18
   16948:	andeq	r8, r2, sl, ror fp
   1694c:	andeq	lr, r0, ip, asr r5
   16950:	andeq	sl, r0, lr, lsl #23
   16954:	andeq	lr, r0, r4, ror r8
   16958:	andeq	lr, r0, ip, ror #9
   1695c:			; <UNDEFINED> instruction: 0xfffffd21
   16960:	muleq	r0, r0, ip
   16964:	andeq	sl, r0, r6, lsr fp
   16968:	andeq	r8, r0, sl, ror #14
   1696c:	andeq	lr, r0, sl, ror #8
   16970:			; <UNDEFINED> instruction: 0x0000aab2
   16974:	andeq	lr, r0, r4, lsr #15
   16978:	andeq	lr, r0, r4, lsr #8
   1697c:	andeq	lr, r0, r6, lsl r4
   16980:	andeq	sl, r0, r8, lsr #15
   16984:	andeq	lr, r0, r0, lsl r4
   16988:	andeq	sl, r0, sl, asr sl
   1698c:	andeq	lr, r0, r0, asr #14
   16990:			; <UNDEFINED> instruction: 0x0000e3b8
   16994:	bmi	febe9054 <strspn@plt+0xfebe64dc>
   16998:	blmi	febe7b84 <strspn@plt+0xfebe500c>
   1699c:	svcmi	0x00f0e92d
   169a0:	stmpl	sl, {r0, r2, r4, r7, ip, sp, pc}
   169a4:	stmibmi	sp!, {r0, r1, r3, r4, r5, r6, sl, lr}
   169a8:	ldmdavs	r2, {r1, r2, r9, sl, lr}
   169ac:			; <UNDEFINED> instruction: 0xf04f9213
   169b0:	sfmmi	f0, 4, [fp]
   169b4:	vmax.f32	d20, d16, d27
   169b8:	ldmdapl	ip, {r0, r3, r9, ip}^
   169bc:			; <UNDEFINED> instruction: 0xf8df447d
   169c0:	ldrbtmi	r9, [pc], #-680	; 169c8 <strspn@plt+0x13e50>
   169c4:			; <UNDEFINED> instruction: 0xf8d435a4
   169c8:	ldrbtmi	r8, [r9], #44	; 0x2c
   169cc:	ldrtmi	r4, [r9], -r8, lsr #12
   169d0:			; <UNDEFINED> instruction: 0xf7eb4643
   169d4:			; <UNDEFINED> instruction: 0xf8d9ee0a
   169d8:	stccs	0, cr4, [r0], {4}
   169dc:	addhi	pc, sp, r0
   169e0:	strtmi	sl, [r0], -fp, lsl #18
   169e4:	ldrls	r2, [r1], -r0, lsl #6
   169e8:	eorscc	pc, r4, sp, lsl #17
   169ec:			; <UNDEFINED> instruction: 0xf8dcf003
   169f0:	andls	r4, r9, r7, lsl #12
   169f4:	suble	r2, r2, r0, lsl #16
   169f8:	stmdavs	fp!, {r0, r2, r6, r7, fp, sp, lr}
   169fc:	movwlt	r6, #14828	; 0x39ec
   16a00:	movweq	pc, #32840	; 0x8048	; <UNPREDICTABLE>
   16a04:	rscscc	pc, pc, #79	; 0x4f
   16a08:	stmiavs	r2!, {r2, r8, ip, sp, pc}
   16a0c:	streq	pc, [r8], #-261	; 0xfffffefb
   16a10:			; <UNDEFINED> instruction: 0xf0002f00
   16a14:	svcmi	0x009580f8
   16a18:	ldmmi	r5, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   16a1c:	ldrbtmi	r4, [r8], #-2453	; 0xfffff66b
   16a20:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
   16a24:	stmib	sp, {r2, r5, r7, ip, sp}^
   16a28:	stmdbge	sp, {ip}
   16a2c:	vst4.8	{d25,d27,d29,d31}, [pc], r3
   16a30:	ldmibmi	r1, {r0, r1, r2, r3, r4, r7, r9, ip, sp, lr}
   16a34:	strmi	lr, [r5, -sp, asr #19]
   16a38:			; <UNDEFINED> instruction: 0x96024479
   16a3c:	svc	0x0074f7eb
   16a40:	tstlt	r4, ip, ror #19
   16a44:	movwcc	r6, #6187	; 0x182b
   16a48:	stmmi	ip, {r0, r1, r3, r5, sp, lr}
   16a4c:	stmibmi	ip, {r0, r1, r6, r9, sl, lr}
   16a50:	subne	pc, r5, #64, 4
   16a54:	strls	r4, [r0], #-1144	; 0xfffffb88
   16a58:	ldrbtmi	r3, [r9], #-164	; 0xffffff5c
   16a5c:	cdp	7, 10, cr15, cr8, cr11, {7}
   16a60:	blmi	1f29488 <strspn@plt+0x1f26910>
   16a64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16a68:	blls	4f0ad8 <strspn@plt+0x4edf60>
   16a6c:			; <UNDEFINED> instruction: 0xf04f405a
   16a70:			; <UNDEFINED> instruction: 0xf0400300
   16a74:	strtmi	r8, [r0], -fp, ror #1
   16a78:	pop	{r0, r2, r4, ip, sp, pc}
   16a7c:	blmi	fe0baa44 <strspn@plt+0xfe0b7ecc>
   16a80:			; <UNDEFINED> instruction: 0xf04f4631
   16a84:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
   16a88:			; <UNDEFINED> instruction: 0x4798681b
   16a8c:	andls	r4, r9, r5, lsl #12
   16a90:	rsbsle	r2, r1, r0, lsl #16
   16a94:	andscs	sl, r0, #212992	; 0x34000
   16a98:	andeq	pc, r8, r5, lsl #2
   16a9c:	cdp	7, 5, cr15, cr0, cr11, {7}
   16aa0:	andcs	r4, r0, #124928	; 0x1e800
   16aa4:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   16aa8:			; <UNDEFINED> instruction: 0xf0026858
   16aac:	mcrrne	15, 9, pc, r2, cr1	; <UNPREDICTABLE>
   16ab0:			; <UNDEFINED> instruction: 0xf0009009
   16ab4:	stmdacs	r1, {r0, r1, r3, r5, r7, pc}
   16ab8:	svcmi	0x0075d19f
   16abc:	ldrbtmi	r4, [pc], #-3189	; 16ac4 <strspn@plt+0x13f4c>
   16ac0:			; <UNDEFINED> instruction: 0x4639447c
   16ac4:			; <UNDEFINED> instruction: 0xf7eb4620
   16ac8:	ldmdbmi	r3!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   16acc:	msreq	CPSR_xc, #72	; 0x48
   16ad0:	eorsne	pc, r3, #64, 4
   16ad4:			; <UNDEFINED> instruction: 0x96014479
   16ad8:			; <UNDEFINED> instruction: 0xf1019000
   16adc:	stmdbmi	pc!, {r2, r5, r7}^	; <UNPREDICTABLE>
   16ae0:			; <UNDEFINED> instruction: 0xf7eb4479
   16ae4:	ldrtmi	lr, [r9], -r2, lsr #30
   16ae8:			; <UNDEFINED> instruction: 0xf7eb4620
   16aec:	ldrtmi	lr, [r1], -r6, lsr #26
   16af0:	ldc	7, cr15, [r8, #940]	; 0x3ac
   16af4:	eorvs	r2, fp, r0, lsl #6
   16af8:	stmdami	r9!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
   16afc:			; <UNDEFINED> instruction: 0xf0024478
   16b00:			; <UNDEFINED> instruction: 0x4604ff17
   16b04:	andeq	pc, r4, r9, asr #17
   16b08:			; <UNDEFINED> instruction: 0xf47f2800
   16b0c:			; <UNDEFINED> instruction: 0xf8dfaf69
   16b10:	mcrmi	1, 3, sl, cr5, cr4, {4}
   16b14:			; <UNDEFINED> instruction: 0xf8df44fa
   16b18:	ldrbtmi	r9, [lr], #-404	; 0xfffffe6c
   16b1c:	ldrbtmi	r4, [r9], #1617	; 0x651
   16b20:			; <UNDEFINED> instruction: 0xf7eb4630
   16b24:	strbmi	lr, [r9], -sl, lsl #26
   16b28:	ldrtmi	r4, [r0], -r3, lsl #13
   16b2c:	stc	7, cr15, [r4, #-940]	; 0xfffffc54
   16b30:	msreq	CPSR_xc, #72	; 0x48
   16b34:	addvc	pc, r7, #1325400064	; 0x4f000000
   16b38:			; <UNDEFINED> instruction: 0xf8cd4639
   16b3c:	strls	fp, [r1, #-0]
   16b40:	strtmi	r9, [r8], -r2
   16b44:	cdp	7, 15, cr15, cr0, cr11, {7}
   16b48:			; <UNDEFINED> instruction: 0x46304651
   16b4c:	ldcl	7, cr15, [r4], #940	; 0x3ac
   16b50:	andls	r4, r9, r9, asr #12
   16b54:	mcrls	6, 0, r4, cr9, cr0, {1}
   16b58:	stcl	7, cr15, [lr], #940	; 0x3ac
   16b5c:	strmi	r4, [r2], -r9, lsr #12
   16b60:			; <UNDEFINED> instruction: 0xf7eb4630
   16b64:	strbmi	lr, [r3], -r0, ror #26
   16b68:			; <UNDEFINED> instruction: 0x46284639
   16b6c:	andne	pc, pc, #64, 4
   16b70:			; <UNDEFINED> instruction: 0xf7eb9400
   16b74:			; <UNDEFINED> instruction: 0xe773ee1e
   16b78:	cdp	7, 10, cr15, cr12, cr11, {7}
   16b7c:	blcs	b0b90 <strspn@plt+0xae018>
   16b80:			; <UNDEFINED> instruction: 0x4630d115
   16b84:	cdp	7, 8, cr15, cr8, cr11, {7}
   16b88:	andls	r4, r9, r4, lsl #12
   16b8c:	msreq	CPSR_c, r4, lsl #2
   16b90:			; <UNDEFINED> instruction: 0xf7eb2001
   16b94:	strmi	lr, [r5], -r6, asr #25
   16b98:	cmplt	r0, r9
   16b9c:	stclne	3, cr2, [r2], #-4
   16ba0:	blcc	854ca8 <strspn@plt+0x852130>
   16ba4:			; <UNDEFINED> instruction: 0x61a84631
   16ba8:	ldc	7, cr15, [r6, #-940]!	; 0xfffffc54
   16bac:			; <UNDEFINED> instruction: 0xf8dfe772
   16bb0:			; <UNDEFINED> instruction: 0xf04fa100
   16bb4:			; <UNDEFINED> instruction: 0x4c3f0900
   16bb8:	cfldrsmi	mvf4, [pc, #-1000]!	; 167d8 <strspn@plt+0x13c60>
   16bbc:	svcmi	0x003f447c
   16bc0:	ldrbtmi	r4, [sp], #-1617	; 0xfffff9af
   16bc4:	ldrbtmi	r4, [pc], #-1568	; 16bcc <strspn@plt+0x14054>
   16bc8:	ldc	7, cr15, [r6], #940	; 0x3ac
   16bcc:			; <UNDEFINED> instruction: 0xf04835a4
   16bd0:	vst2.8	{d16-d19}, [pc :256], r3
   16bd4:			; <UNDEFINED> instruction: 0x46397293
   16bd8:	andls	r9, r0, r1, lsl #12
   16bdc:			; <UNDEFINED> instruction: 0xf7eb4628
   16be0:	ldrbmi	lr, [r1], -r4, lsr #29
   16be4:	strbmi	r4, [ip], -r0, lsr #12
   16be8:	stc	7, cr15, [r6], #940	; 0x3ac
   16bec:			; <UNDEFINED> instruction: 0xf7eb4631
   16bf0:	strtmi	lr, [r8], -r2, lsr #30
   16bf4:			; <UNDEFINED> instruction: 0x46434639
   16bf8:	addsvc	pc, r4, #1325400064	; 0x4f000000
   16bfc:	andls	pc, r0, sp, asr #17
   16c00:	ldcl	7, cr15, [r6, #940]	; 0x3ac
   16c04:	svcmi	0x002ee72c
   16c08:	smlsdx	r6, pc, r4, r4	; <UNPREDICTABLE>
   16c0c:	stcmi	15, cr4, [lr], #-180	; 0xffffff4c
   16c10:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   16c14:			; <UNDEFINED> instruction: 0x46204639
   16c18:	stc	7, cr15, [lr], {235}	; 0xeb
   16c1c:			; <UNDEFINED> instruction: 0xf048492b
   16c20:	vst2.8	{d16-d19}, [pc :256], r3
   16c24:	ldrbtmi	r7, [r9], #-668	; 0xfffffd64
   16c28:	andls	r9, r0, r1, lsl #12
   16c2c:	adceq	pc, r4, r1, lsl #2
   16c30:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
   16c34:	cdp	7, 7, cr15, cr8, cr11, {7}
   16c38:			; <UNDEFINED> instruction: 0x46204639
   16c3c:	ldcl	7, cr15, [ip], #-940	; 0xfffffc54
   16c40:			; <UNDEFINED> instruction: 0xf7eb4631
   16c44:	movwcs	lr, #3832	; 0xef8
   16c48:	ldrbt	r6, [r9], fp, lsr #32
   16c4c:	ldc	7, cr15, [sl, #-940]	; 0xfffffc54
   16c50:	andeq	r7, r2, r0, ror r3
   16c54:	andeq	r0, r0, r0, asr r2
   16c58:	andeq	r7, r2, r4, ror #6
   16c5c:	andeq	r0, r0, r8, asr #4
   16c60:	andeq	lr, r0, r4, ror #12
   16c64:	andeq	lr, r0, r2, ror #5
   16c68:	andeq	r8, r2, r2, lsr r9
   16c6c:			; <UNDEFINED> instruction: 0x0000e2b0
   16c70:	andeq	lr, r0, r2, lsl #12
   16c74:	andeq	lr, r0, r2, ror #6
   16c78:	andeq	lr, r0, ip, ror #4
   16c7c:	andeq	lr, r0, ip, asr #11
   16c80:	andeq	lr, r0, sl, asr #4
   16c84:	andeq	r7, r2, r4, lsr #5
   16c88:	andeq	r8, r2, r2, lsr #12
   16c8c:	andeq	r8, r2, r6, asr r8
   16c90:	muleq	r0, lr, r2
   16c94:	andeq	sl, r0, r8, ror #16
   16c98:	andeq	lr, r0, ip, asr #10
   16c9c:	andeq	lr, r0, r4, asr #3
   16ca0:			; <UNDEFINED> instruction: 0xfffffa19
   16ca4:	andeq	r8, r0, r8, ror #18
   16ca8:	andeq	sl, r0, lr, lsl #16
   16cac:	andeq	r8, r0, r2, asr #8
   16cb0:	andeq	lr, r0, ip, lsl #3
   16cb4:	andeq	sl, r0, ip, ror #14
   16cb8:	andeq	lr, r0, lr, asr r4
   16cbc:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   16cc0:	andeq	lr, r0, ip, asr #1
   16cc4:	andeq	lr, r0, r4, lsr r1
   16cc8:	andeq	sl, r0, r6, lsl r7
   16ccc:	strdeq	lr, [r0], -sl
   16cd0:	andeq	lr, r0, r2, ror r0
   16cd4:	svcmi	0x00f0e92d
   16cd8:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   16cdc:	ldrmi	r8, [lr], r2, lsl #22
   16ce0:	pkhtbmi	r4, ip, r4, asr #29
   16ce4:	ldrbtmi	r4, [lr], #-3540	; 0xfffff22c
   16ce8:			; <UNDEFINED> instruction: 0xb0954cd4
   16cec:	ldmdbpl	r5!, {r2, r4, r6, r7, r8, fp, lr}^
   16cf0:			; <UNDEFINED> instruction: 0x4606447c
   16cf4:	stmdavs	sp!, {r0, r1, r4, r6, r7, fp, lr}
   16cf8:			; <UNDEFINED> instruction: 0xf04f9513
   16cfc:	cfldr64mi	mvdx0, [r2]
   16d00:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   16d04:			; <UNDEFINED> instruction: 0xf8dd30b4
   16d08:	stmdbpl	r2!, {r7, ip, pc}^
   16d0c:	stmib	sp, {r0, r1, r2, r3, r6, r7, r8, sl, fp, lr}^
   16d10:	ldrbtmi	ip, [r7], -r8, lsl #14
   16d14:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
   16d18:	ldrdlt	pc, [ip], -r3	; <UNPREDICTABLE>
   16d1c:	subsne	pc, r5, #64, 4
   16d20:			; <UNDEFINED> instruction: 0xf7eb465b
   16d24:	stmdavs	fp!, {r1, r5, r6, sl, fp, sp, lr, pc}
   16d28:			; <UNDEFINED> instruction: 0xf0002b00
   16d2c:	stmdavs	fp!, {r1, r2, r8, pc}^
   16d30:			; <UNDEFINED> instruction: 0xf0002b00
   16d34:	svccs	0x00008109
   16d38:	rschi	pc, pc, r0
   16d3c:	svceq	0x0000f1b9
   16d40:	rscshi	pc, r1, r0
   16d44:			; <UNDEFINED> instruction: 0xf44f9c09
   16d48:	stmiami	r1, {r0, r1, r4, r5, r7, r9, ip, sp, lr}^
   16d4c:	movweq	pc, #32843	; 0x804b	; <UNPREDICTABLE>
   16d50:			; <UNDEFINED> instruction: 0xf04f49c0
   16d54:	strls	r0, [r4], #-2048	; 0xfffff800
   16d58:	cfstrsls	mvf4, [r8], {120}	; 0x78
   16d5c:	ldrbtmi	r3, [r9], #-180	; 0xffffff4c
   16d60:	andne	lr, r0, sp, asr #19
   16d64:	stmib	sp, {r2, r3, r4, r5, r7, r8, fp, lr}^
   16d68:	ldrbtmi	r6, [r9], #-1026	; 0xfffffbfe
   16d6c:	stmdbvc	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   16d70:	ldcl	7, cr15, [sl, #940]	; 0x3ac
   16d74:			; <UNDEFINED> instruction: 0xf7eb4630
   16d78:			; <UNDEFINED> instruction: 0x4603ed90
   16d7c:			; <UNDEFINED> instruction: 0x461d4638
   16d80:			; <UNDEFINED> instruction: 0xf7eb930a
   16d84:	strmi	lr, [r3], -sl, lsl #27
   16d88:	ldrmi	r4, [ip], -r8, asr #12
   16d8c:			; <UNDEFINED> instruction: 0xf7eb930b
   16d90:	stmdbne	fp!, {r2, r7, r8, sl, fp, sp, lr, pc}
   16d94:	bmi	fec63aa4 <strspn@plt+0xfec60f2c>
   16d98:	ldrbtmi	r4, [sl], #-2481	; 0xfffff64f
   16d9c:	eorslt	pc, r8, sp, asr #17
   16da0:	adcscc	r4, r4, #2030043136	; 0x79000000
   16da4:	strmi	r9, [r3], #-529	; 0xfffffdef
   16da8:	smlabteq	ip, sp, r9, lr
   16dac:	bcc	4525d4 <strspn@plt+0x44fa5c>
   16db0:	bne	452618 <strspn@plt+0x44faa0>
   16db4:			; <UNDEFINED> instruction: 0xf7eb2001
   16db8:			; <UNDEFINED> instruction: 0x4604ebb4
   16dbc:			; <UNDEFINED> instruction: 0xf0002800
   16dc0:	blls	2b71f4 <strspn@plt+0x2b467c>
   16dc4:	ldreq	pc, [ip, #-256]!	; 0xffffff00
   16dc8:			; <UNDEFINED> instruction: 0xf1084631
   16dcc:			; <UNDEFINED> instruction: 0xf1030b01
   16dd0:	blls	2195dc <strspn@plt+0x216a64>
   16dd4:	addvs	r4, r3, #85983232	; 0x5200000
   16dd8:	sbcvs	r9, r3, #9216	; 0x2400
   16ddc:	eorvs	r4, r5, #40, 12	; 0x2800000
   16de0:	ldc	7, cr15, [sl], {235}	; 0xeb
   16de4:	stmdbls	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   16de8:	bl	178e58 <strspn@plt+0x1762e0>
   16dec:	rsbvs	r0, r3, #671088640	; 0x28000000
   16df0:	movwcs	r1, #3144	; 0xc48
   16df4:			; <UNDEFINED> instruction: 0xf8254639
   16df8:	strmi	r2, [r2], -sl
   16dfc:	ldrdgt	pc, [r4], -r4	; <UNPREDICTABLE>
   16e00:	strtmi	r4, [r2], r5, lsl #12
   16e04:	andeq	pc, r2, ip, lsl #2
   16e08:			; <UNDEFINED> instruction: 0xf88c6320
   16e0c:	blvs	822e1c <strspn@plt+0x8202a4>
   16e10:	cmnvs	r0, #1
   16e14:	stc	7, cr15, [r0], {235}	; 0xeb
   16e18:	blvs	183da50 <strspn@plt+0x183aed8>
   16e1c:	mrrcne	6, 4, r4, sl, cr9
   16e20:	movvs	r4, #40, 8	; 0x28000000
   16e24:	bl	ffe54dd8 <strspn@plt+0xffe52260>
   16e28:	tstcs	r1, r2, lsr #12
   16e2c:			; <UNDEFINED> instruction: 0xf8422300
   16e30:	mvnvs	r1, r0, lsr #22
   16e34:	svceq	0x0000f1b8
   16e38:	stcmi	0, cr13, [sl, #248]	; 0xf8
   16e3c:	bvs	84168c <strspn@plt+0x83eb14>
   16e40:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   16e44:	lsrvs	r7, r3, #4
   16e48:			; <UNDEFINED> instruction: 0xf0026868
   16e4c:	mcrrne	13, 12, pc, r3, cr1	; <UNPREDICTABLE>
   16e50:	stmdacs	r1, {r0, r1, r6, ip, lr, pc}
   16e54:	blls	4cb27c <strspn@plt+0x4c8704>
   16e58:	ldmibvs	sl, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   16e5c:	rsble	r2, r6, r0, lsl #20
   16e60:	ldrmi	r4, [sl], r0, lsr #12
   16e64:	bl	feed4e18 <strspn@plt+0xfeed22a0>
   16e68:	svceq	0x0002f1bb
   16e6c:			; <UNDEFINED> instruction: 0xf8dad133
   16e70:	vst4.8	{d17-d20}, [pc], r0
   16e74:			; <UNDEFINED> instruction: 0xf8dd72d5
   16e78:			; <UNDEFINED> instruction: 0xf8dab038
   16e7c:	tstcc	r1, ip, lsl r0
   16e80:			; <UNDEFINED> instruction: 0xf8ca4879
   16e84:	ldrbmi	r1, [fp], -r0
   16e88:	ldrbtmi	r4, [r8], #-2424	; 0xfffff688
   16e8c:	strls	r3, [r0], #-180	; 0xffffff4c
   16e90:			; <UNDEFINED> instruction: 0xf7eb4479
   16e94:	bmi	1dd20d4 <strspn@plt+0x1dcf55c>
   16e98:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
   16e9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16ea0:	subsmi	r9, sl, r3, lsl fp
   16ea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16ea8:	sbchi	pc, r2, r0, asr #32
   16eac:	andslt	r4, r5, r0, lsr #12
   16eb0:	blhi	d21ac <strspn@plt+0xcf634>
   16eb4:	svchi	0x00f0e8bd
   16eb8:	bge	4a9c78 <strspn@plt+0x4a7100>
   16ebc:	strtmi	r6, [r1], -r0, lsr #21
   16ec0:			; <UNDEFINED> instruction: 0xf884447b
   16ec4:	movvs	r8, r8
   16ec8:			; <UNDEFINED> instruction: 0xf0026818
   16ecc:	mcrrne	13, 8, pc, r2, cr1	; <UNPREDICTABLE>
   16ed0:	stmdacs	r1, {r0, r1, ip, lr, pc}
   16ed4:			; <UNDEFINED> instruction: 0x46d8d0bf
   16ed8:	blmi	1a10c88 <strspn@plt+0x1a0e110>
   16edc:	movwls	r4, #62587	; 0xf47b
   16ee0:	blmi	19a874c <strspn@plt+0x19a5bd4>
   16ee4:	tstls	r0, #2063597568	; 0x7b000000
   16ee8:			; <UNDEFINED> instruction: 0xf7eb4618
   16eec:	blls	3d1b8c <strspn@plt+0x3cf014>
   16ef0:	vst2.16	{d20,d22}, [pc :128], r3
   16ef4:			; <UNDEFINED> instruction: 0xf04372d2
   16ef8:			; <UNDEFINED> instruction: 0x96010333
   16efc:	andls	r4, r0, r9, ror r4
   16f00:			; <UNDEFINED> instruction: 0xf7eb9811
   16f04:	ldmib	sp, {r1, r4, r8, sl, fp, sp, lr, pc}^
   16f08:			; <UNDEFINED> instruction: 0xf7eb100f
   16f0c:			; <UNDEFINED> instruction: 0x4631eb16
   16f10:	ldc	7, cr15, [r0, #940]	; 0x3ac
   16f14:	eorvs	r2, r3, r0, lsl #6
   16f18:	svcmi	0x005ae7a6
   16f1c:			; <UNDEFINED> instruction: 0xf1b9447f
   16f20:			; <UNDEFINED> instruction: 0xf47f0f00
   16f24:			; <UNDEFINED> instruction: 0xf8dfaf0f
   16f28:	ldrbtmi	r9, [r9], #352	; 0x160
   16f2c:	ldrmi	lr, [r8], -sl, lsl #14
   16f30:	blx	354f34 <strspn@plt+0x3523bc>
   16f34:	sbcsvs	r9, ip, r2, lsl fp
   16f38:	ldmdami	r4, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   16f3c:			; <UNDEFINED> instruction: 0xf0024478
   16f40:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   16f44:	stmdblt	r3, {r3, r5, sp, lr}^
   16f48:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   16f4c:	ldc2l	0, cr15, [r0], #8
   16f50:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   16f54:	subsvs	r6, r8, sl, lsl r8
   16f58:	stmdacs	r0, {r1, r4, r8, ip, sp, pc}
   16f5c:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   16f60:			; <UNDEFINED> instruction: 0xf04f4c4d
   16f64:	vmlami.f16	s1, s26, s0	; <UNPREDICTABLE>
   16f68:			; <UNDEFINED> instruction: 0xf8df447c
   16f6c:	ldrbtmi	r8, [lr], #-308	; 0xfffffecc
   16f70:	strtmi	r4, [r1], -ip, asr #26
   16f74:			; <UNDEFINED> instruction: 0x463044f8
   16f78:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
   16f7c:	b	ff754f30 <strspn@plt+0xff7523b8>
   16f80:	ldrbtmi	r4, [sp], #-1601	; 0xfffff9bf
   16f84:	ldrcc	r4, [r4, #1274]!	; 0x4fa
   16f88:	ldrtmi	r4, [r0], -r7, lsl #12
   16f8c:	b	ff554f40 <strspn@plt+0xff5523c8>
   16f90:	msreq	CPSR_xc, #75	; 0x4b
   16f94:	adcvc	pc, lr, #1325400064	; 0x4f000000
   16f98:	smlsdls	r0, r1, r6, r4
   16f9c:	andpl	lr, r1, sp, asr #19
   16fa0:			; <UNDEFINED> instruction: 0xf7eb4628
   16fa4:	strtmi	lr, [r1], -r2, asr #25
   16fa8:			; <UNDEFINED> instruction: 0x464c4630
   16fac:	b	ff154f60 <strspn@plt+0xff1523e8>
   16fb0:	strmi	r4, [r0], r1, asr #12
   16fb4:			; <UNDEFINED> instruction: 0xf7eb4630
   16fb8:	strtmi	lr, [r9], -r0, asr #21
   16fbc:	strbmi	r4, [r0], -r2, lsl #12
   16fc0:	bl	c54f74 <strspn@plt+0xc523fc>
   16fc4:	ldrbmi	r4, [r1], -r8, lsr #12
   16fc8:	vmin.s8	q10, q0, <illegal reg q5.5>
   16fcc:			; <UNDEFINED> instruction: 0xf8cd125d
   16fd0:			; <UNDEFINED> instruction: 0xf7eb9000
   16fd4:	ldrb	lr, [lr, -lr, ror #23]
   16fd8:	ldrsbls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   16fdc:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   16fe0:			; <UNDEFINED> instruction: 0xf8dd44f9
   16fe4:	ldrbtmi	fp, [r8], #56	; 0x38
   16fe8:			; <UNDEFINED> instruction: 0x46494f32
   16fec:	ldrbtmi	r4, [pc], #-1600	; 16ff4 <strspn@plt+0x1447c>
   16ff0:	b	fe8d4fa4 <strspn@plt+0xfe8d242c>
   16ff4:			; <UNDEFINED> instruction: 0xf04b4a30
   16ff8:			; <UNDEFINED> instruction: 0x46390333
   16ffc:			; <UNDEFINED> instruction: 0x9601447a
   17000:	ldreq	pc, [r4, #258]!	; 0x102
   17004:	rsbsne	pc, r7, #64, 4
   17008:	strtmi	r9, [r8], -r0
   1700c:	stc	7, cr15, [ip], {235}	; 0xeb
   17010:	strbmi	r4, [r0], -r9, asr #12
   17014:	b	fe454fc8 <strspn@plt+0xfe452450>
   17018:			; <UNDEFINED> instruction: 0xf7eb4631
   1701c:	strtmi	lr, [r8], -ip, lsl #26
   17020:			; <UNDEFINED> instruction: 0x465b4639
   17024:	adcsvc	pc, ip, #1325400064	; 0x4f000000
   17028:			; <UNDEFINED> instruction: 0xf7eb9400
   1702c:	ldr	lr, [r2, -r2, asr #23]!
   17030:	bl	a54fe4 <strspn@plt+0xa5246c>
   17034:	andeq	r7, r2, r2, lsr #32
   17038:	andeq	r0, r0, r0, asr r2
   1703c:	andeq	r7, r2, r8, lsl r0
   17040:	andeq	sp, r0, r2, lsr #31
   17044:	andeq	lr, r0, r0, lsr #6
   17048:	andeq	r0, r0, r8, asr #4
   1704c:	andeq	r8, r2, r6, ror #11
   17050:	andeq	lr, r0, r8, asr #5
   17054:	andeq	lr, r0, lr, asr #32
   17058:	andeq	sp, r0, sl, lsr pc
   1705c:	andeq	lr, r0, r6, lsl #5
   17060:	andeq	r9, r0, r0, lsr #12
   17064:			; <UNDEFINED> instruction: 0x000284ba
   17068:	muleq	r0, r6, r1
   1706c:	andeq	sp, r0, r4, lsl lr
   17070:	andeq	r6, r2, lr, ror #28
   17074:	andeq	r8, r2, ip, lsr r4
   17078:	andeq	sp, r0, r8, ror #28
   1707c:	andeq	sl, r0, r4, asr #8
   17080:	andeq	sp, r0, r8, lsr #27
   17084:			; <UNDEFINED> instruction: 0x000094b0
   17088:	muleq	r0, sl, r4
   1708c:			; <UNDEFINED> instruction: 0xfffff5b9
   17090:			; <UNDEFINED> instruction: 0xfffff5cb
   17094:	andeq	r8, r2, sl, lsr #7
   17098:	andeq	r8, r0, r4, lsl r5
   1709c:			; <UNDEFINED> instruction: 0x0000a3ba
   170a0:	andeq	r7, r0, ip, ror #31
   170a4:	muleq	r0, lr, r0
   170a8:	andeq	sp, r0, r0, lsr #26
   170ac:	andeq	sp, r0, r4, ror #26
   170b0:	andeq	sl, r0, r2, asr #6
   170b4:			; <UNDEFINED> instruction: 0x0000dcb6
   170b8:	andeq	lr, r0, r4, lsr #32
   170bc:	mvnsmi	lr, sp, lsr #18
   170c0:	stcmi	0, cr11, [ip], #-536	; 0xfffffde8
   170c4:	bmi	b288e0 <strspn@plt+0xb25d68>
   170c8:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
   170cc:	svcmi	0x002c4b2b
   170d0:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   170d4:	ldmdavs	r2, {r0, r1, r3, r5, sl, fp, lr}
   170d8:			; <UNDEFINED> instruction: 0xf04f9205
   170dc:	cdpmi	2, 2, cr0, cr10, cr0, {0}
   170e0:	ldrbtmi	r5, [ip], #-2527	; 0xfffff621
   170e4:	strbcc	r4, [r4], #1150	; 0x47e
   170e8:	adcsne	pc, r5, #64, 4
   170ec:			; <UNDEFINED> instruction: 0x46206aff
   170f0:			; <UNDEFINED> instruction: 0x463b4631
   170f4:	b	1e550a8 <strspn@plt+0x1e52530>
   170f8:	stmdbge	r4, {r3, r5, r6, sl, fp, ip}
   170fc:	stcl	7, cr15, [lr], {235}	; 0xeb
   17100:	stmiblt	sl!, {r2, r9, fp, ip, pc}^
   17104:	ldrmi	r4, [r3], -r1, lsl #12
   17108:	andls	r4, r0, #40, 12	; 0x2800000
   1710c:			; <UNDEFINED> instruction: 0xf7ff4642
   17110:	ldrtmi	pc, [fp], -r1, ror #27	; <UNPREDICTABLE>
   17114:	vmin.s8	d20, d0, d17
   17118:			; <UNDEFINED> instruction: 0x460512bd
   1711c:	strtmi	r9, [r0], -r0
   17120:	bl	11d50d4 <strspn@plt+0x11d255c>
   17124:	blmi	529990 <strspn@plt+0x526e18>
   17128:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1712c:	blls	17119c <strspn@plt+0x16e624>
   17130:			; <UNDEFINED> instruction: 0xf04f405a
   17134:	tstle	sl, r0, lsl #6
   17138:	andlt	r4, r6, r8, lsr #12
   1713c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17140:			; <UNDEFINED> instruction: 0xf0474813
   17144:	ldrtmi	r0, [r1], -r5, lsr #6
   17148:	strls	r9, [r1, #-514]	; 0xfffffdfe
   1714c:	vqshl.s8	q10, q12, q0
   17150:			; <UNDEFINED> instruction: 0x900012b9
   17154:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   17158:	bl	ff9d510c <strspn@plt+0xff9d2594>
   1715c:			; <UNDEFINED> instruction: 0x4631463b
   17160:	vmax.s8	d20, d0, d16
   17164:	strls	r1, [r0, #-699]	; 0xfffffd45
   17168:	bl	8d511c <strspn@plt+0x8d25a4>
   1716c:			; <UNDEFINED> instruction: 0xf7ebe7da
   17170:	svclt	0x0000ea8a
   17174:	andeq	r6, r2, lr, lsr ip
   17178:	andeq	r0, r0, r0, asr r2
   1717c:	andeq	r6, r2, r6, lsr ip
   17180:	andeq	r0, r0, r8, asr #4
   17184:	andeq	sp, r0, lr, lsr pc
   17188:	andeq	sp, r0, r0, asr #23
   1718c:	andeq	r6, r2, r0, ror #23
   17190:	muleq	r0, ip, ip
   17194:	vpadd.i8	d20, d0, d10
   17198:	ldrlt	r1, [r0, #-707]	; 0xfffffd3d
   1719c:	cfldrsmi	mvf4, [r9], {123}	; 0x7b
   171a0:	ldmdami	r9, {r1, r7, ip, sp, pc}
   171a4:	ldmdbpl	fp, {r0, r3, r4, r8, fp, lr}
   171a8:	cfldrsmi	mvf4, [r9], {120}	; 0x78
   171ac:	ldrbtmi	r3, [r9], #-212	; 0xffffff2c
   171b0:	ldrbtmi	r6, [ip], #-2779	; 0xfffff525
   171b4:			; <UNDEFINED> instruction: 0xf7eb9301
   171b8:	stmdavs	r0!, {r3, r4, r9, fp, sp, lr, pc}
   171bc:	teqlt	r0, r1, lsl #22
   171c0:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   171c4:	cdp2	0, 0, cr15, cr10, cr2, {0}
   171c8:	andcs	r9, r0, #1024	; 0x400
   171cc:	ldcmi	0, cr6, [r2], {34}	; 0x22
   171d0:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   171d4:	ldmdbmi	r1, {r3, r4, r5, r8, ip, sp, pc}
   171d8:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   171dc:	ldc2l	0, cr15, [lr, #8]!
   171e0:	andcs	r9, r0, #1024	; 0x400
   171e4:	stmdami	lr, {r1, r5, r6, sp, lr}
   171e8:	rscvc	pc, r7, #1325400064	; 0x4f000000
   171ec:	ldrbtmi	r4, [r8], #-2317	; 0xfffff6f3
   171f0:	sbcscc	r4, r4, r9, ror r4
   171f4:	pop	{r1, ip, sp, pc}
   171f8:			; <UNDEFINED> instruction: 0xf7eb4010
   171fc:	svclt	0x0000baf7
   17200:	andeq	r6, r2, ip, ror #22
   17204:	andeq	r0, r0, r8, asr #4
   17208:	andeq	sp, r0, r8, ror lr
   1720c:	strdeq	sp, [r0], -r6
   17210:	andeq	r8, r2, sl, asr #2
   17214:			; <UNDEFINED> instruction: 0xfffff187
   17218:	andeq	r8, r2, ip, lsr #2
   1721c:			; <UNDEFINED> instruction: 0xfffff16f
   17220:	andeq	sp, r0, r2, lsr lr
   17224:			; <UNDEFINED> instruction: 0x0000dab4
   17228:			; <UNDEFINED> instruction: 0x4604b570
   1722c:	addlt	r4, r4, r1, lsl sp
   17230:			; <UNDEFINED> instruction: 0xf44f4e11
   17234:	ldrbtmi	r7, [sp], #-754	; 0xfffffd0e
   17238:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
   1723c:	stmibpl	sp!, {r3, r5, r9, sl, lr}
   17240:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17244:	rsceq	pc, r8, r3, lsl #2
   17248:	smlabteq	r2, sp, r9, lr
   1724c:	movwls	r6, #6891	; 0x1aeb
   17250:	stmib	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17254:	stccs	8, cr15, [r0], #-336	; 0xfffffeb0
   17258:	ldrdcc	lr, [r1], -sp
   1725c:	stmdbls	r3, {r0, r2, r4, r6, sl, fp, ip}
   17260:	rscsvc	pc, r3, #1325400064	; 0x4f000000
   17264:	stcpl	8, cr15, [r0], #-272	; 0xfffffef0
   17268:	pop	{r2, ip, sp, pc}
   1726c:			; <UNDEFINED> instruction: 0xf7eb4070
   17270:	svclt	0x0000babd
   17274:	ldrdeq	r6, [r2], -r2
   17278:	andeq	r0, r0, r8, asr #4
   1727c:	andeq	sp, r0, r0, ror #27
   17280:	andeq	sp, r0, r2, ror #20
   17284:			; <UNDEFINED> instruction: 0xf44f4b10
   17288:	ldrblt	r7, [r0, #-764]!	; 0xfffffd04
   1728c:	mcrmi	4, 0, r4, cr15, cr11, {3}
   17290:	stcmi	0, cr11, [pc], {130}	; 0x82
   17294:	stmdbmi	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   17298:	ldrbtmi	r5, [ip], #-2459	; 0xfffff665
   1729c:	ldrbtmi	r3, [r9], #-1272	; 0xfffffb08
   172a0:	bvs	ff6fb6ac <strspn@plt+0xff6f8b34>
   172a4:	movwls	r4, #1568	; 0x620
   172a8:	ldmib	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   172ac:	eoreq	pc, r0, r5, lsr #3
   172b0:			; <UNDEFINED> instruction: 0xf87ef7ff
   172b4:	stmdbls	r1, {r8, r9, fp, ip, pc}
   172b8:	vst1.8	{d20-d22}, [pc :128], r0
   172bc:	strdlt	r7, [r2], -sp
   172c0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   172c4:	blt	fe4d5278 <strspn@plt+0xfe4d2700>
   172c8:	andeq	r6, r2, ip, ror sl
   172cc:	andeq	r0, r0, r8, asr #4
   172d0:	andeq	sp, r0, r6, lsl #27
   172d4:	andeq	sp, r0, r6, lsl #20
   172d8:	bmi	feae9988 <strspn@plt+0xfeae6e10>
   172dc:	blmi	feae84c8 <strspn@plt+0xfeae5950>
   172e0:	svcmi	0x00f0e92d
   172e4:	stmpl	sl, {r0, r1, r4, r7, ip, sp, pc}
   172e8:	stmibmi	r9!, {r0, r1, r3, r4, r5, r6, sl, lr}
   172ec:	ldmdavs	r2, {r1, r2, r9, sl, lr}
   172f0:			; <UNDEFINED> instruction: 0xf04f9211
   172f4:	sfmmi	f0, 4, [r7]
   172f8:	vmax.f32	d20, d16, d23
   172fc:	ldmdapl	ip, {r0, r2, r9, sp}^
   17300:			; <UNDEFINED> instruction: 0xf8df447d
   17304:	ldrbtmi	r9, [pc], #-664	; 1730c <strspn@plt+0x14794>
   17308:	strvc	pc, [r4, #1285]	; 0x505
   1730c:	ldrdhi	pc, [ip], -r4	; <UNPREDICTABLE>
   17310:			; <UNDEFINED> instruction: 0x462844f9
   17314:			; <UNDEFINED> instruction: 0x46434639
   17318:	stmdb	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1731c:	ldrdmi	pc, [r8], -r9
   17320:			; <UNDEFINED> instruction: 0xf0002c00
   17324:	stmdbge	r9, {r0, r2, r3, r7, pc}
   17328:	movwcs	r4, #1568	; 0x620
   1732c:			; <UNDEFINED> instruction: 0xf88d960f
   17330:			; <UNDEFINED> instruction: 0xf002302c
   17334:			; <UNDEFINED> instruction: 0x4607fc39
   17338:	suble	r2, r4, r0, lsl #16
   1733c:	stmdavs	fp!, {r0, r2, r6, r7, fp, sp, lr}
   17340:	stmibvs	ip!, {r0, r9, sp}^
   17344:			; <UNDEFINED> instruction: 0xf048b31b
   17348:	stccs	3, cr0, [r0], {8}
   1734c:	rscshi	pc, r5, r0
   17350:			; <UNDEFINED> instruction: 0xf1056822
   17354:	svccs	0x00000408
   17358:	rschi	pc, ip, r0
   1735c:	ldrbtmi	r4, [pc], #-3984	; 17364 <strspn@plt+0x147ec>
   17360:	ldmmi	r1, {r4, r7, r8, fp, lr}
   17364:	tstls	r0, r9, ror r4
   17368:	tstls	r3, fp, lsl #18
   1736c:	ldrbtmi	r4, [r8], #-2447	; 0xfffff671
   17370:	addvc	pc, r4, r0, lsl #10
   17374:	strmi	lr, [r5, -sp, asr #19]
   17378:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
   1737c:	eorscs	pc, r3, #64, 4
   17380:	streq	lr, [r1], -sp, asr #19
   17384:	b	ff455338 <strspn@plt+0xff4527c0>
   17388:	stmibvs	ip!, {r1, r3, r5, fp, sp, lr}^
   1738c:	stmmi	r8, {r0, r9, ip, sp}
   17390:	stmibmi	r8, {r0, r1, r6, r9, sl, lr}
   17394:	eorvs	r4, sl, r8, ror r4
   17398:	addvc	pc, r4, r0, lsl #10
   1739c:	vqshl.s8	q10, <illegal reg q12.5>, q0
   173a0:	strls	r2, [r0], #-570	; 0xfffffdc6
   173a4:	b	155358 <strspn@plt+0x1527e0>
   173a8:	blmi	1de9dbc <strspn@plt+0x1de7244>
   173ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   173b0:	blls	471420 <strspn@plt+0x46e8a8>
   173b4:			; <UNDEFINED> instruction: 0xf04f405a
   173b8:			; <UNDEFINED> instruction: 0xf0400300
   173bc:	strtmi	r8, [r0], -r1, ror #1
   173c0:	pop	{r0, r1, r4, ip, sp, pc}
   173c4:	blmi	1f7b38c <strspn@plt+0x1f78814>
   173c8:	ldrtmi	r4, [r0], -r1, lsl #12
   173cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   173d0:			; <UNDEFINED> instruction: 0x46054798
   173d4:	rsbsle	r2, r1, r0, lsl #16
   173d8:	andscs	sl, r0, #180224	; 0x2c000
   173dc:	andeq	pc, r8, r5, lsl #2
   173e0:	stmib	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   173e4:	andcs	r4, r0, #120832	; 0x1d800
   173e8:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   173ec:			; <UNDEFINED> instruction: 0xf0026898
   173f0:	mcrrne	10, 14, pc, r3, cr15	; <UNPREDICTABLE>
   173f4:	adchi	pc, r4, r0
   173f8:	lslle	r2, r1, #16
   173fc:	ldclmi	15, cr4, [r2], #-452	; 0xfffffe3c
   17400:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   17404:			; <UNDEFINED> instruction: 0x46204639
   17408:	ldm	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1740c:			; <UNDEFINED> instruction: 0xf048496f
   17410:	vcgt.s8	d16, d0, d19
   17414:	ldrbtmi	r2, [r9], #-551	; 0xfffffdd9
   17418:	andls	r9, r0, r1, lsl #12
   1741c:	addvc	pc, r4, r1, lsl #10
   17420:	ldrbtmi	r4, [r9], #-2411	; 0xfffff695
   17424:	b	fe0553d8 <strspn@plt+0xfe052860>
   17428:			; <UNDEFINED> instruction: 0x46204639
   1742c:	stm	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17430:			; <UNDEFINED> instruction: 0xf7eb4631
   17434:	movwcs	lr, #2296	; 0x8f8
   17438:	stmibvs	ip!, {r0, r1, r3, r5, sp, lr}^
   1743c:	str	r2, [r6, r1, lsl #4]!
   17440:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   17444:	blx	1d53454 <strspn@plt+0x1d508dc>
   17448:			; <UNDEFINED> instruction: 0xf8c94604
   1744c:	stmdacs	r0, {r3}
   17450:	svcge	0x0069f47f
   17454:	ldrdge	pc, [r0, pc]
   17458:	ldrbtmi	r4, [sl], #3680	; 0xe60
   1745c:	ldrdls	pc, [r0, pc]
   17460:			; <UNDEFINED> instruction: 0x4651447e
   17464:			; <UNDEFINED> instruction: 0x463044f9
   17468:	stmda	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1746c:	strmi	r4, [r3], r9, asr #12
   17470:			; <UNDEFINED> instruction: 0xf7eb4630
   17474:			; <UNDEFINED> instruction: 0xf048e862
   17478:	vcgt.s8	d16, d0, d19
   1747c:	ldrtmi	r2, [r9], -sl, lsl #4
   17480:	andlt	pc, r0, sp, asr #17
   17484:	andls	r9, r2, r1, lsl #10
   17488:			; <UNDEFINED> instruction: 0xf7eb4628
   1748c:	ldrbmi	lr, [r1], -lr, asr #20
   17490:			; <UNDEFINED> instruction: 0xf7eb4630
   17494:			; <UNDEFINED> instruction: 0x4649e852
   17498:	ldrtmi	r4, [r0], -r1, lsl #13
   1749c:	stmda	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   174a0:	strmi	r4, [r2], -r9, lsr #12
   174a4:			; <UNDEFINED> instruction: 0xf7eb4648
   174a8:			; <UNDEFINED> instruction: 0x4643e8be
   174ac:			; <UNDEFINED> instruction: 0x46284639
   174b0:	andcs	pc, fp, #64, 4
   174b4:			; <UNDEFINED> instruction: 0xf7eb9400
   174b8:			; <UNDEFINED> instruction: 0xe775e97c
   174bc:	b	2d5470 <strspn@plt+0x2d28f8>
   174c0:	blcs	b14d4 <strspn@plt+0xae95c>
   174c4:			; <UNDEFINED> instruction: 0x2120d109
   174c8:			; <UNDEFINED> instruction: 0xf7eb2001
   174cc:			; <UNDEFINED> instruction: 0xb120e82a
   174d0:	strmi	r2, [r5], -r1, lsl #6
   174d4:	andvs	r6, r3, r6, lsl #3
   174d8:			; <UNDEFINED> instruction: 0xf8dfe77e
   174dc:			; <UNDEFINED> instruction: 0xf04fa108
   174e0:	mcrrmi	9, 0, r0, r1, cr0	; <UNPREDICTABLE>
   174e4:	cfstrdmi	mvd4, [r1, #-1000]	; 0xfffffc18
   174e8:	svcmi	0x0041447c
   174ec:	ldrbtmi	r4, [sp], #-1617	; 0xfffff9af
   174f0:	ldrbtmi	r4, [pc], #-1568	; 174f8 <strspn@plt+0x14980>
   174f4:	stmda	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   174f8:	strvc	pc, [r4, #1285]	; 0x505
   174fc:	teqeq	r3, #72	; 0x48	; <UNPREDICTABLE>
   17500:	andscs	pc, fp, #64, 4
   17504:			; <UNDEFINED> instruction: 0x96014639
   17508:	strtmi	r9, [r8], -r0
   1750c:	b	3554c0 <strspn@plt+0x352948>
   17510:			; <UNDEFINED> instruction: 0x46204651
   17514:			; <UNDEFINED> instruction: 0xf7eb464c
   17518:			; <UNDEFINED> instruction: 0x4631e810
   1751c:	b	fe2d54d0 <strspn@plt+0xfe2d2958>
   17520:	ldrtmi	r4, [r9], -r8, lsr #12
   17524:	vmax.s8	q10, q0, <illegal reg q1.5>
   17528:			; <UNDEFINED> instruction: 0xf8cd221d
   1752c:			; <UNDEFINED> instruction: 0xf7eb9000
   17530:	ldr	lr, [r9, -r0, asr #18]!
   17534:	ldrbtmi	r4, [pc], #-3887	; 1753c <strspn@plt+0x149c4>
   17538:	bmi	c11188 <strspn@plt+0xc0e610>
   1753c:	smlsdx	r8, sl, r4, r4
   17540:	stcmi	15, cr4, [pc], #-184	; 17490 <strspn@plt+0x14918>
   17544:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   17548:			; <UNDEFINED> instruction: 0x46204639
   1754c:	svc	0x00f4f7ea
   17550:			; <UNDEFINED> instruction: 0xf048492c
   17554:	vcge.s8	d16, d0, d19
   17558:	ldrbtmi	r2, [r9], #-557	; 0xfffffdd3
   1755c:	andls	r9, r0, r1, lsl #12
   17560:	addvc	pc, r4, r1, lsl #10
   17564:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
   17568:	ldmib	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1756c:			; <UNDEFINED> instruction: 0x46204639
   17570:	svc	0x00e2f7ea
   17574:			; <UNDEFINED> instruction: 0xf7eb4631
   17578:	movwcs	lr, #2654	; 0xa5e
   1757c:	ldrb	r6, [ip, -fp, lsr #32]
   17580:	stm	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17584:	andeq	r6, r2, ip, lsr #20
   17588:	andeq	r0, r0, r0, asr r2
   1758c:	andeq	r6, r2, r0, lsr #20
   17590:	andeq	r0, r0, r8, asr #4
   17594:	andeq	sp, r0, r0, lsr #26
   17598:	muleq	r0, lr, r9
   1759c:	andeq	r7, r2, ip, ror #31
   175a0:	andeq	sp, r0, sl, ror #18
   175a4:	ldrdeq	sp, [r0], -r0
   175a8:			; <UNDEFINED> instruction: 0x0000dcb2
   175ac:	andeq	sp, r0, sl, lsr #18
   175b0:	andeq	sp, r0, ip, lsl #25
   175b4:	andeq	sp, r0, r8, lsl #18
   175b8:	andeq	r6, r2, ip, asr r9
   175bc:	ldrdeq	r7, [r2], -ip
   175c0:	andeq	r7, r2, r2, lsl pc
   175c4:	andeq	sp, r0, ip, lsl #20
   175c8:	andeq	r9, r0, r6, lsr #30
   175cc:	andeq	sp, r0, sl, lsl #24
   175d0:	andeq	sp, r0, r2, lsl #17
   175d4:			; <UNDEFINED> instruction: 0xfffff0cf
   175d8:	andeq	r8, r0, r2, lsr #32
   175dc:	andeq	r9, r0, r8, asr #29
   175e0:	strdeq	r7, [r0], -ip
   175e4:	andeq	sp, r0, r0, lsl r9
   175e8:	andeq	r9, r0, r0, asr #28
   175ec:	andeq	sp, r0, r2, lsr fp
   175f0:			; <UNDEFINED> instruction: 0x0000d7b2
   175f4:	muleq	r0, lr, r7
   175f8:	andeq	r9, r0, r0, lsr fp
   175fc:			; <UNDEFINED> instruction: 0x0000d8b0
   17600:	andeq	r9, r0, r2, ror #27
   17604:	andeq	sp, r0, r6, asr #21
   17608:	andeq	sp, r0, lr, lsr r7
   1760c:	bmi	fec69cd4 <strspn@plt+0xfec6715c>
   17610:	blmi	fec687fc <strspn@plt+0xfec65c84>
   17614:	svcmi	0x00f0e92d
   17618:	stmpl	sl, {r0, r2, r4, r7, ip, sp, pc}
   1761c:	stmibmi	pc!, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   17620:	ldmdavs	r2, {r1, r2, r9, sl, lr}
   17624:			; <UNDEFINED> instruction: 0xf04f9213
   17628:	sfmmi	f0, 4, [sp]
   1762c:	vmax.f32	d20, d16, d29
   17630:	ldmdapl	ip, {r0, r2, r6, r9, sp}^
   17634:			; <UNDEFINED> instruction: 0xf8df447d
   17638:	ldrbtmi	r9, [pc], #-688	; 17640 <strspn@plt+0x14ac8>
   1763c:	strvc	pc, [ip, #1285]	; 0x505
   17640:	ldrdhi	pc, [ip], -r4	; <UNPREDICTABLE>
   17644:			; <UNDEFINED> instruction: 0x462844f9
   17648:			; <UNDEFINED> instruction: 0x46434639
   1764c:	svc	0x00ccf7ea
   17650:	ldrdmi	pc, [ip], -r9
   17654:			; <UNDEFINED> instruction: 0xf0002c00
   17658:	stmdbge	fp, {r0, r1, r2, r3, r7, pc}
   1765c:	movwcs	r4, #1568	; 0x620
   17660:			; <UNDEFINED> instruction: 0xf88d9611
   17664:			; <UNDEFINED> instruction: 0xf0023034
   17668:			; <UNDEFINED> instruction: 0x4607fa9f
   1766c:	stmdacs	r0, {r0, r3, ip, pc}
   17670:	stmiavs	r5, {r2, r6, ip, lr, pc}^
   17674:	stmibvs	ip!, {r0, r1, r3, r5, fp, sp, lr}^
   17678:			; <UNDEFINED> instruction: 0xf048b30b
   1767c:			; <UNDEFINED> instruction: 0xf04f0308
   17680:	strdlt	r3, [r4, -pc]
   17684:			; <UNDEFINED> instruction: 0xf10568a2
   17688:	svccs	0x00000408
   1768c:	rscshi	pc, fp, r0
   17690:	ldrbtmi	r4, [pc], #-3990	; 17698 <strspn@plt+0x14b20>
   17694:	ldmibmi	r7, {r1, r2, r4, r7, fp, lr}
   17698:	andls	r4, r4, #120, 8	; 0x78000000
   1769c:			; <UNDEFINED> instruction: 0xf5004479
   176a0:	stmib	sp, {r2, r3, r7, ip, sp, lr}^
   176a4:	stmdbge	sp, {ip}
   176a8:	vst4.8	{d25,d27,d29,d31}, [pc], r3
   176ac:	ldmibmi	r2, {r0, r2, r3, r4, r9, ip, sp, lr}
   176b0:	strmi	lr, [r5, -sp, asr #19]
   176b4:			; <UNDEFINED> instruction: 0x96024479
   176b8:	ldmdb	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   176bc:	tstlt	r4, ip, ror #19
   176c0:	movwcc	r6, #6187	; 0x182b
   176c4:	stmmi	sp, {r0, r1, r3, r5, sp, lr}
   176c8:	stmibmi	sp, {r0, r1, r6, r9, sl, lr}
   176cc:	rsbscs	pc, fp, #64, 4
   176d0:	strls	r4, [r0], #-1144	; 0xfffffb88
   176d4:	addvc	pc, ip, r0, lsl #10
   176d8:			; <UNDEFINED> instruction: 0xf7eb4479
   176dc:	bmi	fe29188c <strspn@plt+0xfe28ed14>
   176e0:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   176e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   176e8:	subsmi	r9, sl, r3, lsl fp
   176ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   176f0:	rschi	pc, ip, r0, asr #32
   176f4:	andslt	r4, r5, r0, lsr #12
   176f8:	svchi	0x00f0e8bd
   176fc:	ldrtmi	r4, [r1], -r2, lsl #23
   17700:	rscscc	pc, pc, pc, asr #32
   17704:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   17708:			; <UNDEFINED> instruction: 0x46054798
   1770c:	stmdacs	r0, {r0, r3, ip, pc}
   17710:	stmdbge	sp, {r0, r4, r5, r6, ip, lr, pc}
   17714:			; <UNDEFINED> instruction: 0xf1052210
   17718:			; <UNDEFINED> instruction: 0xf7eb0008
   1771c:	blmi	1f1176c <strspn@plt+0x1f0ebf4>
   17720:	strtmi	r2, [r9], -r0, lsl #4
   17724:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   17728:			; <UNDEFINED> instruction: 0xf952f002
   1772c:	andls	r1, r9, r2, asr #24
   17730:	adchi	pc, ip, r0
   17734:	orrsle	r2, sp, r1, lsl #16
   17738:	ldclmi	15, cr4, [r6], #-468	; 0xfffffe2c
   1773c:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   17740:			; <UNDEFINED> instruction: 0x46204639
   17744:	cdp	7, 15, cr15, cr8, cr10, {7}
   17748:			; <UNDEFINED> instruction: 0xf0484973
   1774c:	vcgt.s8	d16, d0, d19
   17750:	ldrbtmi	r2, [r9], #-617	; 0xfffffd97
   17754:	andls	r9, r0, r1, lsl #12
   17758:	addvc	pc, ip, r1, lsl #10
   1775c:	ldrbtmi	r4, [r9], #-2415	; 0xfffff691
   17760:	stmia	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17764:			; <UNDEFINED> instruction: 0x46204639
   17768:	cdp	7, 14, cr15, cr6, cr10, {7}
   1776c:			; <UNDEFINED> instruction: 0xf7ea4631
   17770:	movwcs	lr, #3930	; 0xf5a
   17774:	str	r6, [r1, fp, lsr #32]!
   17778:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   1777c:			; <UNDEFINED> instruction: 0xf8d8f002
   17780:			; <UNDEFINED> instruction: 0xf8c94604
   17784:	stmdacs	r0, {r2, r3}
   17788:	svcge	0x0067f47f
   1778c:			; <UNDEFINED> instruction: 0xa194f8df
   17790:	ldrbtmi	r4, [sl], #3685	; 0xe65
   17794:			; <UNDEFINED> instruction: 0x9194f8df
   17798:			; <UNDEFINED> instruction: 0x4651447e
   1779c:			; <UNDEFINED> instruction: 0x463044f9
   177a0:	cdp	7, 12, cr15, cr10, cr10, {7}
   177a4:	strmi	r4, [r3], r9, asr #12
   177a8:			; <UNDEFINED> instruction: 0xf7ea4630
   177ac:			; <UNDEFINED> instruction: 0xf048eec6
   177b0:	vcgt.s8	d16, d0, d19
   177b4:	ldrtmi	r2, [r9], -sl, asr #4
   177b8:	andlt	pc, r0, sp, asr #17
   177bc:	andls	r9, r2, r1, lsl #10
   177c0:			; <UNDEFINED> instruction: 0xf7eb4628
   177c4:			; <UNDEFINED> instruction: 0x4651e8b2
   177c8:			; <UNDEFINED> instruction: 0xf7ea4630
   177cc:			; <UNDEFINED> instruction: 0x4649eeb6
   177d0:	ldrtmi	r9, [r0], -r9
   177d4:			; <UNDEFINED> instruction: 0xf7ea9e09
   177d8:			; <UNDEFINED> instruction: 0x4629eeb0
   177dc:	ldrtmi	r4, [r0], -r2, lsl #12
   177e0:	svc	0x0020f7ea
   177e4:	ldrtmi	r4, [r9], -r3, asr #12
   177e8:	vmax.s8	d20, d0, d24
   177ec:	strls	r2, [r0], #-587	; 0xfffffdb5
   177f0:	svc	0x00def7ea
   177f4:			; <UNDEFINED> instruction: 0xf7ebe773
   177f8:	stmdavs	r3, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   177fc:	tstle	r5, r2, lsl #22
   17800:			; <UNDEFINED> instruction: 0xf7eb4630
   17804:	strmi	lr, [r4], -sl, asr #16
   17808:			; <UNDEFINED> instruction: 0xf1049009
   1780c:	andcs	r0, r1, r1, lsr #2
   17810:	cdp	7, 8, cr15, cr6, cr10, {7}
   17814:	andls	r4, r9, r5, lsl #12
   17818:	movwcs	fp, #4416	; 0x1140
   1781c:			; <UNDEFINED> instruction: 0xf8401c62
   17820:	ldrtmi	r3, [r1], -r0, lsr #22
   17824:			; <UNDEFINED> instruction: 0xf7ea61a8
   17828:			; <UNDEFINED> instruction: 0xe772eef8
   1782c:	ldrdge	pc, [r0, -pc]
   17830:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17834:	ldrbtmi	r4, [sl], #3135	; 0xc3f
   17838:	ldrbtmi	r4, [ip], #-3391	; 0xfffff2c1
   1783c:	uasxmi	r4, r1, pc	; <UNPREDICTABLE>
   17840:			; <UNDEFINED> instruction: 0x4620447d
   17844:			; <UNDEFINED> instruction: 0xf7ea447f
   17848:			; <UNDEFINED> instruction: 0xf505ee78
   1784c:			; <UNDEFINED> instruction: 0xf048758c
   17850:	vst2.8	{d16-d19}, [pc :256], r3
   17854:			; <UNDEFINED> instruction: 0x46397217
   17858:	andls	r9, r0, r1, lsl #12
   1785c:			; <UNDEFINED> instruction: 0xf7eb4628
   17860:	ldrbmi	lr, [r1], -r4, ror #16
   17864:	strbmi	r4, [ip], -r0, lsr #12
   17868:	cdp	7, 6, cr15, cr6, cr10, {7}
   1786c:			; <UNDEFINED> instruction: 0xf7eb4631
   17870:	strtmi	lr, [r8], -r2, ror #17
   17874:			; <UNDEFINED> instruction: 0x46434639
   17878:	subscs	pc, lr, #64, 4
   1787c:	andls	pc, r0, sp, asr #17
   17880:	svc	0x0096f7ea
   17884:	svcmi	0x002ee72b
   17888:	smlsdx	r3, pc, r4, r4	; <UNPREDICTABLE>
   1788c:	stcmi	15, cr4, [lr], #-180	; 0xffffff4c
   17890:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   17894:			; <UNDEFINED> instruction: 0x46204639
   17898:	cdp	7, 4, cr15, cr14, cr10, {7}
   1789c:			; <UNDEFINED> instruction: 0xf048492b
   178a0:	vcge.s8	d16, d0, d19
   178a4:	ldrbtmi	r2, [r9], #-622	; 0xfffffd92
   178a8:	andls	r9, r0, r1, lsl #12
   178ac:	addvc	pc, ip, r1, lsl #10
   178b0:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
   178b4:	ldmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   178b8:			; <UNDEFINED> instruction: 0x46204639
   178bc:	cdp	7, 3, cr15, cr12, cr10, {7}
   178c0:			; <UNDEFINED> instruction: 0xf7eb4631
   178c4:	movwcs	lr, #2232	; 0x8b8
   178c8:	ldrbt	r6, [r7], fp, lsr #32
   178cc:	cdp	7, 13, cr15, cr10, cr10, {7}
   178d0:	strdeq	r6, [r2], -r8
   178d4:	andeq	r0, r0, r0, asr r2
   178d8:	andeq	r6, r2, ip, ror #13
   178dc:	andeq	r0, r0, r8, asr #4
   178e0:	andeq	sp, r0, ip, ror #19
   178e4:	andeq	sp, r0, sl, ror #12
   178e8:			; <UNDEFINED> instruction: 0x00027cb8
   178ec:	andeq	sp, r0, r6, lsr r6
   178f0:	andeq	sp, r0, r8, lsl #19
   178f4:	andeq	sp, r0, r8, lsl #16
   178f8:	strdeq	sp, [r0], -r0
   178fc:	andeq	sp, r0, r0, asr r9
   17900:	andeq	sp, r0, ip, asr #11
   17904:	andeq	r6, r2, r6, lsr #12
   17908:	andeq	r7, r2, r4, lsr #19
   1790c:	ldrdeq	r7, [r2], -r8
   17910:	andeq	sp, r0, ip, lsr r7
   17914:	andeq	r9, r0, sl, ror #23
   17918:	andeq	sp, r0, lr, asr #17
   1791c:	andeq	sp, r0, r6, asr #10
   17920:			; <UNDEFINED> instruction: 0xffffed9b
   17924:	andeq	r7, r0, sl, ror #25
   17928:	muleq	r0, r0, fp
   1792c:	andeq	r7, r0, r4, asr #15
   17930:	andeq	sp, r0, r6, lsr #12
   17934:	andeq	r9, r0, lr, ror #21
   17938:	andeq	sp, r0, r0, ror #15
   1793c:	andeq	sp, r0, r0, ror #8
   17940:	andeq	sp, r0, ip, asr #8
   17944:	andeq	sp, r0, ip, asr #11
   17948:	muleq	r0, r6, sl
   1794c:	andeq	sp, r0, sl, ror r7
   17950:	strdeq	sp, [r0], -r2
   17954:	svcmi	0x00f0e92d
   17958:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   1795c:	ldmibmi	pc!, {r1, r8, r9, fp, pc}	; <UNPREDICTABLE>
   17960:	ldrbtmi	r4, [r9], #-2751	; 0xfffff541
   17964:			; <UNDEFINED> instruction: 0xb08d4bbf
   17968:	stmpl	sl, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, lr}
   1796c:	cfldrsmi	mvf4, [pc], #492	; 17b60 <strspn@plt+0x14fe8>
   17970:	andls	r6, fp, #1179648	; 0x120000
   17974:	andeq	pc, r0, #79	; 0x4f
   17978:	ldrbtmi	r4, [ip], #-2493	; 0xfffff643
   1797c:	addcs	pc, sl, #64, 4
   17980:			; <UNDEFINED> instruction: 0xf504599e
   17984:	ldcmi	0, cr7, [fp], #592	; 0x250
   17988:			; <UNDEFINED> instruction: 0xf8d64479
   1798c:	ldrbtmi	sl, [ip], #-44	; 0xffffffd4
   17990:			; <UNDEFINED> instruction: 0xf7ea4653
   17994:	stmiavs	r3!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
   17998:			; <UNDEFINED> instruction: 0xf0002b00
   1799c:	stmiavs	r3!, {r0, r1, r2, r4, r5, r7, pc}^
   179a0:			; <UNDEFINED> instruction: 0xf0002b00
   179a4:	blmi	fed37d9c <strspn@plt+0xfed35224>
   179a8:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
   179ac:	smladcs	r0, r0, sl, sl
   179b0:	mcr	4, 0, r4, cr8, cr11, {3}
   179b4:			; <UNDEFINED> instruction: 0xf7ea3a90
   179b8:	blmi	fec53780 <strspn@plt+0xfec50c08>
   179bc:			; <UNDEFINED> instruction: 0xf503447b
   179c0:	movwls	r7, #29588	; 0x7394
   179c4:	bleq	c93dcc <strspn@plt+0xc91254>
   179c8:	andls	r9, r6, r5
   179cc:	andcs	r4, r1, r9, asr r6
   179d0:	stc	7, cr15, [r6, #936]!	; 0x3a8
   179d4:	andls	r4, r5, r4, lsl #12
   179d8:			; <UNDEFINED> instruction: 0xf0002800
   179dc:	stmdbge	r9, {r0, r1, r2, r3, r8, pc}
   179e0:			; <UNDEFINED> instruction: 0xf7eb1c68
   179e4:			; <UNDEFINED> instruction: 0xf104e85c
   179e8:	blls	19a2b0 <strspn@plt+0x197738>
   179ec:			; <UNDEFINED> instruction: 0xf8c44629
   179f0:			; <UNDEFINED> instruction: 0xf104a020
   179f4:	mrrcne	8, 2, r0, sl, cr0
   179f8:	andls	r4, r5, r6, lsl #12
   179fc:	ldrbmi	r6, [r0], -r6, lsr #5
   17a00:	cdp	7, 0, cr15, cr10, cr10, {7}
   17a04:	stmdacs	r0, {r0, r3, fp, ip, pc}
   17a08:	sbcshi	pc, r4, r0, asr #32
   17a0c:			; <UNDEFINED> instruction: 0xf8c42301
   17a10:	bl	1f7a88 <strspn@plt+0x1f4f10>
   17a14:	strtmi	r0, [r0], r3, lsl #18
   17a18:	svccs	0x00006023
   17a1c:	blmi	fe64bb28 <strspn@plt+0xfe648fb0>
   17a20:	eorvc	sl, r0, #40960	; 0xa000
   17a24:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   17a28:	andsge	pc, r8, r4, asr #17
   17a2c:			; <UNDEFINED> instruction: 0xf00168d8
   17a30:	mcrrne	15, 12, pc, r2, cr15	; <UNPREDICTABLE>
   17a34:	suble	r9, r4, r5
   17a38:	tstle	r8, r1, lsl #16
   17a3c:	ldmvs	fp, {r1, r3, r8, r9, fp, ip, pc}^
   17a40:	bcs	321b0 <strspn@plt+0x2f638>
   17a44:			; <UNDEFINED> instruction: 0x4620d05c
   17a48:			; <UNDEFINED> instruction: 0xf7ea4698
   17a4c:			; <UNDEFINED> instruction: 0xf1b9edc8
   17a50:	teqle	r4, r2, lsl #30
   17a54:			; <UNDEFINED> instruction: 0x401cf8d8
   17a58:	bge	4532c0 <strspn@plt+0x450748>
   17a5c:			; <UNDEFINED> instruction: 0xf8d8b124
   17a60:	movwcc	r3, #4096	; 0x1000
   17a64:	andcc	pc, r0, r8, asr #17
   17a68:	ldrbmi	r4, [r3], -r6, lsl #17
   17a6c:	vmla.i8	d20, d16, d6
   17a70:	ldrbtmi	r2, [r8], #-719	; 0xfffffd31
   17a74:			; <UNDEFINED> instruction: 0xf5009400
   17a78:	ldrbtmi	r7, [r9], #-148	; 0xffffff6c
   17a7c:	cdp	7, 9, cr15, cr8, cr10, {7}
   17a80:	blmi	1dea490 <strspn@plt+0x1de7918>
   17a84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17a88:	blls	2f1af8 <strspn@plt+0x2eef80>
   17a8c:			; <UNDEFINED> instruction: 0xf04f405a
   17a90:			; <UNDEFINED> instruction: 0xf0400300
   17a94:	strtmi	r8, [r0], -r0, ror #1
   17a98:	ldc	0, cr11, [sp], #52	; 0x34
   17a9c:	pop	{r1, r8, r9, fp, pc}
   17aa0:	blmi	1efba68 <strspn@plt+0x1ef8ef0>
   17aa4:	bge	2a9330 <strspn@plt+0x2a67b8>
   17aa8:	ldrbtmi	r6, [fp], #-422	; 0xfffffe5a
   17aac:	ldmvs	r8, {r0, r1, r2, r5, r9, ip, sp, lr}
   17ab0:			; <UNDEFINED> instruction: 0xff8ef001
   17ab4:	andls	r1, r5, r1, asr #24
   17ab8:	stmdacs	r1, {r0, r1, ip, lr, pc}
   17abc:			; <UNDEFINED> instruction: 0x464fd0be
   17ac0:	cdpmi	7, 7, cr14, cr4, cr4, {4}
   17ac4:	bne	fe45332c <strspn@plt+0xfe4507b4>
   17ac8:			; <UNDEFINED> instruction: 0x4630447e
   17acc:	ldc	7, cr15, [r4, #-936]!	; 0xfffffc58
   17ad0:	bcc	453338 <strspn@plt+0x4507c0>
   17ad4:	vst2.16	{d20,d22}, [pc :256], r0
   17ad8:	strls	r7, [r1, #-562]	; 0xfffffdce
   17adc:			; <UNDEFINED> instruction: 0xf0434479
   17ae0:	andls	r0, r0, r3, lsr r3
   17ae4:			; <UNDEFINED> instruction: 0xf7ea9807
   17ae8:	cdp	15, 1, cr14, cr8, cr0, {1}
   17aec:			; <UNDEFINED> instruction: 0x46301a90
   17af0:	stc	7, cr15, [r2, #-936]!	; 0xfffffc58
   17af4:			; <UNDEFINED> instruction: 0xf7ea4629
   17af8:	movwcs	lr, #3998	; 0xf9e
   17afc:	str	r6, [r6, r3, lsr #32]!
   17b00:			; <UNDEFINED> instruction: 0xf7fe4618
   17b04:	blls	2d6c60 <strspn@plt+0x2d40e8>
   17b08:	sbfx	r6, ip, #1, #1
   17b0c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   17b10:			; <UNDEFINED> instruction: 0xff0ef001
   17b14:	adcvs	r6, r0, r3, ror #17
   17b18:	suble	r2, r0, r0, lsl #22
   17b1c:			; <UNDEFINED> instruction: 0xf47f2800
   17b20:	mrrcmi	15, 4, sl, pc, cr2	; <UNPREDICTABLE>
   17b24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17b28:	ldrbtmi	r4, [ip], #-3678	; 0xfffff1a2
   17b2c:	ldrsbhi	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   17b30:	cfldrdmi	mvd4, [lr, #-504]	; 0xfffffe08
   17b34:	ldrbtmi	r4, [r8], #1569	; 0x621
   17b38:			; <UNDEFINED> instruction: 0xf8df4630
   17b3c:			; <UNDEFINED> instruction: 0xf7eab174
   17b40:			; <UNDEFINED> instruction: 0x4641ecfc
   17b44:	ldrbtmi	r4, [fp], #1149	; 0x47d
   17b48:	ldrvc	pc, [r4, #1285]	; 0x505
   17b4c:	ldrtmi	r4, [r0], -r7, lsl #12
   17b50:	ldcl	7, cr15, [r2], #936	; 0x3a8
   17b54:	msreq	CPSR_xc, #74	; 0x4a
   17b58:	addscs	pc, r1, #64, 4
   17b5c:	smlsdls	r0, r9, r6, r4
   17b60:	andpl	lr, r1, sp, asr #19
   17b64:			; <UNDEFINED> instruction: 0xf7ea4628
   17b68:	strtmi	lr, [r1], -r0, ror #29
   17b6c:			; <UNDEFINED> instruction: 0x464c4630
   17b70:	stcl	7, cr15, [r2], #936	; 0x3a8
   17b74:	andls	r4, r5, r1, asr #12
   17b78:	mcrls	6, 0, r4, cr5, cr0, {1}
   17b7c:	ldcl	7, cr15, [ip], {234}	; 0xea
   17b80:	strmi	r4, [r2], -r9, lsr #12
   17b84:			; <UNDEFINED> instruction: 0xf7ea4630
   17b88:	strtmi	lr, [r8], -lr, asr #26
   17b8c:			; <UNDEFINED> instruction: 0x46534659
   17b90:	addscs	pc, r2, #64, 4
   17b94:	andls	pc, r0, sp, asr #17
   17b98:	cdp	7, 0, cr15, cr10, cr10, {7}
   17b9c:	stmdami	r5, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   17ba0:			; <UNDEFINED> instruction: 0xf0014478
   17ba4:	blmi	11576c0 <strspn@plt+0x1154b48>
   17ba8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   17bac:	bcs	2ff14 <strspn@plt+0x2d39c>
   17bb0:			; <UNDEFINED> instruction: 0xe7b6d1b4
   17bb4:	bge	45341c <strspn@plt+0x4508a4>
   17bb8:	adccs	pc, r6, #64, 4
   17bbc:	stmdbmi	r0, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}^
   17bc0:	svcmi	0x0040447e
   17bc4:	ldrvc	pc, [r4], r6, lsl #10
   17bc8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   17bcc:	ldrbtmi	r5, [pc], #-1	; 17bd4 <strspn@plt+0x1505c>
   17bd0:	smladxls	r0, r0, r6, r4
   17bd4:			; <UNDEFINED> instruction: 0xf04a9105
   17bd8:			; <UNDEFINED> instruction: 0xf7ea0325
   17bdc:	strtmi	lr, [r0], -r6, lsr #29
   17be0:	ldcl	7, cr15, [ip], #936	; 0x3a8
   17be4:	cfmuls	mvf2, mvf8, mvf0
   17be8:			; <UNDEFINED> instruction: 0x46303a10
   17bec:	vmla.i8	d25, d0, d5
   17bf0:	strls	r2, [r0], #-681	; 0xfffffd57
   17bf4:	ldcl	7, cr15, [ip, #936]	; 0x3a8
   17bf8:	strb	r2, [r1, -r0, lsl #8]
   17bfc:	ldrdls	pc, [r8], #143	; 0x8f
   17c00:	ldrdhi	pc, [r8], #143	; 0x8f
   17c04:	mrc	4, 0, r4, cr8, cr9, {7}
   17c08:	ldrbtmi	sl, [r8], #2576	; 0xa10
   17c0c:			; <UNDEFINED> instruction: 0x46494e30
   17c10:			; <UNDEFINED> instruction: 0x46404f30
   17c14:			; <UNDEFINED> instruction: 0xf7ea447e
   17c18:	ldrbtmi	lr, [pc], #-3216	; 17c20 <strspn@plt+0x150a8>
   17c1c:	ldrvc	pc, [r4], r6, lsl #10
   17c20:	addscs	pc, lr, #64, 4
   17c24:	strls	r4, [r1, #-1593]	; 0xfffff9c7
   17c28:	teqeq	r3, #74	; 0x4a	; <UNPREDICTABLE>
   17c2c:	ldrtmi	r9, [r0], -r0
   17c30:	cdp	7, 7, cr15, cr10, cr10, {7}
   17c34:	strbmi	r4, [r0], -r9, asr #12
   17c38:	ldcl	7, cr15, [lr], #-936	; 0xfffffc58
   17c3c:			; <UNDEFINED> instruction: 0xf7ea4629
   17c40:	mrc	14, 0, lr, cr8, cr10, {7}
   17c44:			; <UNDEFINED> instruction: 0x46303a10
   17c48:	vmin.s8	d20, d0, d25
   17c4c:	strls	r2, [r0], #-671	; 0xfffffd61
   17c50:	stc	7, cr15, [lr, #936]!	; 0x3a8
   17c54:			; <UNDEFINED> instruction: 0xf7eae7d0
   17c58:	svclt	0x0000ed16
   17c5c:	andeq	r6, r2, r6, lsr #7
   17c60:	andeq	r0, r0, r0, asr r2
   17c64:	muleq	r2, ip, r3
   17c68:	andeq	r0, r0, r8, asr #4
   17c6c:	andeq	sp, r0, r6, lsr #13
   17c70:	andeq	sp, r0, ip, lsl r3
   17c74:	andeq	r7, r2, lr, ror #18
   17c78:	andeq	sp, r0, ip, lsr #9
   17c7c:	andeq	sp, r0, r4, ror #12
   17c80:	ldrdeq	r7, [r2], -r6
   17c84:	andeq	sp, r0, lr, lsr #11
   17c88:	andeq	sp, r0, sl, lsr #4
   17c8c:	andeq	r6, r2, r4, lsl #5
   17c90:	andeq	r7, r2, r2, asr r8
   17c94:	andeq	r9, r0, r0, ror #16
   17c98:	andeq	sp, r0, r8, asr #3
   17c9c:			; <UNDEFINED> instruction: 0xffffea03
   17ca0:	andeq	r7, r0, r2, asr r9
   17ca4:	strdeq	r9, [r0], -r8
   17ca8:	andeq	r7, r0, sl, lsr #8
   17cac:	ldrdeq	sp, [r0], -ip
   17cb0:	andeq	sp, r0, lr, asr r1
   17cb4:			; <UNDEFINED> instruction: 0xffffe975
   17cb8:	andeq	r7, r2, r4, asr r7
   17cbc:	andeq	sp, r0, r0, ror #8
   17cc0:	ldrdeq	sp, [r0], -ip
   17cc4:	strdeq	sp, [r0], -lr
   17cc8:	andeq	sp, r0, r8, asr r2
   17ccc:	andeq	r9, r0, lr, lsl r7
   17cd0:	andeq	sp, r0, ip, lsl #8
   17cd4:	andeq	sp, r0, sl, lsl #1
   17cd8:			; <UNDEFINED> instruction: 0x4604b570
   17cdc:	addlt	r4, r4, r1, lsl sp
   17ce0:			; <UNDEFINED> instruction: 0xf2404e11
   17ce4:	ldrbtmi	r2, [sp], #-725	; 0xfffffd2b
   17ce8:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
   17cec:	stmibpl	sp!, {r3, r5, r9, sl, lr}
   17cf0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17cf4:	addsvc	pc, ip, r3, lsl #10
   17cf8:	smlabteq	r2, sp, r9, lr
   17cfc:	movwls	r6, #6891	; 0x1aeb
   17d00:	ldcl	7, cr15, [r2], #-936	; 0xfffffc58
   17d04:	stccs	8, cr15, [r0], #-336	; 0xfffffeb0
   17d08:	ldrdcc	lr, [r1], -sp
   17d0c:	stmdbls	r3, {r0, r2, r4, r6, sl, fp, ip}
   17d10:	sbcscs	pc, r7, #64, 4
   17d14:	stcpl	8, cr15, [r0], #-272	; 0xfffffef0
   17d18:	pop	{r2, ip, sp, pc}
   17d1c:			; <UNDEFINED> instruction: 0xf7ea4070
   17d20:	svclt	0x0000bd65
   17d24:	andeq	r6, r2, r2, lsr #32
   17d28:	andeq	r0, r0, r8, asr #4
   17d2c:	andeq	sp, r0, r0, lsr r3
   17d30:			; <UNDEFINED> instruction: 0x0000cfb2
   17d34:	vpadd.i8	d20, d0, d1
   17d38:	ldrblt	r2, [r0, #-745]!	; 0xfffffd17
   17d3c:	mrcmi	4, 0, r4, cr0, cr11, {3}
   17d40:	ldcmi	0, cr11, [r0], {130}	; 0x82
   17d44:	ldmdbmi	r0, {r0, r2, r9, sl, lr}
   17d48:	ldrbtmi	r5, [ip], #-2459	; 0xfffff665
   17d4c:	strtvc	pc, [r6], #1284	; 0x504
   17d50:	tstls	r1, r9, ror r4
   17d54:			; <UNDEFINED> instruction: 0x46206adb
   17d58:			; <UNDEFINED> instruction: 0xf7ea9300
   17d5c:			; <UNDEFINED> instruction: 0xf1a5ec46
   17d60:			; <UNDEFINED> instruction: 0xf7fe0020
   17d64:	blls	56ae0 <strspn@plt+0x53f68>
   17d68:	strtmi	r9, [r0], -r1, lsl #18
   17d6c:	rsccs	pc, fp, #64, 4
   17d70:	pop	{r1, ip, sp, pc}
   17d74:			; <UNDEFINED> instruction: 0xf7ea4070
   17d78:	svclt	0x0000bd39
   17d7c:	andeq	r5, r2, ip, asr #31
   17d80:	andeq	r0, r0, r8, asr #4
   17d84:	ldrdeq	sp, [r0], -r6
   17d88:	andeq	ip, r0, r4, asr pc
   17d8c:	vpadd.i8	d20, d0, d2
   17d90:	ldrlt	r2, [r0, #-753]!	; 0xfffffd0f
   17d94:	cfldrsmi	mvf4, [r1, #-492]	; 0xfffffe14
   17d98:	strmi	fp, [r4], -r5, lsl #1
   17d9c:	andls	r4, r1, r0, lsl r9
   17da0:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
   17da4:	bvs	ff6e9de8 <strspn@plt+0xff6e7270>
   17da8:			; <UNDEFINED> instruction: 0xf5004478
   17dac:	stmib	sp, {r4, r5, r7, ip, sp, lr}^
   17db0:	movwls	r0, #4354	; 0x1102
   17db4:	ldc	7, cr15, [r8], {234}	; 0xea
   17db8:	stccs	8, cr15, [r0], #-336	; 0xfffffeb0
   17dbc:	ldrdcc	lr, [r1], -sp
   17dc0:	stmdbls	r3, {r0, r2, r4, r6, sl, fp, ip}
   17dc4:	rscscs	pc, r3, #64, 4
   17dc8:	stcpl	8, cr15, [r0], #-272	; 0xfffffef0
   17dcc:	pop	{r0, r2, ip, sp, pc}
   17dd0:			; <UNDEFINED> instruction: 0xf7ea4030
   17dd4:	svclt	0x0000bd0b
   17dd8:	andeq	r5, r2, r4, ror pc
   17ddc:	andeq	r0, r0, r8, asr #4
   17de0:	andeq	ip, r0, r2, lsl #30
   17de4:	andeq	sp, r0, r8, ror r2
   17de8:	vpadd.i8	d20, d0, d1
   17dec:	ldrblt	r3, [r0, #-517]!	; 0xfffffdfb
   17df0:	mrcmi	4, 0, r4, cr0, cr11, {3}
   17df4:	ldcmi	0, cr11, [r0], {130}	; 0x82
   17df8:	ldmdbmi	r0, {r0, r2, r9, sl, lr}
   17dfc:	ldrbtmi	r5, [ip], #-2459	; 0xfffff665
   17e00:	ldrtvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
   17e04:	tstls	r1, r9, ror r4
   17e08:			; <UNDEFINED> instruction: 0x46206adb
   17e0c:			; <UNDEFINED> instruction: 0xf7ea9300
   17e10:			; <UNDEFINED> instruction: 0xf1a5ebec
   17e14:			; <UNDEFINED> instruction: 0xf7fe0020
   17e18:	blls	56b04 <strspn@plt+0x53f8c>
   17e1c:	strtmi	r9, [r0], -r1, lsl #18
   17e20:	andcc	pc, r7, #64, 4
   17e24:	pop	{r1, ip, sp, pc}
   17e28:			; <UNDEFINED> instruction: 0xf7ea4070
   17e2c:	svclt	0x0000bcdf
   17e30:	andeq	r5, r2, r8, lsl pc
   17e34:	andeq	r0, r0, r8, asr #4
   17e38:	andeq	sp, r0, r2, lsr #4
   17e3c:	andeq	ip, r0, r0, lsr #29
   17e40:	vqdmulh.s<illegal width 8>	d20, d0, d18
   17e44:	ldrblt	r3, [r0, #-525]!	; 0xfffffdf3
   17e48:	cfstrsmi	mvf4, [r1], #-492	; 0xfffffe14
   17e4c:	stcmi	8, cr4, [r2, #-132]!	; 0xffffff7c
   17e50:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   17e54:	ldrbtmi	r4, [sp], #-2337	; 0xfffff6df
   17e58:	sbcvc	pc, r4, r0, lsl #10
   17e5c:	ldrbtmi	r6, [r9], #-2780	; 0xfffff524
   17e60:			; <UNDEFINED> instruction: 0xf7ea4623
   17e64:	stmiavs	r8!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   17e68:	ldmdbmi	sp, {r3, r5, r8, ip, sp, pc}
   17e6c:			; <UNDEFINED> instruction: 0xf0014479
   17e70:	movwcs	pc, #4021	; 0xfb5	; <UNPREDICTABLE>
   17e74:	ldcmi	0, cr6, [fp, #-684]	; 0xfffffd54
   17e78:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   17e7c:	ldmdbmi	sl, {r3, r5, r8, ip, sp, pc}
   17e80:			; <UNDEFINED> instruction: 0xf0014479
   17e84:	movwcs	pc, #4011	; 0xfab	; <UNPREDICTABLE>
   17e88:	ldcmi	0, cr6, [r8, #-940]	; 0xfffffc54
   17e8c:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17e90:	ldmdbmi	r7, {r3, r5, r8, ip, sp, pc}
   17e94:			; <UNDEFINED> instruction: 0xf0014479
   17e98:	movwcs	pc, #4001	; 0xfa1	; <UNPREDICTABLE>
   17e9c:	ldfmis	f6, [r5, #-172]	; 0xffffff54
   17ea0:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   17ea4:	ldmdbmi	r4, {r3, r5, r8, ip, sp, pc}
   17ea8:			; <UNDEFINED> instruction: 0xf0014479
   17eac:	movwcs	pc, #3991	; 0xf97	; <UNPREDICTABLE>
   17eb0:	ldmdami	r2, {r0, r1, r3, r5, r6, r8, sp, lr}
   17eb4:	ldmdbmi	r2, {r0, r1, r5, r9, sl, lr}
   17eb8:	subvc	pc, r8, #1325400064	; 0x4f000000
   17ebc:	pop	{r3, r4, r5, r6, sl, lr}
   17ec0:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   17ec4:	sbcvc	pc, r4, r0, lsl #10
   17ec8:	ldclt	7, cr15, [r0], {234}	; 0xea
   17ecc:	andeq	r5, r2, r0, asr #29
   17ed0:	andeq	r0, r0, r8, asr #4
   17ed4:	andeq	sp, r0, lr, asr #3
   17ed8:	andeq	r7, r2, r6, lsr #9
   17edc:	andeq	ip, r0, r6, asr #28
   17ee0:			; <UNDEFINED> instruction: 0xffffe541
   17ee4:	andeq	r7, r2, r4, lsl #9
   17ee8:			; <UNDEFINED> instruction: 0xffffe52d
   17eec:	andeq	r7, r2, r0, ror r4
   17ef0:			; <UNDEFINED> instruction: 0xffffe5f5
   17ef4:	andeq	r7, r2, ip, asr r4
   17ef8:			; <UNDEFINED> instruction: 0xffffe575
   17efc:	andeq	sp, r0, r4, ror #2
   17f00:	andeq	ip, r0, r2, ror #27
   17f04:	bmi	fe6aa570 <strspn@plt+0xfe6a79f8>
   17f08:	blmi	fe6a90f4 <strspn@plt+0xfe6a657c>
   17f0c:	svcmi	0x00f0e92d
   17f10:	stmpl	sl, {r0, r4, r7, ip, sp, pc}
   17f14:	ldmibmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   17f18:	ldmdavs	r2, {r1, r2, r9, sl, lr}
   17f1c:			; <UNDEFINED> instruction: 0xf04f920f
   17f20:	lfmmi	f0, 4, [r6]
   17f24:			; <UNDEFINED> instruction: 0xf44f4f96
   17f28:	ldmdapl	ip, {r1, r3, r6, r9, ip, sp, lr}^
   17f2c:			; <UNDEFINED> instruction: 0xf505447d
   17f30:	ldrbtmi	r7, [pc], #-1486	; 17f38 <strspn@plt+0x153c0>
   17f34:	subge	pc, ip, #14614528	; 0xdf0000
   17f38:	ldrdls	pc, [ip], -r4	; <UNPREDICTABLE>
   17f3c:	ldrtmi	r4, [r9], -r8, lsr #12
   17f40:			; <UNDEFINED> instruction: 0xf04944fa
   17f44:	strbmi	r0, [fp], -r8, lsl #16
   17f48:	bl	13d5ef8 <strspn@plt+0x13d3380>
   17f4c:	bmi	fe3b2018 <strspn@plt+0xfe3af4a0>
   17f50:	strtmi	r4, [r8], -r3, asr #12
   17f54:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   17f58:	andls	r9, r0, #-2147483648	; 0x80000000
   17f5c:	vmin.s8	d20, d0, d25
   17f60:			; <UNDEFINED> instruction: 0xf7ea322a
   17f64:			; <UNDEFINED> instruction: 0xf8daece2
   17f68:	stccs	0, cr4, [r0], {16}
   17f6c:	addhi	pc, lr, r0
   17f70:			; <UNDEFINED> instruction: 0x46206833
   17f74:	andcs	sl, r0, #114688	; 0x1c000
   17f78:	eorcs	pc, r4, sp, lsl #17
   17f7c:			; <UNDEFINED> instruction: 0xf001930d
   17f80:			; <UNDEFINED> instruction: 0x4604fe13
   17f84:	stmiavs	r7, {r8, r9, ip, sp, pc}^
   17f88:			; <UNDEFINED> instruction: 0xb11469fc
   17f8c:	movwcc	r6, #6203	; 0x183b
   17f90:	ldmdami	lr!, {r0, r1, r3, r4, r5, sp, lr}^
   17f94:	ldmdbmi	lr!, {r0, r1, r3, r6, r9, sl, lr}^
   17f98:	subsvc	pc, r7, #1325400064	; 0x4f000000
   17f9c:	strls	r4, [r0], #-1144	; 0xfffffb88
   17fa0:	sbcvc	pc, lr, r0, lsl #10
   17fa4:			; <UNDEFINED> instruction: 0xf7ea4479
   17fa8:	bmi	1ed2fc0 <strspn@plt+0x1ed0448>
   17fac:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   17fb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17fb4:	subsmi	r9, sl, pc, lsl #22
   17fb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17fbc:	sbcshi	pc, r3, r0, asr #32
   17fc0:	andslt	r4, r1, r0, lsr #12
   17fc4:	svchi	0x00f0e8bd
   17fc8:			; <UNDEFINED> instruction: 0x46014b73
   17fcc:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   17fd0:			; <UNDEFINED> instruction: 0x479868db
   17fd4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17fd8:	adcshi	pc, r7, r0
   17fdc:	andscs	sl, r0, #147456	; 0x24000
   17fe0:			; <UNDEFINED> instruction: 0xf7ea3008
   17fe4:	blmi	1b92ea4 <strspn@plt+0x1b9032c>
   17fe8:	ldrtmi	r4, [r9], -r2, lsr #12
   17fec:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   17ff0:	stc2l	0, cr15, [lr], #4
   17ff4:			; <UNDEFINED> instruction: 0xf0001c43
   17ff8:	stmdacs	r1, {r0, r1, r2, r7, pc}
   17ffc:			; <UNDEFINED> instruction: 0xf8dfd11f
   18000:	stfmip	f2, [r8, #-640]!	; 0xfffffd80
   18004:	ldrbtmi	r4, [sp], #-1274	; 0xfffffb06
   18008:			; <UNDEFINED> instruction: 0x46284651
   1800c:	b	fe555fbc <strspn@plt+0xfe553444>
   18010:	ldmdavs	r3!, {r0, r2, r5, r6, r8, fp, lr}
   18014:	subcc	pc, r7, #64, 4
   18018:	movwls	r4, #5241	; 0x1479
   1801c:	msreq	CPSR_xc, #73	; 0x49
   18020:			; <UNDEFINED> instruction: 0xf5019000
   18024:	stmdbmi	r1!, {r1, r2, r3, r6, r7, ip, sp, lr}^
   18028:			; <UNDEFINED> instruction: 0xf7ea4479
   1802c:			; <UNDEFINED> instruction: 0x4651ec7e
   18030:			; <UNDEFINED> instruction: 0xf7ea4628
   18034:	ldmdavs	r1!, {r1, r7, r9, fp, sp, lr, pc}
   18038:	b	ffd55fe8 <strspn@plt+0xffd53470>
   1803c:	ldmibvs	ip!, {r2, r3, r4, r5, sp, lr}^
   18040:	adcle	r2, r6, r0, lsl #24
   18044:	blcs	320d8 <strspn@plt+0x2f560>
   18048:			; <UNDEFINED> instruction: 0xf8dfdda0
   1804c:	strcs	fp, [r0, #-356]	; 0xfffffe9c
   18050:			; <UNDEFINED> instruction: 0xf8df4958
   18054:	ldrbtmi	sl, [fp], #356	; 0x164
   18058:			; <UNDEFINED> instruction: 0xf50b4479
   1805c:	ldrbtmi	r7, [sl], #3022	; 0xbce
   18060:	strbmi	r6, [r3], -r0, ror #16
   18064:	vst2.8	{d22-d23}, [pc :256], r4
   18068:	tstls	r5, r5, asr r2
   1806c:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   18070:	strls	r3, [r2], #-1281	; 0xfffffaff
   18074:	blge	527b0 <strspn@plt+0x4fc38>
   18078:	ldrbmi	r9, [r8], -r3
   1807c:	mrrc	7, 14, pc, r4, cr10	; <UNPREDICTABLE>
   18080:	stmdbls	r5, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   18084:	adcmi	r6, fp, #2293760	; 0x230000
   18088:	ldrb	sp, [pc, -sl, ror #25]!
   1808c:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   18090:	mcrr2	0, 0, pc, lr, cr1	; <UNPREDICTABLE>
   18094:			; <UNDEFINED> instruction: 0xf8ca4604
   18098:	stmdacs	r0, {r4}
   1809c:	svcge	0x0068f47f
   180a0:			; <UNDEFINED> instruction: 0xa11cf8df
   180a4:	ldrbtmi	r4, [sl], #3655	; 0xe47
   180a8:			; <UNDEFINED> instruction: 0x811cf8df
   180ac:			; <UNDEFINED> instruction: 0x4651447e
   180b0:			; <UNDEFINED> instruction: 0x463044f8
   180b4:	b	1056064 <strspn@plt+0x10534ec>
   180b8:	strmi	r4, [r3], r1, asr #12
   180bc:			; <UNDEFINED> instruction: 0xf7ea4630
   180c0:			; <UNDEFINED> instruction: 0xf049ea3c
   180c4:	vst2.8	{d16-d19}, [pc :128], r3
   180c8:	ldrtmi	r7, [r9], -ip, asr #4
   180cc:	andlt	pc, r0, sp, asr #17
   180d0:	andls	r9, r2, r1, lsl #10
   180d4:			; <UNDEFINED> instruction: 0xf7ea4628
   180d8:	ldrbmi	lr, [r1], -r8, lsr #24
   180dc:			; <UNDEFINED> instruction: 0xf7ea4630
   180e0:	strbmi	lr, [r1], -ip, lsr #20
   180e4:	ldrtmi	r4, [r0], -r0, lsl #13
   180e8:	b	9d6098 <strspn@plt+0x9d3520>
   180ec:	strmi	r4, [r2], -r9, lsr #12
   180f0:			; <UNDEFINED> instruction: 0xf7ea4640
   180f4:			; <UNDEFINED> instruction: 0x464bea98
   180f8:			; <UNDEFINED> instruction: 0x46284639
   180fc:	eorscc	pc, r1, #64, 4
   18100:			; <UNDEFINED> instruction: 0xf7ea9400
   18104:			; <UNDEFINED> instruction: 0xe750eb56
   18108:	ldrdge	pc, [r0], #143	; 0x8f
   1810c:	ldrbtmi	r4, [sl], #3376	; 0xd30
   18110:			; <UNDEFINED> instruction: 0x4651447d
   18114:			; <UNDEFINED> instruction: 0xf7ea4628
   18118:	stmdbmi	lr!, {r4, r9, fp, sp, lr, pc}
   1811c:	vtst.8	d22, d0, d19
   18120:	ldrbtmi	r3, [r9], #-589	; 0xfffffdb3
   18124:			; <UNDEFINED> instruction: 0xf0499301
   18128:	andls	r0, r0, r3, lsr r3
   1812c:	sbcvc	pc, lr, r1, lsl #10
   18130:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   18134:	bl	ffe560e4 <strspn@plt+0xffe5356c>
   18138:			; <UNDEFINED> instruction: 0x46284651
   1813c:	ldmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18140:			; <UNDEFINED> instruction: 0xf7ea6831
   18144:	eorsvs	lr, ip, r8, ror ip
   18148:	stmdami	r4!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1814c:	stmdbmi	r4!, {r0, r1, r3, r6, r9, sl, lr}
   18150:	subcc	pc, r1, #64, 4
   18154:	smlsdxls	r0, r8, r4, r4
   18158:	sbcvc	pc, lr, r0, lsl #10
   1815c:			; <UNDEFINED> instruction: 0x463c4479
   18160:	bl	9d6110 <strspn@plt+0x9d3598>
   18164:			; <UNDEFINED> instruction: 0xf7eae721
   18168:	svclt	0x0000ea8e
   1816c:	andeq	r5, r2, r0, lsl #28
   18170:	andeq	r0, r0, r0, asr r2
   18174:	strdeq	r5, [r2], -r4
   18178:	andeq	r0, r0, r8, asr #4
   1817c:	strdeq	sp, [r0], -r4
   18180:	andeq	ip, r0, r2, ror sp
   18184:			; <UNDEFINED> instruction: 0x000273bc
   18188:	andeq	ip, r0, r2, lsl #31
   1818c:	andeq	sp, r0, r4, lsl #1
   18190:	andeq	ip, r0, r0, lsl #26
   18194:	andeq	r5, r2, sl, asr sp
   18198:	ldrdeq	r7, [r2], -sl
   1819c:	andeq	r7, r2, r0, lsl r3
   181a0:	strdeq	ip, [r0], -r8
   181a4:	andeq	r9, r0, r2, lsr #6
   181a8:	andeq	sp, r0, r8
   181ac:	andeq	ip, r0, ip, ror ip
   181b0:	andeq	ip, r0, sl, asr #31
   181b4:	andeq	ip, r0, ip, asr #24
   181b8:	strdeq	ip, [r0], -r6
   181bc:			; <UNDEFINED> instruction: 0xffffe487
   181c0:	ldrdeq	r7, [r0], -r6
   181c4:	andeq	r9, r0, ip, ror r2
   181c8:			; <UNDEFINED> instruction: 0x00006eb0
   181cc:	andeq	ip, r0, r2, lsr #28
   181d0:	andeq	r9, r0, r8, lsl r2
   181d4:	strdeq	ip, [r0], -lr
   181d8:	andeq	ip, r0, r2, ror fp
   181dc:	andeq	ip, r0, ip, asr #29
   181e0:	andeq	ip, r0, r8, asr #22
   181e4:	svcmi	0x00f0e92d
   181e8:	ldcmi	0, cr11, [r4], {143}	; 0x8f
   181ec:	bmi	fe529a08 <strspn@plt+0xfe526e90>
   181f0:	blmi	fe5293e8 <strspn@plt+0xfe526870>
   181f4:	stmiapl	r2!, {r2, r4, r7, r9, sl, fp, lr}
   181f8:	svcmi	0x0094447b
   181fc:	ldmdavs	r2, {r2, r3, r9, sl, lr}
   18200:			; <UNDEFINED> instruction: 0xf04f920d
   18204:			; <UNDEFINED> instruction: 0xf8df0200
   18208:			; <UNDEFINED> instruction: 0xf8df8248
   1820c:	ldrbtmi	r9, [pc], #-584	; 18214 <strspn@plt+0x1569c>
   18210:	ldrbtmi	r5, [r8], #2462	; 0x99e
   18214:	ldrbvc	pc, [r6, r7, lsl #10]	; <UNPREDICTABLE>
   18218:	vst3.<illegal width 64>	{d20-d22}, [pc :256], r9
   1821c:			; <UNDEFINED> instruction: 0x46417259
   18220:			; <UNDEFINED> instruction: 0x46386af6
   18224:			; <UNDEFINED> instruction: 0xf7ea4633
   18228:			; <UNDEFINED> instruction: 0xf8d9e9e0
   1822c:	stmdacs	r0, {r4}
   18230:	stmdavs	fp!, {r0, r1, r5, r6, ip, lr, pc}
   18234:	andcs	sl, r0, #81920	; 0x14000
   18238:	andscs	pc, ip, sp, lsl #17
   1823c:			; <UNDEFINED> instruction: 0xf001930b
   18240:			; <UNDEFINED> instruction: 0x4680fcb3
   18244:	stmmi	r4, {r3, r4, r6, r7, r8, ip, sp, pc}
   18248:	stmibmi	r4, {sl, sp}
   1824c:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   18250:	addcc	pc, r5, #64, 4
   18254:	sbcsvc	pc, r6, r0, lsl #10
   18258:	strls	r4, [r0], #-1145	; 0xfffffb87
   1825c:	ldc	7, cr15, [ip], #-936	; 0xfffffc58
   18260:	blmi	1deac64 <strspn@plt+0x1de80ec>
   18264:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18268:	blls	3722d8 <strspn@plt+0x36f760>
   1826c:			; <UNDEFINED> instruction: 0xf04f405a
   18270:			; <UNDEFINED> instruction: 0xf0400300
   18274:	strtmi	r8, [r0], -r1, ror #1
   18278:	pop	{r0, r1, r2, r3, ip, sp, pc}
   1827c:	blmi	1e7c244 <strspn@plt+0x1e796cc>
   18280:	strtmi	r4, [r8], -r1, lsr #12
   18284:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   18288:			; <UNDEFINED> instruction: 0x46074798
   1828c:			; <UNDEFINED> instruction: 0xf0002800
   18290:	stmdbge	r7, {r0, r1, r5, r7, pc}
   18294:	andcc	r2, r8, r0, lsl r2
   18298:	b	14d6248 <strspn@plt+0x14d36d0>
   1829c:			; <UNDEFINED> instruction: 0x46424b72
   182a0:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   182a4:			; <UNDEFINED> instruction: 0xf0016918
   182a8:	mcrrne	11, 9, pc, r3, cr3	; <UNPREDICTABLE>
   182ac:	rsble	r4, r3, r4, lsl #12
   182b0:	bicle	r2, r8, r1, lsl #16
   182b4:			; <UNDEFINED> instruction: 0x81b4f8df
   182b8:	ldrbtmi	r4, [r8], #3181	; 0xc6d
   182bc:			; <UNDEFINED> instruction: 0x4641447c
   182c0:			; <UNDEFINED> instruction: 0xf7ea4620
   182c4:	stmdbmi	fp!, {r1, r3, r4, r5, r8, fp, sp, lr, pc}^
   182c8:	vadd.i8	d22, d0, d27
   182cc:	ldrbtmi	r3, [r9], #-635	; 0xfffffd85
   182d0:			; <UNDEFINED> instruction: 0xf0469301
   182d4:	andls	r0, r0, r3, lsr #6
   182d8:	sbcsvc	pc, r6, r1, lsl #10
   182dc:	ldrbtmi	r4, [r9], #-2406	; 0xfffff69a
   182e0:	bl	8d6290 <strspn@plt+0x8d3718>
   182e4:	strtmi	r4, [r0], -r1, asr #12
   182e8:	stmdb	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   182ec:			; <UNDEFINED> instruction: 0xf7ea6829
   182f0:			; <UNDEFINED> instruction: 0x4638e99a
   182f4:			; <UNDEFINED> instruction: 0xf8caf7fe
   182f8:	stmdami	r0!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   182fc:			; <UNDEFINED> instruction: 0xf0014478
   18300:			; <UNDEFINED> instruction: 0xf8c9fb17
   18304:	stmdacs	r0, {r4}
   18308:	ldfmip	f5, [sp], {147}	; 0x93
   1830c:	bcc	14450 <strspn@plt+0x118d8>
   18310:	ldrbtmi	r4, [ip], #-3420	; 0xfffff2a4
   18314:	ldrsbls	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   18318:			; <UNDEFINED> instruction: 0x4621447d
   1831c:			; <UNDEFINED> instruction: 0x462844f9
   18320:	stmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18324:	strmi	r4, [r3], r9, asr #12
   18328:			; <UNDEFINED> instruction: 0xf7ea4628
   1832c:			; <UNDEFINED> instruction: 0xf046e906
   18330:	vcgt.s8	d16, d0, d19
   18334:	strbmi	r3, [r1], -r9, ror #4
   18338:	andlt	pc, r0, sp, asr #17
   1833c:	andls	r9, r2, r1, lsl #14
   18340:			; <UNDEFINED> instruction: 0xf7ea4638
   18344:			; <UNDEFINED> instruction: 0x4621eaf2
   18348:	ldrbmi	r4, [r4], -r8, lsr #12
   1834c:	ldm	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18350:	strmi	r4, [r1], r9, asr #12
   18354:			; <UNDEFINED> instruction: 0xf7ea4628
   18358:			; <UNDEFINED> instruction: 0x4639e8f0
   1835c:	strbmi	r4, [r8], -r2, lsl #12
   18360:	stmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18364:			; <UNDEFINED> instruction: 0x46414633
   18368:	vmin.s8	d20, d0, d24
   1836c:			; <UNDEFINED> instruction: 0xf8cd326a
   18370:			; <UNDEFINED> instruction: 0xf7eaa000
   18374:			; <UNDEFINED> instruction: 0xe773ebb2
   18378:			; <UNDEFINED> instruction: 0xb110f8df
   1837c:			; <UNDEFINED> instruction: 0xa110f8df
   18380:			; <UNDEFINED> instruction: 0xf8df44fb
   18384:	ldrbtmi	r8, [sl], #272	; 0x110
   18388:	ldrdls	pc, [ip, -pc]
   1838c:	ldrbtmi	r4, [r8], #1625	; 0x659
   18390:	ldrbtmi	r4, [r9], #1616	; 0x650
   18394:	ldm	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18398:			; <UNDEFINED> instruction: 0xf508682b
   1839c:	vst2.<illegal width 64>	{d23-d24}, [pc :64], r6
   183a0:	strbmi	r7, [r9], -r0, ror #4
   183a4:			; <UNDEFINED> instruction: 0xf0469301
   183a8:	andls	r0, r0, r3, lsr r3
   183ac:			; <UNDEFINED> instruction: 0xf7ea4640
   183b0:			; <UNDEFINED> instruction: 0x4659eabc
   183b4:			; <UNDEFINED> instruction: 0xf7ea4650
   183b8:	stmdavs	r9!, {r6, r7, fp, sp, lr, pc}
   183bc:	bl	ed636c <strspn@plt+0xed37f4>
   183c0:			; <UNDEFINED> instruction: 0xf7fe4638
   183c4:	strbmi	pc, [r0], -r3, ror #16	; <UNPREDICTABLE>
   183c8:	ldrtmi	r4, [r3], -r9, asr #12
   183cc:	addcc	pc, r2, #64, 4
   183d0:			; <UNDEFINED> instruction: 0xf7ea9400
   183d4:	strb	lr, [r3, -r2, lsl #23]
   183d8:	ldrdlt	pc, [r0], #143	; 0x8f
   183dc:	bcc	14520 <strspn@plt+0x119a8>
   183e0:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
   183e4:	svcmi	0x002f44fb
   183e8:			; <UNDEFINED> instruction: 0xf8df44f9
   183ec:			; <UNDEFINED> instruction: 0x465980bc
   183f0:			; <UNDEFINED> instruction: 0x4648447f
   183f4:			; <UNDEFINED> instruction: 0xf7ea44f8
   183f8:	stmdavs	ip!, {r5, r7, fp, sp, lr, pc}
   183fc:	ldrbvc	pc, [r6, r7, lsl #10]	; <UNPREDICTABLE>
   18400:	msreq	CPSR_xc, #70	; 0x46
   18404:	rsbscc	pc, r5, #64, 4
   18408:	strls	r4, [r1], #-1601	; 0xfffff9bf
   1840c:	andls	r4, r0, r4, asr r6
   18410:			; <UNDEFINED> instruction: 0xf7ea4638
   18414:	ldrbmi	lr, [r9], -sl, lsl #21
   18418:			; <UNDEFINED> instruction: 0xf7ea4648
   1841c:	stmdavs	r9!, {r1, r2, r3, r7, fp, sp, lr, pc}
   18420:	stmdb	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18424:			; <UNDEFINED> instruction: 0x46414638
   18428:	vmin.s8	d20, d0, d19
   1842c:			; <UNDEFINED> instruction: 0xf8cd3276
   18430:			; <UNDEFINED> instruction: 0xf7eaa000
   18434:			; <UNDEFINED> instruction: 0xe713eb52
   18438:	stmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1843c:	andeq	r5, r2, r8, lsl fp
   18440:	andeq	r0, r0, r0, asr r2
   18444:	andeq	r5, r2, r0, lsl fp
   18448:	andeq	r0, r0, r8, asr #4
   1844c:	andeq	ip, r0, r2, lsl lr
   18450:	muleq	r0, r2, sl
   18454:	andeq	r7, r2, r4, ror #1
   18458:	ldrdeq	ip, [r0], -r2
   1845c:	andeq	ip, r0, ip, asr #20
   18460:	andeq	r5, r2, r4, lsr #21
   18464:	andeq	r6, r2, r4, lsr #28
   18468:	andeq	r7, r2, sl, asr r0
   1846c:	andeq	ip, r0, r2, asr #24
   18470:	andeq	r9, r0, ip, rrx
   18474:	andeq	ip, r0, r2, asr sp
   18478:	andeq	ip, r0, r6, asr #19
   1847c:			; <UNDEFINED> instruction: 0xffffe219
   18480:	andeq	r7, r0, sl, ror #2
   18484:	andeq	r9, r0, r0, lsl r0
   18488:	andeq	r6, r0, r4, asr #24
   1848c:			; <UNDEFINED> instruction: 0x0000cbb0
   18490:	andeq	r8, r0, r2, lsr #31
   18494:	muleq	r0, r2, ip
   18498:	andeq	ip, r0, r2, lsl r9
   1849c:	muleq	r0, r4, fp
   184a0:	andeq	r8, r0, r0, asr #30
   184a4:	andeq	ip, r0, r0, lsr ip
   184a8:			; <UNDEFINED> instruction: 0x0000c8b0
   184ac:	svcmi	0x00f0e92d
   184b0:	ldcmi	0, cr11, [lr], {145}	; 0x91
   184b4:	bmi	fe7a9cd4 <strspn@plt+0xfe7a715c>
   184b8:	blmi	fe7a96b0 <strspn@plt+0xfe7a6b38>
   184bc:	stmiapl	r2!, {r1, r2, r3, r4, r7, r8, sl, fp, lr}
   184c0:			; <UNDEFINED> instruction: 0xf8df447b
   184c4:	ldrbtmi	sl, [sp], #-632	; 0xfffffd88
   184c8:	andls	r6, pc, #1179648	; 0x120000
   184cc:	andeq	pc, r0, #79	; 0x4f
   184d0:			; <UNDEFINED> instruction: 0x91054a9b
   184d4:	andls	r4, r4, r9, lsl r6
   184d8:	ldrbvc	pc, [lr, #1285]	; 0x505	; <UNPREDICTABLE>
   184dc:	ldrbtmi	r5, [sl], #2203	; 0x89b
   184e0:	addcc	pc, sp, #64, 4
   184e4:	ldrbmi	r4, [r1], -r8, lsr #12
   184e8:			; <UNDEFINED> instruction: 0xf8d39f05
   184ec:			; <UNDEFINED> instruction: 0xf8df902c
   184f0:			; <UNDEFINED> instruction: 0xf049b254
   184f4:	strbmi	r0, [fp], -r8, lsl #16
   184f8:			; <UNDEFINED> instruction: 0xf7ea44fb
   184fc:	ldmdavs	r1!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
   18500:			; <UNDEFINED> instruction: 0x46434a91
   18504:	strls	r4, [r1, #-1576]	; 0xfffff9d8
   18508:	tstls	r2, sl, ror r4
   1850c:	ldrbmi	r9, [r1], -r0, lsl #4
   18510:	addcc	pc, pc, #64, 4
   18514:	b	2564c4 <strspn@plt+0x25394c>
   18518:			; <UNDEFINED> instruction: 0x4014f8db
   1851c:			; <UNDEFINED> instruction: 0xf0002c00
   18520:	ldmdavs	r3!, {r0, r1, r4, r7, pc}
   18524:	stmdbge	r7, {r5, r9, sl, lr}
   18528:	movwls	r9, #55048	; 0xd708
   1852c:			; <UNDEFINED> instruction: 0xf88d2300
   18530:			; <UNDEFINED> instruction: 0xf0013024
   18534:			; <UNDEFINED> instruction: 0x4604fb39
   18538:	movwlt	r9, #4
   1853c:	ldmibvs	ip!, {r0, r1, r2, r6, r7, fp, sp, lr}^
   18540:	ldmdavs	fp!, {r2, r4, r8, ip, sp, pc}
   18544:	eorsvs	r3, fp, r1, lsl #6
   18548:	strbmi	r4, [fp], -r0, lsl #17
   1854c:	vmla.i8	d20, d16, d0
   18550:	ldrbtmi	r3, [r8], #-706	; 0xfffffd3e
   18554:			; <UNDEFINED> instruction: 0xf5009400
   18558:	ldrbtmi	r7, [r9], #-222	; 0xffffff22
   1855c:	stmdb	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18560:	blmi	1ceaf58 <strspn@plt+0x1ce83e0>
   18564:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18568:	blls	3f25d8 <strspn@plt+0x3efa60>
   1856c:			; <UNDEFINED> instruction: 0xf04f405a
   18570:			; <UNDEFINED> instruction: 0xf0400300
   18574:			; <UNDEFINED> instruction: 0x462080d9
   18578:	pop	{r0, r4, ip, sp, pc}
   1857c:	blmi	1dbc544 <strspn@plt+0x1db99cc>
   18580:			; <UNDEFINED> instruction: 0x4601463a
   18584:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   18588:			; <UNDEFINED> instruction: 0x4798689b
   1858c:	andls	r4, r4, r7, lsl #12
   18590:			; <UNDEFINED> instruction: 0xf0002800
   18594:	stmdbge	r9, {r0, r1, r3, r4, r5, r7, pc}
   18598:	andcc	r2, r8, r0, lsl r2
   1859c:	ldm	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   185a0:	strtmi	r4, [r2], -lr, ror #22
   185a4:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   185a8:			; <UNDEFINED> instruction: 0xf0016958
   185ac:	vmovne	s2, s3, pc, r2
   185b0:			; <UNDEFINED> instruction: 0xf0009004
   185b4:	stmdacs	r1, {r1, r3, r7, pc}
   185b8:			; <UNDEFINED> instruction: 0xf8dfd11f
   185bc:	stfmip	f2, [r9, #-656]!	; 0xfffffd70
   185c0:	ldrbtmi	r4, [sp], #-1274	; 0xfffffb06
   185c4:			; <UNDEFINED> instruction: 0x46284651
   185c8:	svc	0x00b6f7e9
   185cc:	ldmdavs	r3!, {r1, r2, r5, r6, r8, fp, lr}
   185d0:	adccc	pc, sp, #64, 4
   185d4:	movwls	r4, #5241	; 0x1479
   185d8:	msreq	CPSR_xc, #73	; 0x49
   185dc:			; <UNDEFINED> instruction: 0xf5019000
   185e0:	stmdbmi	r2!, {r1, r2, r3, r4, r6, r7, ip, sp, lr}^
   185e4:			; <UNDEFINED> instruction: 0xf7ea4479
   185e8:	ldrbmi	lr, [r1], -r0, lsr #19
   185ec:			; <UNDEFINED> instruction: 0xf7e94628
   185f0:	ldmdavs	r1!, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   185f4:	ldmda	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   185f8:	ldmibvs	ip!, {r2, r3, r4, r5, sp, lr}^
   185fc:	adcle	r2, r3, r0, lsl #24
   18600:	blcs	32694 <strspn@plt+0x2fb1c>
   18604:			; <UNDEFINED> instruction: 0xf8dfdd9d
   18608:	strcs	fp, [r0, #-360]	; 0xfffffe98
   1860c:			; <UNDEFINED> instruction: 0xf8df4959
   18610:	ldrbtmi	sl, [fp], #360	; 0x168
   18614:			; <UNDEFINED> instruction: 0xf50b4479
   18618:	ldrbtmi	r7, [sl], #3038	; 0xbde
   1861c:	strbmi	r6, [r3], -r0, ror #16
   18620:	vtst.8	d22, d0, d20
   18624:			; <UNDEFINED> instruction: 0x910432ba
   18628:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   1862c:	strls	r3, [r2], #-1281	; 0xfffffaff
   18630:	blge	52d6c <strspn@plt+0x501f4>
   18634:	ldrbmi	r9, [r8], -r3
   18638:	ldmdb	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1863c:	stmdbls	r4, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   18640:	adcmi	r6, fp, #2293760	; 0x230000
   18644:	ldrb	sp, [ip, -sl, ror #25]!
   18648:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   1864c:			; <UNDEFINED> instruction: 0xf970f001
   18650:	andls	r4, r4, r4, lsl #12
   18654:	andseq	pc, r4, fp, asr #17
   18658:			; <UNDEFINED> instruction: 0xf47f2800
   1865c:			; <UNDEFINED> instruction: 0xf8dfaf62
   18660:	sqtmiep	f0, f0
   18664:	svcmi	0x004844f8
   18668:			; <UNDEFINED> instruction: 0x4641447e
   1866c:			; <UNDEFINED> instruction: 0x4630447f
   18670:	svc	0x0062f7e9
   18674:	andls	r4, r4, r9, lsr r6
   18678:			; <UNDEFINED> instruction: 0xf8dd4630
   1867c:			; <UNDEFINED> instruction: 0xf7e9b010
   18680:			; <UNDEFINED> instruction: 0xf049ef5c
   18684:	vcgt.s8	d16, d0, d19
   18688:			; <UNDEFINED> instruction: 0x46513295
   1868c:			; <UNDEFINED> instruction: 0xf8cd9501
   18690:	andls	fp, r2, r0
   18694:			; <UNDEFINED> instruction: 0xf7ea4628
   18698:	strbmi	lr, [r1], -r8, asr #18
   1869c:			; <UNDEFINED> instruction: 0xf7e94630
   186a0:	ldrtmi	lr, [r9], -ip, asr #30
   186a4:	ldrtmi	r9, [r0], -r4
   186a8:			; <UNDEFINED> instruction: 0xf7e99e04
   186ac:	strtmi	lr, [r9], -r6, asr #30
   186b0:	ldrtmi	r4, [r0], -r2, lsl #12
   186b4:	svc	0x00b6f7e9
   186b8:	ldrbmi	r4, [r1], -fp, asr #12
   186bc:	vmax.s8	d20, d0, d24
   186c0:	strls	r3, [r0], #-662	; 0xfffffd6a
   186c4:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   186c8:			; <UNDEFINED> instruction: 0xf8dfe74a
   186cc:	ldcmi	0, cr10, [r0, #-768]!	; 0xfffffd00
   186d0:	ldrbtmi	r4, [sp], #-1274	; 0xfffffb06
   186d4:			; <UNDEFINED> instruction: 0x46284651
   186d8:	svc	0x002ef7e9
   186dc:	ldmdavs	r3!, {r0, r2, r3, r5, r8, fp, lr}
   186e0:	adcscc	pc, r3, #64, 4
   186e4:	movwls	r4, #5241	; 0x1479
   186e8:	teqeq	r3, #73	; 0x49	; <UNPREDICTABLE>
   186ec:			; <UNDEFINED> instruction: 0xf5019000
   186f0:	stmdbmi	r9!, {r1, r2, r3, r4, r6, r7, ip, sp, lr}
   186f4:			; <UNDEFINED> instruction: 0xf7ea4479
   186f8:			; <UNDEFINED> instruction: 0x4651e918
   186fc:			; <UNDEFINED> instruction: 0xf7e94628
   18700:	ldmdavs	r1!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   18704:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18708:			; <UNDEFINED> instruction: 0xe776603c
   1870c:	strbmi	r4, [fp], -r3, lsr #16
   18710:	vmla.i8	d20, d0, d19
   18714:	ldrbtmi	r3, [r8], #-679	; 0xfffffd59
   18718:			; <UNDEFINED> instruction: 0xf5009700
   1871c:	ldrbtmi	r7, [r9], #-222	; 0xffffff22
   18720:			; <UNDEFINED> instruction: 0xf7ea463c
   18724:	ldr	lr, [fp, -r6, asr #16]
   18728:	svc	0x00acf7e9
   1872c:	andeq	r5, r2, r0, asr r8
   18730:	andeq	r0, r0, r0, asr r2
   18734:	andeq	r5, r2, r8, asr #16
   18738:	andeq	ip, r0, sl, asr fp
   1873c:	andeq	ip, r0, r6, asr #15
   18740:	andeq	r0, r0, r8, asr #4
   18744:	andeq	r6, r2, r4, lsl #28
   18748:	muleq	r0, r0, sl
   1874c:	andeq	ip, r0, lr, asr #21
   18750:	andeq	ip, r0, sl, asr #14
   18754:	andeq	r5, r2, r4, lsr #15
   18758:	andeq	r6, r2, r2, lsr #22
   1875c:	andeq	r6, r2, r6, asr sp
   18760:	andeq	ip, r0, ip, lsr r9
   18764:	andeq	r8, r0, r6, ror #26
   18768:	andeq	ip, r0, ip, asr #20
   1876c:	andeq	ip, r0, r0, asr #13
   18770:	andeq	ip, r0, lr, lsl #20
   18774:	muleq	r0, r0, r6
   18778:	muleq	r0, lr, r9
   1877c:			; <UNDEFINED> instruction: 0xffffdeef
   18780:	andeq	r6, r0, r8, lsl lr
   18784:	andeq	r8, r0, r0, asr #25
   18788:	strdeq	r6, [r0], -r4
   1878c:	andeq	ip, r0, r0, ror #16
   18790:	andeq	r8, r0, r6, asr ip
   18794:	andeq	ip, r0, ip, lsr r9
   18798:			; <UNDEFINED> instruction: 0x0000c5b0
   1879c:	andeq	ip, r0, sl, lsl #18
   187a0:	andeq	ip, r0, r6, lsl #11
   187a4:	svcmi	0x00f0e92d
   187a8:	ldcmi	0, cr11, [r6, #572]	; 0x23c
   187ac:	ldcmi	6, cr4, [r6], {136}	; 0x88
   187b0:	blmi	fe5a99ac <strspn@plt+0xfe5a6e34>
   187b4:	stmdbpl	ip!, {r1, r2, r4, r7, r9, sl, fp, lr}
   187b8:	svcmi	0x0096447b
   187bc:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   187c0:			; <UNDEFINED> instruction: 0xf04f940d
   187c4:			; <UNDEFINED> instruction: 0xf8df0400
   187c8:			; <UNDEFINED> instruction: 0xf8df9250
   187cc:	ldrbtmi	sl, [pc], #-592	; 187d4 <strspn@plt+0x15c5c>
   187d0:	ldrbtmi	r5, [r9], #2462	; 0x99e
   187d4:	strbvc	pc, [r8, r7, lsl #10]!	; <UNPREDICTABLE>
   187d8:			; <UNDEFINED> instruction: 0x461444fa
   187dc:	bvs	ffdaa108 <strspn@plt+0xffda7590>
   187e0:	vmin.s8	d20, d0, d24
   187e4:	ldrtmi	r3, [r3], -sl, asr #5
   187e8:	cdp	7, 15, cr15, cr14, cr9, {7}
   187ec:			; <UNDEFINED> instruction: 0x0014f8da
   187f0:	rsble	r2, r5, r0, lsl #16
   187f4:	stmdbge	r5, {r0, r1, r3, r5, fp, sp, lr}
   187f8:	movwls	r9, #46086	; 0xb406
   187fc:			; <UNDEFINED> instruction: 0xf88d2300
   18800:			; <UNDEFINED> instruction: 0xf001301c
   18804:	pkhtbmi	pc, r1, r1, asr #19	; <UNPREDICTABLE>
   18808:	stmmi	r5, {r3, r4, r6, r7, r8, ip, sp, pc}
   1880c:	stmibmi	r5, {sl, sp}
   18810:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   18814:	rsbsvc	pc, fp, #1325400064	; 0x4f000000
   18818:	rscvc	pc, r8, r0, lsl #10
   1881c:	strls	r4, [r0], #-1145	; 0xfffffb87
   18820:	ldmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18824:	blmi	1e2b22c <strspn@plt+0x1e286b4>
   18828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1882c:	blls	37289c <strspn@plt+0x36fd24>
   18830:			; <UNDEFINED> instruction: 0xf04f405a
   18834:			; <UNDEFINED> instruction: 0xf0400300
   18838:	strtmi	r8, [r0], -r2, ror #1
   1883c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   18840:	blmi	1ebc808 <strspn@plt+0x1eb9c90>
   18844:	strbmi	r4, [r1], -r2, lsr #12
   18848:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1884c:			; <UNDEFINED> instruction: 0x4798689b
   18850:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   18854:	adchi	pc, r3, r0
   18858:	andscs	sl, r0, #114688	; 0x1c000
   1885c:			; <UNDEFINED> instruction: 0xf7e93008
   18860:	blmi	1d14628 <strspn@plt+0x1d11ab0>
   18864:	ldrtmi	r4, [r9], -sl, asr #12
   18868:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1886c:			; <UNDEFINED> instruction: 0xf8b0f001
   18870:	strmi	r1, [r4], -r3, asr #24
   18874:	stmdacs	r1, {r0, r1, r5, r6, ip, lr, pc}
   18878:			; <UNDEFINED> instruction: 0xf8dfd1c7
   1887c:	stfmip	f0, [lr], #-736	; 0xfffffd20
   18880:	ldrbtmi	r4, [ip], #-1272	; 0xfffffb08
   18884:	strtmi	r4, [r0], -r1, asr #12
   18888:	cdp	7, 5, cr15, cr6, cr9, {7}
   1888c:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, fp, lr}
   18890:	rsccc	pc, r2, #64, 4
   18894:	movwls	r4, #5241	; 0x1479
   18898:	msreq	CPSR_xc, #70	; 0x46
   1889c:			; <UNDEFINED> instruction: 0xf5019000
   188a0:	stmdbmi	r7!, {r3, r5, r6, r7, ip, sp, lr}^
   188a4:			; <UNDEFINED> instruction: 0xf7ea4479
   188a8:	strbmi	lr, [r1], -r0, asr #16
   188ac:			; <UNDEFINED> instruction: 0xf7e94620
   188b0:	stmdavs	r9!, {r2, r6, r9, sl, fp, sp, lr, pc}
   188b4:	cdp	7, 11, cr15, cr6, cr9, {7}
   188b8:			; <UNDEFINED> instruction: 0xf7fd4638
   188bc:			; <UNDEFINED> instruction: 0xe7a4fdb1
   188c0:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   188c4:			; <UNDEFINED> instruction: 0xf834f001
   188c8:	andseq	pc, r4, sl, asr #17
   188cc:	orrsle	r2, r1, r0, lsl #16
   188d0:			; <UNDEFINED> instruction: 0xf04f4c5d
   188d4:	vldrmi	s7, [sp, #-1020]	; 0xfffffc04
   188d8:			; <UNDEFINED> instruction: 0xf8df447c
   188dc:	ldrbtmi	r8, [sp], #-372	; 0xfffffe8c
   188e0:	ldrbtmi	r4, [r8], #1569	; 0x621
   188e4:			; <UNDEFINED> instruction: 0xf7e94628
   188e8:	strbmi	lr, [r1], -r8, lsr #28
   188ec:	strtmi	r4, [r8], -r3, lsl #13
   188f0:	cdp	7, 2, cr15, cr2, cr9, {7}
   188f4:	msreq	CPSR_xc, #70	; 0x46
   188f8:	sbccc	pc, pc, #64, 4
   188fc:			; <UNDEFINED> instruction: 0xf8cd4649
   18900:	strls	fp, [r1, -r0]
   18904:	ldrtmi	r9, [r8], -r2
   18908:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1890c:	strtmi	r4, [r8], -r1, lsr #12
   18910:			; <UNDEFINED> instruction: 0xf7e94654
   18914:			; <UNDEFINED> instruction: 0x4641ee12
   18918:	strtmi	r4, [r8], -r0, lsl #13
   1891c:	cdp	7, 0, cr15, cr12, cr9, {7}
   18920:			; <UNDEFINED> instruction: 0x46024639
   18924:			; <UNDEFINED> instruction: 0xf7e94640
   18928:			; <UNDEFINED> instruction: 0x4633ee7e
   1892c:	ldrtmi	r4, [r8], -r9, asr #12
   18930:	rsbsvc	pc, r4, #1325400064	; 0x4f000000
   18934:	andge	pc, r0, sp, asr #17
   18938:	stmia	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1893c:			; <UNDEFINED> instruction: 0xf8dfe772
   18940:			; <UNDEFINED> instruction: 0xf8dfb114
   18944:	ldrbtmi	sl, [fp], #276	; 0x114
   18948:			; <UNDEFINED> instruction: 0x8110f8df
   1894c:			; <UNDEFINED> instruction: 0xf8df44fa
   18950:			; <UNDEFINED> instruction: 0x46599110
   18954:			; <UNDEFINED> instruction: 0x465044f8
   18958:			; <UNDEFINED> instruction: 0xf7e944f9
   1895c:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   18960:	stmiavc	r8!, {r3, r8, sl, ip, sp, lr, pc}^
   18964:	rsccc	pc, r7, #64, 4
   18968:	movwls	r4, #5705	; 0x1649
   1896c:	teqeq	r3, #70	; 0x46	; <UNPREDICTABLE>
   18970:	strbmi	r9, [r0], -r0
   18974:	svc	0x00d8f7e9
   18978:			; <UNDEFINED> instruction: 0x46504659
   1897c:	ldcl	7, cr15, [ip, #932]	; 0x3a4
   18980:			; <UNDEFINED> instruction: 0xf7ea6829
   18984:			; <UNDEFINED> instruction: 0x4638e858
   18988:	stc2l	7, cr15, [sl, #-1012]	; 0xfffffc0c
   1898c:	strbmi	r4, [r9], -r0, asr #12
   18990:	vmin.s8	d20, d0, d19
   18994:	strls	r3, [r0], #-745	; 0xfffffd17
   18998:	ldm	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1899c:			; <UNDEFINED> instruction: 0xf8dfe742
   189a0:			; <UNDEFINED> instruction: 0xf04fb0c4
   189a4:			; <UNDEFINED> instruction: 0xf8df3aff
   189a8:	ldrbtmi	r9, [fp], #192	; 0xc0
   189ac:	ldrbtmi	r4, [r9], #3887	; 0xf2f
   189b0:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   189b4:	ldrbtmi	r4, [pc], #-1625	; 189bc <strspn@plt+0x15e44>
   189b8:	ldrbtmi	r4, [r8], #1608	; 0x648
   189bc:	ldc	7, cr15, [ip, #932]!	; 0x3a4
   189c0:			; <UNDEFINED> instruction: 0xf507682c
   189c4:			; <UNDEFINED> instruction: 0xf04677e8
   189c8:	vst2.8	{d16-d19}, [pc :128], r3
   189cc:			; <UNDEFINED> instruction: 0x46417277
   189d0:	ldrbmi	r9, [r4], -r1, lsl #8
   189d4:	ldrtmi	r9, [r8], -r0
   189d8:	svc	0x00a6f7e9
   189dc:			; <UNDEFINED> instruction: 0x46484659
   189e0:	stc	7, cr15, [sl, #932]!	; 0x3a4
   189e4:			; <UNDEFINED> instruction: 0xf7e96829
   189e8:			; <UNDEFINED> instruction: 0x4638ee1e
   189ec:	ldrtmi	r4, [r3], -r1, asr #12
   189f0:	sbcscc	pc, sp, #64, 4
   189f4:	andge	pc, r0, sp, asr #17
   189f8:	stmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   189fc:			; <UNDEFINED> instruction: 0xf7e9e712
   18a00:	svclt	0x0000ee42
   18a04:	andeq	r5, r2, r8, asr r5
   18a08:	andeq	r0, r0, r0, asr r2
   18a0c:	andeq	r5, r2, r0, asr r5
   18a10:	andeq	r0, r0, r8, asr #4
   18a14:	andeq	ip, r0, r2, asr r8
   18a18:	ldrdeq	ip, [r0], -r2
   18a1c:	andeq	r6, r2, r4, lsr #22
   18a20:	andeq	ip, r0, lr, lsl #16
   18a24:	andeq	ip, r0, r8, lsl #9
   18a28:	andeq	r5, r2, r0, ror #9
   18a2c:	andeq	r6, r2, lr, asr r8
   18a30:	muleq	r2, r4, sl
   18a34:	andeq	ip, r0, ip, ror r6
   18a38:	andeq	r8, r0, r6, lsr #21
   18a3c:	andeq	ip, r0, ip, lsl #15
   18a40:	andeq	ip, r0, r0, lsl #8
   18a44:			; <UNDEFINED> instruction: 0xffffdc77
   18a48:	andeq	r6, r0, r4, lsr #23
   18a4c:	andeq	r8, r0, sl, asr #20
   18a50:	andeq	r6, r0, lr, ror r6
   18a54:	andeq	ip, r0, sl, ror #11
   18a58:	ldrdeq	r8, [r0], -ip
   18a5c:	andeq	ip, r0, ip, asr #13
   18a60:	andeq	ip, r0, ip, asr #6
   18a64:	andeq	ip, r0, r6, lsr r6
   18a68:	andeq	r8, r0, sl, ror r9
   18a6c:	andeq	ip, r0, sl, ror #12
   18a70:	andeq	ip, r0, sl, ror #5
   18a74:	blmi	fe9eb514 <strspn@plt+0xfe9e899c>
   18a78:	push	{r1, r3, r4, r5, r6, sl, lr}
   18a7c:	strdlt	r4, [fp], r0
   18a80:			; <UNDEFINED> instruction: 0x460d58d3
   18a84:	vmax.f32	d20, d16, d20
   18a88:	ldmdavs	fp, {r0, r1, r2, r4, r5, r6, r7, r9, ip, sp}
   18a8c:			; <UNDEFINED> instruction: 0xf04f9309
   18a90:	blmi	fe899698 <strspn@plt+0xfe896b20>
   18a94:	cfstrsmi	mvf4, [r2], #508	; 0x1fc
   18a98:	addls	pc, r8, #14614528	; 0xdf0000
   18a9c:	ldmpl	fp!, {r1, r2, r9, sl, lr}^
   18aa0:	ldrbtmi	r4, [r9], #1148	; 0x47c
   18aa4:	ldrbtvc	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
   18aa8:	ldrdhi	pc, [ip], -r3	; <UNPREDICTABLE>
   18aac:	strtmi	r4, [r0], -r9, asr #12
   18ab0:	bleq	254bd8 <strspn@plt+0x252060>
   18ab4:			; <UNDEFINED> instruction: 0xf7e94643
   18ab8:	stmdavc	fp!, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   18abc:	svclt	0x00182b23
   18ac0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18ac4:	blmi	fe64ccc8 <strspn@plt+0xfe64a150>
   18ac8:			; <UNDEFINED> instruction: 0xf8d358fb
   18acc:	movwls	r4, #27396	; 0x6b04
   18ad0:	suble	r2, r3, r0, lsl #24
   18ad4:			; <UNDEFINED> instruction: 0xf7fe4628
   18ad8:			; <UNDEFINED> instruction: 0x4607fd99
   18adc:	rsble	r2, r9, r0, lsl #16
   18ae0:	ldmvs	r3!, {r2, r7, fp, sp, lr}^
   18ae4:			; <UNDEFINED> instruction: 0xf00042a3
   18ae8:			; <UNDEFINED> instruction: 0xf1b980ce
   18aec:			; <UNDEFINED> instruction: 0xf0000f00
   18af0:			; <UNDEFINED> instruction: 0xf7fe80d5
   18af4:	strbmi	pc, [r8], -r7, asr #23	; <UNPREDICTABLE>
   18af8:			; <UNDEFINED> instruction: 0xf91cf7ff
   18afc:			; <UNDEFINED> instruction: 0xf8df6837
   18b00:	strcs	ip, [r0], #-556	; 0xfffffdd4
   18b04:	stmmi	sl, {r2, r3, r4, r5, r6, r7, sl, lr}
   18b08:	stmibmi	sl, {r0, r1, r3, r4, r6, r9, sl, lr}
   18b0c:	addvs	pc, sl, #1325400064	; 0x4f000000
   18b10:	ldrbtmi	r4, [r8], #-3721	; 0xfffff177
   18b14:	rscsvc	pc, r2, r0, lsl #10
   18b18:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   18b1c:	ldrbtmi	ip, [lr], #-1283	; 0xfffffafd
   18b20:	strls	r9, [r2, -r1]
   18b24:	tstls	r7, r0, lsl #12
   18b28:			; <UNDEFINED> instruction: 0xf7e99006
   18b2c:			; <UNDEFINED> instruction: 0x4643eefe
   18b30:	subsmi	pc, r2, #64, 4
   18b34:	ldrdeq	lr, [r6, -sp]
   18b38:			; <UNDEFINED> instruction: 0xf7e99400
   18b3c:	bmi	201485c <strspn@plt+0x2011ce4>
   18b40:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   18b44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18b48:	subsmi	r9, sl, r9, lsl #22
   18b4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18b50:	sbcshi	pc, ip, r0, asr #32
   18b54:	andlt	r4, fp, r0, lsr #12
   18b58:	svchi	0x00f0e8bd
   18b5c:			; <UNDEFINED> instruction: 0xf7ff4630
   18b60:	pkhtbmi	pc, r2, r1, asr #19	; <UNPREDICTABLE>
   18b64:	blls	1c582c <strspn@plt+0x1c2cb4>
   18b68:	stccs	8, cr15, [ip], {211}	; 0xd3
   18b6c:	cmple	r1, r0, lsl #20
   18b70:	ldmpl	pc!, {r0, r1, r4, r5, r6, r9, fp, lr}	; <UNPREDICTABLE>
   18b74:	ldrdcs	pc, [r0], -sl
   18b78:			; <UNDEFINED> instruction: 0xdc052a00
   18b7c:			; <UNDEFINED> instruction: 0xf8dae068
   18b80:	strcc	r2, [r1], #-0
   18b84:	sfmle	f4, 2, [r3, #-648]!	; 0xfffffd78
   18b88:	ldrdcs	pc, [r4], -sl
   18b8c:			; <UNDEFINED> instruction: 0xf8524628
   18b90:	ldrmi	r1, [r8, r4, lsr #32]!
   18b94:	mvnsle	r2, r0, lsl #16
   18b98:	ldrbmi	r2, [r0], -r1, lsl #8
   18b9c:			; <UNDEFINED> instruction: 0xf924f7ff
   18ba0:	svceq	0x0000f1b9
   18ba4:	ldmdavs	r7!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}
   18ba8:	adcle	r2, r8, r0, lsl #24
   18bac:			; <UNDEFINED> instruction: 0xc194f8df
   18bb0:			; <UNDEFINED> instruction: 0xe7a844fc
   18bb4:	svceq	0x0000f1b9
   18bb8:			; <UNDEFINED> instruction: 0xf8dfd145
   18bbc:	strbmi	ip, [ip], -ip, lsl #3
   18bc0:	ldrbtmi	r6, [ip], #2103	; 0x837
   18bc4:	stmdbge	r8, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   18bc8:			; <UNDEFINED> instruction: 0xf7e91c68
   18bcc:	blls	254974 <strspn@plt+0x251dfc>
   18bd0:	orrslt	r4, r3, r2, lsl #13
   18bd4:			; <UNDEFINED> instruction: 0x46494a5d
   18bd8:	strtmi	r9, [r0], -r2, lsl #6
   18bdc:			; <UNDEFINED> instruction: 0xf048447a
   18be0:	andls	r0, r0, #-1811939328	; 0x94000000
   18be4:	addvs	pc, r0, #1325400064	; 0x4f000000
   18be8:			; <UNDEFINED> instruction: 0xf04f9501
   18bec:			; <UNDEFINED> instruction: 0xf7e90900
   18bf0:			; <UNDEFINED> instruction: 0xe768ee9c
   18bf4:	ldmpl	pc!, {r1, r2, r4, r6, r9, fp, lr}	; <UNPREDICTABLE>
   18bf8:	ldmvs	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   18bfc:	rsble	r4, ip, r2, lsl #5
   18c00:			; <UNDEFINED> instruction: 0x46304619
   18c04:			; <UNDEFINED> instruction: 0xf7ff9306
   18c08:	pkhtbmi	pc, r1, r1, asr #24	; <UNPREDICTABLE>
   18c0c:			; <UNDEFINED> instruction: 0xf43f2800
   18c10:	stmdavs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   18c14:			; <UNDEFINED> instruction: 0xf77f2800
   18c18:			; <UNDEFINED> instruction: 0xf8d9af56
   18c1c:	blls	1a0c34 <strspn@plt+0x19e0bc>
   18c20:	and	r3, r3, r4, lsl #20
   18c24:	addmi	r3, r3, #67108864	; 0x4000000
   18c28:	svcge	0x004df43f
   18c2c:	svcne	0x0004f852
   18c30:	mvnsle	r4, r1, asr r5
   18c34:	strcs	r4, [r1], #-1608	; 0xfffff9b8
   18c38:			; <UNDEFINED> instruction: 0xf87cf7ff
   18c3c:			; <UNDEFINED> instruction: 0xc114f8df
   18c40:	ldrbtmi	r6, [ip], #2103	; 0x837
   18c44:			; <UNDEFINED> instruction: 0x4648e75f
   18c48:			; <UNDEFINED> instruction: 0xf874f7ff
   18c4c:	smmlar	r6, r7, r8, r6
   18c50:			; <UNDEFINED> instruction: 0xf7fe68f0
   18c54:	strmi	pc, [r4], -r1, asr #22
   18c58:	addsle	r2, lr, r0, lsl #16
   18c5c:	andls	r6, r6, r1, lsl #16
   18c60:	ldrmi	r4, [r8, r8, lsr #12]!
   18c64:	blx	fec3f884 <strspn@plt+0xfec3cd0c>
   18c68:	ldrmi	pc, [r8], -r0, lsl #9
   18c6c:	blx	2d6c6e <strspn@plt+0x2d40f6>
   18c70:	stmdbeq	r4!, {r4, r6, r9, sl, lr}^
   18c74:			; <UNDEFINED> instruction: 0xf8b8f7ff
   18c78:	svceq	0x0000f1b9
   18c7c:			; <UNDEFINED> instruction: 0x4648d093
   18c80:			; <UNDEFINED> instruction: 0xf858f7ff
   18c84:			; <UNDEFINED> instruction: 0xf7fee78f
   18c88:			; <UNDEFINED> instruction: 0xf1b9fafd
   18c8c:			; <UNDEFINED> instruction: 0xd12a0f00
   18c90:	ldrdgt	pc, [r4], #143	; 0x8f
   18c94:	ldmdavs	r7!, {r0, sl, sp}
   18c98:			; <UNDEFINED> instruction: 0xe73444fc
   18c9c:	ldrtmi	r4, [r0], -r9, asr #12
   18ca0:	stc2	7, cr15, [r4], {255}	; 0xff
   18ca4:	orrslt	r4, r8, r1, lsl #13
   18ca8:	stmdacs	r0, {fp, sp, lr}
   18cac:			; <UNDEFINED> instruction: 0xf8d9dd26
   18cb0:	movwcs	r2, #4
   18cb4:	and	r3, r2, r4, lsl #20
   18cb8:	addmi	r3, r3, #67108864	; 0x4000000
   18cbc:			; <UNDEFINED> instruction: 0xf852d01c
   18cc0:	adcmi	r1, r1, #4, 30
   18cc4:	strcs	sp, [r1], #-504	; 0xfffffe08
   18cc8:			; <UNDEFINED> instruction: 0xf7fe4638
   18ccc:			; <UNDEFINED> instruction: 0xe7d6fadb
   18cd0:			; <UNDEFINED> instruction: 0xf7fe4638
   18cd4:	ldmdavs	r7!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   18cd8:			; <UNDEFINED> instruction: 0xf8dfe711
   18cdc:	strcs	ip, [r1], #-128	; 0xffffff80
   18ce0:	ldrbtmi	r6, [ip], #2103	; 0x837
   18ce4:	strbmi	lr, [r8], -pc, lsl #14
   18ce8:			; <UNDEFINED> instruction: 0xf7ff2401
   18cec:			; <UNDEFINED> instruction: 0xf8dff823
   18cf0:	ldmdavs	r7!, {r4, r5, r6, lr, pc}
   18cf4:			; <UNDEFINED> instruction: 0xe70644fc
   18cf8:	strb	r2, [r5, r0, lsl #8]!
   18cfc:			; <UNDEFINED> instruction: 0xf7fe4638
   18d00:	strbmi	pc, [r8], -r1, asr #21	; <UNPREDICTABLE>
   18d04:			; <UNDEFINED> instruction: 0xf816f7ff
   18d08:			; <UNDEFINED> instruction: 0xe6f86837
   18d0c:	ldc	7, cr15, [sl], #932	; 0x3a4
   18d10:	muleq	r2, r0, r2
   18d14:	andeq	r0, r0, r0, asr r2
   18d18:	andeq	r5, r2, r4, ror r2
   18d1c:	andeq	r0, r0, r8, asr #4
   18d20:	andeq	ip, r0, r0, lsl #11
   18d24:	andeq	ip, r0, r2, lsl #4
   18d28:	andeq	r0, r0, r8, ror #5
   18d2c:	strdeq	ip, [r0], -r8
   18d30:	andeq	ip, r0, lr, lsl #10
   18d34:	andeq	ip, r0, ip, lsl #3
   18d38:	andeq	ip, r0, r6, ror #9
   18d3c:	andeq	r5, r2, r6, asr #3
   18d40:	andeq	r0, r0, r8, lsr r2
   18d44:	andeq	r7, r0, ip, asr #17
   18d48:	andeq	ip, r0, sl, lsr r4
   18d4c:	strdeq	ip, [r0], -r0
   18d50:	andeq	r0, r0, ip, ror #4
   18d54:	andeq	r7, r0, sl, lsr r8
   18d58:	andeq	r7, r0, r4, ror #15
   18d5c:	muleq	r0, sl, r7
   18d60:	andeq	r7, r0, r8, lsl #15
   18d64:	subscs	r4, sl, #130048	; 0x1fc00
   18d68:	svcmi	0x00f0e92d
   18d6c:	cfldrdmi	mvd4, [lr], #-492	; 0xfffffe14
   18d70:	strmi	r4, [r5], -pc, lsl #12
   18d74:	ldmdami	lr!, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
   18d78:	ldmdbpl	ip, {r0, r1, r2, r7, ip, sp, pc}
   18d7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18d80:	ldrdlt	pc, [ip], -r4	; <UNPREDICTABLE>
   18d84:			; <UNDEFINED> instruction: 0xf7e9465b
   18d88:	svccs	0x0000ec30
   18d8c:	adcshi	pc, r2, r0
   18d90:			; <UNDEFINED> instruction: 0xf7e94638
   18d94:			; <UNDEFINED> instruction: 0x4604ebde
   18d98:			; <UNDEFINED> instruction: 0xf0002c00
   18d9c:			; <UNDEFINED> instruction: 0xf8d480bd
   18da0:			; <UNDEFINED> instruction: 0xf1b99018
   18da4:			; <UNDEFINED> instruction: 0xf0000f00
   18da8:			; <UNDEFINED> instruction: 0xf89980b1
   18dac:	blcs	24db4 <strspn@plt+0x2223c>
   18db0:	addshi	pc, r1, r0, asr #32
   18db4:			; <UNDEFINED> instruction: 0x91bcf8df
   18db8:	beq	254efc <strspn@plt+0x252384>
   18dbc:	stmdavs	r0!, {r0, r3, r4, r5, r6, r7, sl, lr}
   18dc0:			; <UNDEFINED> instruction: 0xf0002800
   18dc4:			; <UNDEFINED> instruction: 0xf7e98091
   18dc8:			; <UNDEFINED> instruction: 0xf100ed68
   18dcc:	cfstr64ne	mvdx0, [r3], {61}	; 0x3d
   18dd0:	stmdavs	r0!, {r1, r8, r9, ip, pc}^
   18dd4:	smlawblt	r0, r0, r6, r4
   18dd8:	ldcl	7, cr15, [lr, #-932]	; 0xfffffc5c
   18ddc:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   18de0:	stmdbvs	r0!, {r0, r2, r6, sl, lr}
   18de4:			; <UNDEFINED> instruction: 0xf0002800
   18de8:			; <UNDEFINED> instruction: 0xf7e9808a
   18dec:	mcrrne	13, 5, lr, r3, cr6
   18df0:	ldrmi	r6, [sp], #-2400	; 0xfffff6a0
   18df4:	stmdacs	r0, {r2, r8, r9, ip, pc}
   18df8:	addhi	pc, r6, r0
   18dfc:	stcl	7, cr15, [ip, #-932]	; 0xfffffc5c
   18e00:	movwls	r1, #23619	; 0x5c43
   18e04:	ldrbmi	r4, [r5], #-1053	; 0xfffffbe3
   18e08:	ldrtmi	fp, [r8], -r7, lsr #2
   18e0c:			; <UNDEFINED> instruction: 0xf7e93501
   18e10:	strmi	lr, [r5], #-3396	; 0xfffff2bc
   18e14:	andcs	r4, r1, r9, lsr #12
   18e18:	bl	fe0d6dc4 <strspn@plt+0xfe0d424c>
   18e1c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   18e20:	addhi	pc, r8, r0
   18e24:	msreq	CPSR_, #0, 2
   18e28:	stmdavs	r0!, {r0, r5, r6, fp, sp, lr}
   18e2c:	ldreq	pc, [ip, #-262]!	; 0xfffffefa
   18e30:	ldrmi	r6, [ip], r2, lsr #17
   18e34:	stmiavs	r3!, {r0, r1, r8, r9, ip, pc}^
   18e38:	andeq	lr, pc, ip, lsr #17
   18e3c:	stmdbvs	r0!, {r0, r5, r6, r8, fp, sp, lr}
   18e40:	stmia	ip!, {r1, r5, r7, r8, fp, sp, lr}
   18e44:	stmdavs	r1!, {r0, r1, r2}
   18e48:			; <UNDEFINED> instruction: 0x4628b131
   18e4c:			; <UNDEFINED> instruction: 0xf7e99a02
   18e50:	blls	d3de8 <strspn@plt+0xd1270>
   18e54:	ldrmi	r6, [sp], #-565	; 0xfffffdcb
   18e58:			; <UNDEFINED> instruction: 0xb1296861
   18e5c:	strbmi	r4, [r2], -r8, lsr #12
   18e60:	bl	ff6d6e0c <strspn@plt+0xff6d4294>
   18e64:	strbmi	r6, [r5], #-629	; 0xfffffd8b
   18e68:	teqlt	r9, r1, lsr #18
   18e6c:			; <UNDEFINED> instruction: 0x8010f8dd
   18e70:	strbmi	r4, [r2], -r8, lsr #12
   18e74:	bl	ff456e20 <strspn@plt+0xff4542a8>
   18e78:	strbmi	r6, [r5], #-821	; 0xfffffccb
   18e7c:	teqlt	r9, r1, ror #18
   18e80:			; <UNDEFINED> instruction: 0x8014f8dd
   18e84:	strbmi	r4, [r2], -r8, lsr #12
   18e88:	bl	ff1d6e34 <strspn@plt+0xff1d42bc>
   18e8c:	strbmi	r6, [r5], #-885	; 0xfffffc8b
   18e90:	ldrbmi	r4, [r2], -r9, asr #12
   18e94:			; <UNDEFINED> instruction: 0xf7e94628
   18e98:			; <UNDEFINED> instruction: 0x63b5ebc0
   18e9c:			; <UNDEFINED> instruction: 0x4638b33f
   18ea0:			; <UNDEFINED> instruction: 0xf7e94455
   18ea4:			; <UNDEFINED> instruction: 0x4639ecfa
   18ea8:	strtmi	r1, [r8], -r2, asr #24
   18eac:	bl	fed56e58 <strspn@plt+0xfed542e0>
   18eb0:	blls	f158c <strspn@plt+0xeea14>
   18eb4:	ldmdbmi	r0!, {r0, r9, sp}
   18eb8:	ldmdami	r0!, {r2, r4, r5, r9, sl, lr}
   18ebc:	ldrbtmi	r6, [r9], #-499	; 0xfffffe0d
   18ec0:	ldrbtmi	r6, [r8], #-50	; 0xffffffce
   18ec4:	addscs	r4, fp, #95420416	; 0x5b00000
   18ec8:			; <UNDEFINED> instruction: 0xf7e99600
   18ecc:			; <UNDEFINED> instruction: 0x4620ec72
   18ed0:	pop	{r0, r1, r2, ip, sp, pc}
   18ed4:			; <UNDEFINED> instruction: 0x46488ff0
   18ed8:	ldcl	7, cr15, [lr], {233}	; 0xe9
   18edc:	beq	952e4 <strspn@plt+0x9276c>
   18ee0:	stmdacs	r0, {r5, fp, sp, lr}
   18ee4:	svcge	0x006ff47f
   18ee8:	andls	r2, r2, ip, lsr r5
   18eec:	stmiavs	r3!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   18ef0:			; <UNDEFINED> instruction: 0xe7de61b3
   18ef4:			; <UNDEFINED> instruction: 0xf7e94628
   18ef8:	strmi	lr, [r4], -r6, asr #22
   18efc:	andls	lr, r4, ip, asr #14
   18f00:	stmdacs	r0, {r5, r6, r8, fp, sp, lr}
   18f04:	svcge	0x007af47f
   18f08:	ldrb	r9, [ip, -r5]!
   18f0c:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   18f10:	beq	255054 <strspn@plt+0x2524dc>
   18f14:	smmlsr	r2, r9, r4, r4
   18f18:	ldcl	7, cr15, [ip], {233}	; 0xe9
   18f1c:	ldrbmi	r2, [fp], -r2, lsl #2
   18f20:	andvs	r2, r1, r0, ror #4
   18f24:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   18f28:	strls	r4, [r0], #-1145	; 0xfffffb87
   18f2c:			; <UNDEFINED> instruction: 0xf7e94478
   18f30:	strb	lr, [ip, r0, asr #24]
   18f34:			; <UNDEFINED> instruction: 0xf04b4915
   18f38:	ldmdami	r5, {r1, r5, r8, r9}
   18f3c:	lfmmi	f2, 4, [r5], {121}	; 0x79
   18f40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18f44:	smlabteq	r2, sp, r9, lr
   18f48:	strls	r4, [r0], #-1148	; 0xfffffb84
   18f4c:	stcl	7, cr15, [ip], #932	; 0x3a4
   18f50:	ldrdeq	lr, [r2, -sp]
   18f54:	rsbscs	r4, fp, #95420416	; 0x5b00000
   18f58:	ldrtmi	r9, [r4], -r0, lsl #12
   18f5c:	stc	7, cr15, [r8], #-932	; 0xfffffc5c
   18f60:	svclt	0x0000e7b5
   18f64:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   18f68:	andeq	r0, r0, r8, asr #4
   18f6c:	muleq	r0, r8, r4
   18f70:	ldrdeq	ip, [r0], -r6
   18f74:	andeq	r7, r0, r8, lsl #12
   18f78:	andeq	ip, r0, r6, asr r3
   18f7c:	muleq	r0, r2, r3
   18f80:			; <UNDEFINED> instruction: 0x000074b0
   18f84:	andeq	ip, r0, ip, ror #5
   18f88:	andeq	ip, r0, r8, lsr #6
   18f8c:	ldrdeq	ip, [r0], -r4
   18f90:	andeq	ip, r0, r2, lsl r3
   18f94:	andeq	r6, r0, r8, lsl r0
   18f98:	adccs	r4, ip, #130048	; 0x1fc00
   18f9c:	svcmi	0x00f0e92d
   18fa0:	cfldrdmi	mvd4, [lr, #-492]!	; 0xfffffe14
   18fa4:	ldclmi	6, cr4, [lr], #-60	; 0xffffffc4
   18fa8:	ldmdbmi	lr!, {r0, r1, r2, r7, ip, sp, pc}^
   18fac:	ldmdbpl	sp, {r1, r2, r9, sl, lr}^
   18fb0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   18fb4:	andseq	pc, r4, r4, lsl #2
   18fb8:	ldrdge	pc, [ip], -r5	; <UNPREDICTABLE>
   18fbc:			; <UNDEFINED> instruction: 0xf7e94653
   18fc0:	svccs	0x0000eb14
   18fc4:	adcshi	pc, r0, r0
   18fc8:			; <UNDEFINED> instruction: 0xf7e94638
   18fcc:	strmi	lr, [r5], -sl, asr #27
   18fd0:			; <UNDEFINED> instruction: 0xf0002d00
   18fd4:	stmdavs	r8!, {r0, r3, r4, r5, r7, pc}
   18fd8:			; <UNDEFINED> instruction: 0xf0002800
   18fdc:			; <UNDEFINED> instruction: 0xf7e980ae
   18fe0:			; <UNDEFINED> instruction: 0xf100ec5c
   18fe4:	mcrrne	6, 3, r0, r3, cr1
   18fe8:	stmdavs	r8!, {r2, r8, r9, ip, pc}^
   18fec:			; <UNDEFINED> instruction: 0xf0002800
   18ff0:			; <UNDEFINED> instruction: 0xf7e980a2
   18ff4:	mcrrne	12, 5, lr, r3, cr2
   18ff8:	ldrmi	r9, [lr], #-773	; 0xfffffcfb
   18ffc:			; <UNDEFINED> instruction: 0xb1a468ec
   19000:	stmdacs	r0, {r5, fp, sp, lr}
   19004:	addshi	pc, ip, r0
   19008:	bleq	5514c <strspn@plt+0x525d4>
   1900c:	mcrr	7, 14, pc, r4, cr9	; <UNPREDICTABLE>
   19010:			; <UNDEFINED> instruction: 0xf8544603
   19014:	movwcc	r0, #7940	; 0x1f04
   19018:			; <UNDEFINED> instruction: 0x465b441e
   1901c:	bleq	95450 <strspn@plt+0x928d8>
   19020:	mvnsle	r2, r0, lsl #16
   19024:	umlaleq	r1, r3, ip, ip
   19028:			; <UNDEFINED> instruction: 0xb127441e
   1902c:			; <UNDEFINED> instruction: 0x36014638
   19030:	ldc	7, cr15, [r2], #-932	; 0xfffffc5c
   19034:	ldrtmi	r4, [r1], -r6, lsl #8
   19038:			; <UNDEFINED> instruction: 0xf7e92001
   1903c:			; <UNDEFINED> instruction: 0x4606ea72
   19040:	stmdacs	r0, {r0, r1, ip, pc}
   19044:	addshi	pc, r0, r0
   19048:	msreq	CPSR_, #0, 2
   1904c:	stmdavs	r8!, {r0, r3, r5, r6, fp, sp, lr}
   19050:	ldfeqd	f7, [r0], #-24	; 0xffffffe8
   19054:	stmiavs	sl!, {r1, r2, r3, r4, r7, r9, sl, lr}
   19058:	stmiavs	fp!, {r0, r1, r8, r9, ip, pc}^
   1905c:	andeq	lr, pc, lr, lsr #17
   19060:	blcs	33414 <strspn@plt+0x3089c>
   19064:			; <UNDEFINED> instruction: 0xf8c6d065
   19068:	bl	349120 <strspn@plt+0x3465a8>
   1906c:	stmiavs	fp!, {r2, r7, sl}^
   19070:	ldrdlt	pc, [r0], -r3
   19074:	svceq	0x0000f1bb
   19078:			; <UNDEFINED> instruction: 0x462bd01f
   1907c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19080:	ldrbmi	r4, [ip], -r5, lsr #12
   19084:			; <UNDEFINED> instruction: 0x4620469b
   19088:	stc	7, cr15, [r6], {233}	; 0xe9
   1908c:			; <UNDEFINED> instruction: 0xf1004621
   19090:	strtmi	r0, [r8], -r1, lsl #16
   19094:			; <UNDEFINED> instruction: 0xf7e94642
   19098:	bvs	ffc53ba0 <strspn@plt+0xffc51028>
   1909c:	ldrdcc	pc, [ip], -fp
   190a0:	andpl	pc, r9, r0, asr #16
   190a4:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   190a8:			; <UNDEFINED> instruction: 0xf8534445
   190ac:	stccs	0, cr4, [r0], {9}
   190b0:	bl	4d85c <strspn@plt+0x4ace4>
   190b4:	strtmi	r0, [ip], -r9, lsl #24
   190b8:	movwcs	r4, #1629	; 0x65d
   190bc:	andcc	pc, r0, ip, asr #17
   190c0:	teqlt	r9, r9, ror #16
   190c4:			; <UNDEFINED> instruction: 0x8014f8dd
   190c8:	strbmi	r4, [r2], -r0, lsr #12
   190cc:	b	fe957078 <strspn@plt+0xfe954500>
   190d0:	strbmi	r6, [r4], #-628	; 0xfffffd8c
   190d4:	teqlt	r9, r9, lsr #16
   190d8:			; <UNDEFINED> instruction: 0x8010f8dd
   190dc:	strbmi	r4, [r2], -r0, lsr #12
   190e0:	b	fe6d708c <strspn@plt+0xfe6d4514>
   190e4:	strbmi	r6, [r4], #-564	; 0xfffffdcc
   190e8:			; <UNDEFINED> instruction: 0x4638b1df
   190ec:	bl	ff557098 <strspn@plt+0xff554520>
   190f0:	mcrrne	6, 3, r4, r2, cr9
   190f4:			; <UNDEFINED> instruction: 0xf7e94620
   190f8:			; <UNDEFINED> instruction: 0x61b4ea90
   190fc:	ldrbmi	r9, [r3], -r3, lsl #20
   19100:	ldrtmi	r4, [r5], -r9, lsr #16
   19104:	ldrbtmi	r4, [r8], #-2345	; 0xfffff6d7
   19108:			; <UNDEFINED> instruction: 0x301461f2
   1910c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   19110:	rsccs	r6, r9, #50	; 0x32
   19114:			; <UNDEFINED> instruction: 0xf7e99600
   19118:	strtmi	lr, [r8], -ip, asr #22
   1911c:	pop	{r0, r1, r2, ip, sp, pc}
   19120:	stmiavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19124:			; <UNDEFINED> instruction: 0xe7e961b3
   19128:			; <UNDEFINED> instruction: 0xf7e94630
   1912c:			; <UNDEFINED> instruction: 0x4605ed14
   19130:	strbtmi	lr, [r4], -lr, asr #14
   19134:	andls	lr, r5, r4, asr #15
   19138:	ldrtcs	lr, [r0], -r0, ror #14
   1913c:	ldrb	r9, [r4, -r4]
   19140:	strcs	r2, [r1], #-772	; 0xfffffcfc
   19144:			; <UNDEFINED> instruction: 0xe770441e
   19148:	bl	ff1570f4 <strspn@plt+0xff15457c>
   1914c:	tstcs	r2, r8, lsl sl
   19150:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
   19154:			; <UNDEFINED> instruction: 0xf1026001
   19158:	ldmdbmi	r6, {r2, r4}
   1915c:	strls	r2, [r0, #-690]	; 0xfffffd4e
   19160:			; <UNDEFINED> instruction: 0xf7e94479
   19164:	ldrb	lr, [r8, r6, lsr #22]
   19168:			; <UNDEFINED> instruction: 0xf04a4813
   1916c:	ldmdbmi	r3, {r1, r5, r8, r9}
   19170:	lfmmi	f2, 4, [r3], {196}	; 0xc4
   19174:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19178:	ldrbtmi	r3, [ip], #-20	; 0xffffffec
   1917c:	stmib	sp, {sl, ip, pc}^
   19180:			; <UNDEFINED> instruction: 0xf7e90103
   19184:	ldmib	sp, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   19188:	ldrbmi	r0, [r3], -r3, lsl #2
   1918c:	strls	r2, [r0], -r6, asr #5
   19190:			; <UNDEFINED> instruction: 0xf7e94635
   19194:	strb	lr, [r0, lr, lsl #22]
   19198:	andeq	r4, r2, r8, ror #26
   1919c:	andeq	r0, r0, r8, asr #4
   191a0:	andeq	ip, r0, r4, lsr #5
   191a4:	andeq	ip, r0, r2, ror #4
   191a8:	andeq	ip, r0, lr, asr #2
   191ac:	andeq	ip, r0, r6, lsl #2
   191b0:	andeq	ip, r0, r2, lsl #2
   191b4:	strheq	ip, [r0], -r4
   191b8:	andeq	ip, r0, r0, ror #1
   191bc:	muleq	r0, lr, r0
   191c0:	andeq	r5, r0, r6, ror #27
   191c4:	blmi	fe1eb7e4 <strspn@plt+0xfe1e8c6c>
   191c8:	push	{r0, r3, r4, r5, r6, sl, lr}
   191cc:	strdlt	r4, [r8], r0
   191d0:	strmi	r5, [r4], -fp, asr #17
   191d4:	ldrmi	r4, [r5], -r4, lsl #31
   191d8:	movwls	r6, #30747	; 0x781b
   191dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   191e0:	ldrbtmi	r4, [pc], #-2946	; 191e8 <strspn@plt+0x16670>
   191e4:	stmibmi	r3, {r1, r7, fp, lr}
   191e8:	ldmpl	fp!, {r1, r3, r4, r5, r6, r7, r9, sp}^
   191ec:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   191f0:	bvs	ff7a5298 <strspn@plt+0xff7a2720>
   191f4:			; <UNDEFINED> instruction: 0xf7e94633
   191f8:	blmi	20139e0 <strspn@plt+0x2010e68>
   191fc:	ldmpl	fp!, {r0, r8, sl, fp, sp}^
   19200:	ldmdavs	sl, {r0, r1, ip, lr, pc}
   19204:			; <UNDEFINED> instruction: 0xf00042a2
   19208:			; <UNDEFINED> instruction: 0xf8d38090
   1920c:	stmdbcs	r0, {r7, ip}
   19210:	andcs	sp, r4, #100, 26	; 0x1900
   19214:	mrsls	r2, (UNDEF: 6)
   19218:	ldmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1921c:	andls	r4, r5, r5, lsl #12
   19220:			; <UNDEFINED> instruction: 0xf0002800
   19224:	stmiavs	r1!, {r1, r2, r5, r7, pc}^
   19228:	stmdavs	r0!, {r1, r2, r8, r9, fp, sp, pc}
   1922c:			; <UNDEFINED> instruction: 0xf7e9aa05
   19230:	vstrls	d14, [r6, #-64]	; 0xffffffc0
   19234:	stccs	7, cr2, [r0, #-4]
   19238:	addhi	pc, r5, r0, asr #6
   1923c:	ldrdhi	pc, [r0], -r4
   19240:			; <UNDEFINED> instruction: 0xf7e94640
   19244:	bl	53ef4 <strspn@plt+0x5137c>
   19248:	strmi	r0, [r2], -r5, lsl #3
   1924c:	andcs	r3, r1, r9, lsr #2
   19250:	andls	r4, r2, #33554432	; 0x2000000
   19254:	stmdb	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19258:	strmi	r9, [r5], -r2, lsl #20
   1925c:			; <UNDEFINED> instruction: 0xf0002800
   19260:	stcls	0, cr8, [r6], {163}	; 0xa3
   19264:	msreq	CPSR_f, #0, 2
   19268:	strbmi	r6, [r1], -r3, asr #4
   1926c:	orreq	lr, r4, #3072	; 0xc00
   19270:			; <UNDEFINED> instruction: 0xf7e94618
   19274:			; <UNDEFINED> instruction: 0x2c00e9d2
   19278:	eoreq	pc, r0, #1073741825	; 0x40000001
   1927c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   19280:	mvnvs	r6, pc, rrx
   19284:			; <UNDEFINED> instruction: 0x61a8602b
   19288:	stcle	8, cr9, [fp, #-20]	; 0xffffffec
   1928c:	svcne	0x00016a6a
   19290:	bcc	121e98 <strspn@plt+0x11f320>
   19294:	svcmi	0x0004f851
   19298:			; <UNDEFINED> instruction: 0xf8423301
   1929c:	stcls	15, cr4, [r6], {4}
   192a0:	lfmle	f4, 2, [r7], #624	; 0x270
   192a4:			; <UNDEFINED> instruction: 0xf7e9622c
   192a8:	ldmdami	r4, {r1, r3, r4, r7, r8, fp, sp, lr, pc}^
   192ac:			; <UNDEFINED> instruction: 0x46334954
   192b0:	vst3.16	{d20-d22}, [pc :256], r8
   192b4:	eorcc	r7, r8, r1, lsr #5
   192b8:	strls	r4, [r0, #-1145]	; 0xfffffb87
   192bc:	b	1e57268 <strspn@plt+0x1e546f0>
   192c0:	blmi	122bc08 <strspn@plt+0x1229090>
   192c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   192c8:	blls	1f3338 <strspn@plt+0x1f07c0>
   192cc:			; <UNDEFINED> instruction: 0xf04f405a
   192d0:	cmnle	r7, r0, lsl #6
   192d4:	andlt	r4, r8, r8, lsr #12
   192d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   192dc:	blge	1b3668 <strspn@plt+0x1b0af0>
   192e0:	bge	173368 <strspn@plt+0x1707f0>
   192e4:	strls	r2, [r5, -r0, lsl #14]
   192e8:	b	fecd7294 <strspn@plt+0xfecd471c>
   192ec:	svclt	0x001c3001
   192f0:	strcs	r9, [r1, -r6, lsl #26]
   192f4:	stmdami	r4, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}^
   192f8:	msreq	CPSR_x, #70	; 0x46
   192fc:	vmla.i8	q10, q0, <illegal reg q1.5>
   19300:	sfmmi	f1, 2, [r3], {17}
   19304:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19308:	ldrbtmi	r3, [ip], #-40	; 0xffffffd8
   1930c:	stmib	sp, {sl, ip, pc}^
   19310:			; <UNDEFINED> instruction: 0xf7e90102
   19314:	ldmib	sp, {r1, r3, r8, r9, fp, sp, lr, pc}^
   19318:	ldrtmi	r0, [r3], -r2, lsl #2
   1931c:	andsne	pc, r3, #64, 4
   19320:	ldrtmi	r9, [sp], -r0, lsl #14
   19324:	b	11572d0 <strspn@plt+0x1154758>
   19328:	cdpvs	7, 5, cr14, cr10, cr10, {6}
   1932c:			; <UNDEFINED> instruction: 0xf43f2a00
   19330:	cdpvs	15, 13, cr10, cr13, cr12, {3}
   19334:	strcs	r2, [r2, -r0, lsl #2]
   19338:	sfmcs	f1, 1, [r0, #-20]	; 0xffffffec
   1933c:	strls	r6, [r6, #-1625]	; 0xfffff9a7
   19340:			; <UNDEFINED> instruction: 0xf73f66d9
   19344:	stmdals	r5, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   19348:			; <UNDEFINED> instruction: 0xf7e92400
   1934c:	strtmi	lr, [r5], -r8, asr #18
   19350:	b	ff0572fc <strspn@plt+0xff054784>
   19354:	tstcs	r2, pc, lsr #20
   19358:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   1935c:			; <UNDEFINED> instruction: 0xf1026001
   19360:	pushmi	{r3, r5}
   19364:	addvc	pc, sp, #1325400064	; 0x4f000000
   19368:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
   1936c:	b	857318 <strspn@plt+0x8547a0>
   19370:	stmdami	sl!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   19374:	msreq	CPSR_x, #70	; 0x46
   19378:	vmla.i8	d20, d0, d25
   1937c:	sfmmi	f1, 4, [r9], #-36	; 0xffffffdc
   19380:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19384:	ldrbtmi	r3, [ip], #-40	; 0xffffffd8
   19388:	stmib	sp, {sl, ip, pc}^
   1938c:			; <UNDEFINED> instruction: 0xf7e90102
   19390:	ldmib	sp, {r2, r3, r6, r7, r9, fp, sp, lr, pc}^
   19394:	ldrtmi	r0, [r3], -r2, lsl #2
   19398:	andne	pc, fp, #64, 4
   1939c:			; <UNDEFINED> instruction: 0xf7e99500
   193a0:	str	lr, [sp, r8, lsl #20]
   193a4:	stmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   193a8:			; <UNDEFINED> instruction: 0xf0464c1f
   193ac:	ldmdbmi	pc, {r1, r5, r8, r9}	; <UNPREDICTABLE>
   193b0:	eorne	pc, r3, #64, 4
   193b4:	svcmi	0x001e447c
   193b8:	ldrbtmi	r3, [r9], #-1064	; 0xfffffbd8
   193bc:	smlsdxls	r0, pc, r4, r4	; <UNPREDICTABLE>
   193c0:	tstls	r2, r0, lsr #12
   193c4:	b	fec57370 <strspn@plt+0xfec547f8>
   193c8:			; <UNDEFINED> instruction: 0xf7e99805
   193cc:	stmdbls	r2, {r3, r8, fp, sp, lr, pc}
   193d0:	ldrtmi	r4, [r3], -r0, lsr #12
   193d4:	addsvc	pc, r3, #1325400064	; 0x4f000000
   193d8:			; <UNDEFINED> instruction: 0xf7e99500
   193dc:	strb	lr, [pc, -sl, ror #19]!
   193e0:	andeq	r4, r2, r0, asr #22
   193e4:	andeq	r0, r0, r0, asr r2
   193e8:	andeq	r4, r2, r6, lsr #22
   193ec:	andeq	r0, r0, r8, asr #4
   193f0:	andeq	ip, r0, r8, rrx
   193f4:	andeq	ip, r0, r6, lsr #32
   193f8:	muleq	r0, r4, r2
   193fc:	andeq	fp, r0, r4, lsr #31
   19400:	andeq	fp, r0, ip, asr pc
   19404:	andeq	r4, r2, r4, asr #20
   19408:	andeq	fp, r0, r0, asr pc
   1940c:	andeq	fp, r0, lr, lsl #30
   19410:	andeq	r5, r0, r6, asr ip
   19414:	strdeq	fp, [r0], -sl
   19418:	andeq	fp, r0, sl, lsr #29
   1941c:	ldrdeq	fp, [r0], -r4
   19420:	muleq	r0, r2, lr
   19424:	ldrdeq	r5, [r0], -sl
   19428:	andeq	fp, r0, r0, lsr #29
   1942c:	andeq	fp, r0, sl, asr lr
   19430:	andeq	r5, r0, r4, lsr #23
   19434:	vpadd.i8	q10, q0, <illegal reg q9.5>
   19438:	ldmdbmi	r3!, {r0, r1, r4, r6, r9, ip}^
   1943c:	svcmi	0x00f0e92d
   19440:	addlt	r4, r9, fp, ror r4
   19444:	ldclmi	12, cr4, [r2, #-452]!	; 0xfffffe3c
   19448:	andls	r4, r4, r6, lsl #12
   1944c:	ldmdapl	fp, {r2, r3, r4, r5, r6, sl, lr}^
   19450:	strbcc	r4, [r0], #-1149	; 0xfffffb83
   19454:	bvs	ff6ead00 <strspn@plt+0xff6e8188>
   19458:	movwls	r4, #30240	; 0x7620
   1945c:	stmia	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19460:	tstcs	r0, r0, lsr r6
   19464:			; <UNDEFINED> instruction: 0xf822f7ff
   19468:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1946c:	addhi	pc, fp, r0
   19470:			; <UNDEFINED> instruction: 0xf7e92047
   19474:	stmdacs	r0!, {r2, r4, r8, fp, sp, lr, pc}
   19478:			; <UNDEFINED> instruction: 0x2320bfdc
   1947c:	ldclle	3, cr9, [sp], #-24	; 0xffffffe8
   19480:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   19484:	b	257430 <strspn@plt+0x2548b8>
   19488:	mcrrne	8, 3, r6, r2, cr11
   1948c:	addeq	lr, r3, r0, lsl #22
   19490:	eorcc	r9, r9, r5, lsl #4
   19494:	blx	bfcb6 <strspn@plt+0xbd13e>
   19498:	movwls	r0, #13059	; 0x3303
   1949c:	andcs	r9, r1, r3, lsl #18
   194a0:	ldmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   194a4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   194a8:	addhi	pc, ip, r0
   194ac:			; <UNDEFINED> instruction: 0xf1096838
   194b0:	stmdbls	r4, {r3, r5, r8, r9}
   194b4:	eorcc	pc, r4, r9, asr #17
   194b8:	orreq	lr, r0, #3072	; 0xc00
   194bc:	stmdavs	r9, {r0, r2, r9, fp, ip, pc}
   194c0:	ldmne	lr, {r3, r4, r9, sl, lr}
   194c4:	stmia	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   194c8:			; <UNDEFINED> instruction: 0xf109683a
   194cc:	tstcs	r1, r0, lsr #6
   194d0:			; <UNDEFINED> instruction: 0xf8c92a00
   194d4:			; <UNDEFINED> instruction: 0xf8c91000
   194d8:			; <UNDEFINED> instruction: 0xf8c9301c
   194dc:	stclle	0, cr0, [pc, #-96]!	; 19484 <strspn@plt+0x1690c>
   194e0:	strtmi	r2, [r8], r0, lsl #10
   194e4:			; <UNDEFINED> instruction: 0xf108687b
   194e8:			; <UNDEFINED> instruction: 0xf8530a01
   194ec:	strcc	r0, [r1, #-37]	; 0xffffffdb
   194f0:	mrc2	7, 7, pc, cr2, cr13, {7}
   194f4:	bicslt	r4, r8, r4, lsl #12
   194f8:	strmi	r6, [r8], -r1, lsl #16
   194fc:			; <UNDEFINED> instruction: 0xf7e99102
   19500:	blls	113c38 <strspn@plt+0x1110c0>
   19504:			; <UNDEFINED> instruction: 0x0c09eba6
   19508:	strmi	r9, [r3], r2, lsl #18
   1950c:	bleq	95940 <strspn@plt+0x92dc8>
   19510:			; <UNDEFINED> instruction: 0x463044dc
   19514:			; <UNDEFINED> instruction: 0x465a459c
   19518:			; <UNDEFINED> instruction: 0xf7e9d824
   1951c:			; <UNDEFINED> instruction: 0xf8d9e87e
   19520:	strtmi	r2, [r0], -r4, lsr #32
   19524:	eorvs	pc, r8, r2, asr #16
   19528:			; <UNDEFINED> instruction: 0xf7fd445e
   1952c:	ldrbmi	pc, [r0], fp, lsr #29	; <UNPREDICTABLE>
   19530:	adcmi	r6, fp, #3866624	; 0x3b0000
   19534:			; <UNDEFINED> instruction: 0x4643dcd6
   19538:			; <UNDEFINED> instruction: 0xf8c94638
   1953c:			; <UNDEFINED> instruction: 0xf7fe3020
   19540:	ldmdami	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   19544:	vst2.8	{d20,d22}, [pc :256], r4
   19548:	ldrbtmi	r7, [r8], #-720	; 0xfffffd30
   1954c:	subcc	r9, r0, r7, lsl #22
   19550:			; <UNDEFINED> instruction: 0xf8cd4479
   19554:	strbmi	r9, [pc], -r0
   19558:	stmdb	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1955c:	andlt	r4, r9, r8, lsr r6
   19560:	svchi	0x00f0e8bd
   19564:	strbmi	r9, [r8], -r6, lsl #22
   19568:	ldrbmi	r9, [fp], #-2563	; 0xfffff5fd
   1956c:	andls	r4, r3, #436207616	; 0x1a000000
   19570:	ldmda	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19574:			; <UNDEFINED> instruction: 0xf7fd4620
   19578:	str	pc, [pc, r5, lsl #29]
   1957c:			; <UNDEFINED> instruction: 0xf7e92047
   19580:	andls	lr, r6, lr, lsl #17
   19584:	blls	15337c <strspn@plt+0x150804>
   19588:	bls	1eae34 <strspn@plt+0x1e82bc>
   1958c:	ldmdavs	r8, {r0, r1, r5, r9, sl, fp, lr}
   19590:	msreq	CPSR_x, #66	; 0x42
   19594:	vqshl.s8	q10, q15, q0
   19598:			; <UNDEFINED> instruction: 0x96001257
   1959c:	strtmi	r9, [r0], -r1
   195a0:	stmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   195a4:	ldmib	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   195a8:	strtmi	r9, [r9], -r7, lsl #22
   195ac:	adcvc	pc, sp, #1325400064	; 0x4f000000
   195b0:	strtmi	r4, [r0], -r6, lsl #12
   195b4:	eorsvs	r2, r4, r2, lsl #8
   195b8:			; <UNDEFINED> instruction: 0xf7e99700
   195bc:			; <UNDEFINED> instruction: 0xe7cde8fa
   195c0:	ldr	r2, [r9, r0, lsl #6]!
   195c4:	vfma.f32	d20, d0, d6
   195c8:	cdpls	2, 0, cr1, cr7, cr11, {3}
   195cc:	ldmdbmi	r5, {r2, r3, r4, r5, r6, sl, lr}
   195d0:	cfldrsmi	mvf3, [r5, #-256]	; 0xffffff00
   195d4:	msreq	CPSR_x, #70	; 0x46
   195d8:			; <UNDEFINED> instruction: 0x46204479
   195dc:	strls	r4, [r0, #-1149]	; 0xfffffb83
   195e0:			; <UNDEFINED> instruction: 0xf7e99102
   195e4:	ldrtmi	lr, [r8], -r2, lsr #19
   195e8:			; <UNDEFINED> instruction: 0xf7fe464f
   195ec:	stmdbls	r2, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   195f0:	ldrtmi	r4, [r3], -r0, lsr #12
   195f4:	adcsvc	pc, r7, #1325400064	; 0x4f000000
   195f8:	andls	pc, r0, sp, asr #17
   195fc:	ldm	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19600:	svclt	0x0000e7ac
   19604:	andeq	r4, r2, r8, asr #17
   19608:	andeq	r0, r0, r8, asr #4
   1960c:	andeq	fp, r0, r8, lsl #28
   19610:	andeq	fp, r0, r4, asr #27
   19614:	andeq	fp, r0, sl, lsl #26
   19618:	andeq	fp, r0, r4, asr #25
   1961c:	andeq	fp, r0, r8, lsr #25
   19620:	andeq	fp, r0, r8, lsl #25
   19624:	andeq	fp, r0, ip, lsr ip
   19628:	andeq	r5, r0, r4, lsl #19
   1962c:	subcs	r4, r8, #19456	; 0x4c00
   19630:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   19634:	addlt	r4, r4, r2, lsl sp
   19638:			; <UNDEFINED> instruction: 0x46044e12
   1963c:	ldmdbpl	fp, {r1, r4, r8, fp, lr}^
   19640:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   19644:	ldrtmi	r9, [r0], -r3, lsl #2
   19648:	movwls	r6, #11355	; 0x2c5b
   1964c:	svc	0x00ccf7e8
   19650:	andeq	pc, r8, r4, lsl #2
   19654:	stmia	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19658:	cmplt	r8, r4, lsl #12
   1965c:	ldmib	sp, {r0, r9, sp}^
   19660:	eorvs	r3, r2, r2, lsl #2
   19664:	andcs	r4, r0, #48, 12	; 0x3000000
   19668:	svccs	0x0004f804
   1966c:	strls	r2, [r0], #-594	; 0xfffffdae
   19670:	ldm	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19674:	andlt	r4, r4, r0, lsr #12
   19678:	svclt	0x0000bd70
   1967c:	ldrdeq	r4, [r2], -r6
   19680:	andeq	r0, r0, r8, asr #4
   19684:	muleq	r0, r0, ip
   19688:	andeq	fp, r0, sl, ror #24
   1968c:	mvnsmi	lr, sp, lsr #18
   19690:	strmi	fp, [r0], r4, lsl #1
   19694:	stmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19698:	eorscs	r4, ip, #1216	; 0x4c0
   1969c:	ldrbtmi	r4, [sp], #-2835	; 0xfffff4ed
   196a0:	svcmi	0x00144c13
   196a4:	ldrbtmi	r5, [ip], #-2283	; 0xfffff715
   196a8:	strcc	r4, [ip], #-1151	; 0xfffffb81
   196ac:	mrrcvs	6, 2, r4, fp, cr9
   196b0:	movwls	r4, #13881	; 0x3639
   196b4:	strtmi	r4, [r0], -r6, lsl #12
   196b8:	svc	0x0096f7e8
   196bc:			; <UNDEFINED> instruction: 0xf7ff4630
   196c0:			; <UNDEFINED> instruction: 0x4641ffb5
   196c4:			; <UNDEFINED> instruction: 0x46054632
   196c8:	svc	0x00a6f7e8
   196cc:	blls	eaf54 <strspn@plt+0xe83dc>
   196d0:	strcs	r4, [r0], #-1593	; 0xfffff9c7
   196d4:	strpl	r2, [ip, #577]!	; 0x241
   196d8:			; <UNDEFINED> instruction: 0xf7e99500
   196dc:	strtmi	lr, [r8], -sl, ror #16
   196e0:	pop	{r2, ip, sp, pc}
   196e4:	svclt	0x000081f0
   196e8:	andeq	r4, r2, sl, ror #12
   196ec:	andeq	r0, r0, r8, asr #4
   196f0:	andeq	fp, r0, sl, lsr #24
   196f4:	andeq	fp, r0, r4, lsl #24
   196f8:	subscs	r4, r9, #19456	; 0x4c00
   196fc:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   19700:			; <UNDEFINED> instruction: 0x46044d12
   19704:	addlt	r4, r7, r2, lsl r8
   19708:	ldmdbpl	fp, {r1, r4, r8, fp, lr}^
   1970c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19710:	stmib	sp, {r3, r4, ip, sp}^
   19714:	ldfvse	f0, [fp], {4}
   19718:			; <UNDEFINED> instruction: 0xf7e89303
   1971c:	ldmib	sp, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   19720:	stmdbls	r5, {r0, r1, ip, sp}
   19724:			; <UNDEFINED> instruction: 0xf854b15c
   19728:	strls	r2, [r0], #-3076	; 0xfffff3fc
   1972c:			; <UNDEFINED> instruction: 0xf8443201
   19730:	rsbcs	r2, r0, #4, 24	; 0x400
   19734:	ldmda	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19738:	andlt	r4, r7, r0, lsr #12
   1973c:	subscs	fp, ip, #48, 26	; 0xc00
   19740:			; <UNDEFINED> instruction: 0xf7e99400
   19744:			; <UNDEFINED> instruction: 0xe7f7e836
   19748:	andeq	r4, r2, sl, lsl #12
   1974c:	andeq	r0, r0, r8, asr #4
   19750:	andeq	fp, r0, r4, asr #23
   19754:	muleq	r0, lr, fp
   19758:	rsbcs	r4, r7, #21504	; 0x5400
   1975c:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   19760:			; <UNDEFINED> instruction: 0x46044d14
   19764:	addlt	r4, r3, r4, lsl r8
   19768:	ldmdbpl	fp, {r2, r4, r8, fp, lr}^
   1976c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19770:	mrrcvs	0, 2, r3, fp, cr8
   19774:			; <UNDEFINED> instruction: 0xf7e89301
   19778:	blls	95460 <strspn@plt+0x928e8>
   1977c:			; <UNDEFINED> instruction: 0xf854b12c
   19780:	bcc	64798 <strspn@plt+0x61c20>
   19784:	stccs	8, cr15, [r4], {68}	; 0x44
   19788:	stmdami	sp, {r1, r4, r6, r8, ip, sp, pc}
   1978c:	stmdbmi	sp, {r4, r5, r6, r9, sp}
   19790:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19794:	andlt	r3, r3, r8, lsr #32
   19798:	ldrhtmi	lr, [r0], -sp
   1979c:	stmdalt	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   197a0:			; <UNDEFINED> instruction: 0xf8004620
   197a4:			; <UNDEFINED> instruction: 0xf7e82904
   197a8:	blls	95418 <strspn@plt+0x928a0>
   197ac:	svclt	0x0000e7ed
   197b0:	andeq	r4, r2, sl, lsr #11
   197b4:	andeq	r0, r0, r8, asr #4
   197b8:	andeq	fp, r0, r4, ror #22
   197bc:	andeq	fp, r0, lr, lsr fp
   197c0:	andeq	fp, r0, r0, asr #22
   197c4:	andeq	fp, r0, sl, lsl fp
   197c8:	addscs	r4, sl, #21504	; 0x5400
   197cc:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   197d0:			; <UNDEFINED> instruction: 0x460c4e14
   197d4:	ldmdbmi	r4, {r0, r2, r9, sl, lr}
   197d8:	addlt	r4, r2, r4, lsl r8
   197dc:	ldrbtmi	r5, [r9], #-2462	; 0xfffff662
   197e0:	ldrcc	r4, [r8, #-1144]	; 0xfffffb88
   197e4:	movwls	r6, #7155	; 0x1bf3
   197e8:	cdp	7, 15, cr15, cr14, cr8, {7}
   197ec:	blls	7387c <strspn@plt+0x70d04>
   197f0:	adcmi	r6, r9, #5308416	; 0x510000
   197f4:	svclt	0x00186021
   197f8:	stmiavs	r1!, {r2, r3, r7, sp, lr}
   197fc:	addsvs	r6, r1, r8, lsl #16
   19800:	stmdami	fp, {r5, r7, r9, lr}
   19804:	andvs	fp, sl, ip, lsl #30
   19808:	ldrbtmi	r6, [r8], #-74	; 0xffffffb6
   1980c:	subsvs	r4, r4, r9, lsl #18
   19810:	adcvs	r4, r2, r9, ror r4
   19814:	andlt	r2, r2, sl, lsr #5
   19818:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1981c:	svclt	0x00e6f7e8
   19820:	andeq	r4, r2, sl, lsr r5
   19824:	andeq	r0, r0, r8, asr #4
   19828:	andeq	fp, r0, sl, lsr #22
   1982c:	andeq	fp, r0, ip, asr #22
   19830:	andeq	fp, r0, r2, lsr #22
   19834:	strdeq	fp, [r0], -r8
   19838:	addcs	r4, r0, #23552	; 0x5c00
   1983c:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   19840:			; <UNDEFINED> instruction: 0x460c4e16
   19844:	addlt	r4, r3, r6, lsl pc
   19848:			; <UNDEFINED> instruction: 0x46054916
   1984c:	ldrbtmi	r5, [pc], #-2462	; 19854 <strspn@plt+0x16cdc>
   19850:	andseq	pc, r0, r7, lsl #2
   19854:	ldrcc	r4, [r8, #-1145]	; 0xfffffb87
   19858:	movwls	r6, #7155	; 0x1bf3
   1985c:	cdp	7, 12, cr15, cr4, cr8, {7}
   19860:	blls	739ec <strspn@plt+0x70e74>
   19864:	adcmi	r6, sl, #655360	; 0xa0000
   19868:	svclt	0x00186062
   1986c:	stmiavs	r2!, {r2, r4, r7, sp, lr}
   19870:	addvs	r6, sl, r0, lsl r8
   19874:	stmdami	ip, {r5, r7, r9, lr}
   19878:	andsvs	fp, r1, ip, lsl #30
   1987c:	ldrbtmi	r6, [r8], #-81	; 0xffffffaf
   19880:	andscc	r6, r0, ip
   19884:	addscs	r6, r0, #161	; 0xa1
   19888:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
   1988c:	pop	{r0, r1, ip, sp, pc}
   19890:			; <UNDEFINED> instruction: 0xf7e840f0
   19894:	svclt	0x0000bfab
   19898:	andeq	r4, r2, sl, asr #9
   1989c:	andeq	r0, r0, r8, asr #4
   198a0:	ldrdeq	fp, [r0], -lr
   198a4:			; <UNDEFINED> instruction: 0x0000bab4
   198a8:	andeq	fp, r0, lr, lsr #21
   198ac:	andeq	fp, r0, lr, ror sl
   198b0:	push	{r0, r3, r4, r8, r9, fp, lr}
   198b4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   198b8:			; <UNDEFINED> instruction: 0x46054e18
   198bc:			; <UNDEFINED> instruction: 0x460c4818
   198c0:			; <UNDEFINED> instruction: 0x46174918
   198c4:	ldrbtmi	r5, [r8], #-2462	; 0xfffff662
   198c8:	andscc	r4, ip, r9, ror r4
   198cc:	adcsvc	pc, r0, #1325400064	; 0x4f000000
   198d0:			; <UNDEFINED> instruction: 0x46336bf6
   198d4:	cdp	7, 8, cr15, cr8, cr8, {7}
   198d8:	tsteq	r8, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   198dc:	mulle	pc, ip, r2	; <UNPREDICTABLE>
   198e0:	ldrtmi	r6, [sl], -r1, lsr #16
   198e4:			; <UNDEFINED> instruction: 0xf7ff4628
   198e8:	stmdavs	r1!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   198ec:			; <UNDEFINED> instruction: 0x4628463a
   198f0:			; <UNDEFINED> instruction: 0xffdef7ff
   198f4:	stmiavs	r0!, {r0, r1, r2, r3, r8, ip, sp, pc}^
   198f8:			; <UNDEFINED> instruction: 0x462047b8
   198fc:	cdp	7, 6, cr15, cr14, cr8, {7}
   19900:	ldrtmi	r4, [r3], -r9, lsl #16
   19904:	vst2.8	{d20,d22}, [pc], r9
   19908:	ldrbtmi	r7, [r8], #-692	; 0xfffffd4c
   1990c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19910:	andscc	r4, ip, r9, ror r4
   19914:	svclt	0x006af7e8
   19918:	andeq	r4, r2, r2, asr r4
   1991c:	andeq	r0, r0, r8, asr #4
   19920:	andeq	fp, r0, r6, ror #20
   19924:	andeq	fp, r0, r0, asr #20
   19928:	andeq	fp, r0, r2, lsr #20
   1992c:	strdeq	fp, [r0], -r8
   19930:	subscs	r4, ip, #34816	; 0x8800
   19934:	mvnsmi	lr, sp, lsr #18
   19938:	cfstrsmi	mvf4, [r1, #-492]!	; 0xfffffe14
   1993c:	stcmi	0, cr11, [r1], #-528	; 0xfffffdf0
   19940:	stmdbmi	r1!, {r1, r2, r9, sl, lr}
   19944:	ldrbtmi	r5, [ip], #-2395	; 0xfffff6a5
   19948:	stmdaeq	ip!, {r2, r8, ip, sp, lr, pc}
   1994c:	tstls	r3, r9, ror r4
   19950:			; <UNDEFINED> instruction: 0x46406bdf
   19954:			; <UNDEFINED> instruction: 0xf7e8463b
   19958:	eorcs	lr, ip, r8, asr #28
   1995c:	svc	0x0022f7e8
   19960:	strmi	r9, [r4], -r3, lsl #18
   19964:	strmi	fp, [r5], -r0, asr #3
   19968:			; <UNDEFINED> instruction: 0xf845463b
   1996c:	smladcs	r1, r8, fp, r6
   19970:	eorvs	r2, r5, #0, 12
   19974:	strbmi	r6, [r0], -r5, ror #3
   19978:	rsbscs	r6, r6, #1073741865	; 0x40000029
   1997c:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   19980:	adcvs	r6, r7, #101	; 0x65
   19984:	rsbvs	r6, r6, #-1073741799	; 0xc0000019
   19988:	strls	r6, [r0], #-294	; 0xfffffeda
   1998c:	svc	0x0010f7e8
   19990:	andlt	r4, r4, r0, lsr #12
   19994:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19998:			; <UNDEFINED> instruction: 0xf0474d0c
   1999c:	strbmi	r0, [r0], -r2, lsr #6
   199a0:	ldrbtmi	r2, [sp], #-607	; 0xfffffda1
   199a4:			; <UNDEFINED> instruction: 0xf7e89500
   199a8:	stmdbls	r3, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
   199ac:			; <UNDEFINED> instruction: 0x4640463b
   199b0:	strls	r2, [r0], #-609	; 0xfffffd9f
   199b4:	cdp	7, 15, cr15, cr12, cr8, {7}
   199b8:	svclt	0x0000e7ea
   199bc:	ldrdeq	r4, [r2], -r0
   199c0:	andeq	r0, r0, r8, asr #4
   199c4:	andeq	fp, r0, r6, ror #19
   199c8:			; <UNDEFINED> instruction: 0x0000b9bc
   199cc:			; <UNDEFINED> instruction: 0x000055be
   199d0:	svcmi	0x00f0e92d
   199d4:	stclmi	6, cr4, [r9, #-28]!	; 0xffffffe4
   199d8:	blmi	1a6b1f8 <strspn@plt+0x1a68680>
   199dc:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
   199e0:	stmdbmi	r9!, {r3, r5, r6, fp, lr}^
   199e4:	stmiapl	fp!, {r0, r2, r7, ip, sp, pc}^
   199e8:			; <UNDEFINED> instruction: 0xf8564478
   199ec:	eorscc	r4, r8, r4, lsl #30
   199f0:			; <UNDEFINED> instruction: 0xf1074479
   199f4:			; <UNDEFINED> instruction: 0xf8d30918
   199f8:			; <UNDEFINED> instruction: 0x4692b03c
   199fc:			; <UNDEFINED> instruction: 0x465b22b8
   19a00:	ldcl	7, cr15, [r2, #928]!	; 0x3a0
   19a04:	tstle	r7, ip, asr #10
   19a08:	ldmib	r4, {r0, r2, r7, sp, lr, pc}^
   19a0c:	svclt	0x00b83500
   19a10:	strbmi	r4, [sp, #-1565]	; 0xfffff9e3
   19a14:			; <UNDEFINED> instruction: 0x462cd01a
   19a18:			; <UNDEFINED> instruction: 0x4640683b
   19a1c:	ldrmi	r6, [r8, r1, ror #17]
   19a20:	mvnsle	r2, r0, lsl #16
   19a24:	svceq	0x0000f1ba
   19a28:			; <UNDEFINED> instruction: 0xf8cad001
   19a2c:	ldmdami	r7, {lr}^
   19a30:	ldmdbmi	r7, {r0, sl, sp}^
   19a34:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
   19a38:	eorscc	r2, r8, r0, asr #5
   19a3c:	strls	r4, [r0], #-1145	; 0xfffffb87
   19a40:	stmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a44:	andlt	r4, r5, r0, lsr #12
   19a48:	svchi	0x00f0e8bd
   19a4c:			; <UNDEFINED> instruction: 0xf7e82014
   19a50:	strmi	lr, [r1], sl, lsr #29
   19a54:	rsbsle	r2, r7, r0, lsl #16
   19a58:			; <UNDEFINED> instruction: 0xf8c042a6
   19a5c:	stmib	r0, {r2, r3, pc}^
   19a60:	addvs	r5, r4, r0, lsl #10
   19a64:	ldmdavs	fp!, {r0, r5, r6, ip, lr, pc}
   19a68:	stmiavs	r1!, {r6, r9, sl, lr}^
   19a6c:			; <UNDEFINED> instruction: 0xf8d94798
   19a70:	stmdacs	r0, {r3, sp, lr}
   19a74:			; <UNDEFINED> instruction: 0xf8c4bfa8
   19a78:	blle	15bda90 <strspn@plt+0x15baf18>
   19a7c:			; <UNDEFINED> instruction: 0xf8c92300
   19a80:	ldmdbvs	r4!, {r4, ip, sp}
   19a84:	strcs	fp, [r1, #-2820]	; 0xfffff4fc
   19a88:	ldrmi	lr, [r9], r7
   19a8c:	tstvs	r5, r5, lsr r1
   19a90:			; <UNDEFINED> instruction: 0xf8d96119
   19a94:	ldmdbvs	r3!, {r3, sp, lr}
   19a98:	ldmvs	r3!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, pc}
   19a9c:	adcsmi	r6, r2, #1703936	; 0x1a0000
   19aa0:	ldmdbvs	r1, {r0, r2, r5, ip, lr, pc}
   19aa4:	rscsle	r2, r0, r0, lsl #18
   19aa8:	strbmi	r6, [fp, #-2099]	; 0xfffff7cd
   19aac:			; <UNDEFINED> instruction: 0xf8d9d040
   19ab0:	ldrtmi	r3, [r8], -r8
   19ab4:			; <UNDEFINED> instruction: 0x611d6899
   19ab8:			; <UNDEFINED> instruction: 0xf7ff610c
   19abc:			; <UNDEFINED> instruction: 0xf8d9febd
   19ac0:	ldmdbvs	r3!, {r3, sp, lr}
   19ac4:	rscle	r2, r8, r0, lsl #22
   19ac8:	strcs	r6, [r1, #-2169]	; 0xfffff787
   19acc:	strcs	r4, [r0], #-2097	; 0xfffff7cf
   19ad0:	vst1.16	{d20-d22}, [pc :64], fp
   19ad4:	smlabbvs	sp, r8, r2, r7
   19ad8:	stmdbmi	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   19adc:	strls	r3, [r0], #-56	; 0xffffffc8
   19ae0:			; <UNDEFINED> instruction: 0xf7e84479
   19ae4:	qsub8mi	lr, r0, sl
   19ae8:	pop	{r0, r2, ip, sp, pc}
   19aec:	ldmdavs	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   19af0:	stmdblt	r2!, {r1, r3, r8, fp, sp, lr}
   19af4:			; <UNDEFINED> instruction: 0x46996135
   19af8:	tstvs	sl, sp, lsl #2
   19afc:	ldmdavs	r3!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   19b00:	andsle	r4, fp, fp, asr #10
   19b04:	ldrdcc	pc, [r8], -r9
   19b08:	ldmvs	r9, {r3, r4, r5, r9, sl, lr}
   19b0c:	tstvs	ip, sp, lsl r1
   19b10:	mrc2	7, 2, pc, cr10, cr15, {7}
   19b14:			; <UNDEFINED> instruction: 0x2014e7bd
   19b18:	cdp	7, 4, cr15, cr4, cr8, {7}
   19b1c:	orrslt	r4, r8, r1, lsl #13
   19b20:	strmi	lr, [r0], #-2505	; 0xfffff637
   19b24:	stmib	r9, {r2, r4, r5, r9, sl, lr}^
   19b28:			; <UNDEFINED> instruction: 0xf8c46802
   19b2c:	str	r9, [r5, r0]!
   19b30:			; <UNDEFINED> instruction: 0x46384631
   19b34:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   19b38:			; <UNDEFINED> instruction: 0xe7b846b1
   19b3c:			; <UNDEFINED> instruction: 0x46384631
   19b40:	mrc2	7, 3, pc, cr10, cr15, {7}
   19b44:			; <UNDEFINED> instruction: 0xe7dd46b1
   19b48:			; <UNDEFINED> instruction: 0xf04b4814
   19b4c:	ldmdbmi	r4, {r1, r5, r8, r9}
   19b50:	lfmmi	f2, 4, [r4], {199}	; 0xc7
   19b54:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19b58:	ldrbtmi	r3, [ip], #-56	; 0xffffffc8
   19b5c:	stmib	sp, {sl, ip, pc}^
   19b60:			; <UNDEFINED> instruction: 0xf04f0102
   19b64:			; <UNDEFINED> instruction: 0xf7e834ff
   19b68:	ldmib	sp, {r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   19b6c:	ldrbmi	r0, [fp], -r2, lsl #2
   19b70:	strls	r2, [r0], #-713	; 0xfffffd37
   19b74:	svc	0x00b0f7e8
   19b78:	strb	r4, [r4, -r0, lsr #12]!
   19b7c:	andeq	r4, r2, sl, lsr #6
   19b80:	andeq	r0, r0, r8, asr #4
   19b84:	andeq	fp, r0, r4, asr #18
   19b88:	andeq	fp, r0, r8, lsl r9
   19b8c:	strdeq	fp, [r0], -r6
   19b90:	andeq	fp, r0, ip, asr #17
   19b94:	andeq	fp, r0, r4, asr r8
   19b98:	andeq	fp, r0, r8, lsr #16
   19b9c:	ldrdeq	fp, [r0], -r8
   19ba0:			; <UNDEFINED> instruction: 0x0000b7b2
   19ba4:	andeq	r5, r0, r6, lsl #8
   19ba8:	mvnsmi	lr, sp, lsr #18
   19bac:	svcmi	0x00204605
   19bb0:	blmi	82b3f0 <strspn@plt+0x828878>
   19bb4:	ldrbtmi	fp, [pc], #-130	; 19bbc <strspn@plt+0x17044>
   19bb8:	stmdbmi	r0!, {r0, r1, r2, r3, r4, fp, lr}
   19bbc:	addvc	pc, lr, #1325400064	; 0x4f000000
   19bc0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   19bc4:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
   19bc8:			; <UNDEFINED> instruction: 0xf105686c
   19bcc:			; <UNDEFINED> instruction: 0xf8d30718
   19bd0:			; <UNDEFINED> instruction: 0x4643803c
   19bd4:	stc	7, cr15, [r8, #-928]	; 0xfffffc60
   19bd8:	stmdavs	fp!, {r0, r3, sp, lr, pc}
   19bdc:	stmiavs	r1!, {r4, r5, r9, sl, lr}^
   19be0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   19be4:	ldmib	r4, {r0, r2, r4, ip, lr, pc}^
   19be8:	svclt	0x00b83400
   19bec:	adcsmi	r4, ip, #28, 12	; 0x1c00000
   19bf0:	ldmdami	r3, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   19bf4:	ldmdbmi	r3, {sl, sp}
   19bf8:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
   19bfc:	eorne	pc, r3, #64, 4
   19c00:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
   19c04:			; <UNDEFINED> instruction: 0xf7e89400
   19c08:			; <UNDEFINED> instruction: 0x4620edd4
   19c0c:	pop	{r1, ip, sp, pc}
   19c10:	stmdami	sp, {r4, r5, r6, r7, r8, pc}
   19c14:	stmdbmi	sp, {r0, r1, r6, r9, sl, lr}
   19c18:	addsvc	pc, r0, #1325400064	; 0x4f000000
   19c1c:	strls	r4, [r0], #-1144	; 0xfffffb88
   19c20:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
   19c24:	stcl	7, cr15, [r4, #928]	; 0x3a0
   19c28:	andlt	r4, r2, r0, lsr #12
   19c2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19c30:	andeq	r4, r2, r2, asr r1
   19c34:	andeq	r0, r0, r8, asr #4
   19c38:	andeq	fp, r0, sl, ror #14
   19c3c:	andeq	fp, r0, r2, asr #14
   19c40:	andeq	fp, r0, r2, lsr r7
   19c44:	andeq	fp, r0, r6, lsl #14
   19c48:	andeq	fp, r0, r0, lsl r7
   19c4c:	andeq	fp, r0, r6, ror #13
   19c50:	svcmi	0x00f0e92d
   19c54:	mrrcmi	6, 9, r4, r7, cr0
   19c58:			; <UNDEFINED> instruction: 0xf8df469e
   19c5c:			; <UNDEFINED> instruction: 0x460dc15c
   19c60:	mrcmi	4, 2, r4, cr6, cr12, {3}
   19c64:	ldrsblt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   19c68:			; <UNDEFINED> instruction: 0xf8544607
   19c6c:	ldrbtmi	r2, [lr], #-12
   19c70:			; <UNDEFINED> instruction: 0x364c44fb
   19c74:	ldrbtmi	fp, [r1], r3, lsl #1
   19c78:			; <UNDEFINED> instruction: 0x46304613
   19c7c:	ldrsbtge	pc, [ip], -r3	; <UNPREDICTABLE>
   19c80:	addsvc	pc, r8, #1325400064	; 0x4f000000
   19c84:			; <UNDEFINED> instruction: 0x46534659
   19c88:	stc	7, cr15, [lr], #928	; 0x3a0
   19c8c:	tsteq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   19c90:	mlale	sl, sp, r2, r4
   19c94:	blcs	408cc <strspn@plt+0x3dd54>
   19c98:	stmiavs	r8!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
   19c9c:	strbmi	r4, [r0, r9, asr #12]
   19ca0:	andls	r4, r0, r4, lsl #12
   19ca4:	cmple	r5, r0, lsl #16
   19ca8:	strbmi	r6, [fp], -r9, lsr #16
   19cac:	ldrtmi	r4, [r8], -r2, asr #12
   19cb0:			; <UNDEFINED> instruction: 0xffcef7ff
   19cb4:	stmdacs	r0, {r2, r9, sl, lr}
   19cb8:	andls	sp, r0, r7, asr #2
   19cbc:	strbmi	r6, [fp], -r9, ror #16
   19cc0:	ldrtmi	r4, [r8], -r2, asr #12
   19cc4:			; <UNDEFINED> instruction: 0xffc4f7ff
   19cc8:	cmnlt	r0, r4, lsl #12
   19ccc:			; <UNDEFINED> instruction: 0x4653483d
   19cd0:	vst2.8	{d20,d22}, [pc :256]!
   19cd4:	ldrbtmi	r7, [r8], #-670	; 0xfffffd62
   19cd8:	subcc	r9, ip, r0, lsl #8
   19cdc:			; <UNDEFINED> instruction: 0xf7e84479
   19ce0:			; <UNDEFINED> instruction: 0x4620eefc
   19ce4:	pop	{r0, r1, ip, sp, pc}
   19ce8:	ldmdami	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19cec:	ldmdbmi	r8!, {sl, sp}
   19cf0:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
   19cf4:	subne	pc, r1, #64, 4
   19cf8:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
   19cfc:			; <UNDEFINED> instruction: 0xf7e89400
   19d00:	strtmi	lr, [r0], -ip, ror #29
   19d04:	pop	{r0, r1, ip, sp, pc}
   19d08:	blls	33dcd0 <strspn@plt+0x33b158>
   19d0c:	ldrtmi	r4, [r8], -r2, asr #12
   19d10:	strbmi	r9, [fp], -r0, lsl #6
   19d14:			; <UNDEFINED> instruction: 0xf7ff6829
   19d18:			; <UNDEFINED> instruction: 0x4604ff9b
   19d1c:	blls	3483c4 <strspn@plt+0x34584c>
   19d20:			; <UNDEFINED> instruction: 0xd12a2b01
   19d24:	strbmi	r6, [r9], -r8, ror #17
   19d28:	strmi	r4, [r4], -r0, asr #15
   19d2c:	blls	3484b4 <strspn@plt+0x34593c>
   19d30:	strb	r9, [r3, r0, lsl #6]
   19d34:			; <UNDEFINED> instruction: 0x46534630
   19d38:	vmin.s8	q10, q0, <illegal reg q4.5>
   19d3c:			; <UNDEFINED> instruction: 0xf7e81235
   19d40:	strtmi	lr, [r0], -ip, asr #29
   19d44:	pop	{r0, r1, ip, sp, pc}
   19d48:	stmdami	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d4c:	stmdbmi	r2!, {r0, r1, r4, r6, r9, sl, lr}
   19d50:	eorsne	pc, r7, #64, 4
   19d54:	strls	r4, [r0], #-1144	; 0xfffffb88
   19d58:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
   19d5c:	cdp	7, 11, cr15, cr12, cr8, {7}
   19d60:	andlt	r4, r3, r0, lsr #12
   19d64:	svchi	0x00f0e8bd
   19d68:	ldrbmi	r9, [r3], -r0
   19d6c:			; <UNDEFINED> instruction: 0x46304659
   19d70:	addsvc	pc, sp, #1325400064	; 0x4f000000
   19d74:	cdp	7, 11, cr15, cr0, cr8, {7}
   19d78:	blls	353c8c <strspn@plt+0x351114>
   19d7c:			; <UNDEFINED> instruction: 0x46424638
   19d80:	strbmi	r9, [fp], -r0, lsl #6
   19d84:			; <UNDEFINED> instruction: 0xf7ff6869
   19d88:	strmi	pc, [r4], -r3, ror #30
   19d8c:	orrsle	r2, sp, r0, lsl #16
   19d90:	blcs	c09c8 <strspn@plt+0xbde50>
   19d94:	stmiavs	r8!, {r0, r3, r5, r7, r8, ip, lr, pc}^
   19d98:	strbmi	r4, [r0, r9, asr #12]
   19d9c:	stmdacs	r0, {r2, r9, sl, lr}
   19da0:	andls	sp, r0, r3, lsr #1
   19da4:			; <UNDEFINED> instruction: 0x46594653
   19da8:	vmin.s8	d20, d0, d16
   19dac:			; <UNDEFINED> instruction: 0xf7e8123f
   19db0:			; <UNDEFINED> instruction: 0xe7a6ee94
   19db4:	andeq	r4, r2, r8, lsr #1
   19db8:	andeq	r0, r0, r8, asr #4
   19dbc:			; <UNDEFINED> instruction: 0x0000b6be
   19dc0:	muleq	r0, r8, r6
   19dc4:	andeq	fp, r0, r6, asr r6
   19dc8:	andeq	fp, r0, ip, lsr #12
   19dcc:	andeq	fp, r0, sl, lsr r6
   19dd0:	andeq	fp, r0, lr, lsl #12
   19dd4:	ldrdeq	fp, [r0], -r8
   19dd8:	andeq	fp, r0, lr, lsr #11
   19ddc:	bmi	52ca30 <strspn@plt+0x529eb8>
   19de0:	ldrblt	r4, [r0, #1147]!	; 0x47b
   19de4:	ldcmi	6, cr4, [r3], {15}
   19de8:	ldmpl	fp, {r0, r3, r4, r9, sl, lr}
   19dec:	cdpmi	0, 1, cr11, cr2, cr3, {4}
   19df0:	ldrbcc	r4, [ip], #-1148	; 0xfffffb84
   19df4:	blvs	ff6eb610 <strspn@plt+0xff6e8a98>
   19df8:			; <UNDEFINED> instruction: 0x4620447e
   19dfc:	adcsvc	pc, r9, #1325400064	; 0x4f000000
   19e00:	movwls	r4, #5681	; 0x1631
   19e04:	bl	ffc57dac <strspn@plt+0xffc55234>
   19e08:	ldrtmi	r6, [sl], -r9, ror #16
   19e0c:			; <UNDEFINED> instruction: 0xf7ff4628
   19e10:	strtmi	pc, [r8], -pc, asr #26
   19e14:	bl	ff8d7dbc <strspn@plt+0xff8d5244>
   19e18:	strtmi	r9, [r0], -r1, lsl #22
   19e1c:	vmin.s8	d20, d0, d17
   19e20:	andlt	r1, r3, r5, ror r2
   19e24:	ldrhtmi	lr, [r0], #141	; 0x8d
   19e28:	stcllt	7, cr15, [r0], #928	; 0x3a0
   19e2c:	andeq	r3, r2, r8, lsr #30
   19e30:	andeq	r0, r0, r8, asr #4
   19e34:	andeq	fp, r0, ip, lsr r5
   19e38:	andeq	fp, r0, r0, lsl r5
   19e3c:	vqdmulh.s<illegal width 8>	d20, d16, d12
   19e40:	push	{r0, r1, r2, r3, r4, r5, r6, r9, ip}
   19e44:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   19e48:	strmi	r4, [lr], -sl, lsl #25
   19e4c:	addlt	r4, r5, sl, lsl #27
   19e50:	strmi	r4, [r7], -sl, lsl #19
   19e54:	ldrbtmi	r5, [sp], #-2332	; 0xfffff6e4
   19e58:			; <UNDEFINED> instruction: 0xf1054479
   19e5c:			; <UNDEFINED> instruction: 0xf8d60068
   19e60:			; <UNDEFINED> instruction: 0xf107900c
   19e64:			; <UNDEFINED> instruction: 0xf8d40818
   19e68:			; <UNDEFINED> instruction: 0xf107a03c
   19e6c:	strls	r0, [r2], #-2820	; 0xfffff4fc
   19e70:	ldrbmi	r9, [r3], -r3, lsl #2
   19e74:	bl	fee57e1c <strspn@plt+0xfee552a4>
   19e78:	strbmi	r6, [r4, #-2100]	; 0xfffff7cc
   19e7c:	ldmdavs	r3!, {r3, r4, r6, ip, lr, pc}^
   19e80:	svclt	0x00084598
   19e84:	andsle	r4, pc, r5, lsr r6	; <UNPREDICTABLE>
   19e88:	vqdmulh.s<illegal width 8>	d25, d0, d2
   19e8c:	stmdbls	r3, {r0, r1, r3, r6, r9, ip}
   19e90:	rsbseq	pc, r4, r5, lsl #2
   19e94:	movwls	r6, #15323	; 0x3bdb
   19e98:	bl	fe9d7e40 <strspn@plt+0xfe9d52c8>
   19e9c:	blls	f406c <strspn@plt+0xf14f4>
   19ea0:			; <UNDEFINED> instruction: 0xf0004590
   19ea4:			; <UNDEFINED> instruction: 0x461580d8
   19ea8:	ldrmi	r6, [r0, #2066]	; 0x812
   19eac:	ldmdami	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   19eb0:	subsne	pc, r7, #64, 4
   19eb4:	ldrbtmi	r4, [r8], #-2419	; 0xfffff68d
   19eb8:	rsbscc	r9, r4, r0, lsl #10
   19ebc:			; <UNDEFINED> instruction: 0xf7e84479
   19ec0:	stmdavs	ip!, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   19ec4:	eorsle	r4, r4, r0, lsr #11
   19ec8:	ldrbmi	r6, [fp, #-2219]	; 0xfffff755
   19ecc:	svclt	0x000860a3
   19ed0:	andle	r6, r4, ip, ror r0
   19ed4:	adcmi	r6, sl, #1703936	; 0x1a0000
   19ed8:	andsvs	fp, ip, ip, lsl #30
   19edc:	stmdbvs	fp!, {r2, r3, r4, r6, sp, lr}
   19ee0:	eorle	r2, r8, r1, lsl #22
   19ee4:	andsle	r4, r0, lr, lsr #5
   19ee8:	andcc	lr, r0, #3506176	; 0x358000
   19eec:	ldmdbvs	r1!, {r4, r5, r7, fp, sp, lr}
   19ef0:	ldmdavs	r2!, {r1, r3, r5, r6, sp, lr}^
   19ef4:	adcvs	r6, r8, fp, lsr #32
   19ef8:	addsvs	r6, r5, r9, lsr #2
   19efc:	ldmvs	r3!, {r0, r2, r3, r4, r7, sp, lr}
   19f00:	adcsmi	r6, r2, #1703936	; 0x1a0000
   19f04:	andsvs	fp, sp, ip, lsl #30
   19f08:			; <UNDEFINED> instruction: 0x4630605d
   19f0c:	bl	19d7eb4 <strspn@plt+0x19d533c>
   19f10:	ldmdbmi	lr, {r0, r2, r3, r4, r6, fp, lr}^
   19f14:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
   19f18:	sbcvc	pc, pc, #1325400064	; 0x4f000000
   19f1c:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
   19f20:	andls	pc, r0, sp, asr #17
   19f24:	mcrr	7, 14, pc, r4, cr8	; <UNPREDICTABLE>
   19f28:	andlt	r4, r5, r8, asr #12
   19f2c:	svchi	0x00f0e8bd
   19f30:	stmdavs	ip!, {r0, r2, r4, r5, r9, sl, lr}^
   19f34:	blls	d3e5c <strspn@plt+0xd12e4>
   19f38:	adcne	pc, r9, #64, 4
   19f3c:	ldmdbmi	r5, {r2, r4, r6, fp, lr}^
   19f40:	ldrbtmi	r6, [r8], #-3035	; 0xfffff425
   19f44:	addcc	r4, r0, r9, ror r4
   19f48:			; <UNDEFINED> instruction: 0xf7e89302
   19f4c:	stmdbvs	r3!, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   19f50:	teqle	fp, r1, lsl #22
   19f54:			; <UNDEFINED> instruction: 0xf04f4698
   19f58:	strls	r0, [r3, #-2816]	; 0xfffff500
   19f5c:	ldmdbvs	sl, {r0, r1, r3, r4, sp, lr, pc}
   19f60:	suble	r2, r7, r0, lsl #20
   19f64:			; <UNDEFINED> instruction: 0x2e00e9d3
   19f68:			; <UNDEFINED> instruction: 0x5010f8de
   19f6c:	vstrcs.16	s12, [r1, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   19f70:	stmdacs	r1, {r0, r3, r4, r5, ip, lr, pc}
   19f74:			; <UNDEFINED> instruction: 0x460cbf18
   19f78:	stmdbvs	r5!, {r0, r2, r6, ip, lr, pc}
   19f7c:	ldrtmi	r4, [r8], -r1, lsr #12
   19f80:			; <UNDEFINED> instruction: 0xf8c4611d
   19f84:			; <UNDEFINED> instruction: 0xf8c28010
   19f88:			; <UNDEFINED> instruction: 0xf7ff8010
   19f8c:	ldmdavs	ip!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   19f90:	blcs	74424 <strspn@plt+0x718ac>
   19f94:	ldmdavs	fp!, {r0, r3, r4, r8, ip, lr, pc}^
   19f98:	andsle	r4, r6, r3, lsr #5
   19f9c:	stmdavs	fp, {r0, r5, r7, fp, sp, lr}
   19fa0:	bicsle	r4, ip, r3, lsr #5
   19fa4:	ldmdbvs	sl, {r0, r1, r3, r6, fp, sp, lr}
   19fa8:	suble	r2, fp, r0, lsl #20
   19fac:	ldmdbvs	r0, {r1, r3, r4, r6, fp, sp, lr}
   19fb0:	eorsle	r2, r4, r1, lsl #16
   19fb4:	ldrtmi	r6, [r8], -ip, lsl #18
   19fb8:			; <UNDEFINED> instruction: 0xf8c1611c
   19fbc:			; <UNDEFINED> instruction: 0xf8c28010
   19fc0:			; <UNDEFINED> instruction: 0xf7ff8010
   19fc4:	ldmdavs	ip!, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
   19fc8:	stcls	7, cr14, [r3, #-904]	; 0xfffffc78
   19fcc:	andcs	r4, r1, #3276800	; 0x320000
   19fd0:	ldrbtmi	r4, [r8], #-2354	; 0xfffff6ce
   19fd4:	blls	b2464 <strspn@plt+0xaf8ec>
   19fd8:	ldrbtmi	r3, [r9], #-128	; 0xffffff80
   19fdc:	rscsvc	pc, r0, #1325400064	; 0x4f000000
   19fe0:	stc	7, cr15, [r6], {232}	; 0xe8
   19fe4:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   19fe8:	svclt	0x0008460c
   19fec:	andslt	pc, r0, r3, asr #17
   19ff0:	strb	sp, [sp, r3, asr #3]
   19ff4:	andshi	pc, r0, r3, asr #17
   19ff8:	tstvs	sl, r8, lsr r6
   19ffc:	blx	ff958002 <strspn@plt+0xff95548a>
   1a000:	stmdavs	fp, {r0, r5, r7, fp, sp, lr}
   1a004:			; <UNDEFINED> instruction: 0xf8cee7ae
   1a008:			; <UNDEFINED> instruction: 0x46190010
   1a00c:	andslt	pc, r0, r3, asr #17
   1a010:			; <UNDEFINED> instruction: 0xf7ff4638
   1a014:	stmiavs	r4!, {r0, r4, sl, fp, ip, sp, lr, pc}
   1a018:	ldmdavs	sl, {r0, r1, r5, fp, sp, lr}
   1a01c:	ldmdavs	sl, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1a020:	vstrcs.16	s12, [r1, #-42]	; 0xffffffd6	; <UNPREDICTABLE>
   1a024:			; <UNDEFINED> instruction: 0xf8c3bf04
   1a028:			; <UNDEFINED> instruction: 0x460cb010
   1a02c:	ldrhvs	sp, [r0, -r0]
   1a030:			; <UNDEFINED> instruction: 0xf8c34619
   1a034:			; <UNDEFINED> instruction: 0x4638b010
   1a038:	blx	ff1d803e <strspn@plt+0xff1d54c6>
   1a03c:	stmdavs	fp, {r0, r5, r7, fp, sp, lr}^
   1a040:	sbfx	r6, sl, #16, #24
   1a044:	andshi	pc, r0, r3, asr #17
   1a048:	tstvs	sl, r8, lsr r6
   1a04c:	blx	ffd58052 <strspn@plt+0xffd554da>
   1a050:	stmdavs	fp, {r0, r5, r7, fp, sp, lr}^
   1a054:	ldmvs	r5!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1a058:	addmi	r6, lr, #6881280	; 0x690000
   1a05c:	strtmi	sp, [r9], -r4, lsl #2
   1a060:	stmdavs	r8!, {r0, r2, r3, r5, r7, fp, sp, lr}^
   1a064:	rscsle	r4, sl, r8, lsl #5
   1a068:	svclt	0x0008455d
   1a06c:			; <UNDEFINED> instruction: 0xe71e4615
   1a070:	andeq	r3, r2, r2, asr #29
   1a074:	andeq	r0, r0, r8, asr #4
   1a078:	ldrdeq	fp, [r0], -r6
   1a07c:			; <UNDEFINED> instruction: 0x0000b4b0
   1a080:	andeq	fp, r0, r6, ror r4
   1a084:	andeq	fp, r0, ip, asr #8
   1a088:	andeq	fp, r0, r6, lsl r4
   1a08c:	andeq	fp, r0, sl, ror #7
   1a090:	andeq	fp, r0, sl, ror #7
   1a094:	andeq	fp, r0, r4, asr #7
   1a098:	andeq	fp, r0, sl, asr r3
   1a09c:	andeq	fp, r0, lr, lsr #6
   1a0a0:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   1a0a4:	movwcc	r6, #6171	; 0x181b
   1a0a8:	push	{r0, r2, r3, r4, r8, ip, lr, pc}
   1a0ac:			; <UNDEFINED> instruction: 0x468847f0
   1a0b0:	blcs	bf80e4 <strspn@plt+0xbf556c>
   1a0b4:	stmdbmi	sl!, {r2, r4, r8, ip, lr, pc}
   1a0b8:	strbmi	r4, [r0], -r6, lsl #12
   1a0bc:			; <UNDEFINED> instruction: 0xf7e84479
   1a0c0:			; <UNDEFINED> instruction: 0x4682ecf4
   1a0c4:			; <UNDEFINED> instruction: 0xf7e8b160
   1a0c8:			; <UNDEFINED> instruction: 0x4653ebd6
   1a0cc:	ldrmi	r6, [r9], r7, lsl #16
   1a0d0:	blpl	98124 <strspn@plt+0x955ac>
   1a0d4:	andscs	pc, r5, r7, lsr r8	; <UNPREDICTABLE>
   1a0d8:	streq	pc, [r1], #-18	; 0xffffffee
   1a0dc:	stmdblt	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1a0e0:	pop	{r0, sp}
   1a0e4:	strdcs	r8, [r1], -r0
   1a0e8:	tstcs	r0, r0, ror r7
   1a0ec:			; <UNDEFINED> instruction: 0xf7e82001
   1a0f0:			; <UNDEFINED> instruction: 0x4605ea18
   1a0f4:	bl	feac687c <strspn@plt+0xfeac3d04>
   1a0f8:	strbmi	r0, [r0], -r8, lsl #2
   1a0fc:	b	fe0580a4 <strspn@plt+0xfe05552c>
   1a100:	adcvs	r4, r8, r7, lsl #12
   1a104:			; <UNDEFINED> instruction: 0x4648b158
   1a108:	b	fec580b0 <strspn@plt+0xfec55538>
   1a10c:	teqlt	r0, r8, ror #1
   1a110:	andcs	r6, r1, r3, ror r8
   1a114:	movwmi	lr, #2501	; 0x9c5
   1a118:	rsbsvs	r6, r5, sp, lsl r0
   1a11c:	ldrtmi	lr, [r8], -r1, ror #15
   1a120:	b	17580c8 <strspn@plt+0x1755550>
   1a124:			; <UNDEFINED> instruction: 0xf7e868e8
   1a128:			; <UNDEFINED> instruction: 0x4628ea5a
   1a12c:	b	15d80d4 <strspn@plt+0x15d555c>
   1a130:	stmdbmi	sp, {r2, r3, sl, fp, lr}
   1a134:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   1a138:			; <UNDEFINED> instruction: 0xf7e84620
   1a13c:	stmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1a140:			; <UNDEFINED> instruction: 0x46054479
   1a144:			; <UNDEFINED> instruction: 0xf7e84620
   1a148:	stmdbmi	r9, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1a14c:			; <UNDEFINED> instruction: 0x46024479
   1a150:			; <UNDEFINED> instruction: 0xf7e84628
   1a154:	andcs	lr, r0, r8, ror #20
   1a158:	svclt	0x0000e7c3
   1a15c:	andeq	r5, r2, r6, lsl r0
   1a160:	andeq	r6, r0, ip, asr #7
   1a164:	strdeq	r7, [r0], -r4
   1a168:	andeq	r5, r0, r6, asr #6
   1a16c:	andeq	r4, r0, r0, lsr #28
   1a170:	andeq	fp, r0, ip, ror #4
   1a174:			; <UNDEFINED> instruction: 0x4605b5f8
   1a178:	strmi	r4, [lr], -r2, lsr #22
   1a17c:	ldrbtmi	r4, [fp], #-3874	; 0xfffff0de
   1a180:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1a184:	teqle	r9, r3, asr #24
   1a188:	eorsle	r2, r5, r0, lsl #28
   1a18c:	stccs	8, cr6, [r0], {52}	; 0x34
   1a190:	orrlt	sp, r5, r2, lsr r0
   1a194:			; <UNDEFINED> instruction: 0x46334a1d
   1a198:			; <UNDEFINED> instruction: 0x4628491d
   1a19c:	ldrbtmi	r5, [r9], #-2234	; 0xfffff746
   1a1a0:	bl	fec58148 <strspn@plt+0xfec555d0>
   1a1a4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   1a1a8:	andcc	r6, r2, r8, lsl r0
   1a1ac:	andcs	fp, r0, r8, lsl #30
   1a1b0:	ldmdavs	r4!, {r0, r5, ip, lr, pc}
   1a1b4:	ldmib	r4, {r2, r8, r9, ip, sp, pc}^
   1a1b8:	stmiavs	r0!, {r8, r9, ip, lr}
   1a1bc:	rsbvs	fp, fp, r5, lsl #3
   1a1c0:	andsvs	r6, sp, r3, ror #16
   1a1c4:	b	2d816c <strspn@plt+0x2d55f4>
   1a1c8:			; <UNDEFINED> instruction: 0xf7e868e0
   1a1cc:	strtmi	lr, [r0], -r8, lsl #20
   1a1d0:			; <UNDEFINED> instruction: 0xf7e8462c
   1a1d4:	ldmib	r4, {r2, r9, fp, sp, lr, pc}^
   1a1d8:	stmiavs	r0!, {r8, r9, ip, lr}
   1a1dc:	mvnle	r2, r0, lsl #26
   1a1e0:	andsvs	r6, sp, r3, ror r0
   1a1e4:	ldmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a1e8:			; <UNDEFINED> instruction: 0xf7e868e0
   1a1ec:			; <UNDEFINED> instruction: 0x4620e9f8
   1a1f0:	ldmib	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a1f4:	ldcllt	0, cr2, [r8, #4]!
   1a1f8:	ldcllt	0, cr2, [r8, #4]!
   1a1fc:	b	fffd81a4 <strspn@plt+0xfffd562c>
   1a200:	svclt	0x0000e7c2
   1a204:	andeq	r4, r2, sl, lsr pc
   1a208:	andeq	r3, r2, r8, lsl #23
   1a20c:	andeq	r0, r0, r8, asr #4
   1a210:	andeq	r3, r2, lr, lsl #20
   1a214:	andeq	r4, r2, r2, lsl pc
   1a218:	addscs	r4, lr, #17408	; 0x4400
   1a21c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a220:	addlt	r4, r4, r0, lsl ip
   1a224:	ldmdami	r1, {r4, r8, fp, lr}
   1a228:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
   1a22c:	ldrbtmi	r4, [r8], #-3088	; 0xfffff3f0
   1a230:	smlabteq	r2, sp, r9, lr
   1a234:	ldrbtmi	r6, [ip], #-2971	; 0xfffff465
   1a238:			; <UNDEFINED> instruction: 0xf7e89301
   1a23c:	stmdavs	r2!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1a240:	andle	r3, fp, r1, lsl #4
   1a244:	adccs	r9, r0, #1024	; 0x400
   1a248:	ldrdeq	lr, [r2, -sp]
   1a24c:	b	ff4581f4 <strspn@plt+0xff45567c>
   1a250:			; <UNDEFINED> instruction: 0xf7e86820
   1a254:			; <UNDEFINED> instruction: 0xf04feab4
   1a258:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   1a25c:	ldclt	0, cr11, [r0, #-16]
   1a260:	andeq	r3, r2, sl, ror #21
   1a264:	andeq	r0, r0, r8, asr #4
   1a268:	andeq	fp, r0, sl, lsr #3
   1a26c:	andeq	fp, r0, r6, lsr #4
   1a270:	andeq	r4, r2, r2, lsl #29
   1a274:	svcmi	0x00f0e92d
   1a278:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   1a27c:			; <UNDEFINED> instruction: 0xf6418b02
   1a280:	bmi	1d24f34 <strspn@plt+0x1d223bc>
   1a284:	bcs	8d6b94 <strspn@plt+0x8d401c>
   1a288:			; <UNDEFINED> instruction: 0xf44f4b73
   1a28c:	ldrbtmi	r4, [sl], #-2467	; 0xfffff65d
   1a290:	addlt	r4, r9, r2, ror ip
   1a294:	ldmpl	r3, {r1, r4, r5, r6, r8, fp, lr}^
   1a298:	ldmdami	r2!, {r2, r3, r4, r5, r6, sl, lr}^
   1a29c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1a2a0:			; <UNDEFINED> instruction: 0xf04f9307
   1a2a4:	blmi	1c1aeac <strspn@plt+0x1c18334>
   1a2a8:	eorscs	r4, r4, #120, 8	; 0x78000000
   1a2ac:	bleq	296db4 <strspn@plt+0x29423c>
   1a2b0:	bcs	8d6db8 <strspn@plt+0x8d4240>
   1a2b4:	vmul.i<illegal width 8>	d21, d16, d3[4]
   1a2b8:	strcs	r0, [r0], #-2305	; 0xfffff6ff
   1a2bc:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a2c0:	blvs	6ebb64 <strspn@plt+0x6e8fec>
   1a2c4:	bcc	455aec <strspn@plt+0x452f74>
   1a2c8:	stmib	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a2cc:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
   1a2d0:	muleq	r3, r3, r8
   1a2d4:			; <UNDEFINED> instruction: 0xf88d9005
   1a2d8:			; <UNDEFINED> instruction: 0xf7e81018
   1a2dc:			; <UNDEFINED> instruction: 0x4606eafc
   1a2e0:	andcs	r2, sl, #0, 6
   1a2e4:			; <UNDEFINED> instruction: 0x46416033
   1a2e8:			; <UNDEFINED> instruction: 0xf7e84628
   1a2ec:	blls	15480c <strspn@plt+0x151c94>
   1a2f0:	strmi	r4, [r2], -fp, lsr #5
   1a2f4:	addshi	pc, sp, r0
   1a2f8:			; <UNDEFINED> instruction: 0xf1a16831
   1a2fc:	blx	fec5a78c <strspn@plt+0xfec57c14>
   1a300:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   1a304:	bicsvc	lr, r0, r1, asr sl
   1a308:	ldmdavc	r9, {r0, r3, r4, r5, r8, ip, lr, pc}
   1a30c:	ldmdblt	r1!, {r0, r2, r3, r4, r9, sl, lr}^
   1a310:	ldrmi	r7, [r7], #-2091	; 0xfffff7d5
   1a314:	mvnle	r2, r0, lsl #22
   1a318:	rsbscs	r4, r0, #1392640	; 0x154000
   1a31c:	mrc	8, 0, r4, cr8, cr5, {2}
   1a320:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
   1a324:	smlsdxls	r0, r8, r4, r4
   1a328:	bl	ff5d82d0 <strspn@plt+0xff5d5758>
   1a32c:	stmib	sp, {r1, r2, r6, sp, lr, pc}^
   1a330:			; <UNDEFINED> instruction: 0xf7e83002
   1a334:	blls	d4d2c <strspn@plt+0xd21b4>
   1a338:	mrrcne	10, 0, r9, sp, cr3
   1a33c:	stmdavs	r1, {r2, r8, sl, ip, pc}
   1a340:	blge	2383a8 <strspn@plt+0x235830>
   1a344:			; <UNDEFINED> instruction: 0xf8114423
   1a348:			; <UNDEFINED> instruction: 0xf8130020
   1a34c:	addsmi	r3, r8, #12, 24	; 0xc00
   1a350:	stmdbge	r8, {r3, ip, lr, pc}
   1a354:	stmdbcc	fp, {r0, r5, sl, lr}
   1a358:			; <UNDEFINED> instruction: 0xf811b303
   1a35c:	strcc	r3, [r1], #-2817	; 0xfffff4ff
   1a360:	mvnsle	r4, r3, lsl #5
   1a364:	subsle	r2, r5, r8, ror #16
   1a368:	suble	r2, r5, sp, ror #16
   1a36c:	eorsle	r2, r5, r4, ror #16
   1a370:	mvnsvc	pc, #82837504	; 0x4f00000
   1a374:	mvnsvc	pc, #208666624	; 0xc700000
   1a378:	addsmi	r1, r3, #224256	; 0x36c00
   1a37c:	ldmdbmi	lr!, {r3, r6, r7, r9, fp, ip, lr, pc}
   1a380:	ldmdami	lr!, {r1, r5, r9, sp}
   1a384:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1a388:	ldrbtmi	r6, [r9], #-50	; 0xffffffce
   1a38c:	bcc	455bf4 <strspn@plt+0x45307c>
   1a390:	rsbscs	r4, r3, #120, 8	; 0x78000000
   1a394:			; <UNDEFINED> instruction: 0xf7e89700
   1a398:	and	lr, pc, r0, lsr #23
   1a39c:			; <UNDEFINED> instruction: 0xf04f2216
   1a3a0:	ldrshtvs	r3, [r2], -pc
   1a3a4:	ldmdami	r6!, {r0, r4, r6, r9, sp}
   1a3a8:	ldmdbmi	r6!, {r8, ip, pc}
   1a3ac:	mrc	4, 0, r4, cr8, cr8, {3}
   1a3b0:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
   1a3b4:	bl	fe45835c <strspn@plt+0xfe4557e4>
   1a3b8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1a3bc:	blmi	9acc8c <strspn@plt+0x9aa114>
   1a3c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a3c4:	blls	1f4434 <strspn@plt+0x1f18bc>
   1a3c8:			; <UNDEFINED> instruction: 0xf04f405a
   1a3cc:	teqle	pc, r0, lsl #6
   1a3d0:	andlt	r4, r9, r8, lsr r6
   1a3d4:	blhi	d56d0 <strspn@plt+0xd2b58>
   1a3d8:	svchi	0x00f0e8bd
   1a3dc:	tstne	r7, #1610612740	; 0x60000004	; <UNPREDICTABLE>
   1a3e0:	sfmle	f4, 2, [ip], {154}	; 0x9a
   1a3e4:	vqdmulh.s<illegal width 8>	d15, d2, d9
   1a3e8:	mvnsvc	pc, #82837504	; 0x4f00000
   1a3ec:	mvnsvc	pc, #208666624	; 0xc700000
   1a3f0:	addsmi	r1, r3, #224256	; 0x36c00
   1a3f4:	strb	sp, [r2, ip, lsl #21]
   1a3f8:	cfstr64le	mvdx4, [r0], {82}	; 0x52
   1a3fc:	blx	e30f6 <strspn@plt+0xe057e>
   1a400:			; <UNDEFINED> instruction: 0xf64ff202
   1a404:			; <UNDEFINED> instruction: 0xf6c773ff
   1a408:	blne	ff6f740c <strspn@plt+0xff6f4894>
   1a40c:			; <UNDEFINED> instruction: 0xf6bf4293
   1a410:			; <UNDEFINED> instruction: 0xe7b4af7f
   1a414:	cfldr32le	mvfx4, [r2], #360	; 0x168
   1a418:	msrvs	SPSR_c, #1325400064	; 0x4f000000
   1a41c:	vqdmulh.s<illegal width 8>	d15, d2, d3
   1a420:	mvnsvc	pc, #82837504	; 0x4f00000
   1a424:	mvnsvc	pc, #208666624	; 0xc700000
   1a428:	addsmi	r1, r3, #224256	; 0x36c00
   1a42c:	svcge	0x0070f6bf
   1a430:	andscs	lr, r6, #43253760	; 0x2940000
   1a434:	mvnscc	pc, pc, asr #32
   1a438:	subcs	r6, r5, #50	; 0x32
   1a43c:	ldmdami	r3, {r8, ip, pc}
   1a440:			; <UNDEFINED> instruction: 0xee184913
   1a444:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
   1a448:			; <UNDEFINED> instruction: 0xf7e84479
   1a44c:	ldr	lr, [r3, r6, asr #22]!
   1a450:	ldmdb	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a454:	andeq	r3, r2, sl, ror sl
   1a458:	andeq	r0, r0, r0, asr r2
   1a45c:	andeq	r3, r2, r0, ror sl
   1a460:	ldrdeq	fp, [r0], -r4
   1a464:	strdeq	fp, [r0], -r4
   1a468:	andeq	r0, r0, r8, asr #4
   1a46c:	andeq	fp, r0, r6, asr #3
   1a470:	andeq	fp, r0, lr, asr #2
   1a474:	andeq	fp, r0, r8, ror r1
   1a478:	andeq	fp, r0, r6, ror #1
   1a47c:	andeq	fp, r0, ip, lsl #2
   1a480:	strdeq	fp, [r0], -r0
   1a484:	strheq	fp, [r0], -lr
   1a488:	andeq	r3, r2, r8, asr #18
   1a48c:	andeq	fp, r0, r6, asr r0
   1a490:	andeq	fp, r0, r8, lsr #32
   1a494:	stmdbmi	r3, {r1, r6, r8, r9, fp, lr}^
   1a498:	bmi	10eb68c <strspn@plt+0x10e8b14>
   1a49c:	push	{r0, r3, r4, r5, r6, sl, lr}
   1a4a0:	strdlt	r4, [r9], r0
   1a4a4:	strmi	lr, [r1, #-2515]	; 0xfffff62d
   1a4a8:	ldmdavs	r8, {r1, r3, r7, fp, ip, lr}
   1a4ac:	eorne	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1a4b0:	ldmvs	ip, {r1, r4, fp, sp, lr}^
   1a4b4:	adcmi	r6, r2, #3293184	; 0x324000
   1a4b8:	strls	r4, [r3], #-1032	; 0xfffffbf8
   1a4bc:			; <UNDEFINED> instruction: 0xf8d3d268
   1a4c0:			; <UNDEFINED> instruction: 0x46949010
   1a4c4:			; <UNDEFINED> instruction: 0xa014f8d3
   1a4c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a4cc:	svcmi	0x00384b37
   1a4d0:	ldrbtmi	r4, [fp], #-3640	; 0xfffff1c8
   1a4d4:	ldrbtmi	r4, [pc], #-2360	; 1a4dc <strspn@plt+0x17964>
   1a4d8:	ldrbtmi	r4, [lr], #-3128	; 0xfffff3c8
   1a4dc:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
   1a4e0:	ldrbtmi	r4, [ip], #-2871	; 0xfffff4c9
   1a4e4:	tstls	r5, r4, lsl #2
   1a4e8:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
   1a4ec:	movwls	r9, #25602	; 0x6402
   1a4f0:	andgt	pc, r4, sp, asr #17
   1a4f4:	blcc	9856c <strspn@plt+0x959f4>
   1a4f8:	suble	r2, ip, r0, lsl #22
   1a4fc:			; <UNDEFINED> instruction: 0xf8129a07
   1a500:	ldrmi	r2, [r6], r3, lsr #32
   1a504:	subeq	r4, fp, r5, lsl r6
   1a508:	stmdbls	r5, {r3, r9, sl, lr}
   1a50c:	ldrmi	r9, [r9], #-3076	; 0xfffff3fc
   1a510:	bleq	115128 <strspn@plt+0x1125b0>
   1a514:			; <UNDEFINED> instruction: 0xf9b19c06
   1a518:			; <UNDEFINED> instruction: 0xf9bb1b00
   1a51c:	strmi	fp, [lr], #1024	; 0x400
   1a520:	svceq	0x0000f1bb
   1a524:	ands	pc, lr, r4, lsr r9	; <UNPREDICTABLE>
   1a528:	svclt	0x001e9c01
   1a52c:			; <UNDEFINED> instruction: 0xf04f4681
   1a530:	strtmi	r0, [r2], r1, lsl #16
   1a534:	andsle	r4, sl, r6, lsl #11
   1a538:	strtmi	r9, [r3], #-3074	; 0xfffff3fe
   1a53c:	vdiveq.f64	d14, d2, d4
   1a540:			; <UNDEFINED> instruction: 0xf9b34615
   1a544:			; <UNDEFINED> instruction: 0xf5b00200
   1a548:	b	13fa2d0 <strspn@plt+0x13f7758>
   1a54c:	bl	1db254 <strspn@plt+0x1d86dc>
   1a550:	svclt	0x00a80103
   1a554:	ldmibcs	r8!, {r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
   1a558:	blne	58c24 <strspn@plt+0x560ac>
   1a55c:	ldrmi	fp, [r5], -r8, lsr #31
   1a560:	vmlaeq.f64	d14, d2, d1
   1a564:	ands	pc, lr, r6, lsr r9	; <UNPREDICTABLE>
   1a568:	mvnle	r4, r6, lsl #11
   1a56c:	blmi	57f57c <strspn@plt+0x57ca04>
   1a570:	ldrbtmi	r4, [fp], #-1065	; 0xfffffbd7
   1a574:	andscc	pc, r1, r3, lsr r9	; <UNPREDICTABLE>
   1a578:	blls	ebde4 <strspn@plt+0xe926c>
   1a57c:			; <UNDEFINED> instruction: 0xd1b74563
   1a580:			; <UNDEFINED> instruction: 0xf1b84608
   1a584:	andle	r0, r3, r0, lsl #30
   1a588:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   1a58c:	bls	154ca0 <strspn@plt+0x152128>
   1a590:	pop	{r0, r3, ip, sp, pc}
   1a594:	strcs	r8, [r1, #-4080]	; 0xfffff010
   1a598:	strtmi	r4, [sl], -lr, lsr #13
   1a59c:	svclt	0x0000e7b3
   1a5a0:	andeq	r4, r2, ip, ror lr
   1a5a4:	andeq	r3, r2, ip, ror #16
   1a5a8:	andeq	r0, r0, ip, ror r2
   1a5ac:			; <UNDEFINED> instruction: 0x0000b4b2
   1a5b0:	andeq	fp, r0, lr, lsr #9
   1a5b4:	andeq	sp, r0, lr, lsl r1
   1a5b8:	andeq	fp, r0, r6, lsr #9
   1a5bc:	muleq	r0, sl, r5
   1a5c0:	andeq	sp, r0, lr, lsl #2
   1a5c4:	muleq	r1, sl, r1
   1a5c8:	andeq	r4, r2, sl, lsl #27
   1a5cc:	svcmi	0x00f0e92d
   1a5d0:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   1a5d4:	vqdmulh.s<illegal width 8>	d24, d0, d2
   1a5d8:			; <UNDEFINED> instruction: 0xf8df4235
   1a5dc:			; <UNDEFINED> instruction: 0x4606a250
   1a5e0:	ldrbtmi	r4, [sl], #2963	; 0xb93
   1a5e4:	umulllt	r4, r9, r3, sp
   1a5e8:	ldrbtmi	r4, [sp], #-2451	; 0xfffff66d
   1a5ec:	ldrbtmi	r9, [r9], #-7
   1a5f0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1a5f4:	eorsvs	pc, r2, r5, lsl #10
   1a5f8:	vmov.32	d8[0], r6
   1a5fc:			; <UNDEFINED> instruction: 0xf7e73a10
   1a600:	stccs	15, cr14, [r0], {244}	; 0xf4
   1a604:	andcs	fp, ip, #20, 30	; 0x50
   1a608:	ldmne	r4!, {r0, r3, r9, sp}
   1a60c:	ldmdb	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a610:			; <UNDEFINED> instruction: 0xf8d04622
   1a614:			; <UNDEFINED> instruction: 0xf8929000
   1a618:	ldrmi	r8, [r5], -r0
   1a61c:	andcc	r4, r1, #20, 12	; 0x1400000
   1a620:	andsgt	pc, r8, r9, lsr r8	; <UNPREDICTABLE>
   1a624:	movweq	pc, #4124	; 0x101c	; <UNPREDICTABLE>
   1a628:			; <UNDEFINED> instruction: 0xf1b8d1f5
   1a62c:			; <UNDEFINED> instruction: 0xf0000f00
   1a630:	stmibmi	r2, {r0, r1, r4, r5, r7, pc}
   1a634:	svcpl	0x0000f41c
   1a638:	ldrmi	r9, [fp], r5, lsl #6
   1a63c:			; <UNDEFINED> instruction: 0x46434658
   1a640:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   1a644:	strls	r4, [r6, #-1575]	; 0xfffff9d9
   1a648:	strmi	r6, [sp], -r9, asr #20
   1a64c:	strcc	sp, [r1], #-268	; 0xfffffef4
   1a650:	stmdavc	r6!, {r0, r2, r5, r8, r9, fp, sp}
   1a654:	subsle	r4, r0, r7, lsr #12
   1a658:			; <UNDEFINED> instruction: 0xf839b136
   1a65c:			; <UNDEFINED> instruction: 0x4633c016
   1a660:			; <UNDEFINED> instruction: 0xf41c4627
   1a664:	rscsle	r5, r2, r0, lsl #30
   1a668:			; <UNDEFINED> instruction: 0xf1b89d06
   1a66c:	ldrbmi	r0, [sl], -pc, lsr #30
   1a670:	bl	fe92c084 <strspn@plt+0xfe92950c>
   1a674:	ldrmi	r0, [r4], #-1029	; 0xfffffbfb
   1a678:	bmi	1c8e7a8 <strspn@plt+0x1c8bc30>
   1a67c:			; <UNDEFINED> instruction: 0xf85a212f
   1a680:			; <UNDEFINED> instruction: 0xf8d99002
   1a684:	ldrtmi	r6, [r0], -r0
   1a688:	ldmib	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a68c:	eorsle	r2, pc, r0, lsl #16
   1a690:	stmdaeq	r6, {r5, r7, r8, r9, fp, sp, lr, pc}
   1a694:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1a698:	andeq	lr, r4, r8, lsl #22
   1a69c:			; <UNDEFINED> instruction: 0xffc6f7fe
   1a6a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1a6a4:			; <UNDEFINED> instruction: 0xf1b8d07e
   1a6a8:	rsbsle	r0, r3, r0, lsl #30
   1a6ac:			; <UNDEFINED> instruction: 0xf8d94642
   1a6b0:			; <UNDEFINED> instruction: 0xf7e71000
   1a6b4:	blls	196584 <strspn@plt+0x193a0c>
   1a6b8:	blcs	2b980 <strspn@plt+0x28e08>
   1a6bc:			; <UNDEFINED> instruction: 0x4629d136
   1a6c0:	strbmi	r4, [r0], -r2, lsr #12
   1a6c4:	svc	0x00a8f7e7
   1a6c8:			; <UNDEFINED> instruction: 0xf8089b05
   1a6cc:	ldmdavc	fp!, {r2, ip, sp}
   1a6d0:	cmple	r6, r0, lsl #22
   1a6d4:	vtst.8	q10, q0, <illegal reg q5.5>
   1a6d8:	ldmdbmi	fp, {r0, r2, r3, r5, r6, r9, lr}^
   1a6dc:	mrc	4, 0, r4, cr8, cr8, {3}
   1a6e0:			; <UNDEFINED> instruction: 0xf5003a10
   1a6e4:	ldrbtmi	r6, [r9], #-50	; 0xffffffce
   1a6e8:			; <UNDEFINED> instruction: 0xf7e79600
   1a6ec:	ldrtmi	lr, [r0], -sl, ror #30
   1a6f0:	ldc	0, cr11, [sp], #36	; 0x24
   1a6f4:	pop	{r1, r8, r9, fp, pc}
   1a6f8:	mcrcs	15, 3, r8, cr8, cr0, {7}
   1a6fc:	strtmi	sp, [r8], -ip, lsr #3
   1a700:	movwls	r2, #21249	; 0x5301
   1a704:	stmia	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a708:	bleq	d6dbc <strspn@plt+0xd4244>
   1a70c:	str	r4, [r4, r3, lsl #9]!
   1a710:			; <UNDEFINED> instruction: 0xf7fe4620
   1a714:	strmi	pc, [r0], fp, lsl #31
   1a718:	suble	r2, r3, r0, lsl #16
   1a71c:	blls	16bf3c <strspn@plt+0x1693c4>
   1a720:	strb	fp, [ip, r3, lsr #18]
   1a724:			; <UNDEFINED> instruction: 0xf8033501
   1a728:	ldrmi	r1, [r8], r1, lsl #22
   1a72c:	andsle	r4, r2, #-805306357	; 0xd000000b
   1a730:	strbmi	r7, [r3], -r9, lsr #16
   1a734:	mvnsle	r2, r5, lsr #18
   1a738:	stmdacs	r8!, {r3, r5, r6, fp, ip, sp, lr}^
   1a73c:	blmi	100ef0c <strspn@plt+0x100c394>
   1a740:	strcc	r4, [r2, #-1600]	; 0xfffff9c0
   1a744:	ldrbmi	r4, [r8], #1626	; 0x65a
   1a748:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1a74c:			; <UNDEFINED> instruction: 0xf7e76a59
   1a750:	adcsmi	lr, sp, #100, 30	; 0x190
   1a754:	movwcs	sp, #1004	; 0x3ec
   1a758:	andcc	pc, r0, r8, lsl #17
   1a75c:	blcs	38850 <strspn@plt+0x35cd8>
   1a760:	ldmdbmi	sl!, {r3, r4, r5, r7, ip, lr, pc}
   1a764:	blls	1e276c <strspn@plt+0x1dfbf4>
   1a768:	bne	fffed054 <strspn@plt+0xfffea4dc>
   1a76c:			; <UNDEFINED> instruction: 0xf85a4b39
   1a770:			; <UNDEFINED> instruction: 0xf85a5001
   1a774:	ldrbtmi	r1, [fp], #-2
   1a778:	stmdavs	sl, {r2, r3, r5, fp, sp, lr}
   1a77c:	mulsgt	r8, r3, r8
   1a780:	andgt	pc, r2, r4, lsl #16
   1a784:	ldmibne	r4, {r1, r3, r5, fp, sp, lr}^
   1a788:	ldclpl	0, cr6, [r4, #880]	; 0x370
   1a78c:	ldrdvs	r5, [pc], -r0
   1a790:			; <UNDEFINED> instruction: 0xe79f761c
   1a794:	strb	r4, [r2, r0, lsl #13]
   1a798:	strtmi	r4, [pc], -r4, asr #12
   1a79c:			; <UNDEFINED> instruction: 0xf8cd46c3
   1a7a0:			; <UNDEFINED> instruction: 0xe76a8014
   1a7a4:			; <UNDEFINED> instruction: 0xf04f4e2c
   1a7a8:			; <UNDEFINED> instruction: 0x4d2c0900
   1a7ac:			; <UNDEFINED> instruction: 0xf8df447e
   1a7b0:	ldrbtmi	r8, [sp], #-176	; 0xffffff50
   1a7b4:	ldrtmi	r4, [r1], -fp, lsr #24
   1a7b8:			; <UNDEFINED> instruction: 0x462844f8
   1a7bc:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   1a7c0:	cdp	7, 11, cr15, cr10, cr7, {7}
   1a7c4:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
   1a7c8:			; <UNDEFINED> instruction: 0xf50444fa
   1a7cc:			; <UNDEFINED> instruction: 0x46076432
   1a7d0:			; <UNDEFINED> instruction: 0xf7e74628
   1a7d4:			; <UNDEFINED> instruction: 0x9700eeb2
   1a7d8:	bvc	456040 <strspn@plt+0x4534c8>
   1a7dc:	addvs	pc, sl, #1325400064	; 0x4f000000
   1a7e0:			; <UNDEFINED> instruction: 0xf0474651
   1a7e4:	stmib	sp, {r0, r1, r5, r8, r9}^
   1a7e8:	strtmi	r4, [r0], -r1
   1a7ec:	ldm	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a7f0:			; <UNDEFINED> instruction: 0x46284631
   1a7f4:			; <UNDEFINED> instruction: 0xf7e7464e
   1a7f8:	strbmi	lr, [r1], -r0, lsr #29
   1a7fc:	strtmi	r4, [r8], -r0, lsl #13
   1a800:	cdp	7, 9, cr15, cr10, cr7, {7}
   1a804:	strmi	r4, [r2], -r1, lsr #12
   1a808:			; <UNDEFINED> instruction: 0xf7e74640
   1a80c:	strbmi	lr, [r8], -ip, lsl #30
   1a810:	blx	1f587f6 <strspn@plt+0x1f55c7e>
   1a814:	bcc	45607c <strspn@plt+0x453504>
   1a818:	ldrbmi	r4, [r1], -r0, lsr #12
   1a81c:	subsmi	pc, r2, #64, 4
   1a820:	andls	pc, r0, sp, asr #17
   1a824:	cdp	7, 12, cr15, cr12, cr7, {7}
   1a828:	svclt	0x0000e761
   1a82c:	andeq	r3, r2, r6, lsr #14
   1a830:	andeq	r0, r0, r8, asr #4
   1a834:	muleq	r0, r2, r4
   1a838:			; <UNDEFINED> instruction: 0x0000aebe
   1a83c:	muleq	r0, r4, r2
   1a840:	andeq	r0, r0, r0, lsr r2
   1a844:	andeq	ip, r0, r0, lsr #7
   1a848:	andeq	sl, r0, r6, asr #27
   1a84c:	andeq	r0, r0, ip, ror r2
   1a850:	andeq	r0, r0, ip, lsl #5
   1a854:	muleq	r2, lr, fp
   1a858:	ldrdeq	r4, [r0], -r0
   1a85c:	andeq	r6, r0, r6, ror fp
   1a860:	andeq	r4, r0, r8, lsr #15
   1a864:			; <UNDEFINED> instruction: 0x0000c2b6
   1a868:	andeq	sl, r0, r4, ror #25
   1a86c:	stmdavs	fp, {r1, fp, sp, lr}
   1a870:	ldmdavs	r8, {r0, r4, r6, fp, sp, lr}^
   1a874:	cdplt	7, 7, cr15, cr2, cr7, {7}
   1a878:	tstcs	r1, r7, lsl #24
   1a87c:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
   1a880:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
   1a884:	strtmi	r4, [r0], -r3, lsl #12
   1a888:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
   1a88c:			; <UNDEFINED> instruction: 0xf7e86800
   1a890:	andcs	lr, r2, lr, ror r8
   1a894:	svc	0x00f4f7e7
   1a898:	andeq	r3, r2, sl, lsl #9
   1a89c:	andeq	r0, r0, r0, ror r2
   1a8a0:	andeq	r5, r0, r6, lsr #17
   1a8a4:	ldrblt	r4, [r0, #2590]!	; 0xa1e
   1a8a8:	cfldrsmi	mvf4, [lr, #-488]	; 0xfffffe18
   1a8ac:	cdpvc	0, 5, cr11, cr3, cr5, {4}
   1a8b0:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   1a8b4:	cdpmi	3, 1, cr11, cr12, cr11, {2}
   1a8b8:	ldmdbmi	ip, {r1, r5, r9, sl, lr}
   1a8bc:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   1a8c0:	andseq	pc, ip, r6, lsl #2
   1a8c4:	ldm	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a8c8:	tstcs	sl, r0, lsr #12
   1a8cc:	svc	0x00eaf7e7
   1a8d0:	bvs	e06fd8 <strspn@plt+0xe04460>
   1a8d4:	ldmdami	r6, {r9, sp}
   1a8d8:	blmi	5ac124 <strspn@plt+0x5a95ac>
   1a8dc:	strls	r5, [r3, -ip, lsr #16]
   1a8e0:	ldmdami	r5, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   1a8e4:	ldmdavs	ip!, {r0, r1, r5, r8, r9, fp, sp, lr}
   1a8e8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1a8ec:	stmdapl	sp!, {r1, sl, ip, pc}
   1a8f0:	ldcmi	6, cr4, [r2], {16}
   1a8f4:	ldrbtmi	r6, [ip], #-2093	; 0xfffff7d3
   1a8f8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1a8fc:	ldmda	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a900:	rscsvs	r2, r3, #0, 6
   1a904:	andlt	r2, r5, r0
   1a908:			; <UNDEFINED> instruction: 0xf102bdf0
   1a90c:	tstcs	r1, ip, lsl r0
   1a910:	ldrbvc	r9, [r1], -r0, lsl #6
   1a914:			; <UNDEFINED> instruction: 0x4619461a
   1a918:	ldmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a91c:	svclt	0x0000e7cb
   1a920:	andeq	r4, r2, ip, ror #20
   1a924:	andeq	r3, r2, r6, asr r4
   1a928:	andeq	r4, r2, r8, asr sl
   1a92c:	andeq	r6, r0, r6, lsl r0
   1a930:	andeq	r0, r0, r8, asr #4
   1a934:	andeq	r0, r0, r8, asr #5
   1a938:	andeq	r0, r0, r0, lsr r2
   1a93c:			; <UNDEFINED> instruction: 0x0000abbe
   1a940:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
   1a944:	stmdavs	r6!, {r2, r3, r4, r5, r6, sl, lr}^
   1a948:	blvs	fe987008 <strspn@plt+0xfe984490>
   1a94c:	cdpne	8, 6, cr6, cr9, cr2, {5}
   1a950:	stmdble	r0, {r0, r4, r7, r9, lr}
   1a954:	strcc	fp, [r8, #-3440]	; 0xfffff290
   1a958:	adceq	r4, lr, r0, lsr r6
   1a95c:			; <UNDEFINED> instruction: 0xf7e74631
   1a960:	rsbvs	lr, r0, r6, lsr #29
   1a964:	absccd	f3, #0.0
   1a968:	ldrtmi	r2, [r0], #-544	; 0xfffffde0
   1a96c:			; <UNDEFINED> instruction: 0xf7e72100
   1a970:			; <UNDEFINED> instruction: 0x63a5efd0
   1a974:	tstcs	r1, r0, ror sp
   1a978:			; <UNDEFINED> instruction: 0xf7e72004
   1a97c:	ldrdvs	lr, [r0], #-210	; 0xffffff2e	; <UNPREDICTABLE>
   1a980:	movwcs	fp, #4376	; 0x1118
   1a984:			; <UNDEFINED> instruction: 0x63a360a6
   1a988:	stmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1a98c:			; <UNDEFINED> instruction: 0xf7ff4478
   1a990:	svclt	0x0000ff73
   1a994:	ldrdeq	r4, [r2], -r0
   1a998:	andeq	sl, r0, r4, lsr fp
   1a99c:			; <UNDEFINED> instruction: 0x4604b5f8
   1a9a0:			; <UNDEFINED> instruction: 0xffcef7ff
   1a9a4:	vldrmi	d4, [r6, #-84]	; 0xffffffac
   1a9a8:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   1a9ac:	movwlt	r6, #10330	; 0x285a
   1a9b0:			; <UNDEFINED> instruction: 0xf8526899
   1a9b4:	bl	b2a40 <strspn@plt+0xafec8>
   1a9b8:	adcmi	r0, r6, #129	; 0x81
   1a9bc:	cmplt	lr, r8, lsl r0
   1a9c0:			; <UNDEFINED> instruction: 0xf89368de
   1a9c4:	blvs	ff80aa2c <strspn@plt+0xff807eb4>
   1a9c8:	andgt	pc, r0, r6, lsl #17
   1a9cc:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1a9d0:			; <UNDEFINED> instruction: 0x611f609e
   1a9d4:	stmiavs	r2!, {r0, r1, r3, r8, r9, fp, lr}
   1a9d8:	ldrbtmi	r6, [fp], #-2342	; 0xfffff6da
   1a9dc:	andvs	r4, r4, sl, lsl #18
   1a9e0:	stmdavs	r0!, {r1, r3, r4, r6, r7, sp, lr}
   1a9e4:	stmdapl	r9!, {r1, r2, r3, r4, r6, r7, r8, r9, sp, lr}^
   1a9e8:	andvs	r6, sl, r8, lsl r4
   1a9ec:			; <UNDEFINED> instruction: 0x761a7812
   1a9f0:	stccs	13, cr11, [r0], {248}	; 0xf8
   1a9f4:	ldmvs	r8, {r2, r3, r4, r5, r6, r7, ip, lr, pc}
   1a9f8:	strb	r0, [fp, r0, lsl #1]!
   1a9fc:	andeq	r4, r2, ip, ror #18
   1aa00:	andeq	r3, r2, lr, asr r3
   1aa04:	andeq	r4, r2, sl, lsr r9
   1aa08:	andeq	r0, r0, ip, ror r2
   1aa0c:	bmi	407194 <strspn@plt+0x40461c>
   1aa10:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   1aa14:	ldmdavs	r3, {r2, r9, sl, lr}^
   1aa18:	ldmvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   1aa1c:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1aa20:	svclt	0x00044288
   1aa24:			; <UNDEFINED> instruction: 0xf8432100
   1aa28:	stmdbvs	r3!, {r1, r5, ip}^
   1aa2c:	strtmi	fp, [r0], -r3, lsr #18
   1aa30:			; <UNDEFINED> instruction: 0x4010e8bd
   1aa34:	ldcllt	7, cr15, [r0, #924]	; 0x39c
   1aa38:			; <UNDEFINED> instruction: 0xf7e76860
   1aa3c:			; <UNDEFINED> instruction: 0x4620edd0
   1aa40:			; <UNDEFINED> instruction: 0x4010e8bd
   1aa44:	stcllt	7, cr15, [r8, #924]	; 0x39c
   1aa48:	svclt	0x00004770
   1aa4c:	andeq	r4, r2, r2, lsl #18
   1aa50:	cfldrsmi	mvf11, [r2], {112}	; 0x70
   1aa54:	orrslt	r4, r8, ip, ror r4
   1aa58:	movwcs	r6, #2113	; 0x841
   1aa5c:			; <UNDEFINED> instruction: 0x26014a10
   1aa60:	andvc	r6, fp, r3, lsl #2
   1aa64:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   1aa68:	subvc	r6, fp, r5, asr r8
   1aa6c:	sbcvs	r6, r3, #4259840	; 0x410000
   1aa70:	addvs	r6, r1, r6, asr #3
   1aa74:	ldmvs	r3, {r0, r2, r5, r8, ip, sp, pc}
   1aa78:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1aa7c:	mulle	r1, r8, r2
   1aa80:			; <UNDEFINED> instruction: 0x4770bc70
   1aa84:	blmi	1f4ea0 <strspn@plt+0x1f2328>
   1aa88:	bicsvs	r6, r5, #0, 16
   1aa8c:	stmiapl	r3!, {r0, r4, r6, r7, sp, lr}^
   1aa90:	andsvs	r6, r9, r0, lsl r4
   1aa94:	ldrvc	r7, [r3], -fp, lsl #16
   1aa98:			; <UNDEFINED> instruction: 0x4770bc70
   1aa9c:			; <UNDEFINED> instruction: 0x000232b4
   1aaa0:			; <UNDEFINED> instruction: 0x000248b0
   1aaa4:	andeq	r0, r0, ip, ror r2
   1aaa8:			; <UNDEFINED> instruction: 0x4604b5f8
   1aaac:			; <UNDEFINED> instruction: 0xf7e7460d
   1aab0:			; <UNDEFINED> instruction: 0x4606ef12
   1aab4:	ldmdavs	r7!, {r5, r9, sl, lr}
   1aab8:			; <UNDEFINED> instruction: 0xffcaf7ff
   1aabc:	movwcs	r4, #6670	; 0x1a0e
   1aac0:	ldrbtmi	r6, [sl], #-675	; 0xfffffd5d
   1aac4:	ldmdavs	r3, {r0, r2, r5, sp, lr}^
   1aac8:	ldmvs	r2, {r0, r1, r5, r8, ip, sp, pc}
   1aacc:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1aad0:	mulle	r3, ip, r2
   1aad4:	movwcs	r2, #513	; 0x201
   1aad8:	movwcs	lr, #35268	; 0x89c4
   1aadc:	strtmi	fp, [r8], -r5, asr #2
   1aae0:	svc	0x0046f7e7
   1aae4:	stmda	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aae8:	svclt	0x00d42800
   1aaec:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1aaf0:	eorsvs	r6, r7, r5, lsr #3
   1aaf4:	svclt	0x0000bdf8
   1aaf8:	andeq	r4, r2, r2, asr r8
   1aafc:			; <UNDEFINED> instruction: 0x4606b570
   1ab00:			; <UNDEFINED> instruction: 0x460d2030
   1ab04:	cdp	7, 4, cr15, cr14, cr7, {7}
   1ab08:			; <UNDEFINED> instruction: 0x4604b170
   1ab0c:	stcne	0, cr6, [r8], #788	; 0x314
   1ab10:	cdp	7, 4, cr15, cr8, cr7, {7}
   1ab14:	teqlt	r8, r0, rrx
   1ab18:	strtmi	r2, [r0], -r1, lsl #6
   1ab1c:	cmnvs	r3, r1, lsr r6
   1ab20:			; <UNDEFINED> instruction: 0xffc2f7ff
   1ab24:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ab28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1ab2c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1ab30:	andeq	sl, r0, lr, asr #19
   1ab34:	svcmi	0x00f0e92d
   1ab38:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   1ab3c:	strmi	r8, [r4], -r2, lsl #22
   1ab40:	smmlscs	r4, pc, r8, pc	; <UNPREDICTABLE>
   1ab44:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
   1ab48:			; <UNDEFINED> instruction: 0xf8df447a
   1ab4c:	sbclt	r7, r3, r4, asr r7
   1ab50:	smmlspl	r0, pc, r8, pc	; <UNPREDICTABLE>
   1ab54:	ldrbtmi	r5, [pc], #-2259	; 1ab5c <strspn@plt+0x17fe4>
   1ab58:			; <UNDEFINED> instruction: 0xb74cf8df
   1ab5c:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   1ab60:			; <UNDEFINED> instruction: 0xf04f9341
   1ab64:			; <UNDEFINED> instruction: 0xf8df0300
   1ab68:			; <UNDEFINED> instruction: 0xf8df3744
   1ab6c:	ldrbtmi	r6, [fp], #1860	; 0x744
   1ab70:	ldrcc	pc, [r4, #-1541]!	; 0xfffff9fb
   1ab74:	adccc	pc, r6, #64, 4
   1ab78:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
   1ab7c:			; <UNDEFINED> instruction: 0x46284659
   1ab80:	ldrsbthi	pc, [r0], -r3	; <UNPREDICTABLE>
   1ab84:	strbmi	r9, [r3], -r5, lsl #6
   1ab88:	stc	7, cr15, [lr, #-924]!	; 0xfffffc64
   1ab8c:			; <UNDEFINED> instruction: 0x3111e9d6
   1ab90:	svclt	0x0038428b
   1ab94:	ldrdls	pc, [ip], #-134	; 0xffffff7a
   1ab98:	blcs	fe04f7dc <strspn@plt+0xfe04cc64>
   1ab9c:	sbchi	pc, r0, r0, lsl #4
   1aba0:	ldfvse	f3, [r0], #64	; 0x40
   1aba4:	movwls	r2, #25108	; 0x6214
   1aba8:			; <UNDEFINED> instruction: 0xf7e764b1
   1abac:	blls	1d5ff4 <strspn@plt+0x1d347c>
   1abb0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1abb4:	rsbshi	pc, lr, #0
   1abb8:			; <UNDEFINED> instruction: 0x201464f0
   1abbc:	blx	233c6 <strspn@plt+0x2084e>
   1abc0:			; <UNDEFINED> instruction: 0xf8c99903
   1abc4:			; <UNDEFINED> instruction: 0xf1ba2008
   1abc8:	cmnle	r1, r0, lsl #30
   1abcc:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   1abd0:	strtmi	r2, [r0], -r1, lsl #2
   1abd4:	subscc	r4, r8, #2046820352	; 0x7a000000
   1abd8:	cdp2	7, 11, cr15, cr0, cr10, {7}
   1abdc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1abe0:	subshi	pc, r7, #0
   1abe4:			; <UNDEFINED> instruction: 0x56d0f8df
   1abe8:			; <UNDEFINED> instruction: 0xf8df2114
   1abec:	ldrbtmi	r0, [sp], #-1744	; 0xfffff930
   1abf0:			; <UNDEFINED> instruction: 0xf8576c6a
   1abf4:			; <UNDEFINED> instruction: 0xf8d5c000
   1abf8:	blx	92d32 <strspn@plt+0x901ba>
   1abfc:			; <UNDEFINED> instruction: 0xf8dcf102
   1ac00:			; <UNDEFINED> instruction: 0xf8d50000
   1ac04:	bl	3bec1c <strspn@plt+0x3bc0a4>
   1ac08:	rsbsvs	r0, r0, r1, lsl #12
   1ac0c:	svceq	0x0000f1b9
   1ac10:	stmiavs	r8!, {r1, ip, lr, pc}
   1ac14:	eorls	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   1ac18:	ssatpl	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   1ac1c:			; <UNDEFINED> instruction: 0xf84e4618
   1ac20:	vst4.8	{d25-d28}, [pc], r1
   1ac24:			; <UNDEFINED> instruction: 0xf8df4180
   1ac28:	andcc	r3, r1, #156, 12	; 0x9c00000
   1ac2c:	strcs	r5, [r1, #-2431]	; 0xfffff681
   1ac30:			; <UNDEFINED> instruction: 0xf8cc447b
   1ac34:			; <UNDEFINED> instruction: 0xf8934000
   1ac38:	ldmdavs	ip!, {r3, r4, r6, lr, pc}
   1ac3c:			; <UNDEFINED> instruction: 0xf886645a
   1ac40:	rscsvs	ip, r4, r0, lsl r0
   1ac44:			; <UNDEFINED> instruction: 0xf7ff603d
   1ac48:			; <UNDEFINED> instruction: 0xf7ffff59
   1ac4c:			; <UNDEFINED> instruction: 0xf8dffea7
   1ac50:			; <UNDEFINED> instruction: 0xf8df0678
   1ac54:			; <UNDEFINED> instruction: 0x46431678
   1ac58:	vqshl.s8	q10, q12, q0
   1ac5c:			; <UNDEFINED> instruction: 0xf60032fd
   1ac60:	ldrbtmi	r3, [r9], #-52	; 0xffffffcc
   1ac64:			; <UNDEFINED> instruction: 0xf7e79500
   1ac68:			; <UNDEFINED> instruction: 0x4628eeb0
   1ac6c:			; <UNDEFINED> instruction: 0x2660f8df
   1ac70:			; <UNDEFINED> instruction: 0x3628f8df
   1ac74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ac78:	blls	1074ce8 <strspn@plt+0x1072170>
   1ac7c:			; <UNDEFINED> instruction: 0xf04f405a
   1ac80:			; <UNDEFINED> instruction: 0xf0400300
   1ac84:	ldrdlt	r8, [r3], #-33	; 0xffffffdf
   1ac88:	blhi	d5f84 <strspn@plt+0xd340c>
   1ac8c:	svchi	0x00f0e8bd
   1ac90:			; <UNDEFINED> instruction: 0x6640f8df
   1ac94:	strtmi	sl, [r0], -ip, lsl #22
   1ac98:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1ac9c:			; <UNDEFINED> instruction: 0xf7e72114
   1aca0:	strmi	lr, [r2], -r6, asr #24
   1aca4:	stmdacs	r0, {r3, ip, pc}
   1aca8:			; <UNDEFINED> instruction: 0xf8dfd04a
   1acac:	ldmpl	fp!, {r2, r3, r5, r9, sl, ip, sp}^
   1acb0:			; <UNDEFINED> instruction: 0xb323781b
   1acb4:	ldrmi	r3, [r5], -r5, lsl #4
   1acb8:	stmdale	r0!, {r0, r1, r8, sl, fp, sp}
   1acbc:			; <UNDEFINED> instruction: 0xf015e8df
   1acc0:	orrseq	r0, r9, r3, ror r1
   1acc4:			; <UNDEFINED> instruction: 0x000401b7
   1acc8:	cdp	7, 0, cr15, cr4, cr7, {7}
   1accc:			; <UNDEFINED> instruction: 0x560cf8df
   1acd0:			; <UNDEFINED> instruction: 0x260cf8df
   1acd4:	ldrbtmi	r2, [sp], #-276	; 0xfffffeec
   1acd8:	teqeq	r3, #72	; 0x48	; <UNPREDICTABLE>
   1acdc:	andvs	r4, r1, sl, ror r4
   1ace0:	eorscc	pc, r4, r2, lsl #12
   1ace4:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ace8:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   1acec:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
   1acf0:			; <UNDEFINED> instruction: 0xf7e79500
   1acf4:			; <UNDEFINED> instruction: 0x4621ee1a
   1acf8:			; <UNDEFINED> instruction: 0xf7e74628
   1acfc:			; <UNDEFINED> instruction: 0xf8dfee9c
   1ad00:	smlattcs	r1, r8, r5, r0
   1ad04:	strbmi	r9, [r3], -r0, lsl #2
   1ad08:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ad0c:			; <UNDEFINED> instruction: 0xf6004478
   1ad10:	vst4.8	{d19-d22}, [pc :256], r4
   1ad14:	ldrbtmi	r7, [r9], #-630	; 0xfffffd8a
   1ad18:	cdp	7, 5, cr15, cr6, cr7, {7}
   1ad1c:	sbfx	r4, r0, #12, #6
   1ad20:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ad24:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   1ad28:			; <UNDEFINED> instruction: 0xf8f0f7f7
   1ad2c:	strbmi	r4, [r3], -r8, lsr #12
   1ad30:	vmin.s8	q10, q0, <illegal reg q4.5>
   1ad34:	strls	r3, [r0], #-686	; 0xfffffd52
   1ad38:	cdp	7, 4, cr15, cr6, cr7, {7}
   1ad3c:	ldr	r4, [r5, r0, lsr #12]
   1ad40:			; <UNDEFINED> instruction: 0xf44f9d05
   1ad44:			; <UNDEFINED> instruction: 0xf8df7259
   1ad48:	cfldr64vs	mvdx11, [r1], #688	; 0x2b0
   1ad4c:	strls	pc, [r8, #2271]!	; 0x8df
   1ad50:	blvs	aec144 <strspn@plt+0xae95cc>
   1ad54:	ldrbtmi	r6, [r9], #3190	; 0xc76
   1ad58:	subcc	pc, r8, r9, lsl #12
   1ad5c:	ldrbmi	r9, [r9], -sl, lsl #2
   1ad60:	bcc	fe456588 <strspn@plt+0xfe453a10>
   1ad64:			; <UNDEFINED> instruction: 0xf609960b
   1ad68:			; <UNDEFINED> instruction: 0xf7e73954
   1ad6c:	blvs	b15e6c <strspn@plt+0xb132f4>
   1ad70:	vmin.s8	q10, q0, <illegal reg q4.5>
   1ad74:			; <UNDEFINED> instruction: 0x46483213
   1ad78:	bcc	4565a0 <strspn@plt+0x453a28>
   1ad7c:	ldc	7, cr15, [r4], #-924	; 0xfffffc64
   1ad80:			; <UNDEFINED> instruction: 0xf7e74620
   1ad84:	strmi	lr, [r6], -sl, ror #25
   1ad88:	rsble	r2, r7, r0, lsl #16
   1ad8c:	andcs	r9, r4, #8, 26	; 0x200
   1ad90:	strtmi	r2, [r8], -r0, lsr #2
   1ad94:	ldc	7, cr15, [sl], {231}	; 0xe7
   1ad98:	stmdacs	r0, {r1, r2, ip, pc}
   1ad9c:	subhi	pc, r6, #0
   1ada0:	movwls	r2, #37664	; 0x9320
   1ada4:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1ada8:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
   1adac:	ldrtmi	r9, [r0], -r7, lsl #6
   1adb0:	cdp	7, 5, cr15, cr2, cr7, {7}
   1adb4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1adb8:	addhi	pc, r7, r0
   1adbc:	blcs	3a170 <strspn@plt+0x375f8>
   1adc0:			; <UNDEFINED> instruction: 0xf105d0f5
   1adc4:			; <UNDEFINED> instruction: 0x46580b13
   1adc8:	stcl	7, cr15, [r6, #-924]!	; 0xfffffc64
   1adcc:	strmi	r4, [r1], r5, lsl #8
   1add0:	blcs	1fba084 <strspn@plt+0x1fb750c>
   1add4:			; <UNDEFINED> instruction: 0x212ed0eb
   1add8:			; <UNDEFINED> instruction: 0xf7e74658
   1addc:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
   1ade0:	strtmi	sp, [r0], -r5, ror #3
   1ade4:	ldcl	7, cr15, [r8, #-924]	; 0xfffffc64
   1ade8:			; <UNDEFINED> instruction: 0xf1094481
   1adec:			; <UNDEFINED> instruction: 0xf7fe0001
   1adf0:			; <UNDEFINED> instruction: 0x4605fc1d
   1adf4:			; <UNDEFINED> instruction: 0xf0002800
   1adf8:	bls	1fb46c <strspn@plt+0x1f88f4>
   1adfc:	tsteq	r2, r9, lsl #2	; <UNPREDICTABLE>
   1ae00:	mvnscc	pc, #79	; 0x4f
   1ae04:	andlt	pc, r8, sp, asr #17
   1ae08:	andls	r9, r0, #16777216	; 0x1000000
   1ae0c:			; <UNDEFINED> instruction: 0xf7e72201
   1ae10:	bge	9d68d0 <strspn@plt+0x9d3d58>
   1ae14:	andcs	r4, r3, r9, lsr #12
   1ae18:	cdp	7, 6, cr15, cr4, cr7, {7}
   1ae1c:	blls	ac92c4 <strspn@plt+0xac674c>
   1ae20:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1ae24:	svcmi	0x0000f5b3
   1ae28:	strtmi	sp, [r8], -r3
   1ae2c:	ldc2	7, cr15, [r4], {254}	; 0xfe
   1ae30:			; <UNDEFINED> instruction: 0x2008e7bd
   1ae34:	ldc	7, cr15, [r6], #924	; 0x39c
   1ae38:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1ae3c:	cmnhi	r5, r0	; <UNPREDICTABLE>
   1ae40:	bls	281a5c <strspn@plt+0x27eee4>
   1ae44:	addsmi	r6, r3, #69	; 0x45
   1ae48:	tsthi	r7, r0, lsl #5	; <UNPREDICTABLE>
   1ae4c:	ldrmi	r9, [r9], -r6, lsl #22
   1ae50:			; <UNDEFINED> instruction: 0xf8419b05
   1ae54:	movwcc	r9, #4131	; 0x1023
   1ae58:	str	r9, [r8, r5, lsl #6]!
   1ae5c:	ldc	7, cr15, [sl, #-924]!	; 0xfffffc64
   1ae60:	blcs	b4e74 <strspn@plt+0xb22fc>
   1ae64:	bichi	pc, r2, r0, asr #32
   1ae68:	ldreq	pc, [r4], #2271	; 0x8df
   1ae6c:	mrsls	r2, (UNDEF: 16)
   1ae70:	subsvc	pc, r3, #1325400064	; 0x4f000000
   1ae74:	strne	pc, [ip], #2271	; 0x8df
   1ae78:	mrc	4, 0, r4, cr8, cr8, {3}
   1ae7c:			; <UNDEFINED> instruction: 0xf6003a10
   1ae80:	ldrbtmi	r3, [r9], #-84	; 0xffffffac
   1ae84:	cdp	7, 2, cr15, cr8, cr7, {7}
   1ae88:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ae8c:	rsbscc	pc, r2, #64, 4
   1ae90:	ldrbtmi	r9, [r8], #-3336	; 0xfffff2f8
   1ae94:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ae98:	bcc	fe456700 <strspn@plt+0xfe453b88>
   1ae9c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   1aea0:			; <UNDEFINED> instruction: 0xf6004605
   1aea4:	tstls	r5, r8, asr #32
   1aea8:	cdp	7, 1, cr15, cr6, cr7, {7}
   1aeac:			; <UNDEFINED> instruction: 0xf7fe4620
   1aeb0:			; <UNDEFINED> instruction: 0xf605fc53
   1aeb4:	stmdbls	r5, {r2, r4, r5, ip, sp}
   1aeb8:	vmax.s8	q10, q0, <illegal reg q1.5>
   1aebc:			; <UNDEFINED> instruction: 0xf8cd32de
   1aec0:			; <UNDEFINED> instruction: 0xf7e7a000
   1aec4:	ldrbmi	lr, [r0], -r2, lsl #27
   1aec8:			; <UNDEFINED> instruction: 0x4630e6d0
   1aecc:	cdp	7, 3, cr15, cr12, cr7, {7}
   1aed0:	blcs	41aec <strspn@plt+0x3ef74>
   1aed4:	msrhi	CPSR_sc, r0
   1aed8:	movwcs	lr, #43485	; 0xa9dd
   1aedc:	mcrls	5, 0, r2, cr5, cr4, {0}
   1aee0:	strteq	pc, [ip], #-2271	; 0xfffff721
   1aee4:	strtne	pc, [ip], #-2271	; 0xfffff721
   1aee8:	strcs	pc, [r3, #-2821]	; 0xfffff4fb
   1aeec:	bcc	456754 <strspn@plt+0x453bdc>
   1aef0:			; <UNDEFINED> instruction: 0xf6004478
   1aef4:	ldrbtmi	r3, [r9], #-84	; 0xffffffac
   1aef8:	subsvc	pc, r3, #1325400064	; 0x4f000000
   1aefc:			; <UNDEFINED> instruction: 0xf7e79600
   1af00:			; <UNDEFINED> instruction: 0xf8ddedec
   1af04:			; <UNDEFINED> instruction: 0xf8df9018
   1af08:	andcs	r3, r4, #16, 8	; 0x10000000
   1af0c:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   1af10:			; <UNDEFINED> instruction: 0xf7e74648
   1af14:	stmiavs	sl!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1af18:	addeq	lr, r6, r9, lsl #22
   1af1c:	ldmdavs	r9, {r0, r1, r3, r6, r9, sl, lr}
   1af20:			; <UNDEFINED> instruction: 0xf853600a
   1af24:	addmi	r2, r3, #4, 22	; 0x1000
   1af28:	mvnsle	r6, sl, lsr #1
   1af2c:	ldrcs	r9, [r4], -r6, lsl #16
   1af30:	bl	1558ed4 <strspn@plt+0x155635c>
   1af34:	ldmmi	r9!, {r0, r2, r8, r9, fp, ip, pc}^
   1af38:	rsbscc	pc, r2, #64, 4
   1af3c:	ldmibmi	r9!, {r3, r4, r5, r6, r7, r8, sl, fp, lr}^
   1af40:	movwls	r4, #1144	; 0x478
   1af44:	mrc	4, 0, r4, cr8, cr13, {3}
   1af48:			; <UNDEFINED> instruction: 0xf6003a90
   1af4c:	ldrbtmi	r3, [r9], #-72	; 0xffffffb8
   1af50:	ldmdbeq	r8, {r0, r2, r8, ip, sp, lr, pc}^
   1af54:	stcl	7, cr15, [r0, #924]	; 0x39c
   1af58:	ldmib	r0, {r1, r3, sp, lr, pc}^
   1af5c:	addsvs	r2, sl, r0, lsl #8
   1af60:	bl	f58f04 <strspn@plt+0xf5638c>
   1af64:	strtmi	r4, [r0], -sl, asr #12
   1af68:			; <UNDEFINED> instruction: 0xf7ea2100
   1af6c:	stmiblt	r0, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   1af70:			; <UNDEFINED> instruction: 0xf7fe4620
   1af74:			; <UNDEFINED> instruction: 0x6c6bfbf1
   1af78:	blx	1b632a <strspn@plt+0x1b37b2>
   1af7c:	ldmvs	r8, {r0, r1, r8, r9, sp}
   1af80:	mvnle	r2, r0, lsl #16
   1af84:	smlattcs	r1, r8, r8, r4
   1af88:	strbmi	r9, [r3], -r0, lsl #2
   1af8c:	ldrbtmi	r4, [r8], #-2535	; 0xfffff619
   1af90:	eorscc	pc, r4, r0, lsl #12
   1af94:	rsccc	pc, r6, #64, 4
   1af98:			; <UNDEFINED> instruction: 0xf7e74479
   1af9c:			; <UNDEFINED> instruction: 0x4650ed16
   1afa0:	strmi	lr, [r3], -r4, ror #12
   1afa4:	mcrmi	6, 7, lr, cr2, cr14, {0}
   1afa8:	ldrbtmi	r4, [lr], #-3554	; 0xfffff21e
   1afac:	ldrbtmi	r4, [sp], #-4066	; 0xfffff01e
   1afb0:	ldrbtmi	r4, [pc], #-1585	; 1afb8 <strspn@plt+0x18440>
   1afb4:			; <UNDEFINED> instruction: 0xf7e74628
   1afb8:	strls	lr, [r1], #-2752	; 0xfffff540
   1afbc:	msreq	CPSR_xc, #72	; 0x48
   1afc0:	sbccc	pc, pc, #64, 4
   1afc4:	ldcvs	0, cr9, [r9, #-0]
   1afc8:	ldrdls	r4, [r3, -ip]
   1afcc:	ldmdbls	r3, {r3, r4, r5, r6, sl, lr}
   1afd0:	eorscc	pc, r4, r0, lsl #12
   1afd4:	ldmibmi	sl, {r1, r8, ip, pc}^
   1afd8:			; <UNDEFINED> instruction: 0xf7e74479
   1afdc:	ldrtmi	lr, [r1], -r6, lsr #25
   1afe0:			; <UNDEFINED> instruction: 0xf7e74628
   1afe4:	vldmdbvs	fp!, {s28-s197}
   1afe8:			; <UNDEFINED> instruction: 0x46219a13
   1afec:	bl	6d8f90 <strspn@plt+0x6d6418>
   1aff0:	cdpmi	6, 13, cr14, cr4, cr5, {4}
   1aff4:	ldrbtmi	r4, [lr], #-3540	; 0xfffff22c
   1aff8:			; <UNDEFINED> instruction: 0x4631447d
   1affc:			; <UNDEFINED> instruction: 0xf7e74628
   1b000:	ldmibmi	r2, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
   1b004:	msreq	CPSR_xc, #72	; 0x48
   1b008:	rsbsvc	pc, r3, #1325400064	; 0x4f000000
   1b00c:	strls	r4, [r1], #-1145	; 0xfffffb87
   1b010:			; <UNDEFINED> instruction: 0xf6019000
   1b014:	stmibmi	lr, {r2, r4, r5, ip, sp}^
   1b018:			; <UNDEFINED> instruction: 0xf7e74479
   1b01c:	ldrtmi	lr, [r1], -r6, lsl #25
   1b020:			; <UNDEFINED> instruction: 0xf7e74628
   1b024:	strtmi	lr, [r1], -sl, lsl #21
   1b028:	b	fff58fcc <strspn@plt+0xfff56454>
   1b02c:	cdpmi	6, 12, cr14, cr9, cr7, {3}
   1b030:	ldrbtmi	r4, [lr], #-3529	; 0xfffff237
   1b034:	ldrbtmi	r4, [sp], #-4041	; 0xfffff037
   1b038:	ldrbtmi	r4, [pc], #-1585	; 1b040 <strspn@plt+0x184c8>
   1b03c:			; <UNDEFINED> instruction: 0xf7e74628
   1b040:	strls	lr, [r1], #-2684	; 0xfffff584
   1b044:	msreq	CPSR_xc, #72	; 0x48
   1b048:	sbccc	pc, r7, #64, 4
   1b04c:	ldclvs	0, cr9, [r9, #-0]
   1b050:	smlabtls	r3, r3, r8, r4
   1b054:	ldmdbls	r2, {r3, r4, r5, r6, sl, lr}
   1b058:	eorscc	pc, r4, r0, lsl #12
   1b05c:	stmibmi	r1, {r1, r8, ip, pc}^
   1b060:			; <UNDEFINED> instruction: 0xf7e74479
   1b064:	ldrtmi	lr, [r1], -r2, ror #24
   1b068:			; <UNDEFINED> instruction: 0xf7e74628
   1b06c:	vldmdbvs	fp!, {s29-s130}
   1b070:			; <UNDEFINED> instruction: 0x46219a12
   1b074:	b	ff5d9018 <strspn@plt+0xff5d64a0>
   1b078:	subseq	lr, r3, r1, asr #12
   1b07c:	andcs	r9, r4, #393216	; 0x60000
   1b080:	ldrmi	r9, [r9], -r9, lsl #6
   1b084:	b	fe8d9028 <strspn@plt+0xfe8d64b0>
   1b088:			; <UNDEFINED> instruction: 0xf0002800
   1b08c:	andls	r8, r6, r6, asr #1
   1b090:			; <UNDEFINED> instruction: 0xf7f6e6dc
   1b094:	ldmmi	r4!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1b098:			; <UNDEFINED> instruction: 0x464349b4
   1b09c:	vst3.16	{d20-d22}, [pc :256], r8
   1b0a0:			; <UNDEFINED> instruction: 0xf600727c
   1b0a4:	ldrbtmi	r3, [r9], #-52	; 0xffffffcc
   1b0a8:	andge	pc, r0, sp, asr #17
   1b0ac:	stc	7, cr15, [ip], {231}	; 0xe7
   1b0b0:	ldrb	r4, [fp, #1616]	; 0x650
   1b0b4:	stcmi	15, cr4, [pc], #696	; 1b374 <strspn@plt+0x187fc>
   1b0b8:	mcrmi	4, 5, r4, cr15, cr15, {3}
   1b0bc:			; <UNDEFINED> instruction: 0x4639447c
   1b0c0:			; <UNDEFINED> instruction: 0x4620447e
   1b0c4:	b	e59068 <strspn@plt+0xe564f0>
   1b0c8:			; <UNDEFINED> instruction: 0x46824631
   1b0cc:			; <UNDEFINED> instruction: 0xf7e74620
   1b0d0:			; <UNDEFINED> instruction: 0xf048ea34
   1b0d4:	vcgt.s8	d16, d0, d19
   1b0d8:			; <UNDEFINED> instruction: 0x465932b3
   1b0dc:	andge	pc, r0, sp, asr #17
   1b0e0:	andls	r9, r2, r1, lsl #10
   1b0e4:			; <UNDEFINED> instruction: 0xf7e74628
   1b0e8:	ldrtmi	lr, [r9], -r0, lsr #24
   1b0ec:			; <UNDEFINED> instruction: 0xf7e74620
   1b0f0:	ldrtmi	lr, [r1], -r4, lsr #20
   1b0f4:	strtmi	r4, [r0], -r6, lsl #12
   1b0f8:	b	7d909c <strspn@plt+0x7d6524>
   1b0fc:	strmi	r4, [r2], -r9, lsr #12
   1b100:			; <UNDEFINED> instruction: 0xf7e74630
   1b104:			; <UNDEFINED> instruction: 0x4648ea90
   1b108:			; <UNDEFINED> instruction: 0xff00f7f6
   1b10c:	strbmi	r4, [r3], -r8, lsr #12
   1b110:	vmin.s8	q10, q0, <illegal reg q4.5>
   1b114:			; <UNDEFINED> instruction: 0xf8cd32b5
   1b118:			; <UNDEFINED> instruction: 0xf7e79000
   1b11c:			; <UNDEFINED> instruction: 0x4648ec56
   1b120:	stmdals	r6, {r2, r5, r7, r8, sl, sp, lr, pc}
   1b124:	b	16d90c8 <strspn@plt+0x16d6550>
   1b128:			; <UNDEFINED> instruction: 0x4628e69e
   1b12c:	blx	55912e <strspn@plt+0x5565b6>
   1b130:	sublt	pc, r8, #14614528	; 0xdf0000
   1b134:	ldrbtmi	r4, [fp], #3986	; 0xf92
   1b138:	subls	pc, r8, #14614528	; 0xdf0000
   1b13c:	cfldrsmi	mvf4, [r2, #508]	; 0x1fc
   1b140:	ldrbtmi	r4, [r9], #1625	; 0x659
   1b144:	ldrbtmi	r4, [sp], #-1592	; 0xfffff9c8
   1b148:	ldmib	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b14c:			; <UNDEFINED> instruction: 0xf6054649
   1b150:	pkhtbmi	r3, r2, r4, asr #10
   1b154:			; <UNDEFINED> instruction: 0xf7e74638
   1b158:			; <UNDEFINED> instruction: 0xee18e9f0
   1b15c:	stmibmi	fp, {r4, r9, fp, ip, sp}
   1b160:	subcc	pc, lr, #64, 4
   1b164:	andge	pc, r0, sp, asr #17
   1b168:			; <UNDEFINED> instruction: 0xf0434479
   1b16c:	stmib	sp, {r0, r1, r5, r8, r9}^
   1b170:	strtmi	r5, [r8], -r1
   1b174:	bl	ff659118 <strspn@plt+0xff6565a0>
   1b178:			; <UNDEFINED> instruction: 0x46384659
   1b17c:	ldmib	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b180:	strmi	r4, [r1], r9, asr #12
   1b184:			; <UNDEFINED> instruction: 0xf7e74638
   1b188:			; <UNDEFINED> instruction: 0x4629e9d8
   1b18c:	strbmi	r4, [r8], -r2, lsl #12
   1b190:	b	1259134 <strspn@plt+0x12565bc>
   1b194:			; <UNDEFINED> instruction: 0xf7f62000
   1b198:			; <UNDEFINED> instruction: 0x4630feb9
   1b19c:	ldcl	7, cr15, [r4], {231}	; 0xe7
   1b1a0:	cmnlt	fp, r5, lsl #22
   1b1a4:	vstrls	s18, [r6, #-20]	; 0xffffffec
   1b1a8:	streq	lr, [r2], r5, lsl #22
   1b1ac:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}^
   1b1b0:	blx	ff4d91b0 <strspn@plt+0xff4d6638>
   1b1b4:	bleq	159310 <strspn@plt+0x156798>
   1b1b8:	b	45915c <strspn@plt+0x4565e4>
   1b1bc:	mvnsle	r4, lr, lsr #5
   1b1c0:			; <UNDEFINED> instruction: 0xf04f9806
   1b1c4:			; <UNDEFINED> instruction: 0xf7e735ff
   1b1c8:	ldmdami	r1!, {r1, r3, r9, fp, sp, lr, pc}^
   1b1cc:	vst2.16	{d20,d22}, [pc :256], r1
   1b1d0:	ldrbtmi	r7, [r8], #-598	; 0xfffffdaa
   1b1d4:	bcc	456a3c <strspn@plt+0x453ec4>
   1b1d8:	subscc	pc, r4, r0, lsl #12
   1b1dc:	strls	r4, [r0, #-1145]	; 0xfffffb87
   1b1e0:	beq	57324 <strspn@plt+0x547ac>
   1b1e4:			; <UNDEFINED> instruction: 0xf7e79508
   1b1e8:			; <UNDEFINED> instruction: 0xe64dec78
   1b1ec:	bcc	456a54 <strspn@plt+0x453edc>
   1b1f0:	stclmi	6, cr4, [r9, #-356]!	; 0xfffffe9c
   1b1f4:	vmax.s8	q10, q0, q4
   1b1f8:	strls	r3, [r1], #-537	; 0xfffffde7
   1b1fc:	strls	r4, [r0, #-1149]	; 0xfffffb83
   1b200:			; <UNDEFINED> instruction: 0xf0439606
   1b204:			; <UNDEFINED> instruction: 0xf7e70333
   1b208:			; <UNDEFINED> instruction: 0x4628eb90
   1b20c:			; <UNDEFINED> instruction: 0xf7e74621
   1b210:			; <UNDEFINED> instruction: 0x4630ec12
   1b214:	mrc2	7, 3, pc, cr10, cr6, {7}
   1b218:			; <UNDEFINED> instruction: 0x4628e7d2
   1b21c:	blx	fe75921c <strspn@plt+0xfe7566a4>
   1b220:			; <UNDEFINED> instruction: 0xf7e74648
   1b224:			; <UNDEFINED> instruction: 0xe783e9dc
   1b228:	b	b591cc <strspn@plt+0xb56654>
   1b22c:	vldrmi	d20, [ip, #-364]	; 0xfffffe94
   1b230:	svcmi	0x005c447b
   1b234:			; <UNDEFINED> instruction: 0x4619447d
   1b238:			; <UNDEFINED> instruction: 0x4628469a
   1b23c:			; <UNDEFINED> instruction: 0xf7e7447f
   1b240:			; <UNDEFINED> instruction: 0x4639e97c
   1b244:	strtmi	r4, [r8], -r3, lsl #12
   1b248:			; <UNDEFINED> instruction: 0xf7e79305
   1b24c:	blls	19582c <strspn@plt+0x192cb4>
   1b250:	subcc	pc, lr, #64, 4
   1b254:			; <UNDEFINED> instruction: 0xf8cd4659
   1b258:	movwls	r9, #4
   1b25c:	bcc	456ac4 <strspn@plt+0x453f4c>
   1b260:	msreq	CPSR_xc, #67	; 0x43
   1b264:	strbmi	r9, [r8], -r2
   1b268:	bl	17d920c <strspn@plt+0x17d6694>
   1b26c:			; <UNDEFINED> instruction: 0x46284651
   1b270:	stmdb	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b274:			; <UNDEFINED> instruction: 0x46074639
   1b278:			; <UNDEFINED> instruction: 0xf7e74628
   1b27c:			; <UNDEFINED> instruction: 0x4649e95e
   1b280:	ldrtmi	r4, [r8], -r2, lsl #12
   1b284:	stmib	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b288:			; <UNDEFINED> instruction: 0xf7f69806
   1b28c:			; <UNDEFINED> instruction: 0x4630fe3f
   1b290:	mrrc	7, 14, pc, sl, cr7	; <UNPREDICTABLE>
   1b294:	svclt	0x0000e794
   1b298:	andeq	r3, r2, r0, asr #3
   1b29c:	andeq	r0, r0, r0, asr r2
   1b2a0:			; <UNDEFINED> instruction: 0x000231b2
   1b2a4:	andeq	fp, r0, r0, lsr #30
   1b2a8:	andeq	sl, r0, lr, lsr r9
   1b2ac:	andeq	r0, r0, r8, asr #4
   1b2b0:	muleq	r2, sl, r7
   1b2b4:	andeq	r4, r2, r0, asr #14
   1b2b8:	andeq	r4, r2, r6, lsr #14
   1b2bc:	andeq	r0, r0, r0, lsr r2
   1b2c0:	andeq	r0, r0, r8, asr #5
   1b2c4:	andeq	r4, r2, r4, ror #13
   1b2c8:	andeq	fp, r0, r4, lsr #28
   1b2cc:	andeq	sl, r0, sl, asr #16
   1b2d0:	muleq	r2, r4, r0
   1b2d4:	andeq	r4, r2, ip, ror r6
   1b2d8:	andeq	r0, r0, r4, lsr #5
   1b2dc:	strdeq	r5, [r0], -lr
   1b2e0:	andeq	fp, r0, r0, lsr #27
   1b2e4:			; <UNDEFINED> instruction: 0x0000a7be
   1b2e8:	andeq	fp, r0, r0, ror sp
   1b2ec:	muleq	r0, r6, r7
   1b2f0:	andeq	sl, r0, r6, lsl #16
   1b2f4:	andeq	sl, r0, ip, asr r7
   1b2f8:	andeq	fp, r0, r6, lsr #26
   1b2fc:	strdeq	sl, [r0], -lr
   1b300:	andeq	fp, r0, r4, lsl #24
   1b304:	andeq	sl, r0, sl, lsr #12
   1b308:	andeq	fp, r0, sl, ror #23
   1b30c:	andeq	sl, r0, r0, lsl r6
   1b310:	andeq	fp, r0, ip, lsl #23
   1b314:			; <UNDEFINED> instruction: 0x0000a5b6
   1b318:			; <UNDEFINED> instruction: 0xfffff95b
   1b31c:	andeq	fp, r0, ip, lsr fp
   1b320:	ldrdeq	r4, [r2], -r0
   1b324:	andeq	sl, r0, lr, asr r5
   1b328:	andeq	fp, r0, lr, ror #21
   1b32c:	andeq	sl, r0, r4, lsl r5
   1b330:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
   1b334:	andeq	r6, r0, sl, ror r3
   1b338:	andeq	r4, r2, r2, ror #6
   1b33c:			; <UNDEFINED> instruction: 0x0000bab0
   1b340:	ldrdeq	sl, [r0], -r4
   1b344:	andeq	sl, r0, r6, ror r5
   1b348:	andeq	r6, r0, r0, lsr r3
   1b34c:	andeq	fp, r0, r0, ror sl
   1b350:	muleq	r0, r4, r4
   1b354:	andeq	sl, r0, r6, lsl r5
   1b358:	strdeq	r6, [r0], -r2
   1b35c:	ldrdeq	r4, [r2], -sl
   1b360:	andeq	fp, r0, r8, lsr #20
   1b364:	andeq	sl, r0, ip, asr #8
   1b368:	andeq	fp, r0, r0, ror #19
   1b36c:	andeq	sl, r0, r6, lsl #8
   1b370:	andeq	r4, r0, r4, asr #7
   1b374:	andeq	r6, r0, ip, ror #4
   1b378:	andeq	r3, r0, r0, lsr #29
   1b37c:	andeq	r4, r0, r6, asr #6
   1b380:	andeq	r6, r0, ip, ror #3
   1b384:	andeq	r3, r0, lr, lsl lr
   1b388:	andeq	fp, r0, r6, lsr r9
   1b38c:	andeq	sl, r0, r4, asr #6
   1b390:	andeq	fp, r0, sl, lsr #17
   1b394:	ldrdeq	sl, [r0], -r0
   1b398:	ldrdeq	r5, [r0], -r8
   1b39c:	andeq	r4, r0, ip, asr #4
   1b3a0:	strdeq	r6, [r0], -r4
   1b3a4:	andeq	r3, r0, r4, lsr #26
   1b3a8:	push	{r1, r3, r4, r9, fp, lr}
   1b3ac:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
   1b3b0:			; <UNDEFINED> instruction: 0x46074e19
   1b3b4:	ldrbtmi	r6, [lr], #-2131	; 0xfffff7ad
   1b3b8:	ldmvs	r4, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
   1b3bc:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1b3c0:	streq	lr, [r4], #2819	; 0xb03
   1b3c4:			; <UNDEFINED> instruction: 0x4639b19d
   1b3c8:			; <UNDEFINED> instruction: 0xf7ff4628
   1b3cc:	stmdavs	r0!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1b3d0:	ldmdbmi	r3, {r1, r4, r8, r9, fp, lr}
   1b3d4:	ldrbtmi	r6, [fp], #-2178	; 0xfffff77e
   1b3d8:	stmdavs	r0, {r2, r8, fp, sp, lr}
   1b3dc:	bicsvs	r6, ip, #218	; 0xda
   1b3e0:	ldrvs	r5, [r8], #-2161	; 0xfffff78f
   1b3e4:	ldmdavc	r2, {r1, r3, sp, lr}
   1b3e8:	pop	{r1, r3, r4, r9, sl, ip, sp, lr}
   1b3ec:			; <UNDEFINED> instruction: 0xf7ff81f0
   1b3f0:	blmi	359e94 <strspn@plt+0x35731c>
   1b3f4:	orrmi	pc, r0, pc, asr #8
   1b3f8:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
   1b3fc:	stmdapl	r1, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
   1b400:	blx	1f59406 <strspn@plt+0x1f5688e>
   1b404:	bl	16680c <strspn@plt+0x163c94>
   1b408:			; <UNDEFINED> instruction: 0xf8450488
   1b40c:	svclt	0x00180028
   1b410:	ldrb	r4, [r8, r5, lsl #12]
   1b414:	andeq	r3, r2, r6, ror #30
   1b418:	andeq	r2, r2, r2, asr r9
   1b41c:	andeq	r3, r2, lr, lsr pc
   1b420:	andeq	r0, r0, ip, ror r2
   1b424:	andeq	r3, r2, ip, lsl pc
   1b428:	bcc	15597ac <strspn@plt+0x1556c34>
   1b42c:	bcs	15597b0 <strspn@plt+0x1556c38>
   1b430:	svcmi	0x00f0e92d
   1b434:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1b438:	ldrmi	fp, [r1], -sp, lsl #1
   1b43c:	lfmvs	f1, 3, [sl, #32]
   1b440:	strpl	lr, [r0], #-2515	; 0xfffff62d
   1b444:			; <UNDEFINED> instruction: 0xf0002a00
   1b448:			; <UNDEFINED> instruction: 0xf8df8109
   1b44c:			; <UNDEFINED> instruction: 0xf8932a3c
   1b450:	ldmvs	lr, {r3, r4, sp, pc}
   1b454:			; <UNDEFINED> instruction: 0xf8d3588a
   1b458:	andls	fp, r3, #12
   1b45c:	bcs	b597e0 <strspn@plt+0xb56c68>
   1b460:	bcc	b597e4 <strspn@plt+0xb56c6c>
   1b464:	andls	r4, sl, #2046820352	; 0x7a000000
   1b468:	bcs	a597ec <strspn@plt+0xa56c74>
   1b46c:	andls	r4, fp, #2046820352	; 0x7a000000
   1b470:	ldmpl	r3, {r3, r9, fp, ip, pc}^
   1b474:			; <UNDEFINED> instruction: 0x46da4652
   1b478:			; <UNDEFINED> instruction: 0xf88a9307
   1b47c:	ldrbmi	r2, [r3], r0
   1b480:	eorcc	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1b484:	eorge	pc, r4, sp, asr #17
   1b488:	ldrmi	r6, [sp], #-2523	; 0xfffff625
   1b48c:	bgt	259810 <strspn@plt+0x256c98>
   1b490:			; <UNDEFINED> instruction: 0xf8df006b
   1b494:			; <UNDEFINED> instruction: 0xf04f0a08
   1b498:	ldrbtmi	r0, [ip], #3584	; 0xe00
   1b49c:	bmi	59820 <strspn@plt+0x56ca8>
   1b4a0:	tsteq	r3, ip, lsl #22
   1b4a4:			; <UNDEFINED> instruction: 0xf8df4478
   1b4a8:	ldrbtmi	r7, [ip], #-2556	; 0xfffff604
   1b4ac:	ldmibvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b4b0:			; <UNDEFINED> instruction: 0xf9b146e2
   1b4b4:	ldrbtmi	r1, [pc], #-2816	; 1b4bc <strspn@plt+0x18944>
   1b4b8:	stmdbhi	r4, {r4, r6, r7, r8, fp, sp, lr, pc}
   1b4bc:			; <UNDEFINED> instruction: 0xf8df447e
   1b4c0:	strls	r0, [r4], #-2540	; 0xfffff614
   1b4c4:	stmibmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b4c8:			; <UNDEFINED> instruction: 0xf8cd4478
   1b4cc:	ldrbtmi	ip, [ip], #-24	; 0xffffffe8
   1b4d0:	strls	r9, [r2], #-5
   1b4d4:	eoreq	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
   1b4d8:	andeq	lr, r3, #10240	; 0x2800
   1b4dc:	strcs	pc, [r0], #-2482	; 0xfffff64e
   1b4e0:			; <UNDEFINED> instruction: 0x0c01eb00
   1b4e4:	stccs	6, cr4, [r0], {20}
   1b4e8:	strmi	r9, [r2], -r4, lsl #24
   1b4ec:	ssatmi	fp, #9, lr, lsl #30
   1b4f0:			; <UNDEFINED> instruction: 0xf04f46d9
   1b4f4:			; <UNDEFINED> instruction: 0xf9340e01
   1b4f8:	strbmi	ip, [r5, #-28]!	; 0xffffffe4
   1b4fc:	stcls	0, cr13, [r2], {27}
   1b500:	ldrmi	r4, [r0], -r3, lsr #8
   1b504:	andpl	pc, r0, #2932736	; 0x2cc000
   1b508:	svcvc	0x0060f5b5
   1b50c:	movteq	lr, #23119	; 0x5a4f
   1b510:	bl	14b3b8 <strspn@plt+0x148840>
   1b514:	bl	1dbf24 <strspn@plt+0x1d93ac>
   1b518:	svclt	0x00a80103
   1b51c:	ldmibcs	r8!, {r1, r4, r7, fp, ip, sp, lr, pc}^
   1b520:	blne	59bec <strspn@plt+0x57074>
   1b524:			; <UNDEFINED> instruction: 0x0c02eb01
   1b528:	ldrmi	fp, [r0], -r8, lsr #31
   1b52c:	andsgt	pc, ip, r6, lsr r9	; <UNPREDICTABLE>
   1b530:	mvnle	r4, ip, lsr #11
   1b534:	blls	180544 <strspn@plt+0x17d9cc>
   1b538:	bls	1ac560 <strspn@plt+0x1a99e8>
   1b53c:	bleq	97970 <strspn@plt+0x94df8>
   1b540:	andscc	pc, r0, r3, lsr r9	; <UNPREDICTABLE>
   1b544:	subseq	r4, fp, sp, lsl r6
   1b548:			; <UNDEFINED> instruction: 0xf9b2441a
   1b54c:			; <UNDEFINED> instruction: 0xf6411b00
   1b550:	addsmi	r0, r1, #-268435453	; 0xf0000003
   1b554:			; <UNDEFINED> instruction: 0xf89bd002
   1b558:	ldr	r2, [fp, r0]!
   1b55c:	svceq	0x0000f1be
   1b560:			; <UNDEFINED> instruction: 0xf8dfd004
   1b564:	ldrbtmi	r2, [sl], #-2384	; 0xfffff6b0
   1b568:	stmdbhi	r4, {r1, r6, r7, r8, fp, sp, lr, pc}
   1b56c:	stmdbmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b570:			; <UNDEFINED> instruction: 0xf8df465d
   1b574:	ldrbtmi	r6, [ip], #-2376	; 0xfffff6b8
   1b578:	strtmi	r4, [r3], #-1150	; 0xfffffb82
   1b57c:	strcc	pc, [r0], #-2483	; 0xfffff64d
   1b580:	ldmib	r6, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
   1b584:	bl	12899c <strspn@plt+0x125e24>
   1b588:			; <UNDEFINED> instruction: 0xf9b30343
   1b58c:	bls	e8594 <strspn@plt+0xe5a1c>
   1b590:	svcls	0x00072000
   1b594:	bls	26cde0 <strspn@plt+0x26a268>
   1b598:	bne	fea735c8 <strspn@plt+0xfea70a50>
   1b59c:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b5a0:	stmdavc	r9!, {r0, r3, r4, r5, sp, lr}
   1b5a4:	eorvc	r4, r8, sl, ror r4
   1b5a8:			; <UNDEFINED> instruction: 0x761160d5
   1b5ac:	vpadd.i8	q1, q1, q1
   1b5b0:	ldm	pc, {r0, r1, r4, r5, sl, pc}^	; <UNPREDICTABLE>
   1b5b4:	stmibeq	pc!, {r0, r1, r4, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b5b8:			; <UNDEFINED> instruction: 0x0ee209d1
   1b5bc:	cdpeq	14, 8, cr0, cr4, cr11, {5}
   1b5c0:	bleq	fef1ef50 <strspn@plt+0xfef1c3d8>
   1b5c4:	svceq	0x00020b95
   1b5c8:	beq	fe25e374 <strspn@plt+0xfe25b7fc>
   1b5cc:	beq	81def4 <strspn@plt+0x81b37c>
   1b5d0:			; <UNDEFINED> instruction: 0x0e0a09f8
   1b5d4:	mcreq	13, 1, r0, cr14, cr13, {6}
   1b5d8:			; <UNDEFINED> instruction: 0x067c06bb
   1b5dc:	ldrbeq	r0, [r6, #1583]!	; 0x62f
   1b5e0:	strbeq	r0, [fp, #-1461]!	; 0xfffffa4b
   1b5e4:	strbeq	r0, [r1], #-1321	; 0xfffffad7
   1b5e8:	mvnseq	r0, #503316480	; 0x1e000000
   1b5ec:			; <UNDEFINED> instruction: 0x03b503d8
   1b5f0:	cmneq	pc, #1207959554	; 0x48000002
   1b5f4:			; <UNDEFINED> instruction: 0x0329034c
   1b5f8:	rsceq	r0, r3, #402653184	; 0x18000000
   1b5fc:	addseq	r0, r7, #-805306357	; 0xd000000b
   1b600:	subeq	r0, r9, #112, 4
   1b604:	mvneq	r0, ip, lsl r2
   1b608:			; <UNDEFINED> instruction: 0x01a301c9
   1b60c:	teqeq	lr, r4, ror r1
   1b610:			; <UNDEFINED> instruction: 0x076a0115
   1b614:	ldreq	r0, [sl, -r2, asr #14]
   1b618:	stcleq	6, cr0, [r8], #968	; 0x3c8
   1b61c:	ldcleq	12, cr0, [r4], {222}	; 0xde
   1b620:	ldcleq	12, cr0, [r9], #-664	; 0xfffffd68
   1b624:	ldceq	12, cr0, [r5], {71}	; 0x47
   1b628:			; <UNDEFINED> instruction: 0x0dab0be3
   1b62c:	stcleq	13, cr0, [r6, #-488]	; 0xfffffe18
   1b630:	stmiaeq	pc!, {r4, r8, sl, fp}	; <UNPREDICTABLE>
   1b634:	stmdaeq	r1!, {r3, r7, fp}^
   1b638:	ldmdaeq	r3, {r1, r3, r4, r5, fp}
   1b63c:	strbeq	r0, [lr, ip, ror #15]
   1b640:	ldmdbeq	r3, {r1, r4, r7, r8, r9, sl}^
   1b644:	ldmeq	lr!, {r0, r1, r3, r5, r8, fp}^
   1b648:	stmibeq	pc!, {r2, r3, r4, r6, r7, fp}	; <UNPREDICTABLE>
   1b64c:	adceq	r0, r3, r2, ror r9
   1b650:	adceq	r0, r3, r3, lsr #1
   1b654:	adceq	r0, r3, r3, lsr #1
   1b658:	adceq	r0, r3, r3, lsr #1
   1b65c:	ldrbvs	r2, [sl, #513]	; 0x201
   1b660:	ldrmi	fp, [r5], -sp, lsl #18
   1b664:			; <UNDEFINED> instruction: 0xf8df601a
   1b668:	ldrbtmi	r3, [fp], #-2140	; 0xfffff7a4
   1b66c:	bcs	366dc <strspn@plt+0x33b64>
   1b670:			; <UNDEFINED> instruction: 0xf8dfd034
   1b674:	ldrbtmi	r3, [fp], #-2132	; 0xfffff7ac
   1b678:	bcs	36ee8 <strspn@plt+0x34370>
   1b67c:	mvnslt	sp, r5, lsr r0
   1b680:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b684:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b688:	eoreq	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1b68c:			; <UNDEFINED> instruction: 0xf8dfb1b8
   1b690:	stmdbvs	r2, {r6, fp, ip, sp}
   1b694:	ubfxne	pc, pc, #17, #17
   1b698:			; <UNDEFINED> instruction: 0xf8d0447b
   1b69c:	bicsvs	fp, sl, #8
   1b6a0:	stmdbls	r8, {r1, r3, r9, sl, lr}
   1b6a4:			; <UNDEFINED> instruction: 0xf8c36800
   1b6a8:	stmpl	sl, {r2, r3, ip, sp, pc}
   1b6ac:			; <UNDEFINED> instruction: 0xf8c26418
   1b6b0:			; <UNDEFINED> instruction: 0xf89bb000
   1b6b4:	andls	sl, r3, #0
   1b6b8:	andsge	pc, r8, r3, lsl #17
   1b6bc:			; <UNDEFINED> instruction: 0xf7ffe6ce
   1b6c0:			; <UNDEFINED> instruction: 0xf8dff93f
   1b6c4:	vst2.8	{d19-d20}, [pc :64], r0
   1b6c8:	ldrbtmi	r4, [fp], #-384	; 0xfffffe80
   1b6cc:	ldmib	r3, {r3, r4, sl, fp, sp, lr}^
   1b6d0:			; <UNDEFINED> instruction: 0xf7ff4601
   1b6d4:			; <UNDEFINED> instruction: 0xf844fa13
   1b6d8:	ldrb	r0, [r8, r6, lsr #32]
   1b6dc:	ubfxcs	pc, pc, #17, #25
   1b6e0:	stmpl	sl, {r3, r8, fp, ip, pc}
   1b6e4:	ldrvs	r6, [sl], #-2066	; 0xfffff7ee
   1b6e8:			; <UNDEFINED> instruction: 0xf8dfe7c3
   1b6ec:	stmdbls	r8, {r4, r5, r6, r7, r8, r9, sl, sp}
   1b6f0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1b6f4:	stccs	6, cr6, [r0], {26}
   1b6f8:	strb	sp, [r0, r2, asr #3]!
   1b6fc:	ubfxvs	pc, pc, #17, #1
   1b700:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1b704:	vqdmulh.s<illegal width 8>	d2, d2, d2
   1b708:	sfmls	f0, 1, [r8], {189}	; 0xbd
   1b70c:	andmi	pc, sl, #64, 4
   1b710:			; <UNDEFINED> instruction: 0x37d0f8df
   1b714:			; <UNDEFINED> instruction: 0x07d0f8df
   1b718:			; <UNDEFINED> instruction: 0x17d0f8df
   1b71c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1b720:			; <UNDEFINED> instruction: 0xf6004479
   1b724:	blvs	7678bc <strspn@plt+0x764d44>
   1b728:			; <UNDEFINED> instruction: 0xf7e6462b
   1b72c:	ldclvs	15, cr14, [r4], #-376	; 0xfffffe88
   1b730:			; <UNDEFINED> instruction: 0xf0012c00
   1b734:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r8, r9, sl, pc}^
   1b738:			; <UNDEFINED> instruction: 0xf0012b00
   1b73c:	ldmvs	r2!, {r1, r4, r5, r6, r8, r9, sl, pc}
   1b740:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1b744:			; <UNDEFINED> instruction: 0xf0012800
   1b748:			; <UNDEFINED> instruction: 0xf896876c
   1b74c:	blcs	278b4 <strspn@plt+0x24d3c>
   1b750:	ldrbhi	pc, [ip, r1]!	; <UNPREDICTABLE>
   1b754:			; <UNDEFINED> instruction: 0x7798f8df
   1b758:			; <UNDEFINED> instruction: 0xf958f7ff
   1b75c:	ldrbtmi	r2, [pc], #-788	; 1b764 <strspn@plt+0x18bec>
   1b760:	blx	f6b52 <strspn@plt+0xf3fda>
   1b764:	blcc	52437c <strspn@plt+0x521804>
   1b768:	mcrcs	8, 0, r6, cr0, cr14, {4}
   1b76c:	ldrhi	pc, [r6, r1]!
   1b770:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
   1b774:	ldmdavs	r0!, {r0, r1, r2, r3, sp, lr, pc}^
   1b778:			; <UNDEFINED> instruction: 0xffeef7fd
   1b77c:			; <UNDEFINED> instruction: 0xf7e64630
   1b780:	ldclvs	15, cr14, [r9], #184	; 0xb8
   1b784:	tstcs	r4, #124, 24	; 0x7c00
   1b788:	movwne	pc, #19203	; 0x4b03	; <UNPREDICTABLE>
   1b78c:	ldmvs	lr, {r2, r4, r8, r9, fp, ip, sp}
   1b790:			; <UNDEFINED> instruction: 0xf0012e00
   1b794:	ldmdavs	r4!, {r1, r5, r7, r8, r9, sl, pc}
   1b798:	ldmdavs	r0!, {r1, r6, r9, sl, lr}^
   1b79c:	addsvs	r2, ip, r0, lsl #2
   1b7a0:			; <UNDEFINED> instruction: 0xf8ccf7ea
   1b7a4:	stmdacs	r0, {r2, r9, sl, lr}
   1b7a8:	bls	24fb44 <strspn@plt+0x24cfcc>
   1b7ac:			; <UNDEFINED> instruction: 0x3744f8df
   1b7b0:	ldmdavs	r8!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
   1b7b4:			; <UNDEFINED> instruction: 0xffd0f7fd
   1b7b8:	stmdbls	r8, {r1, r4, r5, r6, fp, sp, lr}
   1b7bc:			; <UNDEFINED> instruction: 0xf8df4620
   1b7c0:	eorsvs	r3, sl, r8, lsr r7
   1b7c4:	stmiapl	fp, {r0, r9, sp}^
   1b7c8:	orrmi	pc, r0, pc, asr #8
   1b7cc:			; <UNDEFINED> instruction: 0xf7ff601a
   1b7d0:			; <UNDEFINED> instruction: 0xf7fff995
   1b7d4:	ldrtmi	pc, [r0], -r3, ror #17	; <UNPREDICTABLE>
   1b7d8:	svc	0x0000f7e6
   1b7dc:	svclt	0x009df001
   1b7e0:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1b7e4:	bls	107e10 <strspn@plt+0x105298>
   1b7e8:			; <UNDEFINED> instruction: 0x3710f8df
   1b7ec:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1b7f0:	ldmvs	r8, {r1, r3, sl, lr}
   1b7f4:			; <UNDEFINED> instruction: 0xf8126859
   1b7f8:			; <UNDEFINED> instruction: 0xf8513c01
   1b7fc:			; <UNDEFINED> instruction: 0xf1a32020
   1b800:	blx	fecdc430 <strspn@plt+0xfecd98b8>
   1b804:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1b808:			; <UNDEFINED> instruction: 0xf8df61d3
   1b80c:	ldrbtmi	r3, [fp], #-1780	; 0xfffff90c
   1b810:	tstlt	fp, fp, lsl r8
   1b814:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1b818:			; <UNDEFINED> instruction: 0x47984478
   1b81c:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   1b820:	addvc	pc, lr, #1325400064	; 0x4f000000
   1b824:	ldrmi	r9, [r0], -r8, lsl #18
   1b828:	andsvs	r5, sl, fp, asr #17
   1b82c:	pop	{r0, r2, r3, ip, sp, pc}
   1b830:	blls	1ff7f8 <strspn@plt+0x1fcc80>
   1b834:	blls	f58a4 <strspn@plt+0xf2d2c>
   1b838:	cmnlt	sl, r8, lsl r8
   1b83c:			; <UNDEFINED> instruction: 0x36ccf8df
   1b840:	ldrbtmi	r4, [fp], #-1026	; 0xfffffbfe
   1b844:	stccs	8, cr15, [r1], {18}
   1b848:	strne	lr, [r1], #-2515	; 0xfffff62d
   1b84c:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
   1b850:			; <UNDEFINED> instruction: 0xf383fab3
   1b854:	eorcs	pc, r4, r1, asr r8	; <UNPREDICTABLE>
   1b858:	bicsvs	r0, r3, fp, asr r9
   1b85c:			; <UNDEFINED> instruction: 0xf838f003
   1b860:			; <UNDEFINED> instruction: 0xf0012800
   1b864:	blls	1fd208 <strspn@plt+0x1fa690>
   1b868:	ldmdavs	r9, {r9, sp}
   1b86c:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1b870:	ldc2	0, cr15, [r2, #-8]
   1b874:			; <UNDEFINED> instruction: 0xf0012800
   1b878:			; <UNDEFINED> instruction: 0xf8df822f
   1b87c:	ldrbtmi	r3, [fp], #-1684	; 0xfffff96c
   1b880:	tstlt	fp, fp, lsl r8
   1b884:	pkhtbeq	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   1b888:			; <UNDEFINED> instruction: 0x47984478
   1b88c:			; <UNDEFINED> instruction: 0x3678f8df
   1b890:	addvc	pc, r2, #1325400064	; 0x4f000000
   1b894:	ldrmi	r9, [r0], -r8, lsl #18
   1b898:	andsvs	r5, sl, fp, asr #17
   1b89c:	blls	2157bc <strspn@plt+0x212c44>
   1b8a0:	blls	f5910 <strspn@plt+0xf2d98>
   1b8a4:	cmnlt	sl, r8, lsl r8
   1b8a8:			; <UNDEFINED> instruction: 0x366cf8df
   1b8ac:	ldrbtmi	r4, [fp], #-1026	; 0xfffffbfe
   1b8b0:	stccs	8, cr15, [r1], {18}
   1b8b4:	strne	lr, [r1], #-2515	; 0xfffff62d
   1b8b8:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
   1b8bc:			; <UNDEFINED> instruction: 0xf383fab3
   1b8c0:	eorcs	pc, r4, r1, asr r8	; <UNPREDICTABLE>
   1b8c4:	bicsvs	r0, r3, fp, asr r9
   1b8c8:			; <UNDEFINED> instruction: 0xf802f003
   1b8cc:			; <UNDEFINED> instruction: 0xf0012800
   1b8d0:	blls	1fd168 <strspn@plt+0x1fa5f0>
   1b8d4:	ldmdavs	r9, {r9, sp}
   1b8d8:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1b8dc:	ldc2l	0, cr15, [ip], {2}
   1b8e0:			; <UNDEFINED> instruction: 0xf0012800
   1b8e4:			; <UNDEFINED> instruction: 0xf8df81f9
   1b8e8:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
   1b8ec:	blcs	35960 <strspn@plt+0x32de8>
   1b8f0:			; <UNDEFINED> instruction: 0xf8dfd0cc
   1b8f4:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   1b8f8:	bfi	r4, r8, (invalid: 15:7)
   1b8fc:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1b900:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1b904:			; <UNDEFINED> instruction: 0xf8dfb179
   1b908:	stmdane	r2, {r2, r3, r4, r9, sl, ip, sp}^
   1b90c:			; <UNDEFINED> instruction: 0xf812447b
   1b910:	ldmib	r3, {r0, sl, fp, sp}^
   1b914:			; <UNDEFINED> instruction: 0xf1a24501
   1b918:	blx	fecdc548 <strspn@plt+0xfecd99d0>
   1b91c:			; <UNDEFINED> instruction: 0xf854f383
   1b920:	ldmdbeq	fp, {r0, r2, r5, sp}^
   1b924:	andcs	r6, r0, #-1073741772	; 0xc0000034
   1b928:	ldc2	0, cr15, [r6], #8
   1b92c:			; <UNDEFINED> instruction: 0xf0012800
   1b930:			; <UNDEFINED> instruction: 0xf8df81d3
   1b934:	ldrbtmi	r3, [fp], #-1524	; 0xfffffa0c
   1b938:	blcs	359ac <strspn@plt+0x32e34>
   1b93c:			; <UNDEFINED> instruction: 0xf8dfd0a6
   1b940:	ldrbtmi	r0, [r8], #-1516	; 0xfffffa14
   1b944:			; <UNDEFINED> instruction: 0xe7a14798
   1b948:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1b94c:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1b950:			; <UNDEFINED> instruction: 0xf8dfb179
   1b954:	stmdane	r2, {r2, r3, r4, r6, r7, r8, sl, ip, sp}^
   1b958:			; <UNDEFINED> instruction: 0xf812447b
   1b95c:	ldmib	r3, {r0, sl, fp, sp}^
   1b960:			; <UNDEFINED> instruction: 0xf1a24501
   1b964:	blx	fecdc594 <strspn@plt+0xfecd9a1c>
   1b968:			; <UNDEFINED> instruction: 0xf854f383
   1b96c:	ldmdbeq	fp, {r0, r2, r5, sp}^
   1b970:	andcs	r6, r0, #-1073741772	; 0xc0000034
   1b974:	ldc2	0, cr15, [r0], {2}
   1b978:			; <UNDEFINED> instruction: 0xf0012800
   1b97c:			; <UNDEFINED> instruction: 0xf8df81ad
   1b980:	ldrbtmi	r3, [fp], #-1460	; 0xfffffa4c
   1b984:	blcs	359f8 <strspn@plt+0x32e80>
   1b988:			; <UNDEFINED> instruction: 0xf8dfd080
   1b98c:	ldrbtmi	r0, [r8], #-1452	; 0xfffffa54
   1b990:			; <UNDEFINED> instruction: 0xe77b4798
   1b994:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1b998:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1b99c:			; <UNDEFINED> instruction: 0xf8dfb179
   1b9a0:	stmdane	r2, {r2, r3, r4, r7, r8, sl, ip, sp}^
   1b9a4:			; <UNDEFINED> instruction: 0xf812447b
   1b9a8:	ldmib	r3, {r0, sl, fp, sp}^
   1b9ac:			; <UNDEFINED> instruction: 0xf1a24501
   1b9b0:	blx	fecdc5e0 <strspn@plt+0xfecd9a68>
   1b9b4:			; <UNDEFINED> instruction: 0xf854f383
   1b9b8:	ldmdbeq	fp, {r0, r2, r5, sp}^
   1b9bc:	andcs	r6, r0, #-1073741772	; 0xc0000034
   1b9c0:	stc2l	0, cr15, [sl], #-8
   1b9c4:			; <UNDEFINED> instruction: 0xf0012800
   1b9c8:			; <UNDEFINED> instruction: 0xf8df8187
   1b9cc:	ldrbtmi	r3, [fp], #-1396	; 0xfffffa8c
   1b9d0:	tstlt	fp, fp, lsl r8
   1b9d4:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1b9d8:			; <UNDEFINED> instruction: 0x47984478
   1b9dc:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   1b9e0:	addvc	pc, r3, #1325400064	; 0x4f000000
   1b9e4:	ldrmi	r9, [r0], -r8, lsl #18
   1b9e8:	andsvs	r5, sl, fp, asr #17
   1b9ec:	blls	21566c <strspn@plt+0x212af4>
   1b9f0:	blls	f5a5c <strspn@plt+0xf2ee4>
   1b9f4:	cmnlt	r9, r8, lsl r8
   1b9f8:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1b9fc:	ldrbtmi	r1, [fp], #-2114	; 0xfffff7be
   1ba00:	stccs	8, cr15, [r1], {18}
   1ba04:	strmi	lr, [r1, #-2515]	; 0xfffff62d
   1ba08:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
   1ba0c:			; <UNDEFINED> instruction: 0xf383fab3
   1ba10:	eorcs	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1ba14:	bicsvs	r0, r3, fp, asr r9
   1ba18:			; <UNDEFINED> instruction: 0xf0022200
   1ba1c:	stmdacs	r0, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   1ba20:	cmphi	sl, r1	; <UNPREDICTABLE>
   1ba24:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   1ba28:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ba2c:			; <UNDEFINED> instruction: 0xf8dfb11b
   1ba30:	ldrbtmi	r0, [r8], #-1312	; 0xfffffae0
   1ba34:			; <UNDEFINED> instruction: 0xf8df4798
   1ba38:	vqshl.s8	<illegal reg q9.5>, q0, q8
   1ba3c:	stmdbls	r8, {r0, r2, r9, ip}
   1ba40:	stmiapl	fp, {r4, r9, sl, lr}^
   1ba44:	usat	r6, #17, sl
   1ba48:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ba4c:	bls	108078 <strspn@plt+0x105500>
   1ba50:	strcc	pc, [r0, #-2271]	; 0xfffff721
   1ba54:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1ba58:	ldmvs	r8, {r1, r3, sl, lr}
   1ba5c:			; <UNDEFINED> instruction: 0xf8126859
   1ba60:			; <UNDEFINED> instruction: 0xf8513c01
   1ba64:			; <UNDEFINED> instruction: 0xf1a32020
   1ba68:	blx	fecdc698 <strspn@plt+0xfecd9b20>
   1ba6c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ba70:			; <UNDEFINED> instruction: 0xf8df61d3
   1ba74:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
   1ba78:	tstlt	fp, fp, lsl r8
   1ba7c:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1ba80:			; <UNDEFINED> instruction: 0x47984478
   1ba84:	strcc	pc, [r0], #2271	; 0x8df
   1ba88:	addsvc	pc, r1, #1325400064	; 0x4f000000
   1ba8c:	ldrmi	r9, [r0], -r8, lsl #18
   1ba90:	andsvs	r5, sl, fp, asr #17
   1ba94:	blls	2155c4 <strspn@plt+0x212a4c>
   1ba98:	orrlt	r6, r9, r9, lsl r8
   1ba9c:			; <UNDEFINED> instruction: 0xf8df9a03
   1baa0:	ldmdavs	r2, {r6, r7, sl, ip, sp}
   1baa4:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1baa8:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1baac:	stccc	8, cr15, [r1], {18}
   1bab0:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bab4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bab8:			; <UNDEFINED> instruction: 0xf383fab3
   1babc:	bicsvs	r0, r3, fp, asr r9
   1bac0:	strtcc	pc, [r0], #2271	; 0x8df
   1bac4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bac8:			; <UNDEFINED> instruction: 0xf8dfb11b
   1bacc:	ldrbtmi	r0, [r8], #-1180	; 0xfffffb64
   1bad0:			; <UNDEFINED> instruction: 0xf8df4798
   1bad4:	vqshl.s8	d19, d20, d0
   1bad8:	stmdbls	r8, {r0, r1, r3, r4, r9, ip}
   1badc:	stmiapl	fp, {r4, r9, sl, lr}^
   1bae0:	ssat	r6, #4, sl
   1bae4:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bae8:	bls	108114 <strspn@plt+0x10559c>
   1baec:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1baf0:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1baf4:	ldmvs	r8, {r1, r3, sl, lr}
   1baf8:			; <UNDEFINED> instruction: 0xf8126859
   1bafc:			; <UNDEFINED> instruction: 0xf8513c01
   1bb00:			; <UNDEFINED> instruction: 0xf1a32020
   1bb04:	blx	fecdc734 <strspn@plt+0xfecd9bbc>
   1bb08:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bb0c:			; <UNDEFINED> instruction: 0xf8df61d3
   1bb10:	ldrbtmi	r3, [fp], #-1120	; 0xfffffba0
   1bb14:	tstlt	fp, fp, lsl r8
   1bb18:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bb1c:			; <UNDEFINED> instruction: 0x47984478
   1bb20:			; <UNDEFINED> instruction: 0xf44f4bf9
   1bb24:	stmdbls	r8, {r0, r2, r3, r7, r9, ip, sp, lr}
   1bb28:	stmiapl	fp, {r4, r9, sl, lr}^
   1bb2c:			; <UNDEFINED> instruction: 0xe67d601a
   1bb30:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bb34:	bls	108160 <strspn@plt+0x1055e8>
   1bb38:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bb3c:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1bb40:	ldmvs	r8, {r1, r3, sl, lr}
   1bb44:			; <UNDEFINED> instruction: 0xf8126859
   1bb48:			; <UNDEFINED> instruction: 0xf8513c01
   1bb4c:			; <UNDEFINED> instruction: 0xf1a32020
   1bb50:	blx	fecdc780 <strspn@plt+0xfecd9c08>
   1bb54:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bb58:			; <UNDEFINED> instruction: 0xf8df61d3
   1bb5c:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   1bb60:	tstlt	fp, fp, lsl r8
   1bb64:	ldreq	pc, [r8], #-2271	; 0xfffff721
   1bb68:			; <UNDEFINED> instruction: 0x47984478
   1bb6c:	vqdmulh.s<illegal width 8>	q10, q8, q11
   1bb70:	stmdbls	r8, {r0, r3, r4, r9, ip}
   1bb74:	stmiapl	fp, {r4, r9, sl, lr}^
   1bb78:			; <UNDEFINED> instruction: 0xe657601a
   1bb7c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bb80:	bls	10818c <strspn@plt+0x105614>
   1bb84:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}
   1bb88:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1bb8c:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1bb90:	stccc	8, cr15, [r1], {18}
   1bb94:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bb98:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bb9c:			; <UNDEFINED> instruction: 0xf383fab3
   1bba0:	bicsvs	r0, r3, fp, asr r9
   1bba4:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
   1bba8:	tstlt	r3, fp, lsl r8
   1bbac:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
   1bbb0:	blmi	ff56da18 <strspn@plt+0xff56aea0>
   1bbb4:	addvc	pc, ip, #1325400064	; 0x4f000000
   1bbb8:	ldrmi	r9, [r0], -r8, lsl #18
   1bbbc:	andsvs	r5, sl, fp, asr #17
   1bbc0:	blls	215498 <strspn@plt+0x212920>
   1bbc4:	orrlt	r6, r1, r9, lsl r8
   1bbc8:	blmi	ffc823dc <strspn@plt+0xffc7f864>
   1bbcc:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1bbd0:	ldmvs	r8, {r1, r3, sl, lr}
   1bbd4:			; <UNDEFINED> instruction: 0xf8126859
   1bbd8:			; <UNDEFINED> instruction: 0xf8513c01
   1bbdc:			; <UNDEFINED> instruction: 0xf1a32020
   1bbe0:	blx	fecdc810 <strspn@plt+0xfecd9c98>
   1bbe4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bbe8:	blmi	ffab433c <strspn@plt+0xffab17c4>
   1bbec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bbf0:	stmiami	r9!, {r0, r1, r4, r8, ip, sp, pc}^
   1bbf4:			; <UNDEFINED> instruction: 0x47984478
   1bbf8:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q1.5>
   1bbfc:	stmdbls	r8, {r0, r2, r4, r9, ip}
   1bc00:	stmiapl	fp, {r4, r9, sl, lr}^
   1bc04:			; <UNDEFINED> instruction: 0xe611601a
   1bc08:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bc0c:	bls	108218 <strspn@plt+0x1056a0>
   1bc10:	ldmdavs	r2, {r1, r5, r6, r7, r8, r9, fp, lr}
   1bc14:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1bc18:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1bc1c:	stccc	8, cr15, [r1], {18}
   1bc20:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bc24:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bc28:			; <UNDEFINED> instruction: 0xf383fab3
   1bc2c:	bicsvs	r0, r3, fp, asr r9
   1bc30:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
   1bc34:	tstlt	r3, fp, lsl r8
   1bc38:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
   1bc3c:	blmi	fecadaa4 <strspn@plt+0xfecaaf2c>
   1bc40:	addvc	pc, sl, #1325400064	; 0x4f000000
   1bc44:	ldrmi	r9, [r0], -r8, lsl #18
   1bc48:	andsvs	r5, sl, fp, asr #17
   1bc4c:	blls	21540c <strspn@plt+0x212894>
   1bc50:	orrlt	r6, r1, r9, lsl r8
   1bc54:	blmi	ff542468 <strspn@plt+0xff53f8f0>
   1bc58:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1bc5c:	ldmvs	r8, {r1, r3, sl, lr}
   1bc60:			; <UNDEFINED> instruction: 0xf8126859
   1bc64:			; <UNDEFINED> instruction: 0xf8513c01
   1bc68:			; <UNDEFINED> instruction: 0xf1a32020
   1bc6c:	blx	fecdc89c <strspn@plt+0xfecd9d24>
   1bc70:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bc74:	blmi	ff3743c8 <strspn@plt+0xff371850>
   1bc78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bc7c:	stmiami	ip, {r0, r1, r4, r8, ip, sp, pc}^
   1bc80:			; <UNDEFINED> instruction: 0x47984478
   1bc84:	vqdmulh.s<illegal width 8>	d20, d16, d16
   1bc88:	stmdbls	r8, {r0, r1, r2, r4, r9, ip}
   1bc8c:	stmiapl	fp, {r4, r9, sl, lr}^
   1bc90:	strb	r6, [fp, #26]
   1bc94:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bc98:	bls	1082a4 <strspn@plt+0x10572c>
   1bc9c:	ldmdavs	r2, {r0, r2, r6, r7, r8, r9, fp, lr}
   1bca0:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1bca4:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1bca8:	stccc	8, cr15, [r1], {18}
   1bcac:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bcb0:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bcb4:			; <UNDEFINED> instruction: 0xf383fab3
   1bcb8:	bicsvs	r0, r3, fp, asr r9
   1bcbc:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
   1bcc0:	tstlt	r3, fp, lsl r8
   1bcc4:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
   1bcc8:	blmi	fe3edb30 <strspn@plt+0xfe3eafb8>
   1bccc:	addvc	pc, fp, #1325400064	; 0x4f000000
   1bcd0:	ldrmi	r9, [r0], -r8, lsl #18
   1bcd4:	andsvs	r5, sl, fp, asr #17
   1bcd8:	blls	215380 <strspn@plt+0x212808>
   1bcdc:	orrlt	r6, r1, r9, lsl r8
   1bce0:	blmi	fee024f4 <strspn@plt+0xfedff97c>
   1bce4:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1bce8:	ldmvs	r8, {r1, r3, sl, lr}
   1bcec:			; <UNDEFINED> instruction: 0xf8126859
   1bcf0:			; <UNDEFINED> instruction: 0xf8513c01
   1bcf4:			; <UNDEFINED> instruction: 0xf1a32020
   1bcf8:	blx	fecdc928 <strspn@plt+0xfecd9db0>
   1bcfc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bd00:	blmi	fec34454 <strspn@plt+0xfec318dc>
   1bd04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bd08:	stmiami	pc!, {r0, r1, r4, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1bd0c:			; <UNDEFINED> instruction: 0x47984478
   1bd10:	vpadd.i8	q10, q0, <illegal reg q14.5>
   1bd14:	stmdbls	r8, {r0, r1, r4, r9, ip}
   1bd18:	stmiapl	fp, {r4, r9, sl, lr}^
   1bd1c:	str	r6, [r5, #26]
   1bd20:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bd24:	bls	108330 <strspn@plt+0x1057b8>
   1bd28:	ldmdavs	r2, {r3, r5, r7, r8, r9, fp, lr}
   1bd2c:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1bd30:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1bd34:	stccc	8, cr15, [r1], {18}
   1bd38:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bd3c:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bd40:			; <UNDEFINED> instruction: 0xf383fab3
   1bd44:	bicsvs	r0, r3, fp, asr r9
   1bd48:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
   1bd4c:	tstlt	r3, fp, lsl r8
   1bd50:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
   1bd54:	blmi	1b2dbbc <strspn@plt+0x1b2b044>
   1bd58:	addvc	pc, r9, #1325400064	; 0x4f000000
   1bd5c:	ldrmi	r9, [r0], -r8, lsl #18
   1bd60:	andsvs	r5, sl, fp, asr #17
   1bd64:	blls	2152f4 <strspn@plt+0x21277c>
   1bd68:	orrlt	r6, r1, r9, lsl r8
   1bd6c:	blmi	fe6c2580 <strspn@plt+0xfe6bfa08>
   1bd70:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1bd74:	ldmvs	r8, {r1, r3, sl, lr}
   1bd78:			; <UNDEFINED> instruction: 0xf8126859
   1bd7c:			; <UNDEFINED> instruction: 0xf8513c01
   1bd80:			; <UNDEFINED> instruction: 0xf1a32020
   1bd84:	blx	fecdc9b4 <strspn@plt+0xfecd9e3c>
   1bd88:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bd8c:	blmi	fe4f44e0 <strspn@plt+0xfe4f1968>
   1bd90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bd94:	ldmmi	r2, {r0, r1, r4, r8, ip, sp, pc}
   1bd98:			; <UNDEFINED> instruction: 0x47984478
   1bd9c:	vpadd.i8	q10, q0, q5
   1bda0:	stmdbls	r8, {r0, r4, r9, ip}
   1bda4:	stmiapl	fp, {r4, r9, sl, lr}^
   1bda8:	ldr	r6, [pc, #-26]!	; 1bd96 <strspn@plt+0x1921e>
   1bdac:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bdb0:	bls	1083bc <strspn@plt+0x105844>
   1bdb4:	ldmdavs	r2, {r0, r1, r3, r7, r8, r9, fp, lr}
   1bdb8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1bdbc:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1bdc0:	stccc	8, cr15, [r1], {18}
   1bdc4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1bdc8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1bdcc:			; <UNDEFINED> instruction: 0xf383fab3
   1bdd0:	bicsvs	r0, r3, fp, asr r9
   1bdd4:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   1bdd8:	tstlt	r3, fp, lsl r8
   1bddc:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
   1bde0:	blmi	126dc48 <strspn@plt+0x126b0d0>
   1bde4:	addvc	pc, r8, #1325400064	; 0x4f000000
   1bde8:	ldrmi	r9, [r0], -r8, lsl #18
   1bdec:	andsvs	r5, sl, fp, asr #17
   1bdf0:	blls	215268 <strspn@plt+0x2126f0>
   1bdf4:	orrlt	r6, r1, r9, lsl r8
   1bdf8:	blmi	1f8260c <strspn@plt+0x1f7fa94>
   1bdfc:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1be00:	ldmvs	r8, {r1, r3, sl, lr}
   1be04:			; <UNDEFINED> instruction: 0xf8126859
   1be08:			; <UNDEFINED> instruction: 0xf8513c01
   1be0c:			; <UNDEFINED> instruction: 0xf1a32020
   1be10:	blx	fecdca40 <strspn@plt+0xfecd9ec8>
   1be14:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1be18:	blmi	1db456c <strspn@plt+0x1db19f4>
   1be1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1be20:	ldmdami	r5!, {r0, r1, r4, r8, ip, sp, pc}^
   1be24:			; <UNDEFINED> instruction: 0x47984478
   1be28:	vpadd.i8	d20, d0, d23
   1be2c:	stmdbls	r8, {r0, r1, r2, r3, r9, ip}
   1be30:	stmiapl	fp, {r4, r9, sl, lr}^
   1be34:	ldrbt	r6, [r9], #26
   1be38:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1be3c:	bls	108448 <strspn@plt+0x1058d0>
   1be40:	ldmdavs	r2, {r1, r2, r3, r5, r6, r8, r9, fp, lr}
   1be44:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1be48:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1be4c:	stccc	8, cr15, [r1], {18}
   1be50:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1be54:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1be58:			; <UNDEFINED> instruction: 0xf383fab3
   1be5c:	bicsvs	r0, r3, fp, asr r9
   1be60:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
   1be64:	tstlt	r3, fp, lsl r8
   1be68:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   1be6c:	blmi	9adcd4 <strspn@plt+0x9ab15c>
   1be70:	addvc	pc, r7, #1325400064	; 0x4f000000
   1be74:	ldrmi	r9, [r0], -r8, lsl #18
   1be78:	andsvs	r5, sl, fp, asr #17
   1be7c:	svclt	0x0000e4d6
   1be80:	ldrdeq	r3, [r2], -lr
   1be84:	ldrdeq	r2, [r2], -r4
   1be88:	andeq	r0, r0, ip, ror r2
   1be8c:			; <UNDEFINED> instruction: 0x00023eb0
   1be90:	andeq	r0, r0, ip, lsl #5
   1be94:	andeq	r3, r2, r8, lsr #29
   1be98:	andeq	sl, r0, sl, ror #9
   1be9c:	andeq	r3, r2, r0, ror lr
   1bea0:	andeq	ip, r0, lr, asr #2
   1bea4:	andeq	sl, r0, lr, asr #9
   1bea8:	andeq	ip, r0, ip, lsr r1
   1beac:	andeq	pc, r0, r4, asr #4
   1beb0:	andeq	fp, r0, lr, lsr #11
   1beb4:	andeq	r3, r2, lr, lsr #27
   1beb8:	andeq	sl, r0, lr, lsl #8
   1bebc:	muleq	r2, ip, sp
   1bec0:	andeq	r3, r2, r0, ror sp
   1bec4:	andeq	r3, r2, sl, lsr #25
   1bec8:	muleq	r2, lr, ip
   1becc:	muleq	r2, r0, ip
   1bed0:	andeq	r3, r2, ip, ror ip
   1bed4:	andeq	r3, r2, sl, asr #24
   1bed8:	muleq	r0, ip, r2
   1bedc:			; <UNDEFINED> instruction: 0x000002bc
   1bee0:	andeq	r3, r2, r4, lsl ip
   1bee4:	andeq	r0, r0, r8, asr #4
   1bee8:	andeq	fp, r0, lr, asr r3
   1beec:	andeq	r9, r0, ip, lsl #27
   1bef0:			; <UNDEFINED> instruction: 0x00023bb6
   1bef4:	andeq	r0, r0, r0, lsr r2
   1bef8:	andeq	r0, r0, r8, asr #5
   1befc:	andeq	r3, r2, r6, lsr #22
   1bf00:			; <UNDEFINED> instruction: 0x000238ba
   1bf04:	andeq	r9, r0, r0, ror #30
   1bf08:			; <UNDEFINED> instruction: 0x000002b8
   1bf0c:	ldrdeq	r3, [r2], -r2
   1bf10:	andeq	r3, r2, sl, asr #16
   1bf14:	andeq	r9, r0, r4, ror #29
   1bf18:	andeq	r3, r2, r6, ror #20
   1bf1c:	ldrdeq	r3, [r2], -lr
   1bf20:	andeq	r9, r0, r6, ror lr
   1bf24:	andeq	r3, r2, r8, lsl #20
   1bf28:	muleq	r2, r2, r7
   1bf2c:	andeq	r9, r0, sl, lsr #28
   1bf30:			; <UNDEFINED> instruction: 0x000239bc
   1bf34:	andeq	r3, r2, r6, asr #14
   1bf38:	ldrdeq	r9, [r0], -lr
   1bf3c:	andeq	r3, r2, r0, ror r9
   1bf40:	strdeq	r3, [r2], -sl
   1bf44:	andeq	r9, r0, r4, lsl ip
   1bf48:	andeq	r3, r2, r6, lsl r9
   1bf4c:	andeq	r3, r2, r0, lsr #13
   1bf50:	andeq	r9, r0, r6, asr #23
   1bf54:			; <UNDEFINED> instruction: 0x000238be
   1bf58:	andeq	r3, r2, r2, asr r6
   1bf5c:	andeq	r9, r0, r4, ror #22
   1bf60:	andeq	r3, r2, r0, ror r8
   1bf64:	andeq	r3, r2, r4, lsl #12
   1bf68:	muleq	r0, r2, ip
   1bf6c:	andeq	r3, r2, r2, lsr #16
   1bf70:			; <UNDEFINED> instruction: 0x000235b6
   1bf74:	andeq	r9, r0, ip, lsr ip
   1bf78:	ldrdeq	r3, [r2], -r6
   1bf7c:	andeq	r3, r2, sl, ror #10
   1bf80:	andeq	r9, r0, r8, ror #23
   1bf84:	andeq	r3, r2, ip, lsl #15
   1bf88:	andeq	r3, r2, r2, lsr #10
   1bf8c:	muleq	r0, sl, fp
   1bf90:	andeq	r3, r2, r6, asr #14
   1bf94:	ldrdeq	r3, [r2], -ip
   1bf98:	andeq	r9, r0, r4, asr #22
   1bf9c:	andeq	r3, r2, r0, lsl #14
   1bfa0:	muleq	r2, r6, r4
   1bfa4:	strdeq	r9, [r0], -r2
   1bfa8:			; <UNDEFINED> instruction: 0x000236ba
   1bfac:	andeq	r3, r2, r0, asr r4
   1bfb0:	muleq	r0, ip, sl
   1bfb4:	andeq	r3, r2, r4, ror r6
   1bfb8:	andeq	r3, r2, sl, lsl #8
   1bfbc:	andeq	r9, r0, sl, asr #20
   1bfc0:	andeq	r3, r2, lr, lsr #12
   1bfc4:	andeq	r3, r2, r4, asr #7
   1bfc8:	strdeq	r9, [r0], -r8
   1bfcc:	andeq	r3, r2, r8, ror #11
   1bfd0:	andeq	r3, r2, lr, ror r3
   1bfd4:	andeq	r9, r0, sl, lsr #19
   1bfd8:	andeq	r3, r2, r2, lsr #11
   1bfdc:	andeq	r3, r2, r8, lsr r3
   1bfe0:	andeq	r9, r0, ip, asr r9
   1bfe4:	andeq	r3, r2, ip, asr r5
   1bfe8:	strdeq	r3, [r2], -r2
   1bfec:	andeq	r9, r0, lr, lsl #18
   1bff0:	andeq	r3, r2, r6, lsl r5
   1bff4:	andeq	r3, r2, ip, lsr #5
   1bff8:	andeq	r9, r0, r0, asr #17
   1bffc:	ldrdeq	r3, [r2], -r0
   1c000:	andeq	r3, r2, r6, ror #4
   1c004:	andeq	r9, r0, lr, ror #16
   1c008:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c00c:	bls	108638 <strspn@plt+0x105ac0>
   1c010:	bcc	ffa5a394 <strspn@plt+0xffa5781c>
   1c014:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c018:	ldmvs	r8, {r1, r3, sl, lr}
   1c01c:			; <UNDEFINED> instruction: 0xf8126859
   1c020:			; <UNDEFINED> instruction: 0xf8513c01
   1c024:			; <UNDEFINED> instruction: 0xf1a32020
   1c028:	blx	fecdcc58 <strspn@plt+0xfecda0e0>
   1c02c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c030:			; <UNDEFINED> instruction: 0xf8df61d3
   1c034:	ldrbtmi	r3, [fp], #-2764	; 0xfffff534
   1c038:	mlscc	r8, r3, r8, pc	; <UNPREDICTABLE>
   1c03c:			; <UNDEFINED> instruction: 0xf0412b00
   1c040:			; <UNDEFINED> instruction: 0xf7e6869a
   1c044:	blls	1170ac <strspn@plt+0x114534>
   1c048:	bcc	760b8 <strspn@plt+0x73540>
   1c04c:			; <UNDEFINED> instruction: 0xf8126801
   1c050:			; <UNDEFINED> instruction: 0xf8313f01
   1c054:	bfieq	r0, r3, #0, #1
   1c058:	blcc	1111444 <strspn@plt+0x110e8cc>
   1c05c:	vpadd.i8	d2, d1, d2
   1c060:	ldm	pc, {r1, r2, r3, r6, r7, r8, pc}^	; <UNPREDICTABLE>
   1c064:	mrceq	0, 3, APSR_nzcv, cr8, cr3, {0}
   1c068:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c06c:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c070:	stmibeq	ip, {r3, r5, r6, r9, sl, fp}^
   1c074:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c078:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c07c:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c080:	stmibeq	ip, {r2, r3, r6, r7, r8, fp}^
   1c084:	stmibeq	ip, {r3, r4, r6, r9, sl, fp}^
   1c088:	vmlseq.f16	s1, s17, s24	; <UNPREDICTABLE>
   1c08c:	strtmi	r9, [fp], r7, lsl #22
   1c090:	orrlt	r6, r9, r9, lsl r8
   1c094:			; <UNDEFINED> instruction: 0xf8df9a03
   1c098:	ldmdavs	r2, {r2, r3, r5, r6, r9, fp, ip, sp}
   1c09c:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c0a0:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c0a4:	stccc	8, cr15, [r1], {18}
   1c0a8:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c0ac:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c0b0:			; <UNDEFINED> instruction: 0xf383fab3
   1c0b4:	bicsvs	r0, r3, fp, asr r9
   1c0b8:	bcc	135a43c <strspn@plt+0x13578c4>
   1c0bc:			; <UNDEFINED> instruction: 0xf893447b
   1c0c0:	blcs	28268 <strspn@plt+0x256f0>
   1c0c4:	ldrbthi	pc, [r8], -r1, asr #32	; <UNPREDICTABLE>
   1c0c8:	bl	ff55a068 <strspn@plt+0xff5574f0>
   1c0cc:	ldmdavs	ip, {r0, r1, r8, r9, fp, ip, pc}
   1c0d0:			; <UNDEFINED> instruction: 0xf1c41e62
   1c0d4:	stmdavs	r0, {r0, r8, sl}
   1c0d8:			; <UNDEFINED> instruction: 0xf81218ab
   1c0dc:			; <UNDEFINED> instruction: 0xf8301f01
   1c0e0:	bfieq	r1, r1, #0, #16
   1c0e4:	stmiane	r2!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}^
   1c0e8:	bcs	3a938 <strspn@plt+0x37dc0>
   1c0ec:	eorhi	pc, pc, #65	; 0x41
   1c0f0:	bcc	65a474 <strspn@plt+0x6578fc>
   1c0f4:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
   1c0f8:			; <UNDEFINED> instruction: 0xf8df601a
   1c0fc:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
   1c100:	tstlt	fp, fp, lsl r8
   1c104:	beq	35a488 <strspn@plt+0x357910>
   1c108:			; <UNDEFINED> instruction: 0x47984478
   1c10c:	bcc	25a490 <strspn@plt+0x257918>
   1c110:	andne	pc, r9, #64, 4
   1c114:	ldrmi	r9, [r0], -r8, lsl #18
   1c118:	andsvs	r5, sl, fp, asr #17
   1c11c:	bllt	fe1da120 <strspn@plt+0xfe1d75a8>
   1c120:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c124:	bls	108750 <strspn@plt+0x105bd8>
   1c128:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c12c:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c130:	ldmvs	r8, {r1, r3, sl, lr}
   1c134:			; <UNDEFINED> instruction: 0xf8126859
   1c138:			; <UNDEFINED> instruction: 0xf8513c01
   1c13c:			; <UNDEFINED> instruction: 0xf1a32020
   1c140:	blx	fecdcd70 <strspn@plt+0xfecda1f8>
   1c144:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c148:			; <UNDEFINED> instruction: 0xf8df61d3
   1c14c:	ldrbtmi	r3, [fp], #-2516	; 0xfffff62c
   1c150:	mlscc	r8, r3, r8, pc	; <UNPREDICTABLE>
   1c154:			; <UNDEFINED> instruction: 0xf0412b00
   1c158:	blls	fd9f0 <strspn@plt+0xfae78>
   1c15c:	ldmdavs	r8, {r0, r8, sp}
   1c160:	blx	d5a160 <strspn@plt+0xd575e8>
   1c164:	stmdacs	r0, {r2, r9, sl, lr}
   1c168:	ldrhi	pc, [r6, #0]!
   1c16c:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c170:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c174:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c178:	ldrbtmi	r0, [r8], #-2480	; 0xfffff650
   1c17c:			; <UNDEFINED> instruction: 0x46204798
   1c180:			; <UNDEFINED> instruction: 0xf7fe2101
   1c184:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   1c188:	strhi	pc, [r6, #0]!
   1c18c:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c190:	mrcvc	4, 0, r4, cr10, cr11, {3}
   1c194:			; <UNDEFINED> instruction: 0x4601e9d3
   1c198:	ldrdge	pc, [ip], -r3
   1c19c:			; <UNDEFINED> instruction: 0xf7ff681d
   1c1a0:	blls	20a758 <strspn@plt+0x207be0>
   1c1a4:	orrlt	r6, r9, r9, lsl r8
   1c1a8:			; <UNDEFINED> instruction: 0xf8df9a03
   1c1ac:	ldmdavs	r2, {r2, r7, r8, fp, ip, sp}
   1c1b0:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c1b4:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c1b8:	stccc	8, cr15, [r1], {18}
   1c1bc:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c1c0:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c1c4:			; <UNDEFINED> instruction: 0xf383fab3
   1c1c8:	bicsvs	r0, r3, fp, asr r9
   1c1cc:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c1d0:			; <UNDEFINED> instruction: 0xf893447b
   1c1d4:	stmdbcs	r0, {r3, r5, r6, ip}
   1c1d8:	ldrbhi	pc, [r8, #65]	; 0x41	; <UNPREDICTABLE>
   1c1dc:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1c1e0:			; <UNDEFINED> instruction: 0xf9f4f7fe
   1c1e4:	stmdacs	r0, {r2, r9, sl, lr}
   1c1e8:	ldrbhi	pc, [r6, #-0]!	; <UNPREDICTABLE>
   1c1ec:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c1f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c1f4:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c1f8:	ldrbtmi	r0, [r8], #-2372	; 0xfffff6bc
   1c1fc:			; <UNDEFINED> instruction: 0x46204798
   1c200:			; <UNDEFINED> instruction: 0xf7fe2100
   1c204:	stmdacs	r0, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   1c208:	strbhi	pc, [r6, #-0]!	; <UNPREDICTABLE>
   1c20c:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c210:			; <UNDEFINED> instruction: 0xe7be447b
   1c214:	strtmi	r9, [sl], r7, lsl #22
   1c218:	orrlt	r6, r9, r9, lsl r8
   1c21c:			; <UNDEFINED> instruction: 0xf8df9a03
   1c220:	ldmdavs	r2, {r2, r5, r8, fp, ip, sp}
   1c224:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c228:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c22c:	stccc	8, cr15, [r1], {18}
   1c230:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c234:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c238:			; <UNDEFINED> instruction: 0xf383fab3
   1c23c:	bicsvs	r0, r3, fp, asr r9
   1c240:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c244:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c248:	b	ff95a1e8 <strspn@plt+0xff957670>
   1c24c:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
   1c250:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c254:			; <UNDEFINED> instruction: 0xf8131853
   1c258:	blcs	f6b264 <strspn@plt+0xf686ec>
   1c25c:	mvnshi	pc, r1
   1c260:			; <UNDEFINED> instruction: 0xf64a0083
   1c264:	movwcc	r2, #8363	; 0x20ab
   1c268:	adccs	pc, sl, sl, asr #13
   1c26c:	movweq	pc, #15264	; 0x3ba0	; <UNPREDICTABLE>
   1c270:	addsmi	r0, r9, #5963776	; 0x5b0000
   1c274:	ldrhi	pc, [r3, #-1]
   1c278:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c27c:	ldrmi	r2, [r5], -r1, lsl #4
   1c280:	ldrbtmi	r2, [fp], #-0
   1c284:	andsvs	r7, sl, lr, lsl lr
   1c288:			; <UNDEFINED> instruction: 0xf88a9a09
   1c28c:	cdpls	0, 0, cr6, cr3, cr0, {0}
   1c290:	beq	96ea0 <strspn@plt+0x94328>
   1c294:			; <UNDEFINED> instruction: 0xf8c3685c
   1c298:	eorsvs	sl, r2, ip
   1c29c:	eorsvs	r9, r1, r7, lsl #28
   1c2a0:	mrrcpl	6, 1, r4, r2, cr6
   1c2a4:	ldmvs	lr, {r4, r5, r6, sl, ip, lr}
   1c2a8:			; <UNDEFINED> instruction: 0xf7ff761a
   1c2ac:	blls	20a64c <strspn@plt+0x207ad4>
   1c2b0:	ldmdavs	r9, {r1, r3, r5, r7, r9, sl, lr}
   1c2b4:	bls	1088e0 <strspn@plt+0x105d68>
   1c2b8:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c2bc:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c2c0:	ldmvs	r8, {r1, r3, sl, lr}
   1c2c4:			; <UNDEFINED> instruction: 0xf8126859
   1c2c8:			; <UNDEFINED> instruction: 0xf8513c01
   1c2cc:			; <UNDEFINED> instruction: 0xf1a32020
   1c2d0:	blx	fecdcf00 <strspn@plt+0xfecda388>
   1c2d4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c2d8:			; <UNDEFINED> instruction: 0xf8df61d3
   1c2dc:	ldrbtmi	r3, [fp], #-2168	; 0xfffff788
   1c2e0:			; <UNDEFINED> instruction: 0xf7e66818
   1c2e4:	blls	216d4c <strspn@plt+0x2141d4>
   1c2e8:	bl	fedb6368 <strspn@plt+0xfedb37f0>
   1c2ec:	b	13dfff4 <strspn@plt+0x13dd47c>
   1c2f0:			; <UNDEFINED> instruction: 0xf0010140
   1c2f4:			; <UNDEFINED> instruction: 0xf8df81d6
   1c2f8:	andcs	r3, r1, #96, 16	; 0x600000
   1c2fc:	tstcs	r0, r5, lsl r6
   1c300:	mrcvc	4, 0, r4, cr8, cr11, {3}
   1c304:	bls	274374 <strspn@plt+0x2717fc>
   1c308:	andeq	pc, r0, sl, lsl #17
   1c30c:	bl	c2320 <strspn@plt+0xbf7a8>
   1c310:	ldmdavs	ip, {r1, r2, r9, fp}^
   1c314:	andge	pc, ip, r3, asr #17
   1c318:	stmdals	r7, {r1, sp, lr}
   1c31c:	ldrmi	r6, [r0], -r6
   1c320:	strpl	r5, [r1, #3474]	; 0xd92
   1c324:			; <UNDEFINED> instruction: 0x761a689e
   1c328:	stmialt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c32c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c330:	bls	10895c <strspn@plt+0x105de4>
   1c334:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c338:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c33c:	ldmvs	ip, {r1, r3, sl, lr}
   1c340:			; <UNDEFINED> instruction: 0xf8126858
   1c344:			; <UNDEFINED> instruction: 0xf8503c01
   1c348:			; <UNDEFINED> instruction: 0xf1a32024
   1c34c:	blx	fecdcf7c <strspn@plt+0xfecda404>
   1c350:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c354:			; <UNDEFINED> instruction: 0xf8df61d3
   1c358:	ldrbtmi	r3, [fp], #-2056	; 0xfffff7f8
   1c35c:			; <UNDEFINED> instruction: 0xb12b681b
   1c360:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c364:			; <UNDEFINED> instruction: 0x47984478
   1c368:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c36c:	ubfxpl	pc, pc, #17, #25
   1c370:	blls	ed56c <strspn@plt+0xea9f4>
   1c374:	mlscs	r9, r5, r8, pc	; <UNPREDICTABLE>
   1c378:			; <UNDEFINED> instruction: 0xf0026818
   1c37c:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1c380:	strthi	pc, [sl], #0
   1c384:	movwcs	r7, #3626	; 0xe2a
   1c388:			; <UNDEFINED> instruction: 0x4601e9d5
   1c38c:	ldrdge	pc, [ip], -r5
   1c390:	rsbcc	pc, r9, r5, lsl #17
   1c394:			; <UNDEFINED> instruction: 0xf7ff682d
   1c398:	blls	20a560 <strspn@plt+0x2079e8>
   1c39c:	orrlt	r6, r9, r9, lsl r8
   1c3a0:			; <UNDEFINED> instruction: 0xf8df9a03
   1c3a4:	ldmdavs	r2, {r3, r6, r7, r8, r9, sl, ip, sp}
   1c3a8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c3ac:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c3b0:	stccc	8, cr15, [r1], {18}
   1c3b4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c3b8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c3bc:			; <UNDEFINED> instruction: 0xf383fab3
   1c3c0:	bicsvs	r0, r3, fp, asr r9
   1c3c4:	sbfxcc	pc, pc, #17, #9
   1c3c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c3cc:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c3d0:	ldrbtmi	r0, [r8], #-1956	; 0xfffff85c
   1c3d4:			; <UNDEFINED> instruction: 0xf8df4798
   1c3d8:	vst1.16	{d19}, [pc], r0
   1c3dc:	stmdbls	r8, {r1, r4, r7, r9, ip, sp, lr}
   1c3e0:	stmiapl	fp, {r4, r9, sl, lr}^
   1c3e4:			; <UNDEFINED> instruction: 0xf7ff601a
   1c3e8:	blls	20ac74 <strspn@plt+0x2080fc>
   1c3ec:	orrlt	r6, r9, r9, lsl r8
   1c3f0:			; <UNDEFINED> instruction: 0xf8df9a03
   1c3f4:	ldmdavs	r2, {r2, r7, r8, r9, sl, ip, sp}
   1c3f8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c3fc:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c400:	stccc	8, cr15, [r1], {18}
   1c404:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c408:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c40c:			; <UNDEFINED> instruction: 0xf383fab3
   1c410:	bicsvs	r0, r3, fp, asr r9
   1c414:			; <UNDEFINED> instruction: 0x3764f8df
   1c418:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c41c:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c420:	ldrbtmi	r0, [r8], #-1888	; 0xfffff8a0
   1c424:			; <UNDEFINED> instruction: 0xf8df4798
   1c428:	vmin.s8	<illegal reg q9.5>, q8, q8
   1c42c:	stmdbls	r8, {r0, r3, r5, r9, ip}
   1c430:	stmiapl	fp, {r4, r9, sl, lr}^
   1c434:			; <UNDEFINED> instruction: 0xf7ff601a
   1c438:	blls	20ac24 <strspn@plt+0x2080ac>
   1c43c:	orrlt	r6, r9, r9, lsl r8
   1c440:			; <UNDEFINED> instruction: 0xf8df9a03
   1c444:	ldmdavs	r2, {r6, r8, r9, sl, ip, sp}
   1c448:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c44c:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c450:	stccc	8, cr15, [r1], {18}
   1c454:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c458:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c45c:			; <UNDEFINED> instruction: 0xf383fab3
   1c460:	bicsvs	r0, r3, fp, asr r9
   1c464:			; <UNDEFINED> instruction: 0x3720f8df
   1c468:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c46c:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c470:	ldrbtmi	r0, [r8], #-1820	; 0xfffff8e4
   1c474:			; <UNDEFINED> instruction: 0xf8df4798
   1c478:	vst1.32	{d19-d21}, [pc :128], r0
   1c47c:	stmdbls	r8, {r2, r4, r7, r9, ip, sp, lr}
   1c480:	stmiapl	fp, {r4, r9, sl, lr}^
   1c484:			; <UNDEFINED> instruction: 0xf7ff601a
   1c488:	blls	20abd4 <strspn@plt+0x20805c>
   1c48c:	orrlt	r6, r9, r9, lsl r8
   1c490:			; <UNDEFINED> instruction: 0xf8df9a03
   1c494:	ldmdavs	r2, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   1c498:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c49c:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c4a0:	stccc	8, cr15, [r1], {18}
   1c4a4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c4a8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c4ac:			; <UNDEFINED> instruction: 0xf383fab3
   1c4b0:	bicsvs	r0, r3, fp, asr r9
   1c4b4:			; <UNDEFINED> instruction: 0x36dcf8df
   1c4b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c4bc:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c4c0:	ldrbtmi	r0, [r8], #-1752	; 0xfffff928
   1c4c4:			; <UNDEFINED> instruction: 0xf8df4798
   1c4c8:	vmin.s8	<illegal reg q9.5>, q0, q0
   1c4cc:	stmdbls	r8, {r0, r1, r2, r5, r9, ip}
   1c4d0:	stmiapl	fp, {r4, r9, sl, lr}^
   1c4d4:			; <UNDEFINED> instruction: 0xf7ff601a
   1c4d8:	blls	20ab84 <strspn@plt+0x20800c>
   1c4dc:	orrlt	r6, r9, r9, lsl r8
   1c4e0:			; <UNDEFINED> instruction: 0xf8df9a03
   1c4e4:	ldmdavs	r2, {r3, r4, r5, r7, r9, sl, ip, sp}
   1c4e8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c4ec:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c4f0:	stccc	8, cr15, [r1], {18}
   1c4f4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c4f8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c4fc:			; <UNDEFINED> instruction: 0xf383fab3
   1c500:	bicsvs	r0, r3, fp, asr r9
   1c504:			; <UNDEFINED> instruction: 0x2698f8df
   1c508:			; <UNDEFINED> instruction: 0x3698f8df
   1c50c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1c510:	ldmdavs	fp, {r0, r4, fp, sp, lr}
   1c514:	stmdbcs	r1, {r0, r1, r3, r8, fp, ip, sp}
   1c518:	bicshi	pc, r6, #268435460	; 0x10000004
   1c51c:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   1c520:	stcls	0, cr2, [r8], {1}
   1c524:	andcs	r6, r0, r0, lsl r0
   1c528:			; <UNDEFINED> instruction: 0xf8825861
   1c52c:	stmdavs	sl, {r3, r5, r6}
   1c530:	andvs	r3, sl, r1, lsl #4
   1c534:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c538:	ldrbtmi	r0, [r8], #-1652	; 0xfffff98c
   1c53c:			; <UNDEFINED> instruction: 0xf8df4798
   1c540:	vqrshl.s8	<illegal reg q9.5>, q4, q8
   1c544:	stmdbls	r8, {r0, r2, r3, r4, r9, ip}
   1c548:	stmiapl	fp, {r4, r9, sl, lr}^
   1c54c:			; <UNDEFINED> instruction: 0xf7ff601a
   1c550:	bls	20ab0c <strspn@plt+0x207f94>
   1c554:			; <UNDEFINED> instruction: 0x3658f8df
   1c558:	ldrbtmi	r6, [fp], #-2064	; 0xfffff7f0
   1c55c:			; <UNDEFINED> instruction: 0x4601e9d3
   1c560:	bls	108b48 <strspn@plt+0x105fd0>
   1c564:	eorne	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1c568:	strmi	r6, [r2], #-2066	; 0xfffff7ee
   1c56c:	stccs	8, cr15, [r1], {18}
   1c570:	andeq	pc, sl, #-2147483608	; 0x80000028
   1c574:			; <UNDEFINED> instruction: 0xf282fab2
   1c578:	bicvs	r0, sl, r2, asr r9
   1c57c:			; <UNDEFINED> instruction: 0xf10107c2
   1c580:	cdpvc	3, 1, cr8, cr10, cr11, {5}
   1c584:	ldrdge	pc, [ip], -r3
   1c588:			; <UNDEFINED> instruction: 0xf7fe681d
   1c58c:	blls	20c36c <strspn@plt+0x2097f4>
   1c590:	orrlt	r6, r9, r9, lsl r8
   1c594:			; <UNDEFINED> instruction: 0xf8df9a03
   1c598:	ldmdavs	r2, {r2, r3, r4, r9, sl, ip, sp}
   1c59c:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c5a0:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c5a4:	stccc	8, cr15, [r1], {18}
   1c5a8:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c5ac:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c5b0:			; <UNDEFINED> instruction: 0xf383fab3
   1c5b4:	bicsvs	r0, r3, fp, asr r9
   1c5b8:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1c5bc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c5c0:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c5c4:	ldrbtmi	r0, [r8], #-1528	; 0xfffffa08
   1c5c8:			; <UNDEFINED> instruction: 0xf8df4798
   1c5cc:	eorscs	r3, sl, #76, 10	; 0x13000000
   1c5d0:	ldrmi	r9, [r0], -r8, lsl #18
   1c5d4:	andsvs	r5, sl, fp, asr #17
   1c5d8:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c5dc:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c5e0:	bls	108c0c <strspn@plt+0x106094>
   1c5e4:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   1c5e8:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c5ec:	ldmvs	r8, {r1, r3, sl, lr}
   1c5f0:			; <UNDEFINED> instruction: 0xf8126859
   1c5f4:			; <UNDEFINED> instruction: 0xf8513c01
   1c5f8:			; <UNDEFINED> instruction: 0xf1a32020
   1c5fc:	blx	fecdd22c <strspn@plt+0xfecda6b4>
   1c600:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c604:			; <UNDEFINED> instruction: 0xf8df61d3
   1c608:	ldrbtmi	r3, [fp], #-1468	; 0xfffffa44
   1c60c:	tstlt	fp, fp, lsl r8
   1c610:	ldreq	pc, [r4, #2271]!	; 0x8df
   1c614:			; <UNDEFINED> instruction: 0x47984478
   1c618:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1c61c:	stmdbls	r8, {r0, r2, r3, r4, r5, r9, sp}
   1c620:	stmiapl	fp, {r4, r9, sl, lr}^
   1c624:			; <UNDEFINED> instruction: 0xf7ff601a
   1c628:	blls	20aa34 <strspn@plt+0x207ebc>
   1c62c:	orrlt	r6, r9, r9, lsl r8
   1c630:			; <UNDEFINED> instruction: 0xf8df9a03
   1c634:	ldmdavs	r2, {r3, r4, r7, r8, sl, ip, sp}
   1c638:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c63c:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c640:	stccc	8, cr15, [r1], {18}
   1c644:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c648:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c64c:			; <UNDEFINED> instruction: 0xf383fab3
   1c650:	bicsvs	r0, r3, fp, asr r9
   1c654:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1c658:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c65c:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c660:	ldrbtmi	r0, [r8], #-1396	; 0xfffffa8c
   1c664:			; <UNDEFINED> instruction: 0xf8df4798
   1c668:	eorcs	r3, ip, #176, 8	; 0xb0000000
   1c66c:	ldrmi	r9, [r0], -r8, lsl #18
   1c670:	andsvs	r5, sl, fp, asr #17
   1c674:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c678:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c67c:	bls	108ca8 <strspn@plt+0x106130>
   1c680:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1c684:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c688:	ldmvs	r8, {r1, r3, sl, lr}
   1c68c:			; <UNDEFINED> instruction: 0xf8126859
   1c690:			; <UNDEFINED> instruction: 0xf8513c01
   1c694:			; <UNDEFINED> instruction: 0xf1a32020
   1c698:	blx	fecdd2c8 <strspn@plt+0xfecda750>
   1c69c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c6a0:			; <UNDEFINED> instruction: 0xf8df61d3
   1c6a4:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
   1c6a8:	tstlt	fp, fp, lsl r8
   1c6ac:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
   1c6b0:			; <UNDEFINED> instruction: 0x47984478
   1c6b4:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c6b8:	stmdbls	r8, {r0, r3, r5, r9, sp}
   1c6bc:	stmiapl	fp, {r4, r9, sl, lr}^
   1c6c0:			; <UNDEFINED> instruction: 0xf7ff601a
   1c6c4:	blls	20a998 <strspn@plt+0x207e20>
   1c6c8:	orrlt	r6, r9, r9, lsl r8
   1c6cc:			; <UNDEFINED> instruction: 0xf8df9a03
   1c6d0:	ldmdavs	r2, {r2, r4, r8, sl, ip, sp}
   1c6d4:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c6d8:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c6dc:	stccc	8, cr15, [r1], {18}
   1c6e0:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c6e4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c6e8:			; <UNDEFINED> instruction: 0xf383fab3
   1c6ec:	bicsvs	r0, r3, fp, asr r9
   1c6f0:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1c6f4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c6f8:			; <UNDEFINED> instruction: 0xf8dfb11b
   1c6fc:	ldrbtmi	r0, [r8], #-1264	; 0xfffffb10
   1c700:			; <UNDEFINED> instruction: 0xf8df4798
   1c704:	eorcs	r3, r8, #20, 8	; 0x14000000
   1c708:	ldrmi	r9, [r0], -r8, lsl #18
   1c70c:	andsvs	r5, sl, fp, asr #17
   1c710:	stmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c714:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c718:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1c71c:			; <UNDEFINED> instruction: 0xf8dfb179
   1c720:	stmdane	r2, {r4, r6, r7, sl, ip, sp}^
   1c724:			; <UNDEFINED> instruction: 0xf812447b
   1c728:	ldmib	r3, {r0, sl, fp, sp}^
   1c72c:			; <UNDEFINED> instruction: 0xf1a24501
   1c730:	blx	fecdd360 <strspn@plt+0xfecda7e8>
   1c734:			; <UNDEFINED> instruction: 0xf854f383
   1c738:	ldmdbeq	fp, {r0, r2, r5, sp}^
   1c73c:	andcs	r6, r0, #-1073741772	; 0xc0000034
   1c740:	stc2	0, cr15, [sl, #4]!
   1c744:			; <UNDEFINED> instruction: 0xf0002800
   1c748:			; <UNDEFINED> instruction: 0xf8df82c7
   1c74c:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
   1c750:	tstlt	fp, fp, lsl r8
   1c754:	strteq	pc, [r0], #2271	; 0x8df
   1c758:			; <UNDEFINED> instruction: 0x47984478
   1c75c:	vqdmulh.s<illegal width 8>	q10, q8, q15
   1c760:	stmdbls	r8, {r0, r1, r2, r9, ip}
   1c764:	stmiapl	fp, {r4, r9, sl, lr}^
   1c768:			; <UNDEFINED> instruction: 0xf7ff601a
   1c76c:	blls	20a8f0 <strspn@plt+0x207d78>
   1c770:	orrlt	r6, r9, r9, lsl r8
   1c774:			; <UNDEFINED> instruction: 0xf8df9a03
   1c778:	ldmdavs	r2, {r2, r7, sl, ip, sp}
   1c77c:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c780:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c784:	stccc	8, cr15, [r1], {18}
   1c788:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c78c:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c790:			; <UNDEFINED> instruction: 0xf383fab3
   1c794:	bicsvs	r0, r3, fp, asr r9
   1c798:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c79c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c7a0:			; <UNDEFINED> instruction: 0xf43f2b00
   1c7a4:			; <UNDEFINED> instruction: 0xf8dfa96f
   1c7a8:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
   1c7ac:			; <UNDEFINED> instruction: 0xf7ff4798
   1c7b0:	blls	20ad5c <strspn@plt+0x2081e4>
   1c7b4:	blls	f6824 <strspn@plt+0xf3cac>
   1c7b8:	ldmdavs	r8, {r0, r4, r6, r9, sl, fp, ip}
   1c7bc:	cmnlt	sl, r3, asr #24
   1c7c0:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c7c4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c7c8:			; <UNDEFINED> instruction: 0xf383fab3
   1c7cc:	ldmdbeq	fp, {r1, r3, r4, r5, r6, sl, lr}^
   1c7d0:	strcs	lr, [r1], #-2514	; 0xfffff62e
   1c7d4:	eorcs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   1c7d8:	stfple	f6, [r3], {211}	; 0xd3
   1c7dc:			; <UNDEFINED> instruction: 0xf0002b0a
   1c7e0:			; <UNDEFINED> instruction: 0xf8df8711
   1c7e4:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
   1c7e8:			; <UNDEFINED> instruction: 0xf7e66c18
   1c7ec:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
   1c7f0:	rschi	pc, sp, #1
   1c7f4:	ldrcc	pc, [r8], #-2271	; 0xfffff721
   1c7f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c7fc:			; <UNDEFINED> instruction: 0xf43f2b00
   1c800:			; <UNDEFINED> instruction: 0xf8dfae9e
   1c804:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
   1c808:			; <UNDEFINED> instruction: 0xe6984798
   1c80c:			; <UNDEFINED> instruction: 0xf8df9a07
   1c810:	ldmdavs	r1, {r3, sl, ip, sp}
   1c814:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c818:	cmnlt	r1, r1, lsl #12
   1c81c:			; <UNDEFINED> instruction: 0xf8549b03
   1c820:	ldmdavs	fp, {r1, r2, r5, sp}
   1c824:			; <UNDEFINED> instruction: 0xf813440b
   1c828:			; <UNDEFINED> instruction: 0xf1a33c01
   1c82c:	blx	fecdd45c <strspn@plt+0xfecda8e4>
   1c830:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c834:	blmi	ffe74f88 <strspn@plt+0xffe72410>
   1c838:	bmi	ff6e4c44 <strspn@plt+0xff6e20cc>
   1c83c:			; <UNDEFINED> instruction: 0xf883447b
   1c840:	stmdals	r8, {r0, r3, r5, r6, ip}
   1c844:	ldrdge	pc, [ip], -r3
   1c848:	stmpl	r0, {r0, r2, r3, r4, fp, sp, lr}
   1c84c:	rsbne	pc, r8, r3, lsl #17
   1c850:	stmdavs	r1, {r1, r3, r4, r9, sl, fp, ip, sp, lr}
   1c854:	andvs	r3, r1, r1, lsl #2
   1c858:	mcrlt	7, 0, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
   1c85c:	blmi	ffc43080 <strspn@plt+0xffc40508>
   1c860:	ldrbtmi	r6, [fp], #-2065	; 0xfffff7ef
   1c864:			; <UNDEFINED> instruction: 0x4601e9d3
   1c868:	blls	108df4 <strspn@plt+0x10627c>
   1c86c:	eorcs	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1c870:	strmi	r6, [fp], #-2075	; 0xfffff7e5
   1c874:	stccc	8, cr15, [r1], {19}
   1c878:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c87c:			; <UNDEFINED> instruction: 0xf383fab3
   1c880:	bicsvs	r0, r3, fp, asr r9
   1c884:	smlattcs	r1, r7, fp, r4
   1c888:	mrcvc	4, 0, r4, cr10, cr11, {3}
   1c88c:	ldrdge	pc, [ip], -r3
   1c890:			; <UNDEFINED> instruction: 0xf883681d
   1c894:			; <UNDEFINED> instruction: 0xf7fe1069
   1c898:	bls	2cc060 <strspn@plt+0x2c94e8>
   1c89c:			; <UNDEFINED> instruction: 0x46117e13
   1c8a0:	ldrdgt	pc, [r8], -r2
   1c8a4:	bls	f6a08 <strspn@plt+0xf3e90>
   1c8a8:	stmibeq	ip, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   1c8ac:	eorvc	r6, fp, r2, lsl r8
   1c8b0:	eorcc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   1c8b4:	bcc	63364 <strspn@plt+0x607ec>
   1c8b8:	bvs	ff6c10c8 <strspn@plt+0xff6be550>
   1c8bc:			; <UNDEFINED> instruction: 0xf0002a00
   1c8c0:	blvs	ff27e150 <strspn@plt+0xff27b5d8>
   1c8c4:	msrhi	SPSR_, #14614528	; 0xdf0000
   1c8c8:	ldrd	pc, [r4], -r3
   1c8cc:	bls	edcb4 <strspn@plt+0xeb13c>
   1c8d0:	beq	97510 <strspn@plt+0x94998>
   1c8d4:	ldrdeq	pc, [ip], -r8
   1c8d8:	ldrbmi	r6, [r0, #-2066]	; 0xfffff7ee
   1c8dc:	tsthi	r1, r1, asr #4	; <UNPREDICTABLE>
   1c8e0:	ldrbtmi	r3, [r1], #-257	; 0xfffffeff
   1c8e4:	vhsub.s8	d4, d17, d8
   1c8e8:	bvs	fe67cd10 <strspn@plt+0xfe67a198>
   1c8ec:	stmdaeq	r2, {r5, r7, r8, r9, fp, sp, lr, pc}
   1c8f0:			; <UNDEFINED> instruction: 0xf0402900
   1c8f4:			; <UNDEFINED> instruction: 0xf1b88589
   1c8f8:			; <UNDEFINED> instruction: 0xf0410f01
   1c8fc:	stmibmi	fp, {r0, r1, r4, r5, r6, r9, pc}^
   1c900:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1c904:	blcc	74c34 <strspn@plt+0x720bc>
   1c908:	bicsvc	lr, r3, #3072	; 0xc00
   1c90c:	movtcc	r1, #49243	; 0xc05b
   1c910:	mcrlt	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   1c914:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c918:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1c91c:	blmi	ff148ee8 <strspn@plt+0xff146370>
   1c920:	ldrbtmi	r1, [fp], #-2114	; 0xfffff7be
   1c924:	stccs	8, cr15, [r1], {18}
   1c928:	strmi	lr, [r1, #-2515]	; 0xfffff62d
   1c92c:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
   1c930:			; <UNDEFINED> instruction: 0xf383fab3
   1c934:	eorcs	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1c938:	bicsvs	r0, r3, fp, asr r9
   1c93c:	andcs	r4, r1, #12096	; 0x2f40
   1c940:	mcrvs	4, 1, r4, cr11, cr13, {3}
   1c944:	cdp	7, 14, cr15, cr4, cr5, {7}
   1c948:	ldmib	r5, {r1, r3, r5, r9, sl, fp, ip, sp, lr}^
   1c94c:			; <UNDEFINED> instruction: 0xf8d54601
   1c950:	stmdavs	sp!, {r2, r3, sp, pc}
   1c954:	ldclt	7, cr15, [r1, #1016]	; 0x3f8
   1c958:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c95c:	bls	108f68 <strspn@plt+0x1063f0>
   1c960:	ldmdavs	r2, {r0, r2, r4, r5, r7, r8, r9, fp, lr}
   1c964:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1c968:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1c96c:	stccc	8, cr15, [r1], {18}
   1c970:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1c974:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1c978:			; <UNDEFINED> instruction: 0xf383fab3
   1c97c:	bicsvs	r0, r3, fp, asr r9
   1c980:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
   1c984:	blcs	369f8 <strspn@plt+0x33e80>
   1c988:	mcrge	4, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   1c98c:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
   1c990:			; <UNDEFINED> instruction: 0xe6684798
   1c994:	ldrbtmi	r4, [sl], #-2731	; 0xfffff555
   1c998:	ldmdbvs	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr}
   1c99c:	ldmdbvs	r5, {r0, r1, r3, r5, ip, sp, lr}^
   1c9a0:			; <UNDEFINED> instruction: 0xf7fe0043
   1c9a4:	blls	20c154 <strspn@plt+0x2095dc>
   1c9a8:	orrlt	r6, r1, r9, lsl r8
   1c9ac:	blmi	fe9c31c0 <strspn@plt+0xfe9c0648>
   1c9b0:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1c9b4:	ldmvs	ip, {r1, r3, sl, lr}
   1c9b8:			; <UNDEFINED> instruction: 0xf8126858
   1c9bc:			; <UNDEFINED> instruction: 0xf8503c01
   1c9c0:			; <UNDEFINED> instruction: 0xf1a32024
   1c9c4:	blx	fecdd5f4 <strspn@plt+0xfecdaa7c>
   1c9c8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1c9cc:	blmi	fe7f5120 <strspn@plt+0xfe7f25a8>
   1c9d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c9d4:	ldmmi	lr, {r0, r1, r5, r8, ip, sp, pc}
   1c9d8:			; <UNDEFINED> instruction: 0x47984478
   1c9dc:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1c9e0:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1c9e4:	ldc2	0, cr15, [ip, #-4]
   1c9e8:			; <UNDEFINED> instruction: 0xf0002800
   1c9ec:	blmi	fe67cfc8 <strspn@plt+0xfe67a450>
   1c9f0:			; <UNDEFINED> instruction: 0xf7ff447b
   1c9f4:	blls	20b934 <strspn@plt+0x208dbc>
   1c9f8:	orrlt	r6, r1, r9, lsl r8
   1c9fc:	blmi	fe5c3210 <strspn@plt+0xfe5c0698>
   1ca00:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1ca04:	ldmvs	ip, {r1, r3, sl, lr}
   1ca08:			; <UNDEFINED> instruction: 0xf8126858
   1ca0c:			; <UNDEFINED> instruction: 0xf8503c01
   1ca10:			; <UNDEFINED> instruction: 0xf1a32024
   1ca14:	blx	fecdd644 <strspn@plt+0xfecdaacc>
   1ca18:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ca1c:	blmi	fe3f5170 <strspn@plt+0xfe3f25f8>
   1ca20:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ca24:	stmmi	lr, {r0, r1, r5, r8, ip, sp, pc}
   1ca28:			; <UNDEFINED> instruction: 0x47984478
   1ca2c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ca30:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1ca34:	ldc2l	0, cr15, [r4], #4
   1ca38:			; <UNDEFINED> instruction: 0xf0002800
   1ca3c:	blmi	fe27cf78 <strspn@plt+0xfe27a400>
   1ca40:			; <UNDEFINED> instruction: 0xf7ff447b
   1ca44:	blls	20b8e4 <strspn@plt+0x208d6c>
   1ca48:	orrlt	r6, r1, r9, lsl r8
   1ca4c:	blmi	fe1c3260 <strspn@plt+0xfe1c06e8>
   1ca50:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1ca54:	ldmvs	r8, {r1, r3, sl, lr}
   1ca58:			; <UNDEFINED> instruction: 0xf8126859
   1ca5c:			; <UNDEFINED> instruction: 0xf8513c01
   1ca60:			; <UNDEFINED> instruction: 0xf1a32020
   1ca64:	blx	fecdd694 <strspn@plt+0xfecdab1c>
   1ca68:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ca6c:	ldfmie	f6, [pc, #-844]!	; 1c728 <strspn@plt+0x19bb0>
   1ca70:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1ca74:			; <UNDEFINED> instruction: 0xf0002b00
   1ca78:	ldclmi	6, cr8, [sp], #-484	; 0xfffffe1c
   1ca7c:	ldrbtmi	r4, [ip], #-2173	; 0xfffff783
   1ca80:			; <UNDEFINED> instruction: 0x47984478
   1ca84:	bmi	1f3840c <strspn@plt+0x1f35894>
   1ca88:	subeq	r6, r1, fp, lsr #16
   1ca8c:	eorvs	r3, r1, r1, lsl #2
   1ca90:	stmpl	sl, {r3, r8, fp, ip, pc}
   1ca94:	bcs	36ae4 <strspn@plt+0x33f6c>
   1ca98:	strbthi	pc, [r0], -r0	; <UNPREDICTABLE>
   1ca9c:	vadd.i8	d2, d0, d1
   1caa0:	ldmdavc	r1, {r0, r1, r3, r4, r6, r7, r8, sl, pc}
   1caa4:			; <UNDEFINED> instruction: 0xf0002925
   1caa8:	stmdbcs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, sl, pc}
   1caac:	ldrbhi	pc, [r4, #64]	; 0x40	; <UNPREDICTABLE>
   1cab0:	bcs	3ac00 <strspn@plt+0x38088>
   1cab4:			; <UNDEFINED> instruction: 0x81a8f041
   1cab8:			; <UNDEFINED> instruction: 0xf43e2b00
   1cabc:	stmdami	pc!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   1cac0:			; <UNDEFINED> instruction: 0x47984478
   1cac4:	svclt	0x00def7fe
   1cac8:	blmi	1b832ec <strspn@plt+0x1b80774>
   1cacc:	ldrbtmi	r6, [fp], #-2065	; 0xfffff7ef
   1cad0:			; <UNDEFINED> instruction: 0x4601e9d3
   1cad4:	blls	109060 <strspn@plt+0x1064e8>
   1cad8:	eorcs	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1cadc:	strmi	r6, [fp], #-2075	; 0xfffff7e5
   1cae0:	stccc	8, cr15, [r1], {19}
   1cae4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1cae8:			; <UNDEFINED> instruction: 0xf383fab3
   1caec:	bicsvs	r0, r3, fp, asr r9
   1caf0:	tstcs	r1, r4, ror #22
   1caf4:	ldrbtmi	r4, [fp], #-2604	; 0xfffff5d4
   1caf8:	svclt	0x0000e6a3
   1cafc:	strdeq	r3, [r2], -lr
   1cb00:	ldrdeq	r3, [r2], -lr
   1cb04:	andeq	r3, r2, r8, ror r2
   1cb08:	andeq	r3, r2, r8, asr r2
   1cb0c:	andeq	r3, r2, lr, lsl r2
   1cb10:	andeq	r2, r2, sl, asr #31
   1cb14:	muleq	r0, r4, r5
   1cb18:			; <UNDEFINED> instruction: 0x000002b8
   1cb1c:	andeq	r3, r2, r6, ror #3
   1cb20:	andeq	r3, r2, r6, asr #3
   1cb24:	andeq	r2, r2, r8, asr pc
   1cb28:	ldrdeq	r9, [r0], -r6
   1cb2c:	andeq	r3, r2, r4, lsl #3
   1cb30:	andeq	r3, r2, r4, ror #2
   1cb34:	andeq	r3, r2, r4, asr #2
   1cb38:	ldrdeq	r2, [r2], -r8
   1cb3c:	andeq	r9, r0, sl, asr #8
   1cb40:	andeq	r3, r2, r4, lsl #2
   1cb44:	strdeq	r3, [r2], -r0
   1cb48:	andeq	r2, r2, r8, ror lr
   1cb4c:	muleq	r2, r2, r0
   1cb50:	andeq	r3, r2, r6, asr r0
   1cb54:	ldrdeq	r2, [r2], -lr
   1cb58:	andeq	r3, r2, r4, lsl r0
   1cb5c:	ldrdeq	r2, [r2], -sl
   1cb60:	andeq	r2, r2, lr, ror #26
   1cb64:	ldrdeq	r9, [r0], -r0
   1cb68:	andeq	r2, r2, r4, lsr #31
   1cb6c:	andeq	r2, r2, ip, ror #30
   1cb70:	andeq	r2, r2, r0, lsl #26
   1cb74:	ldrdeq	r9, [r0], -r6
   1cb78:	andeq	r2, r2, ip, lsl pc
   1cb7c:			; <UNDEFINED> instruction: 0x00022cb0
   1cb80:	andeq	r9, r0, sl, ror r3
   1cb84:	andeq	r2, r2, ip, asr #29
   1cb88:	andeq	r2, r2, r0, ror #24
   1cb8c:	andeq	r9, r0, lr, lsl r3
   1cb90:	andeq	r2, r2, ip, ror lr
   1cb94:	andeq	r2, r2, r0, lsl ip
   1cb98:			; <UNDEFINED> instruction: 0x000092be
   1cb9c:	andeq	r2, r2, ip, lsr #28
   1cba0:	andeq	r2, r2, r8, lsl #28
   1cba4:			; <UNDEFINED> instruction: 0x00022bba
   1cba8:	andeq	r0, r0, r8, asr #5
   1cbac:	andeq	r3, r0, lr, lsr #18
   1cbb0:			; <UNDEFINED> instruction: 0x00022dba
   1cbb4:	andeq	r2, r2, r8, ror sp
   1cbb8:	andeq	r2, r2, ip, lsl #22
   1cbbc:	andeq	r3, r0, sl, asr #30
   1cbc0:	andeq	r2, r2, sl, lsr #26
   1cbc4:			; <UNDEFINED> instruction: 0x00022abe
   1cbc8:	andeq	r8, r0, r4, lsr #31
   1cbcc:	ldrdeq	r2, [r2], -ip
   1cbd0:	andeq	r2, r2, r0, ror sl
   1cbd4:	strdeq	r2, [r0], -sl
   1cbd8:	andeq	r2, r2, lr, lsl #25
   1cbdc:	andeq	r2, r2, r2, lsr #20
   1cbe0:	andeq	r3, r0, r4, lsr pc
   1cbe4:	andeq	r2, r2, r0, asr #24
   1cbe8:	ldrdeq	r2, [r2], -r4
   1cbec:	andeq	r9, r0, r2, lsl #2
   1cbf0:	strdeq	r2, [r2], -r0
   1cbf4:	andeq	r2, r2, sl, ror r9
   1cbf8:	muleq	r0, ip, r0
   1cbfc:	muleq	r2, r8, fp
   1cc00:	andeq	r2, r2, ip, lsr #18
   1cc04:	andeq	r8, r0, sl, lsr lr
   1cc08:	andeq	r2, r2, r8, asr #22
   1cc0c:	andeq	r2, r2, lr, lsr #22
   1cc10:	ldrdeq	r2, [r2], -r0
   1cc14:	strdeq	r8, [r0], -lr
   1cc18:	andeq	r2, r2, r0, lsl #22
   1cc1c:	ldrdeq	r2, [r2], -r8
   1cc20:			; <UNDEFINED> instruction: 0x00022ab2
   1cc24:	andeq	r2, r2, ip, lsl #21
   1cc28:	andeq	r2, r2, r8, asr #20
   1cc2c:	andeq	r2, r2, r4, lsl sl
   1cc30:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1cc34:	ldrdeq	r2, [r2], -r4
   1cc38:			; <UNDEFINED> instruction: 0x000229b0
   1cc3c:	andeq	r2, r2, r6, asr #14
   1cc40:	andeq	r2, r0, lr, asr #11
   1cc44:	andeq	r2, r2, lr, ror r9
   1cc48:	andeq	r2, r2, r2, ror #18
   1cc4c:	strdeq	r2, [r2], -r8
   1cc50:	andeq	r8, r0, r4, asr #24
   1cc54:	andeq	r2, r2, r4, lsr #18
   1cc58:	andeq	r2, r2, r2, lsl r9
   1cc5c:	andeq	r2, r2, r8, lsr #13
   1cc60:	andeq	r8, r0, r8, ror #23
   1cc64:	ldrdeq	r2, [r2], -r4
   1cc68:	andeq	r2, r2, r2, asr #17
   1cc6c:	andeq	r2, r2, r8, asr r6
   1cc70:	muleq	r2, r6, r8
   1cc74:	andeq	r8, r0, ip, asr fp
   1cc78:	andeq	r0, r0, r8, ror r2
   1cc7c:	andeq	r8, r0, r4, lsr #22
   1cc80:	andeq	r2, r2, r6, asr #16
   1cc84:	andeq	r2, r2, lr, lsl r8
   1cc88:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1cc8c:	bls	1092b8 <strspn@plt+0x106740>
   1cc90:	blcc	125b014 <strspn@plt+0x125849c>
   1cc94:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1cc98:	ldmvs	ip, {r1, r3, sl, lr}
   1cc9c:			; <UNDEFINED> instruction: 0xf8126858
   1cca0:			; <UNDEFINED> instruction: 0xf8503c01
   1cca4:			; <UNDEFINED> instruction: 0xf1a32024
   1cca8:	blx	fecdd8d8 <strspn@plt+0xfecdad60>
   1ccac:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ccb0:			; <UNDEFINED> instruction: 0xf8df61d3
   1ccb4:	ldrbtmi	r3, [fp], #-2860	; 0xfffff4d4
   1ccb8:			; <UNDEFINED> instruction: 0xb12b681b
   1ccbc:	bleq	95b040 <strspn@plt+0x9584c8>
   1ccc0:			; <UNDEFINED> instruction: 0x47984478
   1ccc4:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ccc8:	andcs	r9, r0, #3072	; 0xc00
   1cccc:			; <UNDEFINED> instruction: 0xf0016818
   1ccd0:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1ccd4:	cfstrdge	mvd15, [r2, #-508]	; 0xfffffe04
   1ccd8:	andlt	r2, sp, r0
   1ccdc:	svchi	0x00f0e8bd
   1cce0:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1cce4:	bls	109310 <strspn@plt+0x106798>
   1cce8:	bcc	fff5b06c <strspn@plt+0xfff584f4>
   1ccec:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1ccf0:	ldmvs	r8, {r1, r3, sl, lr}
   1ccf4:			; <UNDEFINED> instruction: 0xf8126859
   1ccf8:			; <UNDEFINED> instruction: 0xf8513c01
   1ccfc:			; <UNDEFINED> instruction: 0xf1a32020
   1cd00:	blx	fecdd930 <strspn@plt+0xfecdadb8>
   1cd04:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1cd08:			; <UNDEFINED> instruction: 0xf8df61d3
   1cd0c:	ldrbtmi	r3, [fp], #-2784	; 0xfffff520
   1cd10:	tstlt	fp, fp, lsl r8
   1cd14:	beq	ff65b098 <strspn@plt+0xff658520>
   1cd18:			; <UNDEFINED> instruction: 0x47984478
   1cd1c:	bcc	ff55b0a0 <strspn@plt+0xff558528>
   1cd20:	stmdbls	r8, {r0, r2, r3, r5, r9, sp}
   1cd24:	stmiapl	fp, {r4, r9, sl, lr}^
   1cd28:			; <UNDEFINED> instruction: 0xf7fe601a
   1cd2c:	blls	20c330 <strspn@plt+0x2097b8>
   1cd30:	orrlt	r6, r9, r9, lsl r8
   1cd34:			; <UNDEFINED> instruction: 0xf8df9a03
   1cd38:	ldmdavs	r2, {r6, r7, r9, fp, ip, sp}
   1cd3c:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1cd40:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1cd44:	stccc	8, cr15, [r1], {18}
   1cd48:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1cd4c:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1cd50:			; <UNDEFINED> instruction: 0xf383fab3
   1cd54:	bicsvs	r0, r3, fp, asr r9
   1cd58:	bcc	fe85b0dc <strspn@plt+0xfe858564>
   1cd5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1cd60:			; <UNDEFINED> instruction: 0xf8dfb11b
   1cd64:	ldrbtmi	r0, [r8], #-2716	; 0xfffff564
   1cd68:			; <UNDEFINED> instruction: 0xf8df4798
   1cd6c:	eorcs	r3, fp, #136, 20	; 0x88000
   1cd70:	ldrmi	r9, [r0], -r8, lsl #18
   1cd74:	andsvs	r5, sl, fp, asr #17
   1cd78:	ldcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
   1cd7c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1cd80:	bls	1093ac <strspn@plt+0x106834>
   1cd84:	bcc	1f5b108 <strspn@plt+0x1f58590>
   1cd88:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1cd8c:	ldmvs	r8, {r1, r3, sl, lr}
   1cd90:			; <UNDEFINED> instruction: 0xf8126859
   1cd94:			; <UNDEFINED> instruction: 0xf8513c01
   1cd98:			; <UNDEFINED> instruction: 0xf1a32020
   1cd9c:	blx	fecdd9cc <strspn@plt+0xfecdae54>
   1cda0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1cda4:			; <UNDEFINED> instruction: 0xf8df61d3
   1cda8:	strcs	r1, [r2], #-2656	; 0xfffff5a0
   1cdac:	bcs	175b130 <strspn@plt+0x17585b8>
   1cdb0:	ldrbtmi	r2, [r9], #-13
   1cdb4:	bcc	165b138 <strspn@plt+0x16585c0>
   1cdb8:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1cdbc:	andsvs	r4, r4, fp, ror r4
   1cdc0:	tstlt	r9, r8, lsl r0
   1cdc4:	beq	135b148 <strspn@plt+0x13585d0>
   1cdc8:			; <UNDEFINED> instruction: 0x47884478
   1cdcc:	bcc	95b150 <strspn@plt+0x9585d8>
   1cdd0:	eorne	pc, sp, #64, 4
   1cdd4:	ldrmi	r9, [r0], -r8, lsl #18
   1cdd8:	andsvs	r5, sl, fp, asr #17
   1cddc:	stclt	7, cr15, [r6, #-1016]!	; 0xfffffc08
   1cde0:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1cde4:	bls	109410 <strspn@plt+0x106898>
   1cde8:	bcc	b5b16c <strspn@plt+0xb585f4>
   1cdec:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1cdf0:	ldmvs	r8, {r1, r3, sl, lr}
   1cdf4:			; <UNDEFINED> instruction: 0xf8126859
   1cdf8:			; <UNDEFINED> instruction: 0xf8513c01
   1cdfc:			; <UNDEFINED> instruction: 0xf1a32020
   1ce00:	blx	fecdda30 <strspn@plt+0xfecdaeb8>
   1ce04:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ce08:			; <UNDEFINED> instruction: 0xf8df61d3
   1ce0c:	strcs	r1, [r1], #-2576	; 0xfffff5f0
   1ce10:	bcs	35b194 <strspn@plt+0x35861c>
   1ce14:	ldrbtmi	r2, [r9], #-13
   1ce18:	bcc	25b19c <strspn@plt+0x258624>
   1ce1c:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1ce20:	andsvs	r4, r4, fp, ror r4
   1ce24:	tstlt	r9, r8, lsl r0
   1ce28:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ce2c:			; <UNDEFINED> instruction: 0x47884478
   1ce30:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ce34:	addsvc	pc, r6, #1325400064	; 0x4f000000
   1ce38:	ldrmi	r9, [r0], -r8, lsl #18
   1ce3c:	andsvs	r5, sl, fp, asr #17
   1ce40:	ldcllt	7, cr15, [r4], #1016	; 0x3f8
   1ce44:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ce48:	bls	109474 <strspn@plt+0x1068fc>
   1ce4c:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ce50:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1ce54:	ldmvs	r8, {r1, r3, sl, lr}
   1ce58:			; <UNDEFINED> instruction: 0xf8126859
   1ce5c:			; <UNDEFINED> instruction: 0xf8513c01
   1ce60:			; <UNDEFINED> instruction: 0xf1a32020
   1ce64:	blx	fecdda94 <strspn@plt+0xfecdaf1c>
   1ce68:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1ce6c:			; <UNDEFINED> instruction: 0xf8df61d3
   1ce70:	strcs	r1, [r0], #-2496	; 0xfffff640
   1ce74:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ce78:	ldrbtmi	r2, [r9], #-13
   1ce7c:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ce80:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1ce84:	andsvs	r4, r4, fp, ror r4
   1ce88:	tstlt	r9, r8, lsl r0
   1ce8c:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ce90:			; <UNDEFINED> instruction: 0x47884478
   1ce94:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ce98:	eorne	pc, fp, #64, 4
   1ce9c:	ldrmi	r9, [r0], -r8, lsl #18
   1cea0:	andsvs	r5, sl, fp, asr #17
   1cea4:	stcllt	7, cr15, [r2], {254}	; 0xfe
   1cea8:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ceac:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1ceb0:			; <UNDEFINED> instruction: 0xf8dfb179
   1ceb4:	stmdane	r2, {r2, r3, r7, r8, fp, ip, sp}^
   1ceb8:			; <UNDEFINED> instruction: 0xf812447b
   1cebc:	ldmib	r3, {r0, sl, fp, sp}^
   1cec0:			; <UNDEFINED> instruction: 0xf1a24501
   1cec4:	blx	fecddaf4 <strspn@plt+0xfecdaf7c>
   1cec8:			; <UNDEFINED> instruction: 0xf854f383
   1cecc:	ldmdbeq	fp, {r0, r2, r5, sp}^
   1ced0:			; <UNDEFINED> instruction: 0xf00161d3
   1ced4:	stmdacs	r0, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1ced8:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {1}
   1cedc:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1cee0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1cee4:			; <UNDEFINED> instruction: 0xf8dfb11b
   1cee8:	ldrbtmi	r0, [r8], #-2400	; 0xfffff6a0
   1ceec:			; <UNDEFINED> instruction: 0xf8df4798
   1cef0:	vmla.i8	d19, d0, d4
   1cef4:	stmdbls	r8, {r0, r9, ip}
   1cef8:	stmiapl	fp, {r4, r9, sl, lr}^
   1cefc:			; <UNDEFINED> instruction: 0xf7fe601a
   1cf00:	blls	20c15c <strspn@plt+0x2095e4>
   1cf04:	blls	f6f70 <strspn@plt+0xf43f8>
   1cf08:	cmnlt	r9, r8, lsl r8
   1cf0c:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1cf10:	stmdane	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1cf14:	strmi	lr, [r1, #-2515]	; 0xfffff62d
   1cf18:	stccs	8, cr15, [r1], {18}
   1cf1c:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
   1cf20:	eorcs	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1cf24:			; <UNDEFINED> instruction: 0xf383fab3
   1cf28:	bicsvs	r0, r3, fp, asr r9
   1cf2c:			; <UNDEFINED> instruction: 0xf0012200
   1cf30:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1cf34:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {1}
   1cf38:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1cf3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1cf40:			; <UNDEFINED> instruction: 0xf8dfb11b
   1cf44:	ldrbtmi	r0, [r8], #-2320	; 0xfffff6f0
   1cf48:			; <UNDEFINED> instruction: 0xf8df4798
   1cf4c:	vst2.32	{d19-d20}, [pc :128], r8
   1cf50:	stmdbls	r8, {r0, r7, r9, ip, sp, lr}
   1cf54:	stmiapl	fp, {r4, r9, sl, lr}^
   1cf58:			; <UNDEFINED> instruction: 0xf7fe601a
   1cf5c:	blls	20c100 <strspn@plt+0x209588>
   1cf60:	blls	f6fcc <strspn@plt+0xf4454>
   1cf64:	stmdbcs	r0, {r3, r4, fp, sp, lr}
   1cf68:			; <UNDEFINED> instruction: 0xf8dfd0e0
   1cf6c:	ldrbtmi	r3, [fp], #-2284	; 0xfffff714
   1cf70:	blls	216eb4 <strspn@plt+0x21433c>
   1cf74:	blls	f6fe0 <strspn@plt+0xf4468>
   1cf78:	stmdbcs	r0, {r3, r4, fp, sp, lr}
   1cf7c:			; <UNDEFINED> instruction: 0xf8dfd0d6
   1cf80:	ldrbtmi	r3, [fp], #-2268	; 0xfffff724
   1cf84:	blls	216ea0 <strspn@plt+0x214328>
   1cf88:	orrlt	r6, r9, r9, lsl r8
   1cf8c:			; <UNDEFINED> instruction: 0xf8df9a03
   1cf90:	ldmdavs	r2, {r4, r6, r7, fp, ip, sp}
   1cf94:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1cf98:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1cf9c:	stccc	8, cr15, [r1], {18}
   1cfa0:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1cfa4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1cfa8:			; <UNDEFINED> instruction: 0xf383fab3
   1cfac:	bicsvs	r0, r3, fp, asr r9
   1cfb0:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1cfb4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1cfb8:			; <UNDEFINED> instruction: 0xf8dfb11b
   1cfbc:	ldrbtmi	r0, [r8], #-2220	; 0xfffff754
   1cfc0:			; <UNDEFINED> instruction: 0xf8df4798
   1cfc4:	vtst.8	d19, d0, d16
   1cfc8:	stmdbls	r8, {r0, r1, r5, r9, ip}
   1cfcc:	stmiapl	fp, {r4, r9, sl, lr}^
   1cfd0:			; <UNDEFINED> instruction: 0xf7fe601a
   1cfd4:	blls	20c088 <strspn@plt+0x209510>
   1cfd8:	orrlt	r6, r9, r9, lsl r8
   1cfdc:			; <UNDEFINED> instruction: 0xf8df9a03
   1cfe0:	ldmdavs	r2, {r2, r3, r7, fp, ip, sp}
   1cfe4:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1cfe8:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1cfec:	stccc	8, cr15, [r1], {18}
   1cff0:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1cff4:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1cff8:			; <UNDEFINED> instruction: 0xf383fab3
   1cffc:	bicsvs	r0, r3, fp, asr r9
   1d000:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d004:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d008:			; <UNDEFINED> instruction: 0xf8dfb11b
   1d00c:	ldrbtmi	r0, [r8], #-2152	; 0xfffff798
   1d010:			; <UNDEFINED> instruction: 0xf8df4798
   1d014:	ldrbtmi	r0, [r8], #-2148	; 0xfffff79c
   1d018:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d01c:	stmdavs	r3, {r0, r1, r3, sl, sp}
   1d020:	stmdbls	r8, {r9, sl, sp}
   1d024:	blcc	6e8c0 <strspn@plt+0x6bd48>
   1d028:	bl	f3254 <strspn@plt+0xf06dc>
   1d02c:	ldrdvs	r7, [r4], -r3
   1d030:	mcrvc	0, 0, r1, cr2, cr11, {2}
   1d034:	stmdavs	r4, {r1, r2, r3, sp, lr}^
   1d038:	bvs	d7780 <strspn@plt+0xd4c08>
   1d03c:			; <UNDEFINED> instruction: 0xf7fe6643
   1d040:	blls	20b8b8 <strspn@plt+0x208d40>
   1d044:	blls	f70b0 <strspn@plt+0xf4538>
   1d048:	ldmdavs	r8, {r2, r3, r6, r9, sl, fp, ip}
   1d04c:	cmnlt	r9, r3, lsl #26
   1d050:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d054:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d058:			; <UNDEFINED> instruction: 0xf383fab3
   1d05c:	ldmdbeq	fp, {r1, r3, r4, r5, r6, sl, lr}^
   1d060:	strcs	lr, [r1, #-2514]	; 0xfffff62e
   1d064:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   1d068:	stfpls	f6, [r3, #-844]	; 0xfffffcb4
   1d06c:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d070:	ldrbtmi	r2, [sl], #-2863	; 0xfffff4d1
   1d074:			; <UNDEFINED> instruction: 0xf0006812
   1d078:			; <UNDEFINED> instruction: 0xf8df8306
   1d07c:	strcs	r3, [r5], #-2060	; 0xfffff7f4
   1d080:	andsvs	r4, ip, fp, ror r4
   1d084:			; <UNDEFINED> instruction: 0xf8dfb13a
   1d088:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
   1d08c:	blls	eeed4 <strspn@plt+0xec35c>
   1d090:	blls	1f70f8 <strspn@plt+0x1f4580>
   1d094:			; <UNDEFINED> instruction: 0xf0016819
   1d098:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1d09c:	mrcge	4, 0, APSR_nzcv, cr12, cr15, {1}
   1d0a0:	ubfxcc	pc, pc, #17, #13
   1d0a4:			; <UNDEFINED> instruction: 0xf7ff447b
   1d0a8:	blls	20b280 <strspn@plt+0x208708>
   1d0ac:	orrlt	r6, r9, r9, lsl r8
   1d0b0:			; <UNDEFINED> instruction: 0xf8df9a03
   1d0b4:	ldmdavs	r2, {r5, r6, r7, r8, r9, sl, ip, sp}
   1d0b8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1d0bc:	ldmdavs	r8, {r2, r3, r4, r7, fp, sp, lr}^
   1d0c0:	stccc	8, cr15, [r1], {18}
   1d0c4:	eorcs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   1d0c8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d0cc:			; <UNDEFINED> instruction: 0xf383fab3
   1d0d0:	bicsvs	r0, r3, fp, asr r9
   1d0d4:			; <UNDEFINED> instruction: 0x27c0f8df
   1d0d8:			; <UNDEFINED> instruction: 0xf8df2005
   1d0dc:	ldrbtmi	r3, [sl], #-1984	; 0xfffff840
   1d0e0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d0e4:			; <UNDEFINED> instruction: 0xb12a6018
   1d0e8:	sbfxeq	pc, pc, #17, #21
   1d0ec:			; <UNDEFINED> instruction: 0x47904478
   1d0f0:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1d0f4:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1d0f8:			; <UNDEFINED> instruction: 0xf9cef001
   1d0fc:			; <UNDEFINED> instruction: 0xf43f2800
   1d100:			; <UNDEFINED> instruction: 0xf8dfadeb
   1d104:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
   1d108:	stmdalt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d10c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1d110:	bls	10973c <strspn@plt+0x106bc4>
   1d114:			; <UNDEFINED> instruction: 0x3790f8df
   1d118:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1d11c:	ldmvs	r8, {r1, r3, sl, lr}
   1d120:			; <UNDEFINED> instruction: 0xf8126859
   1d124:			; <UNDEFINED> instruction: 0xf8513c01
   1d128:			; <UNDEFINED> instruction: 0xf1a32020
   1d12c:	blx	fecddd5c <strspn@plt+0xfecdb1e4>
   1d130:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1d134:			; <UNDEFINED> instruction: 0xf8df61d3
   1d138:	strcs	r1, [r3], #-1908	; 0xfffff88c
   1d13c:			; <UNDEFINED> instruction: 0x2770f8df
   1d140:	ldrbtmi	r2, [r9], #-13
   1d144:			; <UNDEFINED> instruction: 0x376cf8df
   1d148:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1d14c:	andsvs	r4, r4, fp, ror r4
   1d150:	tstlt	r9, r8, lsl r0
   1d154:			; <UNDEFINED> instruction: 0x0760f8df
   1d158:			; <UNDEFINED> instruction: 0x47884478
   1d15c:			; <UNDEFINED> instruction: 0x3694f8df
   1d160:	addsvc	pc, r7, #1325400064	; 0x4f000000
   1d164:	ldrmi	r9, [r0], -r8, lsl #18
   1d168:	andsvs	r5, sl, fp, asr #17
   1d16c:	bllt	17db16c <strspn@plt+0x17d85f4>
   1d170:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1d174:	bls	1097a0 <strspn@plt+0x106c28>
   1d178:			; <UNDEFINED> instruction: 0x3740f8df
   1d17c:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1d180:	ldmvs	r8, {r1, r3, sl, lr}
   1d184:			; <UNDEFINED> instruction: 0xf8126859
   1d188:			; <UNDEFINED> instruction: 0xf8513c01
   1d18c:			; <UNDEFINED> instruction: 0xf1a32020
   1d190:	blx	fecdddc0 <strspn@plt+0xfecdb248>
   1d194:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1d198:			; <UNDEFINED> instruction: 0xf8df61d3
   1d19c:	ldrbtmi	r3, [fp], #-1828	; 0xfffff8dc
   1d1a0:	tstlt	fp, fp, lsl r8
   1d1a4:			; <UNDEFINED> instruction: 0x071cf8df
   1d1a8:			; <UNDEFINED> instruction: 0x47984478
   1d1ac:	tstcs	r1, r3, lsl #22
   1d1b0:			; <UNDEFINED> instruction: 0x5714f8df
   1d1b4:	ldrbtmi	r6, [sp], #-2072	; 0xfffff7e8
   1d1b8:			; <UNDEFINED> instruction: 0xf8954408
   1d1bc:			; <UNDEFINED> instruction: 0xf0012069
   1d1c0:	stmdacs	r0, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   1d1c4:	ldmge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   1d1c8:	blls	2167e8 <strspn@plt+0x213c70>
   1d1cc:	orrlt	r6, r9, r9, lsl r8
   1d1d0:			; <UNDEFINED> instruction: 0xf8df9a03
   1d1d4:	ldmdavs	r2, {r3, r4, r5, r6, r7, r9, sl, ip, sp}
   1d1d8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1d1dc:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1d1e0:	stccc	8, cr15, [r1], {18}
   1d1e4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1d1e8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d1ec:			; <UNDEFINED> instruction: 0xf383fab3
   1d1f0:	bicsvs	r0, r3, fp, asr r9
   1d1f4:			; <UNDEFINED> instruction: 0x36d8f8df
   1d1f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d1fc:			; <UNDEFINED> instruction: 0xf8dfb11b
   1d200:	ldrbtmi	r0, [r8], #-1748	; 0xfffff92c
   1d204:			; <UNDEFINED> instruction: 0xf8df4798
   1d208:	ldrdcs	r5, [r2, -r0]
   1d20c:			; <UNDEFINED> instruction: 0xf7ff447d
   1d210:	blls	20b4d8 <strspn@plt+0x208960>
   1d214:	ldmdavs	r9, {r0, r1, r3, r5, r7, r9, sl, lr}
   1d218:	bls	109844 <strspn@plt+0x106ccc>
   1d21c:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   1d220:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1d224:	ldmvs	r8, {r1, r3, sl, lr}
   1d228:			; <UNDEFINED> instruction: 0xf8126859
   1d22c:			; <UNDEFINED> instruction: 0xf8513c01
   1d230:			; <UNDEFINED> instruction: 0xf1a32020
   1d234:	blx	fecdde64 <strspn@plt+0xfecdb2ec>
   1d238:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1d23c:			; <UNDEFINED> instruction: 0xf8df61d3
   1d240:	andcs	r3, r1, r0, lsr #13
   1d244:	strcs	r9, [r0], #-3337	; 0xfffff2f7
   1d248:	mcrls	4, 0, r4, cr7, cr11, {3}
   1d24c:	strcs	pc, [r4, #2271]!	; 0x8df
   1d250:	andsvs	r7, r8, r9, lsl lr
   1d254:			; <UNDEFINED> instruction: 0xf88b9803
   1d258:	vhadd.s8	d17, d0, d0
   1d25c:	eorsvs	r1, r4, r1, lsl #2
   1d260:	andvs	r4, r5, lr, lsr #12
   1d264:	sbcsvs	r4, sp, r8, lsl #12
   1d268:	eorsvc	r7, r4, sp, lsr #16
   1d26c:			; <UNDEFINED> instruction: 0x4613761d
   1d270:	ldmpl	r3, {r3, r9, fp, ip, pc}^
   1d274:			; <UNDEFINED> instruction: 0xf7fe6019
   1d278:	blls	20bde4 <strspn@plt+0x20926c>
   1d27c:	orrlt	r6, r9, r9, lsl r8
   1d280:			; <UNDEFINED> instruction: 0xf8df9a03
   1d284:	ldmdavs	r2, {r5, r6, r9, sl, ip, sp}
   1d288:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1d28c:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1d290:	stccc	8, cr15, [r1], {18}
   1d294:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1d298:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d29c:			; <UNDEFINED> instruction: 0xf383fab3
   1d2a0:	bicsvs	r0, r3, fp, asr r9
   1d2a4:			; <UNDEFINED> instruction: 0x3640f8df
   1d2a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d2ac:			; <UNDEFINED> instruction: 0xf43f2b00
   1d2b0:			; <UNDEFINED> instruction: 0xf8dfa9b3
   1d2b4:	ldrbtmi	r0, [r8], #-1592	; 0xfffff9c8
   1d2b8:			; <UNDEFINED> instruction: 0xf7ff4798
   1d2bc:	blls	20b978 <strspn@plt+0x208e00>
   1d2c0:	orrlt	r6, r9, r9, lsl r8
   1d2c4:			; <UNDEFINED> instruction: 0xf8df9a03
   1d2c8:	ldmdavs	r2, {r3, r5, r9, sl, ip, sp}
   1d2cc:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1d2d0:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1d2d4:	stccc	8, cr15, [r1], {18}
   1d2d8:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1d2dc:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d2e0:			; <UNDEFINED> instruction: 0xf383fab3
   1d2e4:	bicsvs	r0, r3, fp, asr r9
   1d2e8:			; <UNDEFINED> instruction: 0x2608f8df
   1d2ec:			; <UNDEFINED> instruction: 0xf8df2107
   1d2f0:	ldrbtmi	r3, [sl], #-1544	; 0xfffff9f8
   1d2f4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d2f8:	bcs	35364 <strspn@plt+0x327ec>
   1d2fc:	ldmibge	r3!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   1d300:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1d304:			; <UNDEFINED> instruction: 0x47904478
   1d308:	stmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d30c:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1d310:	bls	10993c <strspn@plt+0x106dc4>
   1d314:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1d318:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
   1d31c:	ldmvs	ip, {r1, r3, sl, lr}
   1d320:			; <UNDEFINED> instruction: 0xf8126858
   1d324:			; <UNDEFINED> instruction: 0xf8503c01
   1d328:			; <UNDEFINED> instruction: 0xf1a32024
   1d32c:	blx	fecddf5c <strspn@plt+0xfecdb3e4>
   1d330:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1d334:			; <UNDEFINED> instruction: 0xf8df61d3
   1d338:	andcs	r2, r9, ip, asr #11
   1d33c:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   1d340:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1d344:	andsvs	r6, r8, r2, lsl r8
   1d348:			; <UNDEFINED> instruction: 0xf8dfb12a
   1d34c:	ldrbtmi	r0, [r8], #-1472	; 0xfffffa40
   1d350:	blls	1ef198 <strspn@plt+0x1ec620>
   1d354:	blls	f73c0 <strspn@plt+0xf4848>
   1d358:	ldmdavs	r8, {r9, sp}
   1d35c:			; <UNDEFINED> instruction: 0xff9cf000
   1d360:			; <UNDEFINED> instruction: 0xf43f2800
   1d364:			; <UNDEFINED> instruction: 0xf8dfacb9
   1d368:	vshl.s8	d19, d12, d16
   1d36c:	stmdbls	r8, {r0, r1, r9, ip}
   1d370:	stmiapl	fp, {r4, r9, sl, lr}^
   1d374:			; <UNDEFINED> instruction: 0xf7fe601a
   1d378:	bls	20bce4 <strspn@plt+0x20916c>
   1d37c:	ldrcc	pc, [r0, #2271]	; 0x8df
   1d380:	ldrbtmi	r6, [fp], #-2065	; 0xfffff7ef
   1d384:			; <UNDEFINED> instruction: 0x4601e9d3
   1d388:	blls	109914 <strspn@plt+0x106d9c>
   1d38c:	eorcs	pc, r6, r4, asr r8	; <UNPREDICTABLE>
   1d390:	strmi	r6, [fp], #-2075	; 0xfffff7e5
   1d394:	stccc	8, cr15, [r1], {19}
   1d398:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d39c:			; <UNDEFINED> instruction: 0xf383fab3
   1d3a0:	bicsvs	r0, r3, fp, asr r9
   1d3a4:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1d3a8:	ldrmi	r2, [r5], -r7, lsl #4
   1d3ac:	andsvs	r4, sl, fp, ror r4
   1d3b0:	ldrdge	pc, [ip], -r3
   1d3b4:			; <UNDEFINED> instruction: 0xf7fe7e1a
   1d3b8:	blls	20b540 <strspn@plt+0x2089c8>
   1d3bc:	orrlt	r6, r9, r9, lsl r8
   1d3c0:			; <UNDEFINED> instruction: 0xf8df9a03
   1d3c4:	ldmdavs	r2, {r2, r4, r6, r8, sl, ip, sp}
   1d3c8:	strmi	r4, [sl], #-1147	; 0xfffffb85
   1d3cc:	ldmdavs	r9, {r3, r4, r7, fp, sp, lr}^
   1d3d0:	stccc	8, cr15, [r1], {18}
   1d3d4:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1d3d8:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   1d3dc:			; <UNDEFINED> instruction: 0xf383fab3
   1d3e0:	bicsvs	r0, r3, fp, asr r9
   1d3e4:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   1d3e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d3ec:			; <UNDEFINED> instruction: 0xf8dfb11b
   1d3f0:	ldrbtmi	r0, [r8], #-1328	; 0xfffffad0
   1d3f4:			; <UNDEFINED> instruction: 0xf8df4798
   1d3f8:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
   1d3fc:			; <UNDEFINED> instruction: 0xf8dfe60c
   1d400:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
   1d404:	mcrlt	7, 6, pc, cr5, cr14, {7}	; <UNPREDICTABLE>
   1d408:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1d40c:	svceq	0x0000f1b8
   1d410:			; <UNDEFINED> instruction: 0xf10ebfc4
   1d414:	bl	ad018 <strspn@plt+0xaa4a0>
   1d418:	stcle	3, cr0, [r7, #-32]	; 0xffffffe0
   1d41c:	blne	9b46c <strspn@plt+0x988f4>
   1d420:			; <UNDEFINED> instruction: 0xf80e429a
   1d424:	mvnsle	r1, r1, lsl #30
   1d428:	eorcc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   1d42c:			; <UNDEFINED> instruction: 0x461a6ad9
   1d430:			; <UNDEFINED> instruction: 0xf0002902
   1d434:	ldmvs	pc, {r0, r1, r2, r3, r4, r8, r9, pc}^	; <UNPREDICTABLE>
   1d438:	streq	lr, [r8, -r7, lsr #23]
   1d43c:			; <UNDEFINED> instruction: 0xd12a3f01
   1d440:	muls	r9, sl, r6
   1d444:	ldrdcc	pc, [ip], -sl
   1d448:	subseq	r4, r9, r0, lsl r6
   1d44c:	bl	10d074 <strspn@plt+0x10a4fc>
   1d450:			; <UNDEFINED> instruction: 0xf8ca01d3
   1d454:	tstcc	r2, ip
   1d458:	stmdb	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d45c:	andeq	pc, r4, sl, asr #17
   1d460:			; <UNDEFINED> instruction: 0xf8d9b198
   1d464:	ldrtmi	sl, [r8], #-0
   1d468:			; <UNDEFINED> instruction: 0xf8da9b0b
   1d46c:	sbcsvs	r7, r8, ip
   1d470:	streq	lr, [r8, -r7, lsr #23]
   1d474:	tstle	sp, r1, lsl #30
   1d478:			; <UNDEFINED> instruction: 0x3014f8da
   1d47c:	ldrdcs	pc, [r4], -sl
   1d480:	blcs	23ea4 <strspn@plt+0x2132c>
   1d484:			; <UNDEFINED> instruction: 0xf8cad1de
   1d488:			; <UNDEFINED> instruction: 0xf8df3004
   1d48c:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
   1d490:			; <UNDEFINED> instruction: 0xf9f2f7fd
   1d494:			; <UNDEFINED> instruction: 0xf5b74652
   1d498:			; <UNDEFINED> instruction: 0xf8d25f00
   1d49c:	svclt	0x0028a018
   1d4a0:	strpl	pc, [r0, -pc, asr #8]
   1d4a4:	svceq	0x0000f1ba
   1d4a8:			; <UNDEFINED> instruction: 0x83acf000
   1d4ac:	strls	pc, [r0], #2271	; 0x8df
   1d4b0:	ldrmi	r2, [sl], r0, lsl #6
   1d4b4:			; <UNDEFINED> instruction: 0xf8d944f9
   1d4b8:			; <UNDEFINED> instruction: 0xf7e50040
   1d4bc:	vmovne	d26, lr, r3
   1d4c0:	orrhi	pc, r9, #0
   1d4c4:	ldrdcs	pc, [r8], -r9
   1d4c8:			; <UNDEFINED> instruction: 0xf8d9280a
   1d4cc:	bl	2294e4 <strspn@plt+0x22696c>
   1d4d0:	cpsie	a,#10
   1d4d4:	bl	dfce0 <strspn@plt+0xdd168>
   1d4d8:			; <UNDEFINED> instruction: 0xf8530b82
   1d4dc:	ldmdavs	fp, {r1, r5, ip, sp}^
   1d4e0:			; <UNDEFINED> instruction: 0x0c01eb03
   1d4e4:	cmnhi	r3, #0	; <UNPREDICTABLE>
   1d4e8:	ldrbpl	r4, [r8], #-1367	; 0xfffffaa9
   1d4ec:			; <UNDEFINED> instruction: 0xf8dfd1e3
   1d4f0:	ldrtmi	r2, [fp], -r4, asr #8
   1d4f4:	ldrdls	pc, [r0], -fp
   1d4f8:			; <UNDEFINED> instruction: 0xf8c9447a
   1d4fc:	bicsvs	r7, r7, #16
   1d500:	beq	59644 <strspn@plt+0x56acc>
   1d504:	bls	2d603c <strspn@plt+0x2d34c4>
   1d508:	ldmdbvs	r9, {r0, sp}
   1d50c:	lfmvs	f6, 4, [r2], {216}	; 0xd8
   1d510:	andsvs	r9, sl, sl, lsl #16
   1d514:			; <UNDEFINED> instruction: 0xf7ff63c1
   1d518:			; <UNDEFINED> instruction: 0xf8dfb9d5
   1d51c:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
   1d520:	blcs	37594 <strspn@plt+0x34a1c>
   1d524:	bge	febda624 <strspn@plt+0xfebd7aac>
   1d528:	ldreq	pc, [r0], #-2271	; 0xfffff721
   1d52c:			; <UNDEFINED> instruction: 0x47984478
   1d530:	blt	fea5b530 <strspn@plt+0xfea589b8>
   1d534:	strcc	pc, [r8], #-2271	; 0xfffff721
   1d538:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d53c:			; <UNDEFINED> instruction: 0xf43e2b00
   1d540:			; <UNDEFINED> instruction: 0xf8dfaaa1
   1d544:	ldrbtmi	r0, [r8], #-1024	; 0xfffffc00
   1d548:			; <UNDEFINED> instruction: 0xf7fe4798
   1d54c:	movwcc	fp, #39579	; 0x9a9b
   1d550:	stclpl	8, cr1, [r4], #900	; 0x384
   1d554:	andsmi	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
   1d558:	strle	r0, [r6, #-2022]	; 0xfffff81a
   1d55c:			; <UNDEFINED> instruction: 0xf811186b
   1d560:			; <UNDEFINED> instruction: 0xf8304f01
   1d564:			; <UNDEFINED> instruction: 0x07e44014
   1d568:	ldmibmi	r7!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}^
   1d56c:	andcs	r3, r3, r1, lsr #20
   1d570:	andvs	r4, r8, r9, ror r4
   1d574:			; <UNDEFINED> instruction: 0xf63e2a1f
   1d578:	smlabtge	r2, r0, sp, sl
   1d57c:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1d580:	smladmi	r8, r1, r4, r4
   1d584:	andeq	r0, r0, sp, lsr #9
   1d588:			; <UNDEFINED> instruction: 0xffffeb77
   1d58c:			; <UNDEFINED> instruction: 0xffffeb77
   1d590:			; <UNDEFINED> instruction: 0xffffeb77
   1d594:			; <UNDEFINED> instruction: 0xffffeb77
   1d598:			; <UNDEFINED> instruction: 0xffffeb77
   1d59c:			; <UNDEFINED> instruction: 0xffffeb77
   1d5a0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5a4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5a8:			; <UNDEFINED> instruction: 0xffffeb77
   1d5ac:			; <UNDEFINED> instruction: 0xffffeb77
   1d5b0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5b4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5b8:			; <UNDEFINED> instruction: 0xffffeb77
   1d5bc:			; <UNDEFINED> instruction: 0xffffeb77
   1d5c0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5c4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5c8:			; <UNDEFINED> instruction: 0xffffeb77
   1d5cc:			; <UNDEFINED> instruction: 0xffffeb77
   1d5d0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5d4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5d8:			; <UNDEFINED> instruction: 0xffffeb77
   1d5dc:			; <UNDEFINED> instruction: 0xffffeb77
   1d5e0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5e4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5e8:	andeq	r0, r0, r5, ror #8
   1d5ec:			; <UNDEFINED> instruction: 0xffffeb77
   1d5f0:			; <UNDEFINED> instruction: 0xffffeb77
   1d5f4:			; <UNDEFINED> instruction: 0xffffeb77
   1d5f8:	andeq	r0, r0, sp, lsl r4
   1d5fc:			; <UNDEFINED> instruction: 0xffffeb77
   1d600:	andeq	r0, r0, r9, lsl r2
   1d604:	ldrdcs	r4, [r1], -r1
   1d608:	ldrdcs	r4, [r0, -r1]
   1d60c:	andsvs	r4, r8, fp, ror r4
   1d610:	stmpl	r2, {r3, fp, ip, pc}
   1d614:	rsbne	pc, r8, r3, lsl #17
   1d618:	movwcc	r6, #6163	; 0x1813
   1d61c:			; <UNDEFINED> instruction: 0xf7ff6013
   1d620:	stmiami	ip, {r0, r3, r5, r6, r7, fp, ip, sp, pc}^
   1d624:	stmibmi	ip, {sl, sp}^
   1d628:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1d62c:	andmi	pc, sp, #64, 4
   1d630:	rsbcc	pc, r4, r0, lsl #12
   1d634:	strls	r4, [r0], #-1145	; 0xfffffb87
   1d638:	stmib	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d63c:			; <UNDEFINED> instruction: 0xf7fe4620
   1d640:	stcne	8, cr11, [r3], {245}	; 0xf5
   1d644:	adccs	pc, fp, sl, asr #12
   1d648:	adccs	pc, sl, sl, asr #13
   1d64c:	movweq	pc, #15264	; 0x3ba0	; <UNPREDICTABLE>
   1d650:	addseq	r0, fp, fp, asr r8
   1d654:	mcrlt	7, 0, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
   1d658:			; <UNDEFINED> instruction: 0xf43f2b00
   1d65c:	ldmmi	pc!, {r0, r1, r2, r3, r4, r5, r6, fp, sp, pc}	; <UNPREDICTABLE>
   1d660:			; <UNDEFINED> instruction: 0x47984478
   1d664:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d668:			; <UNDEFINED> instruction: 0xb1217851
   1d66c:	cmnle	r5, sl, lsr r9
   1d670:	bcs	3b8c0 <strspn@plt+0x38d48>
   1d674:	blcs	51c04 <strspn@plt+0x4f08c>
   1d678:	bge	15a778 <strspn@plt+0x157c00>
   1d67c:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
   1d680:			; <UNDEFINED> instruction: 0xf7fe4798
   1d684:			; <UNDEFINED> instruction: 0xb112b9ff
   1d688:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
   1d68c:	blls	1ef4d4 <strspn@plt+0x1ec95c>
   1d690:	blls	f76fc <strspn@plt+0xf4b84>
   1d694:			; <UNDEFINED> instruction: 0xf0006818
   1d698:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1d69c:	blge	75a7a0 <strspn@plt+0x757c28>
   1d6a0:	blls	11673c <strspn@plt+0x113bc4>
   1d6a4:	ldmdavs	r8, {r9, sp}
   1d6a8:	ldc2l	0, cr15, [r6]
   1d6ac:			; <UNDEFINED> instruction: 0xf43f2800
   1d6b0:	bmi	feb88304 <strspn@plt+0xfeb8578c>
   1d6b4:	blmi	feb65ac0 <strspn@plt+0xfeb62f48>
   1d6b8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1d6bc:	andsvs	r6, r9, r2, lsl r8
   1d6c0:	stmiami	fp!, {r1, r4, r8, ip, sp, pc}
   1d6c4:			; <UNDEFINED> instruction: 0x47904478
   1d6c8:			; <UNDEFINED> instruction: 0xf44f4b4a
   1d6cc:	stmdbls	r8, {r2, r7, r9, ip, sp, lr}
   1d6d0:	stmiapl	fp, {r4, r9, sl, lr}^
   1d6d4:			; <UNDEFINED> instruction: 0xf7fe601a
   1d6d8:	strmi	fp, [sl], -r9, lsr #17
   1d6dc:	ldrcs	r3, [r4, -r1, lsl #24]
   1d6e0:	blx	1f117a <strspn@plt+0x1ee602>
   1d6e4:	ldrbtmi	pc, [lr], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   1d6e8:	ldmdapl	r0, {r2, r4, r5, r6, sl, sp, lr}^
   1d6ec:			; <UNDEFINED> instruction: 0xf956f7fd
   1d6f0:	bls	23057c <strspn@plt+0x22da04>
   1d6f4:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
   1d6f8:			; <UNDEFINED> instruction: 0xf82ef7fc
   1d6fc:	ldclvs	12, cr6, [r3], #-964	; 0xfffffc3c
   1d700:	blx	1f0156 <strspn@plt+0x1ed5de>
   1d704:	ldmdavs	pc, {r0, r1, r8, r9, ip}^	; <UNPREDICTABLE>
   1d708:	ldmvs	r9, {r3, r4, sl, fp, ip, sp, lr}^
   1d70c:	bls	22ef60 <strspn@plt+0x22c3e8>
   1d710:	ldmpl	r3, {r0, r1, r2, r5, sp, lr}^
   1d714:	subseq	pc, r8, r6, lsl #17
   1d718:	ldmmi	r8, {r0, r3, r4, sp, lr}
   1d71c:	tstls	r0, r1, lsl #2
   1d720:	ldmibmi	r7, {r0, r1, r3, r5, r9, sl, lr}
   1d724:			; <UNDEFINED> instruction: 0xf6004478
   1d728:	vhadd.s8	<illegal reg q9.5>, q0, q10
   1d72c:	ldrbtmi	r4, [r9], #-555	; 0xfffffdd5
   1d730:	stmdb	sl, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d734:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   1d738:	stclt	7, cr15, [fp, #-1016]!	; 0xfffffc08
   1d73c:			; <UNDEFINED> instruction: 0xf43e2b00
   1d740:	ldmmi	r1, {r0, r2, r3, r6, r8, fp, sp, pc}
   1d744:			; <UNDEFINED> instruction: 0x47984478
   1d748:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d74c:			; <UNDEFINED> instruction: 0xf7e56800
   1d750:	ldmdavs	r0!, {r1, r3, r5, r8, fp, sp, lr, pc}^
   1d754:			; <UNDEFINED> instruction: 0x6c74b9e0
   1d758:	svclt	0x00fcf7fd
   1d75c:			; <UNDEFINED> instruction: 0xf43e2b00
   1d760:	stmmi	sl, {r0, r4, r7, r8, fp, sp, pc}
   1d764:			; <UNDEFINED> instruction: 0x47984478
   1d768:	stmiblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d76c:	bmi	10f0994 <strspn@plt+0x10ede1c>
   1d770:	mcrvs	4, 3, r4, cr0, cr12, {3}
   1d774:	tstcc	r1, r1, asr #32
   1d778:	stmdbls	r8, {r0, r5, sp, lr}
   1d77c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1d780:			; <UNDEFINED> instruction: 0xf43e2a00
   1d784:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, fp, sp, pc}
   1d788:	stmibge	fp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}
   1d78c:	svclt	0x00e6f7fe
   1d790:	ldclvs	8, cr6, [r4], #-716	; 0xfffffd34
   1d794:	eoreq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1d798:	svclt	0x00dcf7fd
   1d79c:	strcs	r4, [r0], #-2685	; 0xfffff583
   1d7a0:	ldrbtmi	r9, [sl], #-3593	; 0xfffff1f7
   1d7a4:	ldmne	r5!, {r2, r3, r4, r5, r6, r8, fp, lr}^
   1d7a8:	ldrbtmi	r7, [r9], #-3600	; 0xfffff1f0
   1d7ac:			; <UNDEFINED> instruction: 0xf88b60d5
   1d7b0:	stmdals	r3, {}	; <UNPREDICTABLE>
   1d7b4:	stmdals	r7, {r1, r2, sp, lr}
   1d7b8:	ldclpl	0, cr6, [r0], #12
   1d7bc:	stmdavs	fp, {r2, r4, r5, r6, r7, sl, ip, lr}
   1d7c0:	tstlt	r3, r0, lsl r6
   1d7c4:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
   1d7c8:	blmi	2af630 <strspn@plt+0x2acab8>
   1d7cc:	addvc	pc, r5, #1325400064	; 0x4f000000
   1d7d0:	ldrmi	r9, [r0], -r8, lsl #18
   1d7d4:	andsvs	r5, sl, fp, asr #17
   1d7d8:	stmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d7dc:	andeq	r2, r2, lr, ror r6
   1d7e0:	andeq	r2, r2, r2, lsl r4
   1d7e4:	andeq	r8, r0, r0, lsl r9
   1d7e8:	andeq	r2, r2, r6, lsr #12
   1d7ec:			; <UNDEFINED> instruction: 0x000223ba
   1d7f0:	andeq	r8, r0, r8, lsr #17
   1d7f4:			; <UNDEFINED> instruction: 0x000002b8
   1d7f8:	ldrdeq	r2, [r2], -r8
   1d7fc:	andeq	r2, r2, ip, ror #6
   1d800:	andeq	r8, r0, r6, asr r8
   1d804:	andeq	r2, r2, sl, lsl #11
   1d808:	andeq	r2, r2, r6, lsl r3
   1d80c:	andeq	r2, r2, r4, lsl #6
   1d810:	andeq	r2, r2, r8, asr r5
   1d814:	andeq	r8, r0, r4, lsl sl
   1d818:	andeq	r2, r2, r6, lsr #10
   1d81c:			; <UNDEFINED> instruction: 0x000222b2
   1d820:	andeq	r2, r2, r0, lsr #5
   1d824:	strdeq	r2, [r2], -r4
   1d828:	andeq	r8, r0, r4, lsr #19
   1d82c:	andeq	r2, r2, r2, asr #9
   1d830:	andeq	r2, r2, lr, asr #4
   1d834:	andeq	r2, r2, ip, lsr r2
   1d838:	muleq	r2, r0, r4
   1d83c:	andeq	r8, r0, r4, lsr r9
   1d840:	andeq	r2, r2, ip, asr r4
   1d844:	andeq	r2, r2, r8, ror #3
   1d848:	andeq	r8, r0, lr, asr #17
   1d84c:	andeq	r2, r2, r4, lsl #8
   1d850:	andeq	r2, r2, ip, lsl #3
   1d854:	andeq	r8, r0, r2, ror r7
   1d858:	andeq	r2, r2, r6, lsr #7
   1d85c:	muleq	r2, r2, r3
   1d860:	andeq	r2, r2, r0, lsl #7
   1d864:	andeq	r2, r2, r4, lsl r1
   1d868:	strdeq	r8, [r0], -r2
   1d86c:	andeq	r2, r2, r0, lsr r3
   1d870:	andeq	r2, r2, r4, asr #1
   1d874:			; <UNDEFINED> instruction: 0x000085b6
   1d878:	strdeq	r2, [r2], -lr
   1d87c:	andeq	r0, r0, r8, ror r2
   1d880:			; <UNDEFINED> instruction: 0x000222b8
   1d884:	andeq	r2, r2, r6, asr r0
   1d888:	muleq	r2, r4, r2
   1d88c:	andeq	r8, r0, lr, lsr #14
   1d890:	andeq	r2, r2, r0, ror r2
   1d894:	andeq	r2, r2, ip, asr r2
   1d898:	andeq	r1, r2, sl, ror #31
   1d89c:	andeq	r2, r2, r4, lsr r2
   1d8a0:	andeq	r8, r0, ip, asr #13
   1d8a4:	andeq	r2, r2, lr, lsl #4
   1d8a8:	strdeq	r2, [r2], -sl
   1d8ac:	andeq	r1, r2, r6, lsl #31
   1d8b0:	andeq	r1, r2, r4, ror pc
   1d8b4:	andeq	r2, r2, r8, asr #3
   1d8b8:	muleq	r0, r0, r6
   1d8bc:	muleq	r2, r6, r1
   1d8c0:	andeq	r1, r2, sl, lsr #30
   1d8c4:	andeq	r8, r0, r0, lsl #9
   1d8c8:	andeq	r2, r2, lr, asr r1
   1d8cc:	andeq	r2, r2, ip, lsr r1
   1d8d0:	ldrdeq	r1, [r2], -r0
   1d8d4:	andeq	r8, r0, r6, lsr #8
   1d8d8:	andeq	r2, r2, r8, lsl #2
   1d8dc:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1d8e0:	andeq	r2, r2, ip, asr #1
   1d8e4:	andeq	r2, r2, ip, lsl #1
   1d8e8:	andeq	r1, r2, r0, lsr #28
   1d8ec:	andeq	r8, r0, r2, lsl #6
   1d8f0:	andeq	r2, r2, r8, asr #32
   1d8f4:	ldrdeq	r1, [r2], -r6
   1d8f8:	andeq	r2, r2, r0, lsr #32
   1d8fc:	andeq	r1, r0, r8, asr ip
   1d900:	strdeq	r1, [r2], -sl
   1d904:	andeq	r1, r2, r8, lsl #27
   1d908:	ldrdeq	r1, [r2], -r2
   1d90c:	andeq	r8, r0, r2, ror #4
   1d910:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   1d914:	andeq	r1, r2, r8, ror #30
   1d918:	andeq	r1, r2, ip, asr #30
   1d91c:	andeq	r1, r2, r0, ror #25
   1d920:	ldrdeq	r8, [r0], -r2
   1d924:	andeq	r1, r2, sl, lsl pc
   1d928:	andeq	r1, r2, r2, lsl pc
   1d92c:			; <UNDEFINED> instruction: 0x000083b2
   1d930:	andeq	r1, r2, r0, ror #28
   1d934:	andeq	r1, r2, ip, lsl lr
   1d938:	andeq	r1, r2, sl, lsr #23
   1d93c:	strheq	r8, [r0], -r8	; <UNPREDICTABLE>
   1d940:	muleq	r2, r0, fp
   1d944:	muleq	r0, lr, r0
   1d948:	andeq	r1, r2, r4, lsr #27
   1d94c:	andeq	r1, r2, r8, lsl #26
   1d950:	andeq	r0, r0, r8, asr #5
   1d954:	andeq	r9, r0, r2, asr r4
   1d958:	andeq	r7, r0, r8, ror lr
   1d95c:	andeq	r7, r0, r4, lsr #31
   1d960:	andeq	r7, r0, r6, ror #30
   1d964:	andeq	r8, r0, lr, lsr #2
   1d968:	andeq	r1, r2, r0, lsl sl
   1d96c:	andeq	r1, r2, sl, asr ip
   1d970:	andeq	r7, r0, r8, ror pc
   1d974:	andeq	r1, r2, lr, lsr #24
   1d978:	andeq	r0, r0, r0, lsr r2
   1d97c:	andeq	r9, r0, r8, asr r3
   1d980:	andeq	r7, r0, lr, ror sp
   1d984:	ldrdeq	r1, [r2], -lr
   1d988:	andeq	r7, r0, r8, lsr #29
   1d98c:	andeq	r7, r0, r0, lsl #29
   1d990:	andeq	r1, r2, r4, lsr #23
   1d994:	andeq	r1, r2, r2, ror fp
   1d998:	andeq	r1, r2, lr, lsl r9
   1d99c:			; <UNDEFINED> instruction: 0x00007eb6
   1d9a0:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1d9a4:	cfcpysls	mvf2, mvf9
   1d9a8:			; <UNDEFINED> instruction: 0xf8df447a
   1d9ac:	ldmne	r5!, {r3, r4, r5, r6, sl, ip}^
   1d9b0:	ldrbtmi	r7, [r9], #-3600	; 0xfffff1f0
   1d9b4:			; <UNDEFINED> instruction: 0xf88b60d5
   1d9b8:	stmdals	r3, {}	; <UNPREDICTABLE>
   1d9bc:	stmdals	r7, {r1, r2, sp, lr}
   1d9c0:	ldclpl	0, cr6, [r0], #12
   1d9c4:	stmdavs	fp, {r2, r4, r5, r6, r7, sl, ip, lr}
   1d9c8:	tstlt	fp, r0, lsl r6
   1d9cc:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1d9d0:			; <UNDEFINED> instruction: 0x47984478
   1d9d4:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1d9d8:	addvc	pc, r6, #1325400064	; 0x4f000000
   1d9dc:	ldrmi	r9, [r0], -r8, lsl #18
   1d9e0:	andsvs	r5, sl, fp, asr #17
   1d9e4:	svclt	0x0022f7fd
   1d9e8:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1d9ec:	cfcpysls	mvf2, mvf9
   1d9f0:			; <UNDEFINED> instruction: 0xf8df447a
   1d9f4:	ldmne	r5!, {r6, sl, ip}^
   1d9f8:	ldrbtmi	r7, [r9], #-3600	; 0xfffff1f0
   1d9fc:			; <UNDEFINED> instruction: 0xf88b60d5
   1da00:	stmdals	r3, {}	; <UNPREDICTABLE>
   1da04:	stmdals	r7, {r1, r2, sp, lr}
   1da08:	ldclpl	0, cr6, [r0], #12
   1da0c:	stmdavs	fp, {r2, r4, r5, r6, r7, sl, ip, lr}
   1da10:	tstlt	fp, r0, lsl r6
   1da14:	strteq	pc, [r0], #-2271	; 0xfffff721
   1da18:			; <UNDEFINED> instruction: 0x47984478
   1da1c:	strcc	pc, [ip], #-2271	; 0xfffff721
   1da20:	andne	pc, fp, #64, 4
   1da24:	ldrmi	r9, [r0], -r8, lsl #18
   1da28:	andsvs	r5, sl, fp, asr #17
   1da2c:	mrclt	7, 7, APSR_nzcv, cr14, cr13, {7}
   1da30:	strcs	pc, [r8], #-2271	; 0xfffff721
   1da34:	cfcpysls	mvf2, mvf9
   1da38:			; <UNDEFINED> instruction: 0xf8df447a
   1da3c:	ldmne	r5!, {r2, sl, ip}^
   1da40:	ldrbtmi	r7, [r9], #-3600	; 0xfffff1f0
   1da44:			; <UNDEFINED> instruction: 0xf88b60d5
   1da48:	stmdals	r3, {}	; <UNPREDICTABLE>
   1da4c:	stmdals	r7, {r1, r2, sp, lr}
   1da50:	ldclpl	0, cr6, [r0], #12
   1da54:	stmdavs	fp, {r2, r4, r5, r6, r7, sl, ip, lr}
   1da58:	tstlt	r3, r0, lsl r6
   1da5c:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
   1da60:	blmi	ffcaf8c8 <strspn@plt+0xffcacd50>
   1da64:	andne	pc, sp, #64, 4
   1da68:	ldrmi	r9, [r0], -r8, lsl #18
   1da6c:	andsvs	r5, sl, fp, asr #17
   1da70:	mrclt	7, 6, APSR_nzcv, cr12, cr13, {7}
   1da74:	strdcs	r4, [r0, -r4]
   1da78:	ldrbtmi	r6, [sl], #-281	; 0xfffffee7
   1da7c:			; <UNDEFINED> instruction: 0xf1b863d1
   1da80:			; <UNDEFINED> instruction: 0xf0000f00
   1da84:	blmi	ffc7dcd0 <strspn@plt+0xffc7b158>
   1da88:	ldrmi	r2, [r2], r2, lsl #4
   1da8c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1da90:	blvs	ff6e1a9c <strspn@plt+0xff6def24>
   1da94:	eorls	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1da98:	bleq	fe0586a4 <strspn@plt+0xfe055b2c>
   1da9c:	eorcs	pc, ip, r9, asr #17
   1daa0:	ldrdcs	pc, [ip], -r9
   1daa4:	streq	lr, [r3, -r8, lsl #22]
   1daa8:	ldrdeq	pc, [r4], -r9
   1daac:	stmdale	ip!, {r0, r1, r2, r4, r7, r9, lr}^
   1dab0:	strbpl	r2, [r2, #512]	; 0x200
   1dab4:	ldrdcc	pc, [r0], -fp
   1dab8:	svceq	0x0001f1ba
   1dabc:	ldmdavs	fp, {r2, r5, r6, r7, r8, fp, lr}^
   1dac0:	bicvs	r4, pc, #2030043136	; 0x79000000
   1dac4:	rsbsvc	r4, sl, pc, lsl r4
   1dac8:	ldrdcc	pc, [r0], -fp
   1dacc:	blls	f7c3c <strspn@plt+0xf50c4>
   1dad0:			; <UNDEFINED> instruction: 0xf43e601a
   1dad4:			; <UNDEFINED> instruction: 0xf1baaf14
   1dad8:			; <UNDEFINED> instruction: 0xf0000f02
   1dadc:	blls	be0f0 <strspn@plt+0xbb578>
   1dae0:	sbcvs	r4, fp, r3, lsl r4
   1dae4:			; <UNDEFINED> instruction: 0xf7fc469b
   1dae8:	blls	11ce44 <strspn@plt+0x11a2cc>
   1daec:	movwls	r6, #38939	; 0x981b
   1daf0:	mulcs	r0, fp, r8
   1daf4:			; <UNDEFINED> instruction: 0xf7fd4605
   1daf8:	ldmmi	r6, {r0, r3, r6, r7, sl, fp, ip, sp, pc}^
   1dafc:			; <UNDEFINED> instruction: 0xf7fc4478
   1db00:	blls	dd5f4 <strspn@plt+0xdaa7c>
   1db04:			; <UNDEFINED> instruction: 0xf8c84413
   1db08:	ldrmi	r3, [sp], -ip
   1db0c:	stc2l	7, cr15, [r2], {252}	; 0xfc
   1db10:	ldrbtmi	r4, [sl], #-2769	; 0xfffff52f
   1db14:	subeq	lr, r0, #2048	; 0x800
   1db18:			; <UNDEFINED> instruction: 0xf9b20043
   1db1c:	tstlt	sl, r0, lsl #8
   1db20:	streq	lr, [r4, #-2504]	; 0xfffff638
   1db24:	stmibmi	lr, {r0, r2, r3, r6, r7, r8, r9, sl, fp, lr}^
   1db28:	ldmne	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1db2c:			; <UNDEFINED> instruction: 0xf9b24479
   1db30:	andcc	r2, r1, #0, 22
   1db34:	andsgt	pc, r2, r1, lsr r9	; <UNPREDICTABLE>
   1db38:	andsle	r4, r0, r4, lsl #11
   1db3c:	msr	CPSR_s, #14614528	; 0xdf0000
   1db40:	ldrbtmi	r0, [lr], #64	; 0x40
   1db44:			; <UNDEFINED> instruction: 0xf9b04470
   1db48:	b	140e350 <strspn@plt+0x140b7d8>
   1db4c:	ldmdane	sl!, {r2, r3, r6}
   1db50:	blcs	5c220 <strspn@plt+0x596a8>
   1db54:			; <UNDEFINED> instruction: 0xf9313201
   1db58:	strbmi	r8, [r4, #18]
   1db5c:	stmdals	r3, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1db60:	ldrbcc	pc, [pc, -r0, asr #4]!	; <UNPREDICTABLE>
   1db64:	stmdavs	r0, {r6, r7, r8, fp, lr}
   1db68:	andls	r4, r9, r9, ror r4
   1db6c:	andseq	pc, r2, r1, lsr r9	; <UNPREDICTABLE>
   1db70:			; <UNDEFINED> instruction: 0xf43d42b8
   1db74:	stmdacs	r0, {r1, r8, sl, fp, sp, pc}
   1db78:	cfldrdge	mvd15, [pc], #244	; 1dc74 <strspn@plt+0x1b0fc>
   1db7c:			; <UNDEFINED> instruction: 0xf1054bbb
   1db80:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
   1db84:	andlt	pc, ip, r3, asr #17
   1db88:	bl	217a58 <strspn@plt+0x214ee0>
   1db8c:			; <UNDEFINED> instruction: 0x46410853
   1db90:	stc	7, cr15, [ip, #912]	; 0x390
   1db94:	ldrdcs	pc, [r0], -fp
   1db98:	andeq	pc, r4, r9, asr #17
   1db9c:	orrslt	r6, r0, r0, asr r8
   1dba0:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   1dba4:			; <UNDEFINED> instruction: 0xe78360d3
   1dba8:			; <UNDEFINED> instruction: 0xf04f4fb1
   1dbac:	ldrbtmi	r0, [pc], #-2561	; 1dbb4 <strspn@plt+0x1b03c>
   1dbb0:			; <UNDEFINED> instruction: 0xf7fd6c38
   1dbb4:	ldmib	r7, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1dbb8:	blvs	ffee5fc4 <strspn@plt+0xffee344c>
   1dbbc:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1dbc0:	bleq	fe0987d0 <strspn@plt+0xfe095c58>
   1dbc4:	stmiami	fp!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1dbc8:			; <UNDEFINED> instruction: 0xf7fc4478
   1dbcc:			; <UNDEFINED> instruction: 0x4657fe55
   1dbd0:	andeq	pc, r0, ip, lsl #17
   1dbd4:			; <UNDEFINED> instruction: 0xf8d9e48b
   1dbd8:			; <UNDEFINED> instruction: 0xf8cd0040
   1dbdc:			; <UNDEFINED> instruction: 0xf7e4a010
   1dbe0:	stmdacs	r0, {r1, r3, r8, sl, fp, sp, lr, pc}
   1dbe4:	ldmib	r9, {r2, r6, r8, ip, lr, pc}^
   1dbe8:	blls	125ff4 <strspn@plt+0x12347c>
   1dbec:	bleq	fe0987fc <strspn@plt+0xfe095c84>
   1dbf0:	eorscc	pc, ip, r9, asr #17
   1dbf4:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1dbf8:	andscc	pc, r0, r9, asr #17
   1dbfc:			; <UNDEFINED> instruction: 0xf47f2b00
   1dc00:			; <UNDEFINED> instruction: 0xe73cac7f
   1dc04:			; <UNDEFINED> instruction: 0xf7e49204
   1dc08:			; <UNDEFINED> instruction: 0xf8dfee66
   1dc0c:	bls	1425c4 <strspn@plt+0x13fa4c>
   1dc10:			; <UNDEFINED> instruction: 0x468344f9
   1dc14:	andge	pc, r0, r0, asr #17
   1dc18:	andls	lr, r4, r4, lsl r0
   1dc1c:	ldrdeq	pc, [r0], #-137	; 0xffffff77
   1dc20:	stcl	7, cr15, [r8], #912	; 0x390
   1dc24:	teqlt	r8, #4, 22	; 0x1000
   1dc28:	ldrdcs	pc, [r0], -fp
   1dc2c:	tstle	pc, r4, lsl #20
   1dc30:	andcc	pc, r0, fp, asr #17
   1dc34:	ldrdeq	pc, [r0], #-137	; 0xffffff77
   1dc38:	svc	0x0008f7e4
   1dc3c:	andcc	lr, r1, #3555328	; 0x364000
   1dc40:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1dc44:	tstcs	r1, r0, asr r8
   1dc48:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   1dc4c:	strbmi	r4, [r0], #-1594	; 0xfffff9c6
   1dc50:	ldcl	7, cr15, [r0, #-912]!	; 0xfffffc70
   1dc54:			; <UNDEFINED> instruction: 0xf8c94603
   1dc58:	stmdacs	r0, {r2, r3, r4, r5}
   1dc5c:	ldmib	r9, {r0, r2, r3, r4, r6, r7, ip, lr, pc}^
   1dc60:			; <UNDEFINED> instruction: 0xf8522101
   1dc64:	bl	c1cf0 <strspn@plt+0xbf178>
   1dc68:			; <UNDEFINED> instruction: 0xf8c90b81
   1dc6c:			; <UNDEFINED> instruction: 0xe7170010
   1dc70:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
   1dc74:	mcr2	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   1dc78:	andcc	lr, r1, #3555328	; 0x364000
   1dc7c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1dc80:	usat	r6, #28, r8, lsl #2
   1dc84:	andcs	r4, r1, #129024	; 0x1f800
   1dc88:	ldrbtmi	r6, [fp], #-50	; 0xffffffce
   1dc8c:	blcs	37d00 <strspn@plt+0x35188>
   1dc90:	mrcge	4, 7, APSR_nzcv, cr8, cr13, {1}
   1dc94:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
   1dc98:			; <UNDEFINED> instruction: 0xf7fd4798
   1dc9c:			; <UNDEFINED> instruction: 0x4610bef3
   1dca0:			; <UNDEFINED> instruction: 0xf0002200
   1dca4:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1dca8:	ldmdage	r6, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   1dcac:	tstcs	r1, r6, ror sl
   1dcb0:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
   1dcb4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dcb8:	bcs	35d24 <strspn@plt+0x331ac>
   1dcbc:	cfstrsge	mvf15, [r4, #-252]	; 0xffffff04
   1dcc0:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   1dcc4:	ldrbt	r4, [pc], #1936	; 1dccc <strspn@plt+0x1b154>
   1dcc8:			; <UNDEFINED> instruction: 0xf43d2b00
   1dccc:	ldmdami	r1!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}^
   1dcd0:			; <UNDEFINED> instruction: 0x47984478
   1dcd4:	mrclt	7, 6, APSR_nzcv, cr6, cr13, {7}
   1dcd8:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   1dcdc:	tstlt	r3, fp, lsl r8
   1dce0:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
   1dce4:	blmi	146fb4c <strspn@plt+0x146cfd4>
   1dce8:	stmdbls	r8, {r0, r5, r9, sp}
   1dcec:	stmiapl	fp, {r4, r9, sl, lr}^
   1dcf0:			; <UNDEFINED> instruction: 0xf7fd601a
   1dcf4:	blmi	1acd368 <strspn@plt+0x1aca7f0>
   1dcf8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dcfc:	stmdami	r9!, {r0, r1, r4, r8, ip, sp, pc}^
   1dd00:			; <UNDEFINED> instruction: 0x47984478
   1dd04:			; <UNDEFINED> instruction: 0xf44f4b49
   1dd08:	stmdbls	r8, {r4, r7, r9, ip, sp, lr}
   1dd0c:	stmiapl	fp, {r4, r9, sl, lr}^
   1dd10:			; <UNDEFINED> instruction: 0xf7fd601a
   1dd14:	blmi	194d348 <strspn@plt+0x194a7d0>
   1dd18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dd1c:	stmdami	r3!, {r0, r1, r4, r8, ip, sp, pc}^
   1dd20:			; <UNDEFINED> instruction: 0x47984478
   1dd24:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q0.5>
   1dd28:	stmdbls	r8, {r0, r5, r9, ip}
   1dd2c:	stmiapl	fp, {r4, r9, sl, lr}^
   1dd30:			; <UNDEFINED> instruction: 0xf7fd601a
   1dd34:	blmi	17cd328 <strspn@plt+0x17ca7b0>
   1dd38:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dd3c:	ldmdami	sp, {r0, r1, r4, r8, ip, sp, pc}^
   1dd40:			; <UNDEFINED> instruction: 0x47984478
   1dd44:			; <UNDEFINED> instruction: 0xf44f4b39
   1dd48:	stmdbls	r8, {r0, r1, r2, r3, r7, r9, ip, sp, lr}
   1dd4c:	stmiapl	fp, {r4, r9, sl, lr}^
   1dd50:			; <UNDEFINED> instruction: 0xf7fd601a
   1dd54:	blmi	164d308 <strspn@plt+0x164a790>
   1dd58:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dd5c:	ldmdami	r7, {r0, r1, r4, r8, ip, sp, pc}^
   1dd60:			; <UNDEFINED> instruction: 0x47984478
   1dd64:	vpadd.i8	d20, d0, d17
   1dd68:	stmdbls	r8, {r0, r1, r2, r3, r4, r9, ip}
   1dd6c:	stmiapl	fp, {r4, r9, sl, lr}^
   1dd70:			; <UNDEFINED> instruction: 0xf7fd601a
   1dd74:	blmi	14cd2e8 <strspn@plt+0x14ca770>
   1dd78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dd7c:			; <UNDEFINED> instruction: 0xf43d2b00
   1dd80:	ldmdami	r0, {r0, r7, r9, sl, fp, sp, pc}^
   1dd84:			; <UNDEFINED> instruction: 0x47984478
   1dd88:	mrclt	7, 3, APSR_nzcv, cr12, cr13, {7}
   1dd8c:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
   1dd90:	blcs	37e04 <strspn@plt+0x3528c>
   1dd94:	mrcge	4, 3, APSR_nzcv, cr6, cr13, {1}
   1dd98:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   1dd9c:			; <UNDEFINED> instruction: 0xf7fd4798
   1dda0:	blmi	130d76c <strspn@plt+0x130abf4>
   1dda4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dda8:			; <UNDEFINED> instruction: 0xf43d2b00
   1ddac:	stmdami	r9, {r0, r1, r3, r5, r6, r9, sl, fp, sp, pc}^
   1ddb0:			; <UNDEFINED> instruction: 0x47984478
   1ddb4:	mcrlt	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   1ddb8:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
   1ddbc:	blcs	37e30 <strspn@plt+0x352b8>
   1ddc0:	mcrge	4, 3, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
   1ddc4:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1ddc8:			; <UNDEFINED> instruction: 0xf7fd4798
   1ddcc:	blmi	114d740 <strspn@plt+0x114abc8>
   1ddd0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ddd4:			; <UNDEFINED> instruction: 0xf43d2b00
   1ddd8:	stmdami	r2, {r0, r2, r4, r6, r9, sl, fp, sp, pc}^
   1dddc:			; <UNDEFINED> instruction: 0x47984478
   1dde0:	mrclt	7, 2, APSR_nzcv, cr0, cr13, {7}
   1dde4:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
   1dde8:	ldrdne	lr, [r1], -r3
   1ddec:			; <UNDEFINED> instruction: 0xf8516bda
   1ddf0:	stmdavs	sp, {r5, ip}^
   1ddf4:	sbcsvs	r4, sp, r5, lsl r4
   1ddf8:	blx	135bdf2 <strspn@plt+0x135927a>
   1ddfc:	ldmdavs	r2, {r0, r1, r9, fp, ip, pc}
   1de00:	subeq	r9, r3, r9, lsl #4
   1de04:	bllt	fee9be00 <strspn@plt+0xfee99288>
   1de08:			; <UNDEFINED> instruction: 0xf43d2b00
   1de0c:	ldmdami	r7!, {r2, r4, r9, sl, fp, sp, pc}
   1de10:			; <UNDEFINED> instruction: 0x47984478
   1de14:	mcrlt	7, 0, pc, cr15, cr13, {7}	; <UNPREDICTABLE>
   1de18:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   1de1c:	stc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
   1de20:	andeq	r1, r2, ip, ror #18
   1de24:	andeq	r1, r2, r6, lsl r7
   1de28:	muleq	r0, ip, ip
   1de2c:			; <UNDEFINED> instruction: 0x000002b8
   1de30:	andeq	r1, r2, r4, lsr #18
   1de34:	andeq	r1, r2, lr, asr #13
   1de38:	andeq	r7, r0, r4, asr #24
   1de3c:	ldrdeq	r1, [r2], -ip
   1de40:	andeq	r1, r2, r6, lsl #13
   1de44:	andeq	r7, r0, lr, lsr #24
   1de48:	muleq	r2, sl, r8
   1de4c:	andeq	r1, r2, r8, lsl #17
   1de50:	andeq	r1, r2, r4, asr r8
   1de54:	andeq	r7, r0, ip, lsl #26
   1de58:	andeq	r7, r0, r2, ror lr
   1de5c:	andeq	r7, r0, ip, asr lr
   1de60:	andeq	r9, r0, ip, asr #21
   1de64:	andeq	r8, r0, sl, lsr pc
   1de68:	andeq	ip, r0, r4, lsr #23
   1de6c:	muleq	r2, r2, r7
   1de70:	andeq	r1, r2, r6, ror #14
   1de74:	andeq	r7, r0, r4, asr #25
   1de78:	andeq	r1, r2, r4, lsl #14
   1de7c:	strdeq	r7, [r0], -sl
   1de80:	andeq	r1, r2, lr, lsr r4
   1de84:	andeq	r7, r0, lr, asr #18
   1de88:	andeq	r1, r2, r6, lsl r4
   1de8c:	andeq	r1, r2, r0, ror #12
   1de90:	andeq	r7, r0, sl, ror r9
   1de94:	andeq	r7, r0, r4, lsl r9
   1de98:	andeq	r1, r2, lr, ror #7
   1de9c:	andeq	r2, r0, sl, lsr r9
   1dea0:	ldrdeq	r1, [r2], -r0
   1dea4:	andeq	r7, r0, r0, asr #19
   1dea8:			; <UNDEFINED> instruction: 0x000213b0
   1deac:	andeq	r7, r0, ip, lsr #19
   1deb0:	muleq	r2, r0, r3
   1deb4:	andeq	r7, r0, r8, ror #18
   1deb8:	andeq	r1, r2, r0, ror r3
   1debc:	andeq	r7, r0, r4, asr r9
   1dec0:	andeq	r1, r2, r0, asr r3
   1dec4:	andeq	r7, r0, r0, ror #16
   1dec8:	andeq	r1, r2, sl, lsr r3
   1decc:	andeq	r7, r0, sl, asr #16
   1ded0:	andeq	r1, r2, r4, lsr #6
   1ded4:	andeq	r7, r0, r4, lsr r8
   1ded8:	andeq	r1, r2, lr, lsl #6
   1dedc:	andeq	r7, r0, lr, lsl r8
   1dee0:	strdeq	r1, [r2], -r8
   1dee4:	andeq	r7, r0, r8, lsl #16
   1dee8:	andeq	r1, r2, lr, lsr #10
   1deec:	andeq	r7, r0, r8, ror #15
   1def0:	andeq	r7, r0, r2, lsr #21
   1def4:	cfldr32mi	mvfx11, [r9, #-992]	; 0xfffffc20
   1def8:	cmplt	r0, #2097152000	; 0x7d000000
   1defc:			; <UNDEFINED> instruction: 0xf7fc4604
   1df00:	blmi	61d384 <strspn@plt+0x61a80c>
   1df04:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1df08:	ldmvs	r9, {r1, r5, r8, r9, ip, sp, pc}
   1df0c:	eorvc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1df10:	ldmibne	r0, {r1, r2, r3, r7}
   1df14:	ldmvs	pc, {r0, r1, r2, r3, r4, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   1df18:			; <UNDEFINED> instruction: 0xf8931d30
   1df1c:			; <UNDEFINED> instruction: 0xf101c018
   1df20:	blvs	ff7a172c <strspn@plt+0xff79ebb4>
   1df24:			; <UNDEFINED> instruction: 0xf8c34410
   1df28:			; <UNDEFINED> instruction: 0xf887e008
   1df2c:			; <UNDEFINED> instruction: 0xf852c000
   1df30:	addsvs	r3, pc, r1, lsr #32
   1df34:	blmi	2f63b4 <strspn@plt+0x2f383c>
   1df38:	stmdbvs	r6!, {r1, r5, r7, fp, sp, lr}
   1df3c:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1df40:	sbcsvs	r6, sl, r4
   1df44:	bicsvs	r6, lr, #32, 16	; 0x200000
   1df48:	ldrvs	r5, [r8], #-2153	; 0xfffff797
   1df4c:	ldmdavc	r2, {r1, r3, sp, lr}
   1df50:	ldcllt	6, cr7, [r8, #104]!	; 0x68
   1df54:	umulleq	r6, r0, r8, r8
   1df58:	svclt	0x0000e7ed
   1df5c:	andeq	pc, r1, r0, lsl lr	; <UNPREDICTABLE>
   1df60:	andeq	r1, r2, r0, lsl r4
   1df64:	ldrdeq	r1, [r2], -r8
   1df68:	andeq	r0, r0, ip, ror r2
   1df6c:	cfldr32mi	mvfx11, [r0], {248}	; 0xf8
   1df70:	ldrbtmi	r4, [ip], #-3856	; 0xfffff0f0
   1df74:	stmdavs	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1df78:	stmiavs	r5!, {r1, r2, r3, r6, r7, r8, ip, sp, pc}
   1df7c:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   1df80:			; <UNDEFINED> instruction: 0xf7fcb1a8
   1df84:	movwcs	pc, #3395	; 0xd43	; <UNPREDICTABLE>
   1df88:	eorcc	pc, r5, r6, asr #16
   1df8c:	stfccd	f3, [r1, #-500]	; 0xfffffe0c
   1df90:			; <UNDEFINED> instruction: 0xf85660a5
   1df94:	cmplt	r3, r5, lsr #32
   1df98:	ldmdbvs	r8, {r1, r3, r4, r7, fp, sp, lr}
   1df9c:	rscvs	r4, r2, r6, lsl #18
   1dfa0:	ldmdavs	r8, {r5, r6, r7, r8, r9, sp, lr}
   1dfa4:	strtvs	r5, [r0], #-2171	; 0xfffff785
   1dfa8:	ldmdavc	r3, {r1, r3, r4, sp, lr}
   1dfac:	ldcllt	6, cr7, [r8, #140]!	; 0x8c
   1dfb0:	andeq	r1, r2, r2, lsr #7
   1dfb4:	muleq	r1, r4, sp
   1dfb8:	andeq	r0, r0, ip, ror r2
   1dfbc:	ldrblt	r2, [r8, #2305]!	; 0x901
   1dfc0:			; <UNDEFINED> instruction: 0x1e8fd91b
   1dfc4:	stclpl	6, cr4, [r4, #20]
   1dfc8:	strmi	fp, [r1], #-2492	; 0xfffff644
   1dfcc:	stcvs	8, cr15, [r1], {17}
   1dfd0:	eorscs	fp, r0, lr, lsl #19
   1dfd4:	bl	ff9dbf6c <strspn@plt+0xff9d93f4>
   1dfd8:	orrlt	r4, r8, r4, lsl #12
   1dfdc:	sbcvs	r2, r7, r1, lsl #6
   1dfe0:	strpl	lr, [r1, #-2496]	; 0xfffff640
   1dfe4:	andvs	r6, r6, r6, asr #2
   1dfe8:	orrvs	r6, r6, r7, lsl #2
   1dfec:	strvs	lr, [sl], -r0, asr #19
   1dff0:			; <UNDEFINED> instruction: 0xf7fc61c3
   1dff4:			; <UNDEFINED> instruction: 0x4620fcd3
   1dff8:	strcs	fp, [r0], #-3576	; 0xfffff208
   1dffc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1e000:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1e004:	ldc2	7, cr15, [r8], #-1008	; 0xfffffc10
   1e008:	andeq	r7, r0, lr, ror #17
   1e00c:			; <UNDEFINED> instruction: 0x460eb570
   1e010:	addlt	r3, r2, r2, lsl #2
   1e014:	strmi	r4, [r8], -r4, lsl #12
   1e018:			; <UNDEFINED> instruction: 0xf7e49101
   1e01c:			; <UNDEFINED> instruction: 0xb1a8ebc4
   1e020:	stmdbls	r1, {r0, r1, r5, r6, r9, sl, fp, ip}
   1e024:	ldmibne	sp, {r1, r6, r9, sl, fp, ip}
   1e028:			; <UNDEFINED> instruction: 0xf813b12e
   1e02c:	adcmi	r4, fp, #1, 30
   1e030:	svcmi	0x0001f802
   1e034:	stmibne	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1e038:	subsvc	r2, r3, r0, lsl #6
   1e03c:			; <UNDEFINED> instruction: 0xf7ff5583
   1e040:	teqlt	r8, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
   1e044:	cmpvs	r2, r1, lsl #4
   1e048:	ldcllt	0, cr11, [r0, #-8]!
   1e04c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1e050:	ldc2	7, cr15, [r2], {252}	; 0xfc
   1e054:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1e058:	stc2	7, cr15, [lr], {252}	; 0xfc
   1e05c:	ldrdeq	r7, [r0], -r2
   1e060:	strdeq	r7, [r0], -sl
   1e064:			; <UNDEFINED> instruction: 0x4604b510
   1e068:	ldc	7, cr15, [r6], {228}	; 0xe4
   1e06c:	strtmi	r4, [r0], -r1, lsl #12
   1e070:			; <UNDEFINED> instruction: 0x4010e8bd
   1e074:	svclt	0x0000e7ca
   1e078:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e07c:			; <UNDEFINED> instruction: 0x47706858
   1e080:	andeq	r1, r2, r2, asr #32
   1e084:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e088:			; <UNDEFINED> instruction: 0x47706c18
   1e08c:	andeq	r1, r2, lr, lsl #5
   1e090:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e094:			; <UNDEFINED> instruction: 0x47706e18
   1e098:	andeq	r1, r2, r2, lsl #5
   1e09c:	bmi	f0cac <strspn@plt+0xee134>
   1e0a0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e0a4:			; <UNDEFINED> instruction: 0x47706818
   1e0a8:	andeq	pc, r1, r8, ror #24
   1e0ac:	andeq	r0, r0, ip, lsl #5
   1e0b0:	bmi	f0cc0 <strspn@plt+0xee148>
   1e0b4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e0b8:			; <UNDEFINED> instruction: 0x47706818
   1e0bc:	andeq	pc, r1, r4, asr ip	; <UNPREDICTABLE>
   1e0c0:	andeq	r0, r0, ip, ror r2
   1e0c4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e0c8:			; <UNDEFINED> instruction: 0x47706058
   1e0cc:	strdeq	r0, [r2], -r6
   1e0d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e0d4:			; <UNDEFINED> instruction: 0x47706418
   1e0d8:	andeq	r1, r2, r2, asr #4
   1e0dc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e0e0:			; <UNDEFINED> instruction: 0x47706618
   1e0e4:	andeq	r1, r2, r6, lsr r2
   1e0e8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e0ec:			; <UNDEFINED> instruction: 0x47706ed8
   1e0f0:	andeq	r1, r2, sl, lsr #4
   1e0f4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1e0f8:			; <UNDEFINED> instruction: 0x477066d8
   1e0fc:	andeq	r1, r2, lr, lsl r2
   1e100:	mrcmi	5, 0, fp, cr0, cr8, {7}
   1e104:	ldmdavs	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1e108:	strcs	fp, [r0, -r5, ror #2]
   1e10c:			; <UNDEFINED> instruction: 0xf7fce005
   1e110:			; <UNDEFINED> instruction: 0xf845fc7d
   1e114:			; <UNDEFINED> instruction: 0xf7ff7024
   1e118:	ldmvs	r4!, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1e11c:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   1e120:	mvnsle	r2, r0, lsl #16
   1e124:			; <UNDEFINED> instruction: 0xf7e44628
   1e128:	blmi	218a98 <strspn@plt+0x215f20>
   1e12c:	ldrbtmi	r2, [fp], #-0
   1e130:	andeq	lr, r1, r3, asr #19
   1e134:	smullsvs	r6, r8, r8, r3
   1e138:			; <UNDEFINED> instruction: 0x601865d8
   1e13c:			; <UNDEFINED> instruction: 0x66186418
   1e140:	svclt	0x0000bdf8
   1e144:	andeq	r1, r2, r0, lsl r2
   1e148:	andeq	r1, r2, r6, ror #3
   1e14c:	bllt	a5c0e4 <strspn@plt+0xa5956c>
   1e150:	blt	feadc0e8 <strspn@plt+0xfead9570>
   1e154:	blt	105c0ec <strspn@plt+0x1059574>
   1e158:			; <UNDEFINED> instruction: 0xf44f4b44
   1e15c:	push	{r5, r6, r9, ip, sp, lr}
   1e160:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1e164:	stmdami	r2, {r0, r1, r7, ip, sp, pc}^
   1e168:	mcrmi	6, 2, r4, cr2, cr12, {0}
   1e16c:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   1e170:	ldrbtmi	r4, [lr], #-2881	; 0xfffff4bf
   1e174:			; <UNDEFINED> instruction: 0xf5004941
   1e178:	stmiapl	r3!, {r0, r1, r2, r4, r5, sp, lr}^
   1e17c:			; <UNDEFINED> instruction: 0xf8d34479
   1e180:			; <UNDEFINED> instruction: 0x46438030
   1e184:	b	c5c11c <strspn@plt+0xc595a4>
   1e188:			; <UNDEFINED> instruction: 0xf8d66c74
   1e18c:	teqlt	r4, #76	; 0x4c
   1e190:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1e194:	ldrbtmi	r4, [r9], #1589	; 0x635
   1e198:	ldrcs	r1, [r4], #-3683	; 0xfffff19d
   1e19c:	blx	137372 <strspn@plt+0x1347fa>
   1e1a0:	ldmvs	pc, {r0, r1, r8, r9, sp, pc}	; <UNPREDICTABLE>
   1e1a4:	ldmib	r7, {r0, r1, r2, r7, r8, ip, sp, pc}^
   1e1a8:	addsvs	r2, sl, r0
   1e1ac:	blx	ff55c1a0 <strspn@plt+0xff559628>
   1e1b0:			; <UNDEFINED> instruction: 0xf7e44638
   1e1b4:			; <UNDEFINED> instruction: 0xf8d9ea14
   1e1b8:			; <UNDEFINED> instruction: 0xf8d93044
   1e1bc:	blx	1262f6 <strspn@plt+0x12377e>
   1e1c0:	ldmvs	pc, {r0, r1, r8, r9, sp}	; <UNPREDICTABLE>
   1e1c4:	mvnle	r2, r0, lsl #30
   1e1c8:			; <UNDEFINED> instruction: 0xf7fb6858
   1e1cc:			; <UNDEFINED> instruction: 0x6c6cfac5
   1e1d0:			; <UNDEFINED> instruction: 0xf8d5bb6c
   1e1d4:			; <UNDEFINED> instruction: 0xf8daa04c
   1e1d8:			; <UNDEFINED> instruction: 0xf7fc0000
   1e1dc:			; <UNDEFINED> instruction: 0x4650fc17
   1e1e0:			; <UNDEFINED> instruction: 0xf7e44c28
   1e1e4:	bmi	a589dc <strspn@plt+0xa55e64>
   1e1e8:	tstcs	r0, r8, lsr #16
   1e1ec:	ldrbtmi	r9, [sl], #-3329	; 0xfffff2ff
   1e1f0:	smlsdxcs	r1, ip, r4, r4
   1e1f4:			; <UNDEFINED> instruction: 0xf04f64d1
   1e1f8:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
   1e1fc:			; <UNDEFINED> instruction: 0x46431111
   1e200:	stmdami	r3!, {r0, r2, r3, r5, fp, ip, lr}
   1e204:	subsne	pc, r8, r2, lsl #17
   1e208:	rsbne	pc, r9, r2, lsl #17
   1e20c:			; <UNDEFINED> instruction: 0xf8824478
   1e210:			; <UNDEFINED> instruction: 0xf5001068
   1e214:			; <UNDEFINED> instruction: 0x66516037
   1e218:	rsbvc	pc, r6, #1325400064	; 0x4f000000
   1e21c:	eorvs	r4, pc, sp, lsl r9	; <UNPREDICTABLE>
   1e220:	eorvs	r4, r6, r9, ror r4
   1e224:	pop	{r0, r1, ip, sp, pc}
   1e228:			; <UNDEFINED> instruction: 0xf7e44ff0
   1e22c:			; <UNDEFINED> instruction: 0xf04fbadf
   1e230:			; <UNDEFINED> instruction: 0xf8d50b14
   1e234:	blx	30636e <strspn@plt+0x3037f6>
   1e238:	bl	2dae50 <strspn@plt+0x2d82d8>
   1e23c:	lfmvc	f0, 4, [r2], {3}
   1e240:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1e244:			; <UNDEFINED> instruction: 0xf7fcb112
   1e248:	str	pc, [r5, r1, ror #23]!
   1e24c:			; <UNDEFINED> instruction: 0xf7e46800
   1e250:			; <UNDEFINED> instruction: 0x6c6cebaa
   1e254:	ldrdge	pc, [ip], #-133	; 0xffffff7b
   1e258:	blx	15ce8e <strspn@plt+0x15a316>
   1e25c:	andeq	pc, fp, sl, asr r8	; <UNPREDICTABLE>
   1e260:	blx	ff55c25a <strspn@plt+0xff5596e2>
   1e264:	orrsle	r2, r7, r0, lsl #24
   1e268:	svclt	0x0000e7b9
   1e26c:	andeq	pc, r1, r6, lsr #23
   1e270:	andeq	r8, r0, lr, lsl #18
   1e274:	andeq	r1, r2, r2, lsr #3
   1e278:	andeq	r0, r0, r8, asr #4
   1e27c:	andeq	r7, r0, r0, lsr r3
   1e280:	andeq	r1, r2, lr, ror r1
   1e284:	andeq	r0, r2, ip, asr #29
   1e288:	andeq	r1, r2, r6, lsr #2
   1e28c:	andeq	r0, r0, r8, asr #5
   1e290:	andeq	r8, r0, r0, ror r8
   1e294:	andeq	r7, r0, ip, lsl #5
   1e298:	svcmi	0x00f0e92d
   1e29c:			; <UNDEFINED> instruction: 0xf8df460d
   1e2a0:			; <UNDEFINED> instruction: 0x46069150
   1e2a4:	addlt	r4, r5, r3, asr fp
   1e2a8:	ldmdbmi	r3, {r0, r3, r4, r5, r6, r7, sl, lr}^
   1e2ac:			; <UNDEFINED> instruction: 0x46144853
   1e2b0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1e2b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e2b8:	blvs	7e6b9c <strspn@plt+0x7e4024>
   1e2bc:			; <UNDEFINED> instruction: 0xf7e4463b
   1e2c0:			; <UNDEFINED> instruction: 0x1c68e994
   1e2c4:	suble	r2, r7, r0, lsl #24
   1e2c8:	stmdane	r1!, {r0, r2, r3, r6, r8, r9, fp, lr}
   1e2cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1e2d0:			; <UNDEFINED> instruction: 0xf7e46818
   1e2d4:	strmi	lr, [r0], ip, ror #19
   1e2d8:	svceq	0x0000f1b8
   1e2dc:	blmi	1252414 <strspn@plt+0x124f89c>
   1e2e0:	cdpne	4, 6, cr4, cr10, cr4, {2}
   1e2e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1e2e8:	andhi	pc, r0, r3, asr #17
   1e2ec:	eor	fp, r3, r5, lsr r9
   1e2f0:	ldrmi	r3, [r5], -r1, lsl #12
   1e2f4:	stcne	8, cr15, [r1], {4}
   1e2f8:	mvnlt	r1, sl, ror #28
   1e2fc:	strcc	r7, [r1], #-2097	; 0xfffff7cf
   1e300:	cmpeq	ip, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   1e304:			; <UNDEFINED> instruction: 0xf383fab3
   1e308:	bcs	2087c <strspn@plt+0x1dd04>
   1e30c:	movwcs	fp, #3848	; 0xf08
   1e310:	rscle	r2, sp, r0, lsl #22
   1e314:	ldmdavc	r3!, {r1, r9, fp, sp}^
   1e318:	stmdaeq	r2, {r1, r2, r8, ip, sp, lr, pc}
   1e31c:	andcs	fp, r0, #148, 30	; 0x250
   1e320:	blcs	1e26b2c <strspn@plt+0x1e23fb4>
   1e324:	andcs	fp, r0, #24, 30	; 0x60
   1e328:	vstrcc.16	s22, [r2, #-420]	; 0xfffffe5c	; <UNPREDICTABLE>
   1e32c:	cdpne	6, 6, cr4, cr10, cr6, {2}
   1e330:	stccc	8, cr15, [r1], {4}
   1e334:	mvnle	r2, r0, lsl #26
   1e338:	andcs	r4, r0, #819200	; 0xc8000
   1e33c:	strcs	r4, [r1, #-2098]	; 0xfffff7ce
   1e340:	ldrbtmi	r7, [r9], #-34	; 0xffffffde
   1e344:			; <UNDEFINED> instruction: 0x463b4478
   1e348:	strls	r2, [r0, #-595]	; 0xfffffdad
   1e34c:	bl	f5c2e4 <strspn@plt+0xf5976c>
   1e350:	andlt	r4, r5, r8, lsr #12
   1e354:	svchi	0x00f0e8bd
   1e358:	b	95c2f0 <strspn@plt+0x959778>
   1e35c:	ldr	r4, [fp, r0, lsl #13]!
   1e360:			; <UNDEFINED> instruction: 0xf0004640
   1e364:	mcrrne	12, 9, pc, r3, cr13	; <UNPREDICTABLE>
   1e368:	ldmdavc	r3!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   1e36c:			; <UNDEFINED> instruction: 0x3604d0dd
   1e370:			; <UNDEFINED> instruction: 0xf8043d04
   1e374:	ldr	r0, [pc, r1, lsl #24]!
   1e378:			; <UNDEFINED> instruction: 0xa090f8df
   1e37c:	ldrbtmi	r4, [sl], #3364	; 0xd24
   1e380:			; <UNDEFINED> instruction: 0x9090f8df
   1e384:	mcrmi	4, 1, r4, cr4, cr13, {3}
   1e388:	ldrbtmi	r4, [r9], #1617	; 0x651
   1e38c:			; <UNDEFINED> instruction: 0xf8df4628
   1e390:			; <UNDEFINED> instruction: 0xf7e4b08c
   1e394:			; <UNDEFINED> instruction: 0x4649e8d2
   1e398:	ldrbtmi	r4, [lr], #-1275	; 0xfffffb05
   1e39c:	strtmi	r4, [r8], -r4, lsl #12
   1e3a0:	stmia	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e3a4:	msreq	CPSR_xc, #71	; 0x47
   1e3a8:			; <UNDEFINED> instruction: 0x4631223b
   1e3ac:			; <UNDEFINED> instruction: 0xf8cd9400
   1e3b0:	andls	fp, r2, r4
   1e3b4:			; <UNDEFINED> instruction: 0xf7e44658
   1e3b8:			; <UNDEFINED> instruction: 0x4651eab8
   1e3bc:			; <UNDEFINED> instruction: 0xf7e44628
   1e3c0:			; <UNDEFINED> instruction: 0x4649e8bc
   1e3c4:	strtmi	r4, [r8], -r1, lsl #13
   1e3c8:	ldm	r6!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e3cc:			; <UNDEFINED> instruction: 0x46024659
   1e3d0:			; <UNDEFINED> instruction: 0xf7e44648
   1e3d4:	strbmi	lr, [r0], -r8, lsr #18
   1e3d8:	ldc2	7, cr15, [r8, #972]	; 0x3cc
   1e3dc:			; <UNDEFINED> instruction: 0x46314658
   1e3e0:	eorscs	r4, sp, #61865984	; 0x3b00000
   1e3e4:	andhi	pc, r0, sp, asr #17
   1e3e8:	b	ffbdc380 <strspn@plt+0xffbd9808>
   1e3ec:	ldr	r4, [r0, r0, asr #12]!
   1e3f0:	andeq	pc, r1, r0, ror #20
   1e3f4:	andeq	r0, r0, r8, asr #4
   1e3f8:	andeq	pc, r0, ip, ror #10
   1e3fc:	andeq	pc, r0, lr, asr #11
   1e400:	andeq	r0, r0, r8, ror r2
   1e404:	ldrdeq	pc, [r0], -lr
   1e408:	andeq	pc, r0, r0, asr #10
   1e40c:	strdeq	r1, [r0], -lr
   1e410:	andeq	r2, r0, r4, lsr #31
   1e414:	ldrdeq	r0, [r0], -r6
   1e418:	andeq	pc, r0, r6, lsl #9
   1e41c:	andeq	pc, r0, ip, ror #9
   1e420:			; <UNDEFINED> instruction: 0x460fb5f0
   1e424:	subscs	r4, sl, #5376	; 0x1500
   1e428:	addlt	r4, r3, r5, lsl lr
   1e42c:	blmi	56f624 <strspn@plt+0x56caac>
   1e430:			; <UNDEFINED> instruction: 0x46054915
   1e434:	ldrbtmi	r5, [fp], #-2470	; 0xfffff65a
   1e438:	andeq	pc, ip, r3, lsl #2
   1e43c:	blvs	daf628 <strspn@plt+0xdacab0>
   1e440:			; <UNDEFINED> instruction: 0xf7e44633
   1e444:	blmi	498794 <strspn@plt+0x495c1c>
   1e448:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e44c:	tstlt	r0, r2, lsl #12
   1e450:	b	8dc3e8 <strspn@plt+0x8d9870>
   1e454:	ldrtmi	r4, [r9], -r2, lsl #12
   1e458:			; <UNDEFINED> instruction: 0xf7ff4628
   1e45c:	bmi	35e0d8 <strspn@plt+0x35b560>
   1e460:	ldrtmi	r4, [r3], -ip, lsl #18
   1e464:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e468:	andls	r4, r0, r4, lsl #12
   1e46c:	andeq	pc, ip, r2, lsl #2
   1e470:			; <UNDEFINED> instruction: 0xf7e4225f
   1e474:	strtmi	lr, [r0], -sl, lsr #21
   1e478:	ldcllt	0, cr11, [r0, #12]!
   1e47c:	ldrdeq	pc, [r1], -ip
   1e480:	andeq	r0, r0, r8, asr #4
   1e484:	andeq	pc, r0, lr, asr #8
   1e488:	andeq	pc, r0, r4, ror #7
   1e48c:	andeq	r0, r0, r8, ror r2
   1e490:	andeq	pc, r0, r0, lsr #8
   1e494:			; <UNDEFINED> instruction: 0x0000f3ba
   1e498:	svcmi	0x00f0e92d
   1e49c:			; <UNDEFINED> instruction: 0xf8df226a
   1e4a0:	addlt	r8, r7, r4, lsl #4
   1e4a4:	strmi	r4, [lr], -r0, lsl #23
   1e4a8:			; <UNDEFINED> instruction: 0xf8df44f8
   1e4ac:			; <UNDEFINED> instruction: 0xf8dfa200
   1e4b0:	strmi	fp, [r7], -r0, lsl #4
   1e4b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1e4b8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   1e4bc:	beq	55a8ec <strspn@plt+0x557d74>
   1e4c0:			; <UNDEFINED> instruction: 0xf8d32400
   1e4c4:			; <UNDEFINED> instruction: 0x46509030
   1e4c8:			; <UNDEFINED> instruction: 0x464b4659
   1e4cc:	stm	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e4d0:			; <UNDEFINED> instruction: 0x1c704b78
   1e4d4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e4d8:			; <UNDEFINED> instruction: 0xf7e44400
   1e4dc:	blmi	1dd8a74 <strspn@plt+0x1dd5efc>
   1e4e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1e4e4:	strmi	r9, [r5], -r5, lsl #6
   1e4e8:	stmdacs	r0, {r3, r4, sp, lr}
   1e4ec:	blls	1926a8 <strspn@plt+0x18fb30>
   1e4f0:	mcrcs	0, 0, r6, cr0, cr12, {2}
   1e4f4:	vhadd.s8	<illegal reg q14.5>, q2, <illegal reg q11.5>
   1e4f8:			; <UNDEFINED> instruction: 0xf04f0a01
   1e4fc:	vmull.p8	q8, d0, d1
   1e500:	vmlsl.s8	q8, d0, d2
   1e504:			; <UNDEFINED> instruction: 0xf1064e80
   1e508:			; <UNDEFINED> instruction: 0x46233cff
   1e50c:	ldclpl	6, cr4, [r9], #8
   1e510:	lfmne	f3, 2, [ip], {1}
   1e514:	eorsle	r2, r1, ip, asr r9
   1e518:	addsmi	r4, lr, #36700160	; 0x2300000
   1e51c:	stcne	8, cr15, [r1], {2}
   1e520:	movwcs	sp, #2293	; 0x8f5
   1e524:	strtmi	r2, [r8], -pc, lsr #2
   1e528:			; <UNDEFINED> instruction: 0xf7e47013
   1e52c:	rorslt	lr, ip, #20
   1e530:	ldrbtmi	r4, [r9], #-2402	; 0xfffff69e
   1e534:	ldmda	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e538:	blmi	188cb60 <strspn@plt+0x1889fe8>
   1e53c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1e540:	blcs	3c5b4 <strspn@plt+0x39a3c>
   1e544:			; <UNDEFINED> instruction: 0x4628d138
   1e548:	stmda	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e54c:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   1e550:	stm	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e554:	strmi	r9, [r5], -r5, lsl #22
   1e558:	stmdacs	r0, {r3, r4, sp, lr}
   1e55c:	ldmdami	sl, {r1, r3, r5, r6, ip, lr, pc}^
   1e560:	ldmdbmi	sl, {r0, r8, sl, sp}^
   1e564:	ldrbtmi	r4, [r8], #-1611	; 0xfffff9b5
   1e568:	andscc	r2, r4, pc, lsl #5
   1e56c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   1e570:	b	adc508 <strspn@plt+0xad9990>
   1e574:	andlt	r4, r7, r8, lsr #12
   1e578:	svchi	0x00f0e8bd
   1e57c:	smullle	r4, fp, ip, r5
   1e580:	andlt	pc, r4, r7, lsl r8	; <UNPREDICTABLE>
   1e584:	eoreq	pc, ip, fp, lsr #3
   1e588:	ldmdacs	r1, {r6, r7, r9, ip, sp, pc}
   1e58c:			; <UNDEFINED> instruction: 0xf1abd90e
   1e590:	sbclt	r0, r0, #9
   1e594:	ldmle	pc!, {r1, r3, r4, fp, sp}	; <UNPREDICTABLE>
   1e598:			; <UNDEFINED> instruction: 0xf000fa2e
   1e59c:			; <UNDEFINED> instruction: 0xf00043c0
   1e5a0:	stmdacs	r0, {r0}
   1e5a4:	movwcc	sp, #8632	; 0x21b8
   1e5a8:	sbfx	r4, r9, #12, #23
   1e5ac:			; <UNDEFINED> instruction: 0xf000fa2a
   1e5b0:			; <UNDEFINED> instruction: 0xf00043c0
   1e5b4:	ldrb	r0, [r4, r1]!
   1e5b8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1e5bc:	stc2	7, cr15, [r6], #972	; 0x3cc
   1e5c0:	ldmdavs	sp, {r0, r2, r8, r9, fp, ip, pc}
   1e5c4:			; <UNDEFINED> instruction: 0x4602e7bf
   1e5c8:	svcmi	0x0042e7ab
   1e5cc:	ldrbtmi	r4, [pc], #-3138	; 1e5d4 <strspn@plt+0x1ba5c>
   1e5d0:	ldrbtmi	r4, [ip], #-3650	; 0xfffff1be
   1e5d4:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
   1e5d8:			; <UNDEFINED> instruction: 0xf7e34620
   1e5dc:	ldrtmi	lr, [r1], -lr, lsr #31
   1e5e0:	strtmi	r4, [r0], -r0, lsl #13
   1e5e4:	svc	0x00a8f7e3
   1e5e8:	msreq	CPSR_xc, #73	; 0x49
   1e5ec:			; <UNDEFINED> instruction: 0x46592270
   1e5f0:	andhi	pc, r0, sp, asr #17
   1e5f4:	andge	pc, r4, sp, asr #17
   1e5f8:	ldrbmi	r9, [r0], -r2
   1e5fc:	ldmib	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e600:			; <UNDEFINED> instruction: 0x46204639
   1e604:	svc	0x0098f7e3
   1e608:			; <UNDEFINED> instruction: 0x46064631
   1e60c:			; <UNDEFINED> instruction: 0xf7e34620
   1e610:	uadd8mi	lr, r1, r4
   1e614:	ldrtmi	r4, [r0], -r2, lsl #12
   1e618:	stmda	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e61c:			; <UNDEFINED> instruction: 0xf7f34628
   1e620:			; <UNDEFINED> instruction: 0x4650fc75
   1e624:	ldrbmi	r4, [r9], -fp, asr #12
   1e628:	strls	r2, [r0, #-626]	; 0xfffffd8e
   1e62c:	stmib	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e630:	str	r4, [r0, r8, lsr #12]!
   1e634:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   1e638:	ldrbtmi	r4, [sl], #3626	; 0xe2a
   1e63c:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   1e640:	cfstrsmi	mvf4, [sl], #-504	; 0xfffffe08
   1e644:	ldrbtmi	r4, [r8], #1617	; 0x651
   1e648:			; <UNDEFINED> instruction: 0xf8df4630
   1e64c:			; <UNDEFINED> instruction: 0xf7e3b0a4
   1e650:			; <UNDEFINED> instruction: 0x4641ef74
   1e654:	ldrbtmi	r4, [fp], #1148	; 0x47c
   1e658:			; <UNDEFINED> instruction: 0x46073414
   1e65c:			; <UNDEFINED> instruction: 0xf7e34630
   1e660:			; <UNDEFINED> instruction: 0xf049ef6c
   1e664:	addcs	r0, r8, #-1946157056	; 0x8c000000
   1e668:	smlsdls	r0, r9, r6, r4
   1e66c:	andmi	lr, r1, sp, asr #19
   1e670:			; <UNDEFINED> instruction: 0xf7e44620
   1e674:			; <UNDEFINED> instruction: 0x4651e95a
   1e678:			; <UNDEFINED> instruction: 0xf7e34630
   1e67c:			; <UNDEFINED> instruction: 0x4641ef5e
   1e680:	ldrtmi	r4, [r0], -r0, lsl #13
   1e684:	svc	0x0058f7e3
   1e688:	strmi	r4, [r2], -r1, lsr #12
   1e68c:			; <UNDEFINED> instruction: 0xf7e34640
   1e690:	strtmi	lr, [r0], -sl, asr #31
   1e694:			; <UNDEFINED> instruction: 0x464b4659
   1e698:	strls	r2, [r0, #-650]	; 0xfffffd76
   1e69c:	ldmib	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e6a0:	strb	r4, [r8, -r8, lsr #12]!
   1e6a4:	andeq	pc, r1, r0, ror #16
   1e6a8:	andeq	r0, r0, r8, asr #4
   1e6ac:	andeq	pc, r0, ip, asr #7
   1e6b0:	andeq	pc, r0, r6, ror #6
   1e6b4:			; <UNDEFINED> instruction: 0x00020eb0
   1e6b8:	andeq	r0, r0, r8, ror r2
   1e6bc:	andeq	pc, r0, r6, lsl r3	; <UNPREDICTABLE>
   1e6c0:	andeq	r0, r0, r4, lsr r2
   1e6c4:	andeq	r6, r0, r2, ror #10
   1e6c8:	andeq	pc, r0, lr, lsl r3	; <UNPREDICTABLE>
   1e6cc:			; <UNDEFINED> instruction: 0x0000f2b4
   1e6d0:	muleq	r0, sl, r2
   1e6d4:	andeq	r0, r0, lr, lsr #29
   1e6d8:	andeq	r2, r0, r6, asr sp
   1e6dc:	andeq	r0, r0, sl, lsl #19
   1e6e0:	andeq	r0, r0, r2, asr #28
   1e6e4:	andeq	r2, r0, r8, ror #25
   1e6e8:	andeq	r0, r0, sl, lsl r9
   1e6ec:	andeq	pc, r0, r0, lsr r2	; <UNPREDICTABLE>
   1e6f0:	andeq	pc, r0, sl, asr #3
   1e6f4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e6f8:	cdpmi	6, 5, cr4, cr15, cr0, {4}
   1e6fc:	blmi	17eff38 <strspn@plt+0x17ed3c0>
   1e700:	ldrbtmi	fp, [lr], #-132	; 0xffffff7c
   1e704:	ldmdbmi	pc, {r1, r2, r3, r4, r6, fp, lr}^	; <UNPREDICTABLE>
   1e708:	ldmpl	r3!, {r0, r4, r7, r9, sl, lr}^
   1e70c:	addscs	r4, r7, #120, 8	; 0x78000000
   1e710:	eorcc	r4, r0, r9, ror r4
   1e714:			; <UNDEFINED> instruction: 0x463b6b1f
   1e718:	svc	0x0066f7e3
   1e71c:	blmi	16f108c <strspn@plt+0x16ee514>
   1e720:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}
   1e724:	ldmpl	r6!, {r2, r4, r7, r8, r9, fp, ip, sp, pc}^
   1e728:			; <UNDEFINED> instruction: 0xf8df46a1
   1e72c:			; <UNDEFINED> instruction: 0xf105a164
   1e730:			; <UNDEFINED> instruction: 0xf0240480
   1e734:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl}^
   1e738:			; <UNDEFINED> instruction: 0x462144fa
   1e73c:	andmi	pc, r0, sl, asr #17
   1e740:	svc	0x00b4f7e3
   1e744:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1e748:			; <UNDEFINED> instruction: 0xf8dad067
   1e74c:	rsbsvs	r2, r0, r4
   1e750:			; <UNDEFINED> instruction: 0xf1b91898
   1e754:			; <UNDEFINED> instruction: 0xd1240f00
   1e758:	strbmi	r1, [r1], -r3, asr #21
   1e75c:	strtmi	r1, [r2], -r4, ror #21
   1e760:	svc	0x00eef7e3
   1e764:	eorle	r4, r1, #160, 4
   1e768:	strcs	r4, [r1], #-2378	; 0xfffff6b6
   1e76c:	ldrtmi	r4, [fp], -sl, asr #16
   1e770:	strls	r4, [r0], #-1145	; 0xfffffb87
   1e774:	adcscs	r4, r5, #120, 8	; 0x78000000
   1e778:	eorcc	r6, r0, sp, asr #32
   1e77c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   1e780:	stmdb	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e784:	andlt	r4, r4, r0, lsr #12
   1e788:			; <UNDEFINED> instruction: 0x87f0e8bd
   1e78c:	strbmi	r6, [sp], #-2130	; 0xfffff7ae
   1e790:	ldrmi	r5, [r5], #-2294	; 0xfffff70a
   1e794:	ldmdavs	r3!, {r2, r3, r5, r7, r9, lr}^
   1e798:	ldmne	r8, {r0, r1, r2, r6, r7, r8, fp, ip, lr, pc}
   1e79c:	svceq	0x0000f1b9
   1e7a0:	ldrdcs	sp, [r0, -sl]!
   1e7a4:	ldrpl	r3, [r9], #1
   1e7a8:			; <UNDEFINED> instruction: 0xe7d56873
   1e7ac:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   1e7b0:	ldrbtmi	r4, [r8], #3388	; 0xd3c
   1e7b4:	ldrbtmi	r4, [sp], #-3132	; 0xfffff3c4
   1e7b8:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
   1e7bc:	strtcc	r4, [r0], #-1576	; 0xfffff9d8
   1e7c0:	cdp	7, 11, cr15, cr10, cr3, {7}
   1e7c4:			; <UNDEFINED> instruction: 0xf0474939
   1e7c8:	adcscs	r0, r1, #-1946157056	; 0x8c000000
   1e7cc:	strls	r4, [r1], #-1145	; 0xfffffb87
   1e7d0:	strtmi	r9, [r0], -r0
   1e7d4:	stmia	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e7d8:	strtmi	r4, [r8], -r1, asr #12
   1e7dc:	cdp	7, 10, cr15, cr12, cr3, {7}
   1e7e0:			; <UNDEFINED> instruction: 0xf7e34621
   1e7e4:	andcs	lr, r0, r0, lsr #30
   1e7e8:			; <UNDEFINED> instruction: 0x46044d31
   1e7ec:	blx	fe3dc7c2 <strspn@plt+0xfe3d9c4a>
   1e7f0:	ldrbtmi	r6, [sp], #-2160	; 0xfffff790
   1e7f4:	cdp	7, 15, cr15, cr2, cr3, {7}
   1e7f8:	stmdbmi	pc!, {r1, r2, r3, r5, fp, lr}	; <UNPREDICTABLE>
   1e7fc:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
   1e800:	eorcc	r6, r0, r4, ror r0
   1e804:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
   1e808:	stmib	r5, {r0, r1, r3, r4, r5, r7, r9, sp}^
   1e80c:			; <UNDEFINED> instruction: 0xf7e44400
   1e810:			; <UNDEFINED> instruction: 0x4620e8dc
   1e814:	pop	{r2, ip, sp, pc}
   1e818:			; <UNDEFINED> instruction: 0xf8df87f0
   1e81c:			; <UNDEFINED> instruction: 0xf8df90a0
   1e820:	ldrbtmi	r8, [r9], #160	; 0xa0
   1e824:	ldrbtmi	r4, [r8], #3367	; 0xd27
   1e828:	strbmi	r4, [r9], -r7, lsr #24
   1e82c:			; <UNDEFINED> instruction: 0x4640447d
   1e830:			; <UNDEFINED> instruction: 0xf7e3447c
   1e834:	strtmi	lr, [r9], -r2, lsl #29
   1e838:	strmi	r3, [r2], r0, lsr #8
   1e83c:			; <UNDEFINED> instruction: 0xf7e34640
   1e840:	stmdbmi	r2!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1e844:	msreq	CPSR_xc, #71	; 0x47
   1e848:	ldrbtmi	r2, [r9], #-677	; 0xfffffd5b
   1e84c:	andge	pc, r0, sp, asr #17
   1e850:	andmi	lr, r1, sp, asr #19
   1e854:			; <UNDEFINED> instruction: 0xf7e44620
   1e858:	strbmi	lr, [r9], -r8, ror #16
   1e85c:			; <UNDEFINED> instruction: 0xf7e34640
   1e860:	strtmi	lr, [r9], -ip, ror #28
   1e864:	strbmi	r4, [r0], -r5, lsl #12
   1e868:	cdp	7, 6, cr15, cr6, cr3, {7}
   1e86c:	strmi	r4, [r2], -r1, lsr #12
   1e870:			; <UNDEFINED> instruction: 0xf7e34628
   1e874:	sbfx	lr, r8, #29, #23
   1e878:	andeq	pc, r1, r6, lsl #12
   1e87c:	andeq	r0, r0, r8, asr #4
   1e880:	andeq	pc, r0, r8, ror r1	; <UNPREDICTABLE>
   1e884:	andeq	pc, r0, r0, lsl r1	; <UNPREDICTABLE>
   1e888:	andeq	r0, r2, r4, ror #24
   1e88c:	andeq	r0, r0, r8, ror r2
   1e890:	andeq	r0, r2, ip, asr #24
   1e894:	andeq	r0, r2, r4, lsl ip
   1e898:	andeq	pc, r0, r0, lsl r1	; <UNPREDICTABLE>
   1e89c:	andeq	pc, r0, r2, lsr #1
   1e8a0:	andeq	r1, r0, sl, ror #19
   1e8a4:	andeq	r2, r0, r2, ror fp
   1e8a8:	andeq	pc, r0, sl, asr #1
   1e8ac:	andeq	pc, r0, r4, asr r0	; <UNPREDICTABLE>
   1e8b0:	muleq	r2, r2, fp
   1e8b4:	andeq	pc, r0, r6, lsl #1
   1e8b8:	andeq	pc, r0, sl, lsl r0	; <UNPREDICTABLE>
   1e8bc:	andeq	r0, r0, sl, asr ip
   1e8c0:	andeq	r2, r0, r2, lsl #22
   1e8c4:	andeq	r0, r0, r4, lsr r7
   1e8c8:	andeq	pc, r0, r4, asr r0	; <UNPREDICTABLE>
   1e8cc:	ldrdeq	lr, [r0], -r6
   1e8d0:	sbccs	r4, r7, #28, 22	; 0x7000
   1e8d4:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   1e8d8:			; <UNDEFINED> instruction: 0x46044d1b
   1e8dc:	addlt	r4, r5, fp, lsl r8
   1e8e0:	ldmdbpl	fp, {r0, r1, r3, r4, r8, fp, lr}^
   1e8e4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1e8e8:	blvs	6ea9a0 <strspn@plt+0x6e7e28>
   1e8ec:			; <UNDEFINED> instruction: 0xf7e39303
   1e8f0:	stmdavc	r1!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1e8f4:			; <UNDEFINED> instruction: 0xb1b99b03
   1e8f8:			; <UNDEFINED> instruction: 0x4620293a
   1e8fc:	svccs	0x0001f810
   1e900:	streq	pc, [r0], #-79	; 0xffffffb1
   1e904:	stmdbcs	pc!, {r3, ip, lr, pc}	; <UNPREDICTABLE>
   1e908:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1e90c:	ldrmi	fp, [r1], -r2, ror #2
   1e910:			; <UNDEFINED> instruction: 0xf810293a
   1e914:	mvnsle	r2, r1, lsl #30
   1e918:	mvnsle	r2, sl, lsr sl
   1e91c:			; <UNDEFINED> instruction: 0xf04f2c01
   1e920:	mvnsle	r0, r1, lsl #8
   1e924:	and	r2, r0, r0, lsl #8
   1e928:	stmdami	sl, {r0, sl, sp}
   1e92c:	stmdbmi	sl, {r1, r4, r6, r7, r9, sp}
   1e930:	strls	r4, [r0], #-1144	; 0xfffffb88
   1e934:	ldrbtmi	r3, [r9], #-44	; 0xffffffd4
   1e938:	stmda	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e93c:	andlt	r4, r5, r0, lsr #12
   1e940:	svclt	0x0000bd30
   1e944:	andeq	pc, r1, r2, lsr r4	; <UNPREDICTABLE>
   1e948:	andeq	r0, r0, r8, asr #4
   1e94c:	andeq	lr, r0, r0, lsr #31
   1e950:	andeq	lr, r0, sl, lsr pc
   1e954:	andeq	lr, r0, r4, asr pc
   1e958:	andeq	lr, r0, sl, ror #29
   1e95c:	svcmi	0x00f0e92d
   1e960:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   1e964:	vmovmi.f64	d8, #66	; 0x3e100000  0.1406250
   1e968:	ldrbtmi	r4, [lr], #-3508	; 0xfffff24c
   1e96c:	sbcsgt	pc, r0, #14614528	; 0xdf0000
   1e970:	cfstr32mi	mvfx15, [r0, #-692]	; 0xfffffd4c
   1e974:	sbcls	pc, ip, #14614528	; 0xdf0000
   1e978:	ldmdbpl	r5!, {r0, r3, r7, ip, sp, pc}^
   1e97c:	strmi	pc, [r0], #-1293	; 0xfffffaf3
   1e980:	ldrbtmi	r4, [ip], #3761	; 0xeb1
   1e984:	mvnvs	r6, sp, lsr #16
   1e988:	streq	pc, [r0, #-79]	; 0xffffffb1
   1e98c:	adcshi	pc, ip, #14614528	; 0xdf0000
   1e990:			; <UNDEFINED> instruction: 0xf85c44f9
   1e994:	ldrcc	r7, [ip], #-6
   1e998:			; <UNDEFINED> instruction: 0x461444f8
   1e99c:	eorscs	r4, r9, #76546048	; 0x4900000
   1e9a0:			; <UNDEFINED> instruction: 0x461e6c7f
   1e9a4:	strbmi	r4, [r0], -r5, lsl #12
   1e9a8:			; <UNDEFINED> instruction: 0xf7e3463b
   1e9ac:			; <UNDEFINED> instruction: 0x4620ee1e
   1e9b0:	svc	0x0030f7e3
   1e9b4:	andcc	r6, r1, r0, lsr r0
   1e9b8:	addhi	pc, sp, r0
   1e9bc:			; <UNDEFINED> instruction: 0xf7e34620
   1e9c0:	strmi	lr, [r4], -r4, lsl #31
   1e9c4:			; <UNDEFINED> instruction: 0xf0002800
   1e9c8:			; <UNDEFINED> instruction: 0x462880bb
   1e9cc:	cdp	7, 7, cr15, cr4, cr3, {7}
   1e9d0:	svccc	0x00fff1b0
   1e9d4:			; <UNDEFINED> instruction: 0xf0004683
   1e9d8:	ldmibmi	sp, {r0, r2, r3, r4, r7, pc}
   1e9dc:			; <UNDEFINED> instruction: 0xf7e34479
   1e9e0:			; <UNDEFINED> instruction: 0x4605ed9a
   1e9e4:			; <UNDEFINED> instruction: 0xf0002800
   1e9e8:	ldmdavs	r0!, {r0, r3, r4, r6, r7, pc}
   1e9ec:	cdp	7, 13, cr15, cr10, cr3, {7}
   1e9f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1e9f4:	rschi	pc, sp, r0
   1e9f8:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1e9fc:	strbmi	lr, [r1], -r3
   1ea00:			; <UNDEFINED> instruction: 0xf7e34620
   1ea04:			; <UNDEFINED> instruction: 0xf44fefaa
   1ea08:	strtmi	r4, [fp], -r0, lsl #4
   1ea0c:	strbmi	r2, [r0], -r1, lsl #2
   1ea10:	cdp	7, 9, cr15, cr0, cr3, {7}
   1ea14:	stmdacs	r0, {r1, r9, sl, lr}
   1ea18:			; <UNDEFINED> instruction: 0x4628d1f1
   1ea1c:	stcl	7, cr15, [sl, #908]!	; 0x38c
   1ea20:	ldrtmi	fp, [r1], -r0, asr #22
   1ea24:			; <UNDEFINED> instruction: 0xf7e44620
   1ea28:	strtmi	lr, [r0], -ip, lsl #16
   1ea2c:	stcl	7, cr15, [r2, #908]	; 0x38c
   1ea30:			; <UNDEFINED> instruction: 0xf7e34628
   1ea34:	stmibmi	r7, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1ea38:	ldrtmi	r4, [fp], -r7, lsl #17
   1ea3c:	rsbcs	r4, r1, #2030043136	; 0x79000000
   1ea40:			; <UNDEFINED> instruction: 0x96004478
   1ea44:	cdp	7, 11, cr15, cr4, cr3, {7}
   1ea48:			; <UNDEFINED> instruction: 0xf50d4984
   1ea4c:	bmi	1eef654 <strspn@plt+0x1eecadc>
   1ea50:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   1ea54:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1ea58:	subsmi	r6, r1, sl, lsl r8
   1ea5c:	andeq	pc, r0, #79	; 0x4f
   1ea60:	adcshi	pc, r5, r0, asr #32
   1ea64:			; <UNDEFINED> instruction: 0xf50d4630
   1ea68:	andlt	r4, r9, r0, lsl #26
   1ea6c:	blhi	d9d68 <strspn@plt+0xd71f0>
   1ea70:	svchi	0x00f0e8bd
   1ea74:	ldrdls	pc, [r8, #143]!	; 0x8f
   1ea78:	ldrdhi	pc, [r8, #143]!	; 0x8f
   1ea7c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1ea80:	strbmi	r4, [r0], -r9, asr #12
   1ea84:	ldcl	7, cr15, [r8, #-908]	; 0xfffffc74
   1ea88:			; <UNDEFINED> instruction: 0xf0474977
   1ea8c:	subscs	r0, sl, #-1946157056	; 0x8c000000
   1ea90:			; <UNDEFINED> instruction: 0xf8cd4479
   1ea94:	andls	sl, r0, r4
   1ea98:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
   1ea9c:	svc	0x0044f7e3
   1eaa0:	strbmi	r4, [r0], -r9, asr #12
   1eaa4:	stcl	7, cr15, [r8, #-908]	; 0xfffffc74
   1eaa8:			; <UNDEFINED> instruction: 0xf7e34651
   1eaac:			; <UNDEFINED> instruction: 0x4620edbc
   1eab0:	stc	7, cr15, [r0, #908]	; 0x38c
   1eab4:			; <UNDEFINED> instruction: 0xf7e34630
   1eab8:			; <UNDEFINED> instruction: 0x4628ed92
   1eabc:	svc	0x0072f7e3
   1eac0:	strcs	r4, [r0], -fp, ror #18
   1eac4:	ldrtmi	r4, [fp], -fp, ror #16
   1eac8:	rsbcs	r4, r7, #2030043136	; 0x79000000
   1eacc:			; <UNDEFINED> instruction: 0x96004478
   1ead0:	cdp	7, 6, cr15, cr14, cr3, {7}
   1ead4:	mcrmi	7, 3, lr, cr8, cr8, {5}
   1ead8:	ldrbtmi	r4, [lr], #-3432	; 0xfffff298
   1eadc:			; <UNDEFINED> instruction: 0x4631447d
   1eae0:			; <UNDEFINED> instruction: 0xf7e34628
   1eae4:			; <UNDEFINED> instruction: 0xf047ed2a
   1eae8:	strbmi	r0, [r9], -r3, lsr #6
   1eaec:			; <UNDEFINED> instruction: 0xf8cd223d
   1eaf0:	strls	sl, [r1], #-8
   1eaf4:	strbmi	r9, [r0], -r0
   1eaf8:	svc	0x0016f7e3
   1eafc:			; <UNDEFINED> instruction: 0x46284631
   1eb00:	ldc	7, cr15, [sl, #-908]	; 0xfffffc74
   1eb04:			; <UNDEFINED> instruction: 0x46214652
   1eb08:	stc	7, cr15, [ip, #908]	; 0x38c
   1eb0c:			; <UNDEFINED> instruction: 0xf7e32000
   1eb10:			; <UNDEFINED> instruction: 0xe7d5ed52
   1eb14:	cdp	7, 13, cr15, cr14, cr3, {7}
   1eb18:			; <UNDEFINED> instruction: 0xf7e36800
   1eb1c:	bmi	165a494 <strspn@plt+0x165791c>
   1eb20:	movweq	pc, #24647	; 0x6047	; <UNPREDICTABLE>
   1eb24:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   1eb28:	andge	pc, r4, sp, asr #17
   1eb2c:	subcs	r9, r7, #0, 4
   1eb30:	strbmi	r9, [r0], -r2
   1eb34:	cdp	7, 15, cr15, cr8, cr3, {7}
   1eb38:			; <UNDEFINED> instruction: 0xf7e34620
   1eb3c:			; <UNDEFINED> instruction: 0xe7bfed3c
   1eb40:	ldrdge	pc, [r0, #-143]	; 0xffffff71
   1eb44:	ldrbtmi	r4, [sl], #3408	; 0xd50
   1eb48:	ldrbtmi	r4, [sp], #-3664	; 0xfffff1b0
   1eb4c:	ldrbtmi	r4, [lr], #-1617	; 0xfffff9af
   1eb50:			; <UNDEFINED> instruction: 0xf7e34628
   1eb54:			; <UNDEFINED> instruction: 0x4631ecf2
   1eb58:	strtmi	r4, [r8], -r3, lsl #13
   1eb5c:	stcl	7, cr15, [ip], #908	; 0x38c
   1eb60:	msreq	CPSR_xc, #71	; 0x47
   1eb64:	strbmi	r2, [r9], -r2, asr #4
   1eb68:	andlt	pc, r0, sp, asr #17
   1eb6c:	andhi	pc, r4, sp, asr #17
   1eb70:	strbmi	r9, [r0], -r2
   1eb74:	cdp	7, 13, cr15, cr8, cr3, {7}
   1eb78:			; <UNDEFINED> instruction: 0x46284651
   1eb7c:	ldcl	7, cr15, [ip], {227}	; 0xe3
   1eb80:			; <UNDEFINED> instruction: 0x46064631
   1eb84:			; <UNDEFINED> instruction: 0xf7e34628
   1eb88:			; <UNDEFINED> instruction: 0x4641ecd8
   1eb8c:	ldrtmi	r4, [r0], -r2, lsl #12
   1eb90:	stcl	7, cr15, [r8, #-908]	; 0xfffffc74
   1eb94:			; <UNDEFINED> instruction: 0xf7e34620
   1eb98:	ldr	lr, [r1, lr, lsl #26]
   1eb9c:	cdp	7, 9, cr15, cr10, cr3, {7}
   1eba0:			; <UNDEFINED> instruction: 0xf7e36800
   1eba4:	bmi	eda40c <strspn@plt+0xed7894>
   1eba8:	movweq	pc, #24647	; 0x6047	; <UNPREDICTABLE>
   1ebac:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   1ebb0:	andge	pc, r4, sp, asr #17
   1ebb4:	subcs	r9, ip, #0, 4
   1ebb8:	strbmi	r9, [r0], -r2
   1ebbc:	cdp	7, 11, cr15, cr4, cr3, {7}
   1ebc0:			; <UNDEFINED> instruction: 0xf7e34658
   1ebc4:			; <UNDEFINED> instruction: 0x4620efbc
   1ebc8:	ldcl	7, cr15, [r4], #908	; 0x38c
   1ebcc:			; <UNDEFINED> instruction: 0xf7e3e778
   1ebd0:			; <UNDEFINED> instruction: 0xf8dfed5a
   1ebd4:			; <UNDEFINED> instruction: 0xf8dfb0c0
   1ebd8:	ldrbtmi	sl, [fp], #192	; 0xc0
   1ebdc:	ldrbtmi	r4, [sl], #2607	; 0xa2f
   1ebe0:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
   1ebe4:	andls	r4, r5, #80, 12	; 0x5000000
   1ebe8:	stc	7, cr15, [r6], #908	; 0x38c
   1ebec:	ldrmi	r9, [r1], -r5, lsl #20
   1ebf0:	bcs	45a418 <strspn@plt+0x4578a0>
   1ebf4:	ldrbmi	r4, [r0], -r3, lsl #12
   1ebf8:			; <UNDEFINED> instruction: 0xf7e39305
   1ebfc:	blls	199e7c <strspn@plt+0x197304>
   1ec00:			; <UNDEFINED> instruction: 0x46492252
   1ec04:	andhi	pc, r4, sp, asr #17
   1ec08:			; <UNDEFINED> instruction: 0xf0479300
   1ec0c:	andls	r0, r2, r3, lsr #6
   1ec10:			; <UNDEFINED> instruction: 0xf7e34640
   1ec14:	ldrbmi	lr, [r9], -sl, lsl #29
   1ec18:			; <UNDEFINED> instruction: 0xf7e34650
   1ec1c:	cdp	12, 1, cr14, cr8, cr14, {4}
   1ec20:	pkhbtmi	r1, r1, r0, lsl #20
   1ec24:			; <UNDEFINED> instruction: 0xf7e34650
   1ec28:	strbmi	lr, [r1], -r8, lsl #25
   1ec2c:	strbmi	r4, [r8], -r2, lsl #12
   1ec30:	ldcl	7, cr15, [r8], #908	; 0x38c
   1ec34:	svclt	0x0000e73b
   1ec38:	muleq	r1, lr, r3
   1ec3c:	andeq	r0, r0, r0, asr r2
   1ec40:	andeq	pc, r1, r6, lsl #7
   1ec44:	andeq	lr, r0, ip, lsr #30
   1ec48:	andeq	r0, r0, r8, asr #4
   1ec4c:			; <UNDEFINED> instruction: 0x0000efb0
   1ec50:	andeq	r1, r0, r8, asr #17
   1ec54:	andeq	lr, r0, r0, lsl #29
   1ec58:	andeq	lr, r0, r8, lsl #30
   1ec5c:			; <UNDEFINED> instruction: 0x0001f2b6
   1ec60:			; <UNDEFINED> instruction: 0x0000eebc
   1ec64:	andeq	r2, r0, sl, lsr #17
   1ec68:	andeq	lr, r0, ip, lsr #28
   1ec6c:	andeq	lr, r0, lr, lsr #29
   1ec70:	strdeq	lr, [r0], -r4
   1ec74:	andeq	lr, r0, ip, ror lr
   1ec78:	andeq	lr, r0, sl, lsl #28
   1ec7c:	andeq	r2, r0, ip, asr #16
   1ec80:	andeq	lr, r0, r2, ror #27
   1ec84:	andeq	r0, r0, r6, lsr r9
   1ec88:	ldrdeq	r2, [r0], -lr
   1ec8c:	andeq	r0, r0, r2, lsl r4
   1ec90:	andeq	lr, r0, r2, ror sp
   1ec94:	andeq	r0, r0, r2, lsr #17
   1ec98:	andeq	r2, r0, sl, asr #14
   1ec9c:	andeq	r0, r0, lr, ror r3
   1eca0:	bmi	14f11f0 <strspn@plt+0x14ee678>
   1eca4:	blmi	14efe90 <strspn@plt+0x14ed318>
   1eca8:	svcmi	0x00f0e92d
   1ecac:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
   1ecb0:	cfldrdmi	mvd4, [r1, #-492]	; 0xfffffe14
   1ecb4:	ldmdavs	r2, {r2, r9, sl, lr}
   1ecb8:			; <UNDEFINED> instruction: 0xf04f9205
   1ecbc:	stmdbmi	pc, {r9}^	; <UNPREDICTABLE>
   1ecc0:	eorcs	r4, r8, #5177344	; 0x4f0000
   1ecc4:	ldrbtmi	r5, [r9], #-2397	; 0xfffff6a3
   1ecc8:			; <UNDEFINED> instruction: 0xf04f4478
   1eccc:			; <UNDEFINED> instruction: 0xf04f0a0f
   1ecd0:			; <UNDEFINED> instruction: 0xf04f090e
   1ecd4:	stclvs	8, cr0, [fp], #-52	; 0xffffffcc
   1ecd8:	strcs	r2, [r9], -sl, lsl #14
   1ecdc:	movwls	r2, #13576	; 0x3508
   1ece0:	stc	7, cr15, [r2], {227}	; 0xe3
   1ece4:	vmulne.f64	d25, d0, d3
   1ece8:	tstcs	r0, r4, lsl #24
   1ecec:	cdpeq	0, 0, cr15, cr12, cr15, {2}
   1ecf0:	stceq	0, cr15, [fp], {79}	; 0x4f
   1ecf4:	svccs	0x0001f810
   1ecf8:	bcs	dad5c0 <strspn@plt+0xdaaa48>
   1ecfc:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1ed00:	cdppl	0, 5, cr15, cr11, cr2, {0}
   1ed04:	bvs	19f7e90 <strspn@plt+0x19f5318>
   1ed08:	ldmdbpl	r7, {r0, r2, r3, r5, r6, ip, sp, lr}^
   1ed0c:	ldcne	12, cr1, [ip], {28}
   1ed10:	ldrcc	r1, [ip], #-3100	; 0xfffff3e4
   1ed14:	cmppl	lr, r5, asr #22
   1ed18:	ldcne	12, cr1, [ip], {84}	; 0x54
   1ed1c:	ldcne	12, cr1, [ip], {28}
   1ed20:	ldcne	12, cr1, [ip], {28}
   1ed24:	ldcne	12, cr1, [ip], {28}
   1ed28:	ldcne	12, cr1, [ip], {28}
   1ed2c:	ldcne	12, cr1, [ip], {28}
   1ed30:	ldrcc	r1, [ip], #-3100	; 0xfffff3e4
   1ed34:	cmppl	lr, r5, asr #22
   1ed38:	ldmdbmi	r2!, {r2, r4, r6}
   1ed3c:	ldrbtcc	pc, [pc], #79	; 1ed44 <strspn@plt+0x1c1cc>	; <UNPREDICTABLE>
   1ed40:	rsbcs	r4, r4, #3211264	; 0x310000
   1ed44:	strls	r4, [r0], #-1145	; 0xfffffb87
   1ed48:			; <UNDEFINED> instruction: 0xf7e34478
   1ed4c:	bmi	c1a86c <strspn@plt+0xc17cf4>
   1ed50:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1ed54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ed58:	subsmi	r9, sl, r5, lsl #22
   1ed5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ed60:	strtmi	sp, [r0], -r2, asr #2
   1ed64:	pop	{r0, r1, r2, ip, sp, pc}
   1ed68:	strpl	r8, [pc, #-4080]	; 1dd80 <strspn@plt+0x1b208>
   1ed6c:			; <UNDEFINED> instruction: 0xf89db191
   1ed70:	rsbcs	r0, r7, #16
   1ed74:	mulsmi	r1, sp, r8
   1ed78:	b	1131214 <strspn@plt+0x112e69c>
   1ed7c:	stmdami	r5!, {sl, ip}
   1ed80:	strls	r4, [r0], #-1145	; 0xfffffb87
   1ed84:			; <UNDEFINED> instruction: 0xf7e34478
   1ed88:	strb	lr, [r0, r8, lsr #29]!
   1ed8c:	andgt	pc, r4, r1, lsl #16
   1ed90:	mvnle	r2, r0, lsl #18
   1ed94:	str	r2, [sp, r1, lsl #2]!
   1ed98:	and	pc, r4, r1, lsl #16
   1ed9c:			; <UNDEFINED> instruction: 0xf801e7e6
   1eda0:	strb	r8, [r3, r4]!
   1eda4:	andls	pc, r4, r1, lsl #16
   1eda8:			; <UNDEFINED> instruction: 0xf801e7e0
   1edac:	ldrb	sl, [sp, r4]
   1edb0:	ldrb	r5, [fp, sp, lsl #10]
   1edb4:	ldrb	r5, [r9, lr, lsl #10]
   1edb8:	strpl	r2, [sl, #-512]	; 0xfffffe00
   1edbc:	andcs	lr, r1, #56098816	; 0x3580000
   1edc0:	ldrb	r5, [r3, sl, lsl #10]
   1edc4:	strpl	r2, [sl, #-514]	; 0xfffffdfe
   1edc8:	andcs	lr, r3, #208, 14	; 0x3400000
   1edcc:	strb	r5, [sp, sl, lsl #10]
   1edd0:	strpl	r2, [sl, #-516]	; 0xfffffdfc
   1edd4:	andcs	lr, r5, #52953088	; 0x3280000
   1edd8:	strb	r5, [r7, sl, lsl #10]
   1eddc:	strpl	r2, [sl, #-518]	; 0xfffffdfa
   1ede0:	andcs	lr, r7, #196, 14	; 0x3100000
   1ede4:	strb	r5, [r1, sl, lsl #10]
   1ede8:	mcrr	7, 14, pc, ip, cr3	; <UNPREDICTABLE>
   1edec:	andeq	pc, r1, r4, rrx
   1edf0:	andeq	r0, r0, r0, asr r2
   1edf4:	andeq	pc, r1, r8, asr r0	; <UNPREDICTABLE>
   1edf8:	andeq	r0, r0, r8, asr #4
   1edfc:	muleq	r0, r2, ip
   1ee00:			; <UNDEFINED> instruction: 0x0000ecb4
   1ee04:	andeq	lr, r0, r4, lsl ip
   1ee08:	andeq	lr, r0, r4, lsr ip
   1ee0c:			; <UNDEFINED> instruction: 0x0001efb6
   1ee10:	ldrdeq	lr, [r0], -r8
   1ee14:	strdeq	lr, [r0], -r8
   1ee18:	mvnsmi	lr, #737280	; 0xb4000
   1ee1c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1ee20:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1ee24:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1ee28:	bl	195cdbc <strspn@plt+0x195a244>
   1ee2c:	blne	1db0028 <strspn@plt+0x1dad4b0>
   1ee30:	strhle	r1, [sl], -r6
   1ee34:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1ee38:	svccc	0x0004f855
   1ee3c:	strbmi	r3, [sl], -r1, lsl #8
   1ee40:	ldrtmi	r4, [r8], -r1, asr #12
   1ee44:	adcmi	r4, r6, #152, 14	; 0x2600000
   1ee48:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1ee4c:	svclt	0x000083f8
   1ee50:	andeq	lr, r1, r2, lsl #27
   1ee54:	andeq	lr, r1, r8, ror sp
   1ee58:	svclt	0x00004770

Disassembly of section .fini:

0001ee5c <.fini>:
   1ee5c:	push	{r3, lr}
   1ee60:	pop	{r3, pc}
