<root>
    <instruction asm="ADC" category="DataProc" extension="ARMv8" iclass="ADC" iform="ADC_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
    </instruction>
    <instruction asm="ADCS" category="DataProc" extension="ARMv8" iclass="ADCS" iform="ADCS_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
    </instruction>
    <instruction asm="ADD" category="DataProc" extension="ARMv8" iclass="ADD_Extended" iform="ADD_extended_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="3" name="Rm" type="reg" width="32">W0,W1,...,W31,ZR</operand>
        <operand idx="4" name="extend" type="enum" Optional="true">
            <option value="000">UXTB</option>
            <option value="001">UXTH</option>
            <option value="010">UXTW</option>
            <option value="011">UXTX</option>
            <option value="100">SXTB</option>
            <option value="101">SXTH</option>
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="3" range="0-4" Optional="true"> #0,#1,#2,#3,#4</operand>
    </instruction>

    <instruction asm="ADD" category="DataProc" extension="ARMv8" iclass="ADD_immediate" iform="ADD_imm" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="3" name="imm" type="imm" width="12" range="0-4095"/>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="0">LSL #0</option>
            <option value="1">LSL #12</option>
        </operand>
    </instruction>

    <instruction asm="ADD" category="DataProc" extension="ARMv8" iclass="ADD_shifted_reg" iform="ADD_shift" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-63" Optional="true">#0,#1,...,#63</operand>
    </instruction>


<!--        <instruction asm="ADDG" category="DataProc" extension="ARMv8.5-MEMTAG" iclass="ADDG" iform="ADDG_imm" isa-set="A64">-->
<!--            <operand idx="1" name="Xd" type="reg" width="64">X0,X1,...,X31,SP</operand>-->
<!--            <operand idx="2" name="Xn" type="reg" width="64">X0,X1,...,X31,SP</operand>-->
<!--            <operand idx="3" name="uimm6" type="imm" width="6" range="0-1008" step="16">#0,#16,#32,...,#1008</operand>-->
<!--            <operand idx="4" name="uimm4" type="imm" width="4" range="0-15">#0,#1,#2,...,#15</operand>-->
<!--        </instruction>-->

    <instruction asm="ADDS" category="DataProc" extension="ARMv8" iclass="ADDS_Ext" iform="ADDS_extended_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="3" name="Rm" type="reg" width="32">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="extend" type="enum" Optional="true">
            <option value="000">UXTB</option>
            <option value="001">UXTH</option>
            <option value="010">UXTW</option>
            <option value="011">UXTX</option>
            <option value="100">SXTB</option>
            <option value="101">SXTH</option>
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="3" range="0-4" Optional="true">#0,#1,#2,#3,#4</operand>
    </instruction>


    <instruction asm="ADDS" category="DataProc" extension="ARMv8" iclass="ADDS_Immediate" iform="ADDS_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31,WSP,SP</operand>
        <operand idx="3" name="imm" type="imm" width="12" range="0-4095">#0,#1,#2,...,#4095</operand>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="0">LSL #0</option>
            <option value="1">LSL #12</option>
        </operand>
    </instruction>


    <instruction asm="ADDS" category="DataProc" extension="ARMv8" iclass="ADDS_ShiftedRegister" iform="ADDS_shifted_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-31" Optional="true">#0,#1,...,#31</operand>
    </instruction>

    <instruction asm="ADR" category="DataProc" extension="ARMv8" iclass="ADR" iform="ADR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64" default="X15">X0,X1,...,X31</operand>
        <operand idx="2" name="label" type="label" width="32" range="±1MB" default="0">Program Label Address</operand>
    </instruction>

<!--    <instruction asm="ADRP" category="DataProc" extension="ARMv8" iclass="ADRP" iform="ADRP" isa-set="A64">-->
<!--        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>-->
<!--        <operand idx="2" name="label" type="label" width="32" range="±4GB" default="0" >Program Label Address</operand>-->
<!--    </instruction>-->


    <instruction asm="AND" category="DataProc" extension="ARMv8" iclass="AND" iform="AND" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0, X1, ..., X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0, X1, ..., X31</operand>
        <operand idx="3" name="imm" type="imm" range="0-255" default="#0xFFFFFFFF"/>
    </instruction>

    <instruction asm="AND" category="DataProc" extension="ARMv8" iclass="AND" iform="AND" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X2</operand>
        <operand idx="4" name="shift" type="enum" width="2" range="00-11" Optional="true">LSR</operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-63" Optional="true">2</operand>
    </instruction>

    <instruction asm="ANDS" category="DataProc" extension="ARMv8" iclass="ANDS" iform="ANDS" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="imm" type="imm" width="64" default="#0xFFFFFFFF">0xFF00</operand>
    </instruction>
    <instruction asm="ANDS" category="DataProc" extension="ARMv8" iclass="ANDS" iform="ANDS" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X2</operand>
        <operand idx="4" name="shift" type="imm" width="6" Optional="true">LSL #4</operand>
    </instruction>

    <instruction asm="ASR" category="DataProc" extension="ARMv8" iclass="ASR" iform="ASR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="shift" type="imm" width="6" Optional="false" >4</operand>
    </instruction>


    <instruction asm="ASR" category="DataProc" extension="ARMv8" iclass="ASR" iform="ASR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X2</operand>
    </instruction>

    <instruction asm="ASRV" category="DataProc" extension="ARMv8" iclass="ASRV" iform="ASRV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X1</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X2</operand>
    </instruction>

<!--    AT skip-->

<!--    <instruction asm="AUTDA" category="System" extension="FEAT_PAuth" iclass="AUTDA" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0</operand>-->
<!--        <operand idx="2" name="Xn|SP" type="reg" width="64">X1</operand>-->
<!--    </instruction>-->

<!--    <instruction asm="AUTDZA" category="System" extension="FEAT_PAuth" iclass="AUTDZA" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0</operand>-->
<!--    </instruction>-->
<!--    <instruction asm="AUTDB" category="System" extension="FEAT_PAuth" iclass="AUTDB" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0</operand>-->
<!--        <operand idx="2" name="Xn|SP" type="reg" width="64">X1</operand>-->
<!--    </instruction>-->

<!--    <instruction asm="AUTDZB" category="System" extension="FEAT_PAuth" iclass="AUTDZB" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0</operand>-->
<!--    </instruction>-->

<!--    <instruction asm="BFC" category="Bitfield" extension="FEAT_ASMv8p2" iclass="BFC" isa-set="A64">-->
<!--        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>-->
<!--        <operand idx="2" name="lsb" type="imm" width="6" range="1-63">0</operand>-->
<!--        <operand idx="3" name="width" type="imm" width="6" range="1-64-lsb" default="1">1</operand>-->
<!--    </instruction>-->

    <instruction asm="BFI" category="Bitfield" extension="FEAT_ASMv8p2" iclass="BFI" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="3" name="lsb" type="imm" width="6" range="0-63">0</operand>
        <operand idx="4" name="width" type="imm" width="6" range="1-64-lsb" default="1">1</operand>
    </instruction>

    <instruction asm="BFM" category="Bitfield" extension="FEAT_ASMv8p2" iclass="BFM" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="3" name="immr" type="imm" width="6" range="0-63">0</operand>
        <operand idx="4" name="imms" type="imm" width="6" range="0-63">0</operand>
    </instruction>
    <instruction asm="BFXIL" category="Bitfield" extension="FEAT_ASMv8p2" iclass="BFXIL" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="3" name="lsb" type="imm" width="6" range="0-63">0</operand>
        <operand idx="4" name="width" type="imm" width="6" range="1-64" default="1">0</operand>
    </instruction>
    <instruction asm="BIC" category="Bitwise" extension="FEAT_ASM" iclass="BIC" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="imm" width="2" range="00-11" Optional="true">00</operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-63" Optional="true">0</operand>
    </instruction>

    <instruction asm="BICS" category="Bitwise" extension="FEAT_ASM" iclass="BICS" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="imm" width="2" range="00-11" Optional="true">00</operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-63" Optional="true">0</operand>
    </instruction>

    <instruction asm="BRK" category="Control" extension="FEAT_BTI" iclass="BRK" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="16" range="0-65535">0</operand>
    </instruction>

<!--    <instruction asm="CASL" category="Atomic" extension="FEAT_LSE" iclass="CAS" isa-set="A64">-->
<!--        <operand idx="1" name="Ws|Xs" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>-->
<!--        <operand idx="2" name="Wt|Xt" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>-->
<!--        <operand idx="3" name="Xn|SP" type="reg" width="64" default="[X0]">X0, X1,X2,...,X31,SP</operand>-->
<!--    </instruction>-->

    <instruction asm="CCMN" category="DataProc" extension="ARMv8" iclass="CCMN" iform="CCMN_imm" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="5" range="0-31"/>
        <operand idx="3" name="nzcv" type="imm" width="4" range="0-15"/>
        <operand idx="4" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL, NV
        </operand>
    </instruction>

    <instruction asm="CCMN" category="DataProc" extension="ARMv8" iclass="CCMN" iform="CCMN_reg" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="nzcv" type="imm" width="4" range="0-15"/>
        <operand idx="4" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL, NV
        </operand>
    </instruction>

    <instruction asm="CCMP" category="DataProc" extension="ARMv8" iclass="CCMP" iform="CCMP_imm" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="5" range="0-31"/>
        <operand idx="3" name="nzcv" type="imm" width="4" range="0-15"/>
        <operand idx="4" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL, NV
        </operand>
    </instruction>

    <instruction asm="CCMP" category="DataProc" extension="ARMv8" iclass="CCMP" iform="CCMP_reg" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="nzcv" type="imm" width="4" range="0-15"/>
        <operand idx="4" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL, NV
        </operand>
    </instruction>

    <instruction asm="CINC" category="DataProc" extension="ARMv8" iclass="CINC" iform="CINC" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE
        </operand>
    </instruction>
    <instruction asm="CINV" category="DataProc" extension="ARMv8" iclass="CINV" iform="CINV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="cond" type="cond" width="4" default="EQ">
            EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE
        </operand>
    </instruction>

    <instruction asm="CLREX" category="Memory" extension="ARMv8" iclass="CLREX" iform="CLREX" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="4">0-15</operand>
    </instruction>

    <instruction asm="CLS" category="Arithmetic" extension="ARMv8" iclass="CLS" iform="CLS" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
    </instruction>

    <instruction asm="CLZ" category="Bitwise" extension="ARMv8" iclass="CLZ" iform="CLZ" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rd" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
    </instruction>

    <instruction asm="CMN" category="DataProc" extension="ARMv8" iclass="CMN" iform="CMN_ext_reg" isa-set="A64">
        <alias asm="ADDS" preferred="true"/>
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="extend" type="enum" Optional="true">
            <option value="000">UXTB</option>
            <option value="001">UXTH</option>
            <option value="010">UXTW</option>
            <option value="011">UXTX</option>
            <option value="100">SXTB</option>
            <option value="101">SXTH</option>
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>
        <operand idx="4" name="amount" type="imm" width="3" range="0-4" Optional="true">#0,#1,#2,#3,#4</operand>
    </instruction>

    <instruction asm="CMN" category="DataProc" extension="ARMv8" iclass="CMN_Immediate" iform="CMN_immediate" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31,WSP,SP</operand>
        <operand idx="2" name="imm" type="imm" width="12" range="0-4095">#0,#1,#2,...,#4095</operand>
        <operand idx="3" name="shift" type="enum" Optional="true">
            <option value="0">LSL #0</option>
            <option value="1">LSL #12</option>
        </operand>
    </instruction>

    <instruction asm="CMN" category="DataProc" extension="ARMv8" iclass="CMN" iform="CMN_shifted_reg" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
        </operand>
        <operand idx="4" name="amount" type="imm" width="6" range="0-63" Optional="true">#0,#1,...,#63</operand>
    </instruction>
    <instruction asm="CMP" category="DataProc" extension="ARMv8" iclass="CMP" iform="CMP_extended_reg" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31,SP</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="extend" type="enum" Optional="true">
            <option value="000">UXTB</option>
            <option value="001">UXTH</option>
            <option value="010">LSL|UXTW</option>
            <option value="011">UXTX</option>
            <option value="100">SXTB</option>
            <option value="101">SXTH</option>
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>
        <operand idx="4" name="amount" type="imm" width="3" range="0-4" Optional="true">#0,#1,...,#4</operand>
    </instruction>

    <instruction asm="CMP" category="DataProc" extension="ARMv8" iclass="CMP" iform="CMP_immediate" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31,SP</operand>
        <operand idx="2" name="imm" type="imm" width="12" range="0-4095">#0, #1, ..., #4095</operand>
        <operand idx="3" name="shift" type="enum" Optional="true">
            <option value="0">LSL #0</option>
            <option value="1">LSL #12</option>
        </operand>
    </instruction>

    <instruction asm="CMP" category="DataProc" extension="ARMv8" iclass="CMP" iform="CMP_shifted_register" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64">W0,W1,W2,...,W31,X0,X1,X2,...,X31</operand>
        <operand idx="3" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
        </operand>
        <operand idx="4" name="amount" type="imm" width="6" range="0-31" Optional="true">#0, #1, ..., #31</operand>
    </instruction>

<!--    <instruction asm="CMPP" category="DataProc" extension="ARMv8.5" iclass="CMPP" iform="CMPP" isa-set="A64">-->
<!--        <operand idx="1" name="Xn|SP" type="reg" width="64">X0,X1,X2,...,X31,SP</operand>-->
<!--        <operand idx="2" name="Xm|SP" type="reg" width="64">X0,X1,X2,...,X31,SP</operand>-->
<!--    </instruction>-->
    <instruction asm="CNEG" category="DataProc" extension="ARMv8.5" iclass="CNEG" iform="CNEG" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="Wn" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="3" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>


<!--    <instruction asm="CPYFP" category="MemoryCopy" extension="FEAT_MOPS" iclass="CPYFP" iform="CPYFP" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">[X0]!, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="2" name="Xs" type="reg" width="64">[X1]!, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="3" name="Xn" type="reg" width="64">X3!, X1, ..., X30, XZR</operand>-->
<!--    </instruction>-->

<!--    <instruction asm="CPYFM" category="MemoryCopy" extension="FEAT_MOPS" iclass="CPYFM" iform="CPYFM" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="2" name="Xs" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="3" name="Xn" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--    </instruction>-->

<!--    <instruction asm="CPYFE" category="MemoryCopy" extension="FEAT_MOPS" iclass="CPYFE" iform="CPYFE" isa-set="A64">-->
<!--        <operand idx="1" name="Xd" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="2" name="Xs" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--        <operand idx="3" name="Xn" type="reg" width="64">X0, X1, ..., X30, XZR</operand>-->
<!--    </instruction>-->

    <instruction asm="CSDB" category="DataProc" extension="ARMv8.5" iclass="CSDB" iform="CSDB" isa-set="A64">
    </instruction>
    <instruction asm="CSEL" category="DataProc" extension="ARMv8.5" iclass="CSEL" iform="CSEL" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="Wn" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="3" name="Xm" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="4" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>
    <instruction asm="CSET" category="DataProc" extension="ARMv8.5" iclass="CSET" iform="CSET" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>
    <instruction asm="CSETM" category="DataProc" extension="ARMv8.5" iclass="CSETM" iform="CSETM" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>
    <instruction asm="CSINC" category="DataProc" extension="ARMv8.5" iclass="CSINC" iform="CSINC" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0, W1, ..., W30, X0, X1, ..., X30, SP</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0, W1, ..., W30, X0, X1, ..., X30, SP</operand>
        <operand idx="4" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>

    <instruction asm="CSNEG" category="DataProc" extension="ARMv8.5" iclass="CSNEG" iform="CSNEG" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0, W1, ..., W30, WZR</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0, W1, ..., W30, X0, X1, ..., X30, SP</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0, W1, ..., W30, X0, X1, ..., X30, SP</operand>
        <operand idx="4" name="cond" type="cond" width="8">EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE</operand>
    </instruction>

    <instruction asm="DCPS1" category="Control" extension="ARMv8.5" iclass="DCPS1" iform="DCPS1" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="16">0-65535</operand>
    </instruction>

    <instruction asm="DCPS2" category="Control" extension="ARMv8.5" iclass="DCPS2" iform="DCPS2" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="16">0-65535</operand>
    </instruction>

    <instruction asm="DCPS3" category="Control" extension="ARMv8.5" iclass="DCPS3" iform="DCPS3" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="16">0-65535</operand>
    </instruction>
    <instruction asm="DGH" category="Hint" extension="ARMv8.5" iclass="SystemHintOp" isa-set="A64">
    </instruction>

    <instruction asm="DMB" category="MemoryBarrier" extension="ARMv8" iclass="DMB" iform="DMB_option_imm" isa-set="A64">
        <operand idx="1" name="option" type="enum">
            <option value="SY">Full system barrier (SY)</option>
            <option value="ST">Full system, writes only (ST)</option>
            <option value="LD">Full system, reads before (LD)</option>
            <option value="ISH">Inner Shareable, reads and writes (ISH)</option>
            <option value="ISHST">Inner Shareable, writes only (ISHST)</option>
            <option value="ISHLD">Inner Shareable, reads before (ISHLD)</option>
            <option value="NSH">Non-shareable, reads and writes (NSH)</option>
            <option value="NSHST">Non-shareable, writes only (NSHST)</option>
            <option value="NSHLD">Non-shareable, reads before (NSHLD)</option>
            <option value="OSH">Outer Shareable, reads and writes (OSH)</option>
            <option value="OSHST">Outer Shareable, writes only (OSHST)</option>
            <option value="OSHLD">Outer Shareable, reads before (OSHLD)</option>
        </operand>
        <operand idx="2" name="imm" type="imm" width="4" range="0-15">#0, #1, ..., #15</operand>
    </instruction>

    <instruction asm="DRPS" category="Debug" extension="ARMv8" iclass="DRPS" iform="DRPS" isa-set="A64">
    </instruction>

    <instruction asm="DSB" category="MemoryBarrier" extension="ARMv8" iclass="DSB" iform="DSB" isa-set="A64">
        <operand idx="1" name="option" type="enum" Optional="true">
            <option value="1111">SY</option>
            <option value="1110">ST</option>
            <option value="1101">LD</option>
            <option value="1011">ISH</option>
            <option value="1010">ISHST</option>
            <option value="1001">ISHLD</option>
            <option value="0111">NSH</option>
            <option value="0110">NSHST</option>
            <option value="0101">NSHLD</option>
            <option value="0011">OSH</option>
            <option value="0010">OSHST</option>
            <option value="0001">OSHLD</option>
            <option value="0000">SSBB</option>
            <option value="0100">PSSBB</option>
        </operand>
        <operand idx="2" name="imm" type="imm" width="4" range="0-15" Optional="true">#0,#1,...,#15</operand>
    </instruction>


<!--    <instruction asm="DVP RCTX ," category="System" extension="FEAT_SPECRES" iclass="DVP" iform="SYS" isa-set="A64">-->
<!--        <operand idx="1" name="Rt" type="reg" width="64">X0</operand>-->
<!--    </instruction>-->

    <instruction asm="EON" category="DataProc" extension="ARMv8" iclass="EON_shifted_reg" iform="EON_shifted_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
            <option value="11">ROR</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="6" range="0-63" Optional="true">#0,#1,...,#63</operand>
        <operand idx="6" name="N" type="enum" Optional="true">
            <option value="0">Normal</option>
            <option value="1">Invert</option>
        </operand>
    </instruction>

    <instruction asm="EOR" category="DataProc" extension="ARMv8" iclass="EOR_immediate" iform="EOR_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="imm" type="imm" width="32" range="1-31" default="#1" >
        </operand>

    </instruction>

    <instruction asm="EOR" category="DataProc" extension="ARMv8" iclass="EOR_shifted_register" iform="EOR_shifted_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="true">
            <option value="00">LSL</option>
            <option value="01">LSR</option>
            <option value="10">ASR</option>
            <option value="11">ROR</option>
        </operand>
        <operand idx="5" name="amount" type="imm" width="32" range="0-31" Optional="true">
        </operand>
    </instruction>

    <instruction asm="EXTR" category="DataProc" extension="ARMv8" iclass="EXTR" iform="EXTR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="lsb" type="imm" width="64" range="0-31" ></operand>
    </instruction>


    <instruction asm="DC" category="System" extension="ARMv8" iclass="DC" iform="DC_cache_maintenance" isa-set="A64">
        <operand idx="1" name="dc_op" type="enum" description="Cache operation type">
            <option value="000:0110:001">IVAC</option>
            <option value="000:0110:010">ISW</option>
            <option value="000:1110:010">CISW</option>
            <option value="011:1010:001">CVAC</option>
            <option value="011:1011:001">CVAU</option>
            <option value="011:1110:001">CIVAC</option>
            <option value="011:0100:001">ZVA</option>
            <option value="011:0100:011">GVA</option>
            <option value="011:1110:011">CIGVAC</option>
        </operand>
        <operand idx="2" name="Xt" type="reg" width="64">X0,X1,...,X31</operand>
    </instruction>



    <instruction asm="GMI" category="Integer" extension="FEAT_MTE" iclass="GMI" iform="GMI" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" default="X25">X0, X1, ..., X31, SP</operand>
        <operand idx="3" name="Xm" type="reg" width="64" default="X25">X0, X1, ..., X31</operand>
    </instruction>


    <instruction asm="IC" category="System" extension="ARMv8" iclass="IC" iform="SYS" isa-set="A64">
        <operand idx="1" name="ic_op" type="enum" description="IC operation type">
            <option value="000:0001:000">IALLUIS</option>
            <option value="000:0101:000">IALLU</option>
            <option value="011:0101:001" >IVAU ,X25</option>
        </operand>
        <operand idx="2" name="Xt" type="reg" width="64" Optional="true" default="XZR">
            X0, X1, ..., X31, XZR
        </operand>
    </instruction>

<!--    <instruction asm="IRG" category="DataProc" extension="FEAT_MTE" iclass="IRG" iform="IRG" isa-set="A64">-->
<!--        <operand idx="1" name="Xd|SP" type="reg" width="64" description="Destination register or stack pointer">-->
<!--            X0, X1, ..., X30, SP-->
<!--        </operand>-->
<!--        <operand idx="2" name="Xn|SP" type="reg" width="64" description="First source register or stack pointer">-->
<!--            X0, X1, ..., X30, SP-->
<!--        </operand>-->
<!--        <operand idx="3" name="Xm" type="reg" width="64" Optional="true" default="XZR" description="Optional second source register">-->
<!--            X0, X1, ..., X31, XZR-->
<!--        </operand>-->
<!--    </instruction>-->

    <instruction asm="ISB" category="System" extension="ARMv8" iclass="ISB" iform="ISB" isa-set="A64">
        <operand idx="1" name="option" type="enum" Optional="true" default="SY" description="Barrier operation option">
            <option value="1111">SY</option>
        </operand>
<!--        <operand idx="2" name="imm" type="imm" width="4" range="0-15" Optional="true" default="#15">-->
<!--            #0, #1, #2, ..., #15-->
<!--        </operand>-->
    </instruction>

<!--    <instruction asm="LD64B" category="Memory" extension="FEAT_LS64" iclass="LD64B" iform="LD64B_atomic_load" isa-set="A64">-->
<!--        <operand idx="1" name="Xt" type="reg" width="64"  description="First general-purpose register to be loaded" default="X16" >-->
<!--            X0, X1, ..., X30, XZR-->
<!--        </operand>-->
<!--        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">-->
<!--            X0, X1, ..., X30, SP-->
<!--        </operand>-->
<!--    </instruction>-->

<!--    <instruction asm="LD64B" category="Memory" extension="FEAT_LS64" iclass="LD64B" iform="LD64B_atomic_load" isa-set="A64">-->
<!--        <operand idx="1" name="Xt" type="reg" width="64" description="First general-purpose register to be loaded" default="X16">-->
<!--            X0, X1, ..., X30, XZR-->
<!--        </operand>-->
<!--        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">-->
<!--            X0, X1, ..., X30, SP-->
<!--        </operand>-->
<!--    </instruction>-->

    <instruction asm="LDAPRB" category="LoadStore" extension="FEAT_LRCPC" iclass="LDAPRB" iform="LDAPRB" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
<!--        <operand idx="3" name="imm" type="imm" width="1" range="0" Optional="true" default="#0" description="Optional zero offset">-->
<!--            #0-->
<!--        </operand>-->
    </instruction>

    <instruction asm="LDAPRH" category="LoadStore" extension="FEAT_LRCPC" iclass="LDAPRH" iform="LDAPRH" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
<!--        <operand idx="3" name="offset" type="imm" width="32" Optional="true" description="Offset value">-->
<!--            #0-->
<!--        </operand>-->

    </instruction>


    <instruction asm="LDAPUR" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPUR" iform="LDAPUR" isa-set="A64">
        <operand idx="1" name="Wt|Xt" type="reg" width="32,64" description="Destination register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
<!--        <operand idx="3" name="simm" type="imm" width="9" range="-256-255" Optional="true" description="Signed immediate offset">-->
<!--            #0-->
<!--        </operand>-->
    </instruction>


    <instruction asm="LDAPURB" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPURB" iform="LDAPURB" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
<!--        <operand idx="3" name="simm" type="imm" width="9" Optional="true" description="Signed immediate offset">-->
<!--            #-256 to #255-->
<!--        </operand>-->
    </instruction>

    <instruction asm="LDAPURH" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPURH" iform="LDAPURH" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>


    <instruction asm="LDAPURSB" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPURSB" iform="LDAPURSB" isa-set="A64">
        <operand idx="1" name="Wt|Xt" type="reg" width="32,64" description="Destination register" default="W24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>


    <instruction asm="LDAPURSH" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPURSH" iform="LDAPURSH" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination register" default="W24" >
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDAPURSW" category="LoadStore" extension="FEAT_LRCPC2" iclass="LDAPURSW" iform="LDAPURSW" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>



    <instruction asm="LDAR" category="LoadStore" extension="ARMv8" iclass="LDAR" iform="LDAR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>


    <instruction asm="LDARB" category="LoadStore" extension="ARMv8" iclass="LDARB" iform="LDARB" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>



    <instruction asm="LDARH" category="LoadStore" extension="ARMv8" iclass="LDARH" iform="LDARH" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDAXP" category="LoadStore" extension="ARMv8" iclass="LDAXP" iform="LDAXP" isa-set="A64">
        <operand idx="1" name="Rt1" type="reg" width="32,64" description="First destination register" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rt2" type="reg" width="32,64" description="Second destination register" default="x25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDAXR" category="LoadStore" extension="ARMv8" iclass="LDAXR" iform="LDAXR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination register" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDAXR" category="LoadStore" extension="ARMv8" iclass="LDAXR" iform="LDAXR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination register" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>


    <instruction asm="LDAXRH" category="LoadStore" extension="ARMv8" iclass="LDAXRH" iform="LDAXRH" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLR" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRA" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRL" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRAL" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>


    <instruction asm="LDCLR" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRAB" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="w24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="w25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRALB" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="w24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="w25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLRLB" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="w24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="w25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDCLR" category="Atomic" extension="FEAT_LSE" iclass="LDCLR" iform="LDCLR" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="32,64" description="Source register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="32,64" description="Destination register" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>


    </instruction>

    <instruction asm="LDEOR" category="Atomic" extension="FEAT_LSE" iclass="LDEOR" iform="LDEOR" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Source register holding the data value for XOR operation" default="X24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="32" description="Destination register to load the value from memory" default="X25">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDEORB" category="Atomic" extension="FEAT_LSE" iclass="LDEORB" iform="LDEORB" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Source register holding the data value for XOR operation" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="32" description="Destination register to load the value from memory" default="w25">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDEORH" category="Atomic" extension="FEAT_LSE" iclass="LDEORH" iform="LDEORH" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Source register holding the data value for XOR operation" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="32" description="Destination register to load the value from memory" default="W25">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDG" category="LoadStore" extension="FEAT_MTE" iclass="LDG" iform="LDG" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination general-purpose register" default="X24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDLAR" category="LoadStore" extension="FEAT_LOR" iclass="LDLAR" iform="LDLAR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination general-purpose register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDLARB" category="LoadStore" extension="FEAT_LOR" iclass="LDLARB" iform="LDLARB" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination 32-bit general-purpose register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDLARH" category="LoadStore" extension="FEAT_LOR" iclass="LDLARH" iform="LDLARH" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination 32-bit general-purpose register" default="W24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDNP" category="LoadStore" extension="FEAT_LSNP" iclass="LDNP" iform="LDNP" isa-set="A64">
        <operand idx="1" name="Rt1" type="reg" width="32,64" description="First destination general-purpose register"  default="W24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rt2" type="reg" width="32,64" description="Second destination general-purpose register" default="W25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDP" category="LoadStore" extension="FEAT_LDP" iclass="LDP" isa-set="A64">
        <!-- 通用操作数 -->
        <operand idx="1" name="Rt1" type="reg" width="32,64" description="First destination general-purpose register" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rt2" type="reg" width="32,64" description="Second destination general-purpose register" default="x25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
        <!-- 立即数偏移 -->
    </instruction>


    <instruction asm="LDPSW" category="LoadStore" extension="FEAT_LDPSW" iclass="LDPSW" isa-set="A64">
        <!-- 通用操作数 -->
        <operand idx="1" name="Xt1" type="reg" width="64" description="First destination general-purpose register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt2" type="reg" width="64" description="Second destination general-purpose register" default="x25">
            X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDR" category="LoadStore" extension="FEAT_LDR" iclass="LDR" isa-set="A64">
        <!-- 通用操作数 -->
        <operand idx="1" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register" default="X24">
            W0-W30, X0-X30, WZR, XZR
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25,#0">
            X0-X30, SP
        </operand>
        <!-- 偏移量 -->
    </instruction>

    <instruction asm="LDR" category="LoadStore" extension="ARMv8" iclass="LDR_register" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination register">
            X0,X1,X2,...,X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25">
            X0,X1,X2,...,X30,SP
        </operand>
        <operand idx="3" name="extend" type="enum" Optional="true" description="Index extend/shift specifier">
            <option value="010">UXTW</option>
            <option value="011">LSL</option>a
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>
        <operand idx="4" name="amount" type="imm" width="2" Optional="true" description="Index shift amount">
            <option value="0">#0</option>
            <option value="1">#3</option>
        </operand>
    </instruction>

    <instruction asm="LDRAA" category="LoadStore" extension="FEAT_PAuth" iclass="LDR_auth" isa-set="A64">
        <!-- 操作数定义 -->
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination 64-bit general-purpose register" default="X24">
            X0-X30, XZR
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25,#0">
            X0-X30, SP
        </operand>


    </instruction>

    <instruction asm="LDRAB" category="LoadStore" extension="FEAT_PAuth" iclass="LDR_auth" isa-set="A64">
        <!-- 操作数定义 -->
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination 64-bit general-purpose register" default="X24">
            X0-X30, XZR
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" default="X25,#0">
            X0-X30, SP
        </operand>
    </instruction>

    <instruction asm="LDRB" category="LoadStore" extension="Base" iclass="LDRB_reg" isa-set="A64">
        <!-- 操作数定义 -->
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination 32-bit general-purpose register" default="W24">
            W0-W30, WZR
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer"  Optional="[]" default="X25,#0">
            X0-X30, SP

        </operand>
    </instruction>


    <instruction asm="LDRH" category="LoadStore" extension="Base" iclass="LDRH_imm" isa-set="A64">
            <operand idx="1" name="Wt" type="reg" width="32" description="Destination 32-bit general-purpose register" default="w24">
                W0-W30, WZR
            </operand>
            <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="x25" Optional="[]">
                X0-X30, SP
            </operand>
            <operand idx="3" name="simm" type="imm" width="9" description="Signed immediate byte offset in range -256 to 255" default="#0" />
    </instruction>


    <instruction asm="LDRH" category="LoadStore" extension="Base" iclass="LDRH_reg" isa-set="A64">
        <!-- Operand definitions -->
        <operand idx="1" name="Wt" type="reg" width="32" description="Destination 32-bit general-purpose register" default="w24">
            W0-W30, WZR
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="x25" is_enum="true" Optional="[]">
            <option value="010">X24,w25,UXTW</option>
            <option value="010">X24,X25,LSL #0</option>
            <option value="010">x24,w25,SXTW</option>
            <option value="010">x24,x25,SXTX</option>

        </operand>
    </instruction>


    <instruction asm="LDRSB" category="LoadStore" extension="Base" iclass="LDRSB_imm" isa-set="A64">
        <!-- Operand definitions -->
        <operand idx="1" name="Wt|Xt" type="reg" description="Destination 32-bit or 64-bit general-purpose register" default="X24">
            W0-W30, WZR (32-bit), X0-X30, XZR (64-bit)
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer"  Optional="[]" is_enum="true">
            X0-X30, SP
            <option value="010">X25</option>
            <option value="010">X25, #0</option>
        </operand>
    </instruction>

    <instruction asm="LDRSB " category="LoadStore" extension="Base" iclass="LDRSB_imm" isa-set="A64">
        <!-- Operand definitions -->
        <operand idx="1" name="Wt|Xt" type="reg" description="Destination 32-bit or 64-bit general-purpose register">
            W0-W30, WZR (32-bit), X0-X30, XZR (64-bit)
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="x25" is_enum="true" Optional="[]">
            X0-X30, SP
            <option value="010">X24,w25,UXTW</option>
            <option value="010">X24,X25,LSL #0</option>
            <option value="010">x24,w25,SXTW</option>
            <option value="010">x24,x25,SXTX</option>
        </operand>

    </instruction>

    <instruction asm="LDRSH" category="LoadStore" extension="Base" iclass="LDRSH_imm" isa-set="A64">
        <!-- Operand definitions -->
        <operand idx="1" name="Wt|Xt" type="reg" description="Destination 32-bit or 64-bit general-purpose register" default="X24">
            W0-W30, WZR (32-bit), X0-X30, XZR (64-bit)
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" is_enum="true">
            X0-X30, SP
            <option value="010">[X25], #0</option>
            <option value="010"> [X25, #0]!</option>
            <option value="010">[X25, #0] </option>
        </operand>
    </instruction>

    <instruction asm="LDRSH" category="LoadStore" extension="ARMv8" iclass="LDRSH" iform="LDRSH_register" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" description="Destination general-purpose register" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]" is_enum="true">
            X0, X1, ..., X30, SP
            <option value="010">X24,w25,UXTW</option>
            <option value="010">X24,X25,LSL #0</option>
            <option value="010">x24,w25,SXTW</option>
            <option value="010">x24,x25,SXTX</option>
        </operand>

    </instruction>


    <instruction asm="LDRSW" category="LoadStore" extension="FEAT_LOR" iclass="LDRSW" isa-set="A64">
        <!-- Post-index format -->

            <operand idx="1" name="Xt" type="reg" width="64" description="Destination general-purpose register" default="X24">
                X0, X1, ..., X31
            </operand>
            <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" is_enum="true">
                X0, X1, ..., X30, SP
                <option value="010">[X25], #0</option>
                <option value="010"> [X25, #0]!</option>
                <option value="010">[X25, #0] </option>
            </operand>
    </instruction>

    <instruction asm="LDRSW" category="LoadStore" extension="Base" iclass="LDRSW_literal" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" description="Destination general-purpose register" default="X24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" is_enum="true">
            X0, X1, ..., X30, SP
            <option value="010">X24,w25,UXTW</option>
            <option value="010">X24,X25,LSL #0</option>
            <option value="010">x24,w25,SXTW</option>
            <option value="010">x24,x25,SXTX</option>
        </operand>
    </instruction>



    <instruction asm="LDSET" category="Atomic" extension="FEAT_LSE" iclass="LDSET" isa-set="A64">
        <operand idx="1" name="Ws|Xs" type="reg" width="32,64" description="Source general-purpose register holding the data value" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register to be loaded" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDSETA" category="Atomic" extension="FEAT_LSE" iclass="LDSETA" isa-set="A64">
        <operand idx="1" name="Ws|Xs" type="reg" width="32,64" description="Source general-purpose register holding the data value" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register to be loaded" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDSETAL" category="Atomic" extension="FEAT_LSE" iclass="LDSETAL" isa-set="A64">
        <operand idx="1" name="Ws|Xs" type="reg" width="32,64" description="Source general-purpose register holding the data value" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register to be loaded" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDSETL" category="Atomic" extension="FEAT_LSE" iclass="LDSETL" isa-set="A64">
        <operand idx="1" name="Ws|Xs" type="reg" width="32,64" description="Source general-purpose register holding the data value" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register to be loaded" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDSET" category="Atomic" extension="FEAT_LSE" iclass="LDSET" isa-set="A64">
        <operand idx="1" name="Ws|Xs" type="reg" width="32,64" description="Source general-purpose register holding the data value" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wt|Xt" type="reg" width="32,64" description="Destination general-purpose register to be loaded" default="X26">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xn|SP" type="reg" width="64" description="Base register or stack pointer"  default="X25" Optional="[]">
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDTR" category="LoadStore" extension="FEAT_MTE2" iclass="LDTR" iform="LDTR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="Destination general-purpose register for 64-bit or 32-bit data" default="X24">
            W0, W1, ..., W31 for 32-bit load, X0, X1, ..., X31 for 64-bit load
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="Base register or stack pointer" is_enum="true" Optional="[]">
            X0, X1, ..., X30, SP
            <option value="010">X25 ,#0</option>
            <option value="010">X25 </option>
        </operand>

    </instruction>

    <instruction asm="LDTRB" category="LoadStore" extension="FEAT_MTE2" iclass="LDTRB" iform="LDTRB" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="Destination general-purpose register for byte data (32-bit register)" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="Base register or stack pointer" Optional="[]" is_enum="true">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDTRH" category="LoadStore" extension="ARMv8" iclass="LDTRH" iform="LDTRH_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="The 32-bit general-purpose register to which the result is transferred" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDTRSB" category="LoadStore" extension="ARMv8" iclass="LDTRSB" iform="LDTRSB_reg" isa-set="A64">

        <operand idx="1" name="Rt" type="reg" width="64" description="The general-purpose register to which the result is transferred (for 64-bit registers)" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The base register or stack pointer, used to calculate the memory address" is_enum="true" Optional="[]">
        <option value="010">X25 ,#0</option>
        <option value="010">X25</option>
        X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDTRSH" category="LoadStore" extension="ARMv8" iclass="LDTRSH" iform="LDTRSH_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="The register to which the result is transferred, either 32-bit or 64-bit" default="w24">
            W0, W1, ..., W31 (for 32-bit), X0, X1, ..., X31 (for 64-bit)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDTRSW" category="LoadStore" extension="ARMv8" iclass="LDTRSW" iform="LDTRSW_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to which the result is transferred (64-bit register)" default="x24">
            Xt (X0, X1, ..., X31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDUMAX" category="Atomic" extension="FEAT_LSE" iclass="LDUMAX" iform="LDUMAX_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to be loaded with the value from memory and returned to the destination register" default="x24">
            Xt (X0, X1, ..., X31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" default="x25">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="3" name="Rs" type="reg" width="64" description="The 64-bit register holding the data value to be compared with the value from memory" default="x25" Optional="[]">
            Xt (X0, X1, ..., X31)
        </operand>

    </instruction>


    <instruction asm="LDUR" category="LoadStore" extension="ARMv8" iclass="LDUR" iform="LDUR_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to which the result is transferred (64-bit register)" default="X24">
            Xt (X0, X1, ..., X31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>

    </instruction>

    <instruction asm="LDURB" category="LoadStore" extension="ARMv8" iclass="LDURB" iform="LDURB_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="The 32-bit register to which the result is transferred (32-bit register)" default="w24">
            Wt (W0, W1, ..., W31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>


    <instruction asm="LDURH" category="LoadStore" extension="ARMv8" iclass="LDURH" iform="LDURH_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="The 32-bit register to which the result is transferred (32-bit register)" default="w24">
            Wt (W0, W1, ..., W31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer"  is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>


    <instruction asm="LDURSB" category="LoadStore" extension="ARMv8" iclass="LDURSB" iform="LDURSB_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to which the result is transferred. It can be a 32-bit or 64-bit register depending on the instruction variant"
        default="X24"
        >
            Xt (X0, X1, ..., X31) or Wt (W0, W1, ..., W31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>



    <instruction asm="LDURSH" category="LoadStore" extension="ARMv8" iclass="LDURSH" iform="LDURSH_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to which the result is transferred. It can be a 32-bit or 64-bit register depending on the instruction variant" default="x24">
            Xt (X0, X1, ..., X31) or Wt (W0, W1, ..., W31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>


    <instruction asm="LDURSW" category="LoadStore" extension="ARMv8" iclass="LDURSW" iform="LDURSW_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" description="The register to which the result is transferred. It is a 64-bit general-purpose register" default="x24">
            Xt (X0, X1, ..., X31)
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="The 64-bit base register or stack pointer used to calculate the address" is_enum="true" Optional="[]">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0, X1, ..., X30, SP
        </operand>
    </instruction>

    <instruction asm="LDXP" category="Load/Store" extension="ARMv8" iclass="LDXP" iform="LDXP" isa-set="A64">
        <operand idx="1" name="xt1" type="reg" width="32" description="64-bit first general-purpose register to be transferred" default="x24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="xt2" type="reg" width="32" description="64-bit second general-purpose register to be transferred" default="x25">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="64-bit base register or stack pointer" default="x25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>

    </instruction>

    <instruction asm="LDXR" category="LoadStore" extension="ARMv8" iclass="LDXR" iform="LDXR_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25" Optional="[]">X0,X1,...,X31,SP </operand>
    </instruction>


    <instruction asm="LDXRB" category="LoadStore" extension="ARMv8" iclass="LDXRB" iform="LDXRB_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" default="w24">W0,W1,...,W31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25" Optional="[]">X0,X1,...,X31,SP </operand>
    </instruction>

    <instruction asm="LDXRH" category="LoadStore" extension="ARMv8" iclass="LDXRH" iform="LDXRH_reg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" default="w24">W0,W1,...,W31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" Optional="[]" is_enum="true">X0, X1, ..., X30, SP
            <option value="010">X25 ,#0</option>
            <option value="010">X25 </option>
        </operand>
    </instruction>

    <instruction asm="LSL" category="DataProc" extension="ARMv8" iclass="LSL" iform="LSL_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25,#1">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="LSL" category="DataProc" extension="ARMv8" iclass="LSL" iform="LSL_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="LSLV" category="DataProc" extension="ARMv8" iclass="LSLV" iform="LSLV_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="LSR" category="DataProc" extension="ARMv8" iclass="LSR" iform="LSR_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="x25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="shift" type="imm" Optional="false" default="#0">0-31 for 32-bit, 0-63 for 64-bit</operand>
    </instruction>

    <instruction asm="LSR" category="DataProc" extension="ARMv8" iclass="LSR" iform="LSR_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="x25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="shift" type="imm" Optional="false" default="#0">0-31 for 32-bit, 0-63 for 64-bit</operand>
    </instruction>

    <instruction asm="LSRV" category="DataProc" extension="ARMv8" iclass="LSRV" iform="LSRV_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="MADD" category="DataProc" extension="ARMv8" iclass="MADD" iform="MADD_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="Ra" type="reg" width="32,64" default="X27">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="MNEG" category="DataProc" extension="ARMv8" iclass="MNEG" iform="MNEG_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="MOV" category="DataProc" extension="ARMv8" iclass="MOV" iform="MOV_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="32,64" default="#0">bitmask</operand>
    </instruction>

    <instruction asm="MOV" category="DataProc" extension="ARMv8" iclass="MOV" iform="MOV_inverted_wide_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="w24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="16" default="#0">bitwise inverted 16-bit immediate</operand>
    </instruction>

    <instruction asm="MOV" category="DataProc" extension="ARMv8" iclass="MOV" iform="MOV_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="MOV" category="DataProc" extension="ARMv8" iclass="MOV" iform="MOV_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" default="SP">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="MOVK" category="DataProc" extension="ARMv8" iclass="MOVK" iform="MOVK_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="imm16" type="imm" width="16" default="#1 ,LSL #16">0-65535
        </operand>
    </instruction>

    <instruction asm="MOVN" category="DataProc" extension="ARMv8" iclass="MOVN" iform="MOVN_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="16" default="#1 ,LSL #16">0,1,...,65535</operand>
    </instruction>

    <instruction asm="MOVZ" category="DataProc" extension="ARMv8" iclass="MOVZ" iform="MOVZ_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="imm" type="imm" width="16" default="#1 ,LSL #16">0,1,...,65535</operand>
    </instruction>

    <instruction asm="MRS" category="DataProc" extension="ARMv8" iclass="MRS" iform="MRS_systemreg" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="systemreg" type="reg" width="32" default="CNTFRQ_EL0">NZCV, SCTLR_EL1, ...</operand>
    </instruction>

    <instruction asm="MSUB" category="DataProc" extension="ARMv8" iclass="MSUB" iform="MSUB_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="4" name="Ra" type="reg" width="32,64" default="X27">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="MUL" category="DataProc" extension="ARMv8" iclass="MUL" iform="MUL_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X26">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="MVN" category="DataProc" extension="ARMv8" iclass="MVN" iform="MVN_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" is_enum="true" >
            W0, W1, ..., W31, X0, X1, ..., X31
            <option value="00">X25</option>
            <option value="00">X25,LSL #1</option>
            <option value="01">X25 ,LSR #1</option>
            <option value="10">X25,ASR #1</option>
            <option value="11">X25,ROR #1</option>
        </operand>
    </instruction>

    <instruction asm="NEG" category="DataProc" extension="ARMv8" iclass="NEG" iform="NEG_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" is_enum="true" >
            W0, W1, ..., W31, X0, X1, ..., X31
            <option value="00">X25</option>
            <option value="00">X25,LSL #1</option>
            <option value="01">X25 ,LSR #1</option>
            <option value="10">X25,ASR #1</option>
        </operand>
    </instruction>

    <instruction asm="NEGS" category="DataProc" extension="ARMv8" iclass="NEGS" iform="SUBS_shifted_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" is_enum="true" >
            W0, W1, ..., W31, X0, X1, ..., X31
            <option value="00">X25</option>
            <option value="00">X25,LSL #1</option>
            <option value="01">X25 ,LSR #1</option>
            <option value="10">X25,ASR #1</option>
        </operand>
    </instruction>

    <instruction asm="NGC" category="DataProc" extension="ARMv8" iclass="NGC" iform="SBC" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0, W1, ..., W31, X0, X1, ..., X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" default="X25">W0, W1, ..., W31, X0, X1, ..., X31</operand>

    </instruction>

    <instruction asm="NGCS" category="DataProc" extension="ARMv8" iclass="NGCS" iform="SBCS" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0, W1, ..., W31, X0, X1, ..., X31</operand>
        <operand idx="2" name="Rm" type="reg" width="32,64" default="X25">W0, W1, ..., W31, X0, X1, ..., X31</operand>
    </instruction>

    <instruction asm="NOP" category="SystemHint" extension="ARMv8" iclass="NOP" isa-set="A64">
    </instruction>

    <instruction asm="ORN" category="DataProc" extension="ARMv8" iclass="ORN_shifted_reg" iform="ORN_shifted_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="amount">
            <option value="00">LSL </option>
            <option value="01">LSR </option>
            <option value="10">ASR </option>
            <option value="11">ROR </option>
        </operand>
    </instruction>

    <instruction asm="ORR" category="DataProc" extension="ARMv8" iclass="ORR_immediate" iform="ORR_immediate" isa-set="A64">
        <operand idx="1" name="Rd|WSP" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="imm" type="imm" width="32" range="0-31" default="#0xFFFF">imms:immr</operand>
    </instruction>


    <instruction asm="ORR" category="DataProc" extension="ARMv8" iclass="ORR_shifted_register" iform="ORR_shifted_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="4" name="shift" type="enum" Optional="amount">
            <option value="00">LSL </option>
            <option value="01">LSR </option>
            <option value="10">ASR </option>
            <option value="11">ROR </option>
        </operand>
    </instruction>

    <instruction asm="PACDA" category="Security" extension="FEAT_PAuth" iclass="PACDA" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25">X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="PACDZA" category="Security" extension="FEAT_PAuth" iclass="PACDZA" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="PACDB" category="Security" extension="FEAT_PAuth" iclass="PACDB" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25">X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="PACDZB" category="Security" extension="FEAT_PAuth" iclass="PACDZB" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="PRFM" category="Memory" extension="FEAT_MTE2" iclass="PRFM" isa-set="A64">


        <operand idx="1" name="prfop" type="enum" Optional="amount" prefix = "true">
            <option>PLDL1KEEP</option>
            <option>PLIL1KEEP</option>
            <option>PSTL1KEEP</option>
            <option>PLDL1KEEP</option>
            <option>PLIL1STRM</option>
            <option>PSTL1STRM</option>

            <option>PLDL2KEEP</option>
            <option>PLIL2KEEP</option>
            <option>PSTL2KEEP</option>
            <option>PLDL2KEEP</option>
            <option>PLIL2STRM</option>
            <option>PSTL2STRM</option>

            <option>PLDL3KEEP</option>
            <option>PLIL3KEEP</option>
            <option>PSTL3KEEP</option>
            <option>PLDL3KEEP</option>
            <option>PLIL3STRM</option>
            <option>PSTL3STRM</option>
        </operand>

        <operand idx="2" name="Rt" type="reg" width="64" Optional="[]" is_enum="true">
            <option value="010">X25 ,#0</option>
            <option value="010">X25</option>
            X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="PSB CSYNC" category="System" extension="FEAT_SPE" iclass="PSB" isa-set="A64">
    </instruction>

    <instruction asm="PSB CSYNC" category="System" extension="FEAT_SPE" iclass="PSB" isa-set="A64">
    </instruction>

    <instruction asm="RBIT" category="Data Processing" extension="FEAT_Bitmanip" iclass="RBIT" isa-set="A64">
        <operand idx="1" name="Xd" type="register" width="64" default="X24">
            <description>64-bit destination register for RBIT operation.</description>
        </operand>
        <operand idx="2" name="Xn" type="register" width="64" default="X25">
            <description>64-bit source register for RBIT operation.</description>
        </operand>
    </instruction>

    <instruction asm="REV" category="DataProc" extension="ARMv8" iclass="REV" iform="REV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="wx5">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="REV16" category="DataProc" extension="ARMv8" iclass="REV" iform="REV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="x25">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="REV32" category="DataProc" extension="ARMv8" iclass="REV" iform="REV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="x25">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="REV64" category="DataProc" extension="ARMv8" iclass="REV" iform="REV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="x24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="x25">W0,W1,...,W31,X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="RMIF" category="DataProc" extension="ARMv8" iclass="RMIF" iform="RMIF" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="64">X0,X1,...,X31</operand>
        <operand idx="2" name="shift" type="imm" width="6" default="#8,0b1010">0 to 63</operand>

    </instruction>

    <instruction asm="ROR" category="DataProc" extension="ARMv8" iclass="ROR" iform="ROR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="x25">X0,X1,...,X31</operand>
        <operand idx="3" name="shift" type="imm" width="6" default="#0">0 to 63</operand>

    </instruction>

    <instruction asm="ROR" category="DataProc" extension="ARMv8" iclass="ROR" iform="ROR" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25"> X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="64" default="X26"> X0,X1,...,X31</operand>
    </instruction>

    <instruction asm="RORV" category="DataProc" extension="ARMv8" iclass="RORV" iform="RORV" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25"> X0,X1,...,X31</operand>
        <operand idx="3" name="Rm" type="reg" width="64" default="X26"> X0,X1,...,X31</operand>
    </instruction>


    <instruction asm="SB" category="Barrier" extension="ARMv8" iclass="SB" iform="SB" isa-set="A64">
    </instruction>

    <instruction asm="SBC" category="Arithmetic" extension="ARMv8" iclass="SBC" iform="SBC" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" default="X24">Rd</operand>
        <operand idx="2" name="Rn" type="reg" width="32" default="x24">Rn</operand>
        <operand idx="3" name="Rm" type="reg" width="32" default="x25">Rm</operand>
    </instruction>


    <instruction asm="SBCS" category="DataProc" extension="ARMv8" iclass="SBCS" iform="SBCS_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" default="X24">Rd</operand>
        <operand idx="2" name="Rn" type="reg" width="32" default="x24">Rn</operand>
        <operand idx="3" name="Rm" type="reg" width="32" default="x25">Rm</operand>
    </instruction>

    <instruction asm="SBFIZ" category="DataProc" extension="ARMv8" iclass="SBFIZ" iform="SBFIZ_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="lsb" type="imm" width="6" range="0-31" default="#16">#0,#1,...,#31</operand>
        <operand idx="4" name="width" type="imm" width="6" range="1-32" default="#16">#1,#2,...,#32</operand>
    </instruction>

    <instruction asm="SBFM" category="DataProc" extension="ARMv8" iclass="SBFM" iform="SBFM_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="immr" type="imm" width="6" range="0-31" default="#16">#0,#1,...,#31</operand>
        <operand idx="4" name="imms" type="imm" width="6" range="0-31" default="#16">#0,#1,...,#31</operand>
    </instruction>

    <instruction asm="SBFX" category="DataProc" extension="ARMv8" iclass="SBFM" iform="SBFM_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X25">W0,W1,...,W31,X0,X1,...,X31</operand>
        <operand idx="3" name="immr" type="imm" width="6" range="0-31" default="#16">#0,#1,...,#31</operand>
        <operand idx="4" name="imms" type="imm" width="6" range="0-31" default="#16">#0,#1,...,#31</operand>
    </instruction>

    <instruction asm="SDIV" category="DataProc" extension="ARMv8" iclass="SDIV" iform="SDIV_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32,64" default="X24">W0, W1, ..., W31, X0, X1, ..., X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32,64" default="X24">W0, W1, ..., W31, X0, X1, ..., X31</operand>
        <operand idx="3" name="Rm" type="reg" width="32,64" default="X25">W0, W1, ..., W31, X0, X1, ..., X31</operand>
    </instruction>


    <instruction asm="SETF8" category="DataProc" extension="ARMv8" iclass="SETF" iform="SETF8_reg" isa-set="A64">
        <operand idx="1" name="Rn" type="reg" width="32" default="w24">W0, W1, ..., W31</operand>\
    </instruction>



    <instruction asm="SMADDL" category="DataProc" extension="ARMv8" iclass="SMADDL" iform="SMADDL_reg" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Wn" type="reg" width="32" default="w24">W0, W1, ..., W31</operand>
        <operand idx="3" name="Wm" type="reg" width="32" default="w25">W0, W1, ..., W31</operand>
        <operand idx="4" name="Xa" type="reg" width="64" default="X26">X0, X1, ..., X31</operand>
    </instruction>


    <instruction asm="SMC" category="System" extension="ARMv8" iclass="SMC" iform="SMC_imm" isa-set="A64">
        <operand idx="1" name="imm" type="imm" width="16" range="0-65535"/>
    </instruction>

    <instruction asm="SMNEGL" category="DataProc" extension="ARMv8" iclass="SMNEGL" iform="SMNEGL_reg" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">X0,X1,...,X31</operand>
        <operand idx="2" name="Wn" type="reg" width="32" default="w24">W0,W1,...,W31</operand>
        <operand idx="3" name="Wm" type="reg" width="32" default="w25">W0,W1,...,W31</operand>
    </instruction>

    <instruction asm="SMSTART" category="System" extension="FEAT_SME" iclass="SMSTART" iform="SMSTART_immediate" isa-set="A64">
        <operand idx="1" name="option" type="enum" width="2" Optional="amount" prefix="true">
            <option value="00">SM</option>
            <option value="01">ZA</option>
            00, 01, 10, 11</operand>
    </instruction>


    <instruction asm="SMSUBL" category="DataProc" extension="ARMv8" iclass="SMSUBL" iform="SMSUBL_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Rn" type="reg" width="32" default="w24">W0, W1, ..., W31</operand>
        <operand idx="3" name="Rm" type="reg" width="32" default="w25">W0, W1, ..., W31</operand>
        <operand idx="4" name="Ra" type="reg" width="64" default="X26">X0, X1, ..., X31</operand>
    </instruction>


    <instruction asm="SMULH" category="DataProc" extension="ARMv8" iclass="SMULH" iform="SMULH" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" default="X24">
            X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xm" type="reg" width="64" default="X25">
            X0, X1, ..., X31
        </operand>
    </instruction>

    <instruction asm="SMULL" category="DataProc" extension="ARMv8" iclass="SMULL" iform="SMULL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" default="X24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="32" default="w25">
            W0, W1, ..., W31
        </operand>
    </instruction>


    <instruction asm="SSBB" category="MemoryBarrier" extension="ARMv8" iclass="SSBB" iform="SSBB" isa-set="A64">
    </instruction>

    <instruction asm="ST2G" category="Memory" extension="ARMv8" iclass="ST2G" iform="ST2G_post_index" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" default="X24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" is_enum="true">
            <option>[x25,#0]!</option>
            <option>[x25,#0]</option>
            <option>[x25],#0</option>
            X0, X1, ..., X31, SP
        </operand>

    </instruction>

    <instruction asm="ST64B" category="Memory" extension="ARMv8" iclass="ST64B" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" default="X18">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STADD" category="Atomic" extension="ARMv8" iclass="STADD" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" default="X24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STGP" category="Store" extension="ARMv8" iclass="STG" isa-set="A64">
        <operand idx="1" name="Xt|SP" type="reg" width="64" default="X24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>

    </instruction>


    <instruction asm="STLLR" category="Store" extension="ARMv8" iclass="STLLR" isa-set="A64">
        <operand idx="1" name="Xt|SP" type="reg" width="64" default="X24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Xn|SP" type="reg" width="64" default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STLXP" category="Store" extension="ARMv8" iclass="STLXP" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" default="w26">
            General-purpose register to store the status result of the store exclusive operation.
        </operand>
        <operand idx="2" name="Xt1" type="reg" width="64" default="X24">
            First 64-bit general-purpose register to be transferred.
        </operand>
        <operand idx="3" name="Xt2" type="reg" width="64" default="X25">
            Second 64-bit general-purpose register to be transferred.
        </operand>
        <operand idx="4" name="Wt1" type="reg" width="32" default="X25" Optional="[]">
            First 32-bit general-purpose register to be transferred (used for 32-bit version).
        </operand>
    </instruction>

    <instruction asm="STLXR" category="Memory" extension="ARMv8" iclass="STLXR" iform="STLXR_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="32-bit general-purpose register for the store exclusive status result" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rt" type="reg" width="32,64" description="The register to store the data, either 32-bit or 64-bit" default="x24">
            W0, W1, ..., W31 (for 32-bit), X0, X1, ..., X31 (for 64-bit)
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="The base register or stack pointer" default="x25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STLXRB" category="Memory" extension="ARMv8" iclass="STLXRB" iform="STLXRB_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="32-bit general-purpose register for the store exclusive status result" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rt" type="reg" width="32" description="32-bit register to store the data" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>

    </instruction>

    <instruction asm="STLLRB" category="Memory" extension="ARMv8" iclass="STLLRB" iform="STLLRB_reg" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="32-bit general-purpose register for data transfer" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="Base register or stack pointer" default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STNP" category="DataProc" extension="ARMv8" iclass="STNP" iform="STNP" isa-set="A64">
        <operand idx="1" name="Xt1" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Xt2" type="reg" width="64" default="X26">X0, X1, ..., X31</operand>
        <operand idx="3" name="Rn" type="reg" width="64" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>

            X0, X1, ..., X31, SP</operand>

    </instruction>



    <instruction asm="STP" category="DataProc" extension="ARMv8" iclass="STP" iform="STP" isa-set="A64">
        <operand idx="1" name="Xt1" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Xt2" type="reg" width="64" default="X26">X0, X1, ..., X31</operand>
        <operand idx="3" name="Rn" type="reg" width="64" default="X25" is_enum="true">
            <option>[x25],#0</option>
            <option>[x25,#0]</option>
            <option>[x25,#0]!</option>
            X0, X1, ..., X31, SP</operand>
    </instruction>

    <instruction asm="STR" category="DataProc" extension="ARMv8" iclass="STP" iform="STP" isa-set="A64">
        <operand idx="1" name="Xt1" type="reg" width="64" default="X24">X0, X1, ..., X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" default="X25" is_enum="true">
            <option>[x25],#0</option>
            <option>[x25,#0]</option>
            <option>[x25,#0]!</option>
            X0, X1, ..., X31, SP</operand>
    </instruction>

    <instruction asm="STRB" category="DataProc" extension="ARMv8" iclass="STRB" iform="STRB_immediate" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="Register to store value from" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="Base register or stack pointer" is_enum="true">
            <option>[x25],#0</option>
            <option>[x25,#0]</option>
            <option>[x25,#0]!</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STRH" category="DataProc" extension="ARMv8" iclass="STRH" iform="STRH_immediate" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="Register to store value from" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="64" description="Base register or stack pointer" is_enum="true">
            <option>[x25],#0</option>
            <option>[x25,#0]</option>
            <option>[x25,#0]!</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STSET" category="Atomic" extension="ARMv8" iclass="STSET" iform="LDSET" isa-set="A64" >
        <operand idx="1" name="Ws" type="reg" width="32" description="32-bit general-purpose register holding the data value to be operated on with the contents of the memory location. Encoded in the Rs field."
        default="X24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="64-bit general-purpose base register or stack pointer. Encoded in the Rn field." default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STTR" category="Store" extension="ARMv8" iclass="STTR" iform="STTR" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" description="32-bit general-purpose register to be transferred, encoded in the Rt field." default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="64-bit general-purpose base register or stack pointer, encoded in the Rn field." is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>

    </instruction>

    <instruction asm="STTRB" category="Store" extension="ARMv8" iclass="STTRB" iform="STTRB" isa-set="A64">
        <operand idx="1" name="Wt" type="reg" width="32" description="32-bit general-purpose register to be transferred, encoded in the Rt field." default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="64-bit general-purpose base register or stack pointer, encoded in the Rn field." is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STUMAX" category="Atomic" extension="ARMv8" iclass="STUMAX" iform="STUMAX" isa-set="A64">
        <operand idx="1" name="Xs" type="reg" width="64" description="64-bit general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the Rs field." default="w24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn|SP" type="reg" width="64" description="64-bit general-purpose base register or stack pointer, encoded in the Rn field." default="X25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STUR" category="DataProc" extension="ARMv8" iclass="STUR" iform="STUR_mem" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32,64" default="x24">W0, W1, ..., W31, X0, X1, ..., X31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>

    </instruction>


    <instruction asm="STURB" category="DataProc" extension="ARMv8" iclass="STURB" iform="STURB_mem" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" default="w24">W0, W1, ..., W31</operand>
        <operand idx="2" name="Rn" type="reg" width="64"  is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STURH" category="DataProc" extension="ARMv8" iclass="STURH" iform="STURH_mem" isa-set="A64">
        <operand idx="1" name="Rt" type="reg" width="32" default="w24">W0, W1, ..., W31</operand>
        <operand idx="2" name="Rn" type="reg" width="64" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STXP" category="DataProc" extension="ARMv8" iclass="STXP" iform="STXP_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Status register for store exclusive result (0 or 1)" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xt1" type="reg" width="64" description="First register to be transferred (for 64-bit stores)" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xt1" type="reg" width="64" description="First register to be transferred (for 64-bit stores)" default="x25">
            X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Xt2" type="reg" width="64" description="Second register to be transferred (for 64-bit stores)" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>


    </instruction>


    <instruction asm="STXR" category="DataProc" extension="ARMv8" iclass="STXR" iform="STXR_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Status register for store exclusive result (0 or 1)" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xt" type="reg" width="64" description="64-bit register to be transferred (for 64-bit stores)" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="Base register or stack pointer (for address calculation)"  is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>



    <instruction asm="STXRB" category="DataProc" extension="ARMv8" iclass="STXRB" iform="STXRB_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Status register for store exclusive result (0 or 1)" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="32" description="32-bit register to be transferred (for store operations)" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="Base register or stack pointer (for address calculation)" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="STXRH" category="DataProc" extension="ARMv8" iclass="STXRH" iform="STXRH_reg" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="32" description="Status register for store exclusive result (0 or 1)" default="w26">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="32" description="32-bit register to be transferred (for store operations)" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="Base register or stack pointer (for address calculation)" is_enum="true">
            <option>[x25,#0]</option>
            <option>[x25]</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="STZ2G" category="DataProc" extension="ARMv8" iclass="STZ2G" iform="STZ2G_reg" isa-set="A64">
        <operand idx="1" name="Xt" type="reg" width="64" description="The 64-bit general-purpose register containing the value to be transferred, which can also be the Stack Pointer (SP)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="The base register or Stack Pointer (SP) used to calculate the address" is_enum="true">
            <option>[x25],#0</option>
            <option>[x25,#0]</option>
            <option>[x25,#0]!</option>
            X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="SUB" category="DataProc" extension="ARMv8" iclass="SUB_extended" iform="SUB_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" description="The 32-bit destination register, which holds the result of the subtraction operation (or the Stack Pointer (WSP) in case of a 32-bit operation)" default="x24">
            W0, W1, ..., W31, WSP
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32" description="The 32-bit source register or Stack Pointer (WSP) that will be subtracted from" default="X2">
            W0, W1, ..., W31, WSP
        </operand>
        <operand idx="3" name="Rm" type="reg" width="32" description="The 32-bit second source register that will be extended and subtracted from the value in Rn" default="x25">
            W0, W1, ..., W31
        </operand>
        <operand idx="4" name="extend" type="enum" Optional="true">
            <option value="000">UXTB</option>
            <option value="001">UXTH</option>
            <option value="010">UXTW</option>
            <option value="011">UXTX</option>
            <option value="100">SXTB</option>
            <option value="101">SXTH</option>
            <option value="110">SXTW</option>
            <option value="111">SXTX</option>
        </operand>

    </instruction>

    <instruction asm="SUBG" category="DataProc" extension="ARMv8" iclass="SUBG" iform="SUBG_tag" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="The 64-bit destination general-purpose register or Stack Pointer (SP) to hold the result" default="x24">
            X0, X1, ..., X30, SP
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="The 64-bit source general-purpose register or Stack Pointer (SP) used in the subtraction operation" is_enum="true">
            <option>x25,#0,#0</option>
            X0, X1, ..., X30, SP
        </operand>

    </instruction>


    <instruction asm="SUBS" category="DataProc" extension="ARMv8" iclass="SUBS_extended_reg" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" description="Destination register for the result (32-bit for sf == 0, 64-bit for sf == 1)" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32" description="First source register or stack pointer (32-bit for sf == 0, 64-bit for sf == 1)" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31, SP
        </operand>
        <operand idx="3" name="Rm" type="reg" width="32" description="Second source register (32-bit for sf == 0, 64-bit for sf == 1)" default="x25">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>

    </instruction>


    <instruction asm="SUBS" category="DataProc" extension="ARMv8" iclass="SUBS_immediate" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" description="Destination register for the result (32-bit for sf == 0, 64-bit for sf == 1)" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32" description="Source register or stack pointer (32-bit for sf == 0, 64-bit for sf == 1)" is_enum="true">
            <option>x25,#0,LSL #0</option>
            W0, W1, ..., W31, X0, X1, ..., X31, SP
        </operand>
    </instruction>

    <instruction asm="SUBS" category="DataProc" extension="ARMv8" iclass="SUBS_shifted_register" isa-set="A64">
        <operand idx="1" name="Rd" type="reg" width="32" description="Destination register for the result (32-bit for sf == 0, 64-bit for sf == 1)" default="X24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Rn" type="reg" width="32" description="First source register (32-bit for sf == 0, 64-bit for sf == 1)" default="x24">
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>
        <operand idx="3" name="Rm" type="reg" width="32" description="Second source register (32-bit for sf == 0, 64-bit for sf == 1)" is_enum="true">
            <option>x25,LSL #0</option>
            <option>x25,LSR #0</option>
            <option>x25,ASR #0</option>
            W0, W1, ..., W31, X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="SWP" category="LoadStore" extension="ARMv8" iclass="SWP" isa-set="A64">
        <operand idx="1" name="Ws" type="reg" width="64" description="General-purpose register to be stored " default="x24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Wt" type="reg" width="64" description="General-purpose register to be loaded " default="x25">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Rn" type="reg" width="64" description="Base register or stack pointer" default="x25" Optional="[]">
            X0, X1, ..., X31, SP
        </operand>

    </instruction>

    <instruction asm="SXTB" category="DataProcessing" extension="ARMv8" iclass="SBFM" isa-set="A64">

        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" default="w25">
            X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="SXTH" category="DataProcessing" extension="ARMv8" iclass="SBFM" isa-set="A64">

        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" default="w25">
            X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="SXTW" category="DataProcessing" extension="ARMv8" iclass="SBFM" isa-set="A64">

        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" default="w25">
            X0, X1, ..., X31
        </operand>

    </instruction>


    <instruction asm="TST" category="DataProc" extension="ARMv8" iclass="TST_immediate" iform="TST_immediate" isa-set="A64">
        <operand idx="1" name="Wn" type="reg" width="32" description="32-bit general-purpose source register" default="x24">
            W0, W1, ..., W31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" default="#0xFF">
            X0, X1, ..., X31
        </operand>

    </instruction>

    <instruction asm="TST" category="DataProc" extension="ARMv8" iclass="TST_shifted_register" iform="TST_shifted_register" isa-set="A64">
        <operand idx="1" name="Xm" type="reg" width="64" description="64-bit general-purpose source register (shifted)" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" is_enum="true">
            <option>x25,LSL #0</option>
            <option>x25,LSR #0</option>
            <option>x25,ASR #0</option>
            <option>x25,ROR #0</option>
            X0, X1, ..., X31
        </operand>

    </instruction>


    <instruction asm="UBFIZ" category="DataProc" extension="ARMv8" iclass="UBFIZ" iform="UBFIZ" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" is_enum="true">
            <option>x25,#8, #16  </option>
            X0, X1, ..., X31
        </operand>
    </instruction>

    <instruction asm="UBFM" category="DataProc" extension="ARMv8" iclass="UBFIZ" iform="UBFIZ" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" is_enum="true">
            <option>x25,#8, #24  </option>
            X0, X1, ..., X31
        </operand>
    </instruction>

    <instruction asm="UBFX" category="DataProc" extension="ARMv8" iclass="UBFIZ" iform="UBFIZ" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="64-bit general-purpose destination register" default="x24">
            X0, X1, ..., X31
        </operand>
        <operand idx="2" name="Xn" type="reg" width="64" description="64-bit general-purpose source register" is_enum="true">
            <option>x25,#8, #24  </option>
            X0, X1, ..., X31
        </operand>
    </instruction>


    <instruction asm="UMADDL" category="DataProc" extension="ARMv8" iclass="UMADDL" iform="UMADDL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="Destination register (64-bit)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="First source register holding the multiplicand" default="w23">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="32" description="Second source register holding the multiplier" default="w24">
            W0, W1, ..., W31
        </operand>
        <operand idx="4" name="Xa" type="reg" width="64" description="Third source register holding the addend" default="x25">
            X0, X1, ..., X31, SP
        </operand>
    </instruction>


    <instruction asm="UMNEGL" category="DataProc" extension="ARMv8" iclass="UMADDL" iform="UMADDL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="Destination register (64-bit)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="First source register holding the multiplicand" default="w23">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="32" description="Second source register holding the multiplier" default="w24">
            W0, W1, ..., W31
        </operand>

    </instruction>


    <instruction asm="UMNEGL" category="DataProc" extension="ARMv8" iclass="UMADDL" iform="UMADDL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="Destination register (64-bit)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="First source register holding the multiplicand" default="w23">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="32" description="Second source register holding the multiplier" default="w24">
            W0, W1, ..., W31
        </operand>

    </instruction>



    <instruction asm="UMULH" category="DataProc" extension="ARMv8" iclass="UMADDL" iform="UMADDL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="Destination register (64-bit)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="64" description="First source register holding the multiplicand" default="x23">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="64" description="Second source register holding the multiplier" default="x24">
            W0, W1, ..., W31
        </operand>

    </instruction>

    <instruction asm="UMULL" category="DataProc" extension="ARMv8" iclass="UMADDL" iform="UMADDL" isa-set="A64">
        <operand idx="1" name="Xd" type="reg" width="64" description="Destination register (64-bit)" default="x24">
            X0, X1, ..., X31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="First source register holding the multiplicand" default="w23">
            W0, W1, ..., W31
        </operand>
        <operand idx="3" name="Wm" type="reg" width="32" description="Second source register holding the multiplier" default="w24">
            W0, W1, ..., W31
        </operand>

    </instruction>

    <instruction asm="UXTB" category="DataProc" extension="ARMv8" iclass="UXTB" iform="UXTB" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32" description="Destination register (32-bit)" default="w24">
            W0, W1, ..., W31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="Source register (32-bit)" default="w25">
            W0, W1, ..., W31
        </operand>
    </instruction>

    <instruction asm="UXTH" category="DataProc" extension="ARMv8" iclass="UXTB" iform="UXTB" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32" description="Destination register (32-bit)" default="w24">
            W0, W1, ..., W31, SP
        </operand>
        <operand idx="2" name="Wn" type="reg" width="32" description="Source register (32-bit)" default="w25">
            W0, W1, ..., W31
        </operand>
    </instruction>

    <instruction asm="XAFLAG" category="System" extension="FEAT_FlagM2" iclass="XAFLAG" iform="XAFLAG" isa-set="A64">
    </instruction>


    <instruction asm="XPACD" category="Integer" extension="FEAT_PAuth" iclass="XPACD" iform="XPACD" isa-set="A64">
        <operand idx="1" name="Wd" type="reg" width="32" description="Destination register (32-bit)" default="x24">
            W0, W1, ..., W31, SP
        </operand>
    </instruction>




</root>
