Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri May 20 19:31:11 2022
| Host         : LAPTOP-T2FRDGEF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file regfile_display_control_sets_placed.rpt
| Design       : regfile_display
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   156 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           36 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1207 |          557 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                2 |              4 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                2 |              4 |
|  clk_IBUF_BUFG         | waddr0                                                | raddr1[3]_i_1_n_0                                     |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                5 |              5 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  clk_IBUF_BUFG         | raddr10                                               | raddr1[3]_i_1_n_0                                     |                2 |              6 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  clk_IBUF_BUFG         | raddr20                                               | raddr1[3]_i_1_n_0                                     |                3 |              6 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][7]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][15]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][31]_i_1_n_0                           |                4 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][39]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][47]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][15]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][23]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][31]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][39]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][47]_i_1_n_0                           |                8 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][31]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |
|  clk_IBUF_BUFG         | wen0                                                  | raddr1[3]_i_1_n_0                                     |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][55]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][63]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][23]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][39]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][63]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][15]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][47]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][55]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_2_n_0                          | rf_module/rf[14][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][23]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][47]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_2_n_0                           | rf_module/rf[9][7]_i_1_n_0                            |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][15]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][39]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][55]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[15][63]_i_2_n_0                          | rf_module/rf[15][63]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][15]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][23]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][31]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][39]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][47]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][63]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_2_n_0                           | rf_module/rf[2][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][39]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][7]_i_1_n_0                            |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][15]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][23]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][47]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_2_n_0                           | rf_module/rf[3][63]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][15]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][23]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][31]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][39]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][47]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][63]_i_1_n_0                           |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_2_n_0                           | rf_module/rf[6][7]_i_1_n_0                            |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][15]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][23]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][31]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][39]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][47]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][55]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][63]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_2_n_0                           | rf_module/rf[7][7]_i_1_n_0                            |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][15]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][23]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][63]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][39]_i_1_n_0                           |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][47]_i_1_n_0                           |                8 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][55]_i_1_n_0                           |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][63]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_2_n_0                           | rf_module/rf[8][7]_i_1_n_0                            |                8 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][39]_i_1_n_0                           |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][15]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][23]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][47]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][55]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][63]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_2_n_0                           | rf_module/rf[0][7]_i_1_n_0                            |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][15]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][23]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][39]_i_1_n_0                          |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][47]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][55]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][63]_i_1_n_0                          |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_2_n_0                          | rf_module/rf[10][7]_i_1_n_0                           |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][15]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][23]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][39]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][47]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][55]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][63]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_2_n_0                          | rf_module/rf[11][7]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][15]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][23]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][39]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][47]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][55]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][63]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_2_n_0                          | rf_module/rf[12][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][15]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][23]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][39]_i_1_n_0                          |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][47]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][55]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][63]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_2_n_0                          | rf_module/rf[13][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][15]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][23]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][39]_i_1_n_0                           |                1 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][7]_i_1_n_0                            |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][47]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_2_n_0                           | rf_module/rf[1][63]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][15]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][23]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][31]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][47]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][7]_i_1_n_0                            |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][39]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_2_n_0                           | rf_module/rf[4][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][23]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][55]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][63]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_2_n_0                           | rf_module/rf[5][7]_i_1_n_0                            |                3 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                4 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                4 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                3 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                4 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                6 |             11 |
|  clk_IBUF_BUFG         |                                                       | display_name[38]_i_1_n_0                              |                8 |             14 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |               10 |             18 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               13 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                7 |             28 |
|  clk_IBUF_BUFG         | wdata[31]_i_1_n_0                                     | raddr1[3]_i_1_n_0                                     |               14 |             32 |
|  clk_IBUF_BUFG         | wdata_reg06_out                                       | raddr1[3]_i_1_n_0                                     |               11 |             32 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               69 |            117 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 5      |                     4 |
| 6      |                     4 |
| 8      |                   131 |
| 9      |                     2 |
| 10     |                     2 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


