// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ipv4_top_ipv4_drop_optional_ip_header_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_process2dropFifo_dout,
        rx_process2dropFifo_empty_n,
        rx_process2dropFifo_read,
        rx_process2dropLengthFifo_dout,
        rx_process2dropLengthFifo_empty_n,
        rx_process2dropLengthFifo_read,
        m_axis_rx_data_internal_din,
        m_axis_rx_data_internal_full_n,
        m_axis_rx_data_internal_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rx_process2dropFifo_dout;
input   rx_process2dropFifo_empty_n;
output   rx_process2dropFifo_read;
input  [3:0] rx_process2dropLengthFifo_dout;
input   rx_process2dropLengthFifo_empty_n;
output   rx_process2dropLengthFifo_read;
output  [1023:0] m_axis_rx_data_internal_din;
input   m_axis_rx_data_internal_full_n;
output   m_axis_rx_data_internal_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_process2dropFifo_read;
reg rx_process2dropLengthFifo_read;
reg[1023:0] m_axis_rx_data_internal_din;
reg m_axis_rx_data_internal_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] doh_state_load_load_fu_225_p1;
wire   [0:0] grp_nbreadreq_fu_120_p3;
reg    ap_predicate_op11_read_state1;
reg    ap_predicate_op26_read_state1;
reg    ap_predicate_op41_read_state1;
reg    ap_predicate_op48_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_134_p3;
reg    ap_predicate_op63_read_state1;
wire   [0:0] icmp_ln870_fu_331_p2;
reg    ap_predicate_op67_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] doh_state_load_reg_469;
reg   [0:0] tmp_4_i_reg_473;
reg    ap_predicate_op103_write_state2;
reg   [0:0] tmp_3_i_reg_500;
reg    ap_predicate_op111_write_state2;
reg   [0:0] tmp_2_i_reg_527;
reg    ap_predicate_op114_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] doh_state;
reg   [511:0] prevWord_data_V_1;
reg   [63:0] prevWord_keep_V_1;
reg   [3:0] length_V;
reg    rx_process2dropLengthFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_process2dropFifo_blk_n;
reg    m_axis_rx_data_internal_blk_n;
reg   [63:0] reg_215;
wire   [511:0] currWord_data_V_5_fu_229_p1;
reg   [511:0] currWord_data_V_5_reg_477;
wire   [159:0] trunc_ln674_1_fu_233_p1;
reg   [159:0] trunc_ln674_1_reg_485;
reg   [19:0] p_Result_32_i_reg_490;
wire   [0:0] tmp_5_fu_247_p3;
reg   [0:0] tmp_5_reg_495;
wire   [511:0] currWord_data_V_fu_261_p1;
reg   [511:0] currWord_data_V_reg_504;
wire   [31:0] trunc_ln674_fu_265_p1;
reg   [31:0] trunc_ln674_reg_512;
reg   [3:0] p_Result_27_i_reg_517;
wire   [0:0] tmp_fu_279_p3;
reg   [0:0] tmp_reg_522;
reg   [1023:0] rx_process2dropFifo_read_1_reg_531;
reg   [0:0] tmp_i_51_reg_539;
wire   [511:0] trunc_ln145_fu_293_p1;
reg   [511:0] trunc_ln145_reg_543;
reg   [0:0] tmp_i_reg_551;
reg   [0:0] tmp_5_i_reg_555;
reg   [0:0] icmp_ln870_reg_559;
wire   [511:0] trunc_ln145_5_fu_337_p1;
reg   [511:0] trunc_ln145_5_reg_563;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] grp_fu_171_p3;
wire   [3:0] length_V_load_load_fu_297_p1;
wire   [2:0] select_ln239_fu_341_p3;
wire   [3:0] add_ln692_fu_301_p2;
wire   [1023:0] zext_ln174_2_fu_379_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] zext_ln174_fu_396_p1;
wire   [1023:0] p_1_fu_410_p7;
wire   [1023:0] p_s_fu_439_p7;
wire   [43:0] grp_fu_188_p4;
wire   [351:0] grp_fu_179_p4;
wire   [576:0] or_ln174_2_fu_367_p5;
wire   [59:0] grp_fu_206_p4;
wire   [479:0] grp_fu_197_p4;
wire   [576:0] or_ln_fu_384_p5;
wire   [0:0] xor_ln174_1_fu_401_p2;
wire   [11:0] zext_ln174_4_fu_406_p1;
wire   [0:0] xor_ln174_fu_430_p2;
wire   [27:0] zext_ln174_3_fu_435_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_508;
reg    ap_condition_316;
reg    ap_condition_287;
reg    ap_condition_274;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 doh_state = 3'd0;
#0 prevWord_data_V_1 = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
#0 length_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_fu_331_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= select_ln239_fu_341_p3;
    end else if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_297_p1 == 4'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd3;
    end else if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_297_p1 == 4'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd2;
    end else if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (grp_fu_171_p3 == 1'd1) & (ap_start == 1'b1) & (tmp_fu_279_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd4;
    end else if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (grp_fu_171_p3 == 1'd1) & (ap_start == 1'b1) & (tmp_5_fu_247_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd6;
    end else if ((((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd2) & (grp_fu_171_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (tmp_fu_279_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (ap_start == 1'b1) & (tmp_5_fu_247_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((doh_state_load_load_fu_225_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((doh_state_load_load_fu_225_p1 == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        doh_state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_508)) begin
        if (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (doh_state == 3'd0))) begin
            length_V <= rx_process2dropLengthFifo_dout;
        end else if ((doh_state == 3'd1)) begin
            length_V <= add_ln692_fu_301_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((1'b1 == ap_condition_287)) begin
            prevWord_data_V_1 <= trunc_ln145_5_reg_563;
        end else if (((tmp_i_51_reg_539 == 1'd1) & (doh_state_load_reg_469 == 3'd1))) begin
            prevWord_data_V_1 <= trunc_ln145_reg_543;
        end else if (((tmp_3_i_reg_500 == 1'd1) & (doh_state_load_reg_469 == 3'd3))) begin
            prevWord_data_V_1 <= currWord_data_V_reg_504;
        end else if (((tmp_4_i_reg_473 == 1'd1) & (doh_state_load_reg_469 == 3'd5))) begin
            prevWord_data_V_1 <= currWord_data_V_5_reg_477;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_5_reg_477 <= currWord_data_V_5_fu_229_p1;
        p_Result_32_i_reg_490 <= {{rx_process2dropFifo_dout[531:512]}};
        tmp_5_reg_495 <= rx_process2dropFifo_dout[32'd532];
        trunc_ln674_1_reg_485 <= trunc_ln674_1_fu_233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_504 <= currWord_data_V_fu_261_p1;
        p_Result_27_i_reg_517 <= {{rx_process2dropFifo_dout[515:512]}};
        tmp_reg_522 <= rx_process2dropFifo_dout[32'd516];
        trunc_ln674_reg_512 <= trunc_ln674_fu_265_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state_load_reg_469 <= doh_state;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln870_reg_559 <= icmp_ln870_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln870_reg_559 == 1'd1) & (tmp_5_i_reg_555 == 1'd1) & (tmp_i_reg_551 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_469 == 3'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_i_51_reg_539 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_469 == 3'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_i_reg_500 == 1'd1) & (doh_state_load_reg_469 == 3'd3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_i_reg_473 == 1'd1) & (doh_state_load_reg_469 == 3'd5)))) begin
        prevWord_keep_V_1 <= reg_215;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln870_fu_331_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_215 <= {{rx_process2dropFifo_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op41_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropFifo_read_1_reg_531 <= rx_process2dropFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_i_reg_527 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_i_reg_500 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_i_reg_473 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_i_reg_555 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_51_reg_539 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_551 <= tmp_i_nbreadreq_fu_134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_fu_331_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_5_reg_563 <= trunc_ln145_5_fu_337_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_reg_543 <= trunc_ln145_fu_293_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op111_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_469 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_469 == 3'd6)))) begin
        m_axis_rx_data_internal_blk_n = m_axis_rx_data_internal_full_n;
    end else begin
        m_axis_rx_data_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_316)) begin
        if ((ap_predicate_op114_write_state2 == 1'b1)) begin
            m_axis_rx_data_internal_din = rx_process2dropFifo_read_1_reg_531;
        end else if ((ap_predicate_op111_write_state2 == 1'b1)) begin
            m_axis_rx_data_internal_din = p_s_fu_439_p7;
        end else if ((ap_predicate_op103_write_state2 == 1'b1)) begin
            m_axis_rx_data_internal_din = p_1_fu_410_p7;
        end else if ((doh_state_load_reg_469 == 3'd4)) begin
            m_axis_rx_data_internal_din = zext_ln174_fu_396_p1;
        end else if ((doh_state_load_reg_469 == 3'd6)) begin
            m_axis_rx_data_internal_din = zext_ln174_2_fu_379_p1;
        end else begin
            m_axis_rx_data_internal_din = 'bx;
        end
    end else begin
        m_axis_rx_data_internal_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op114_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op111_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_469 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_469 == 3'd6)))) begin
        m_axis_rx_data_internal_write = 1'b1;
    end else begin
        m_axis_rx_data_internal_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op11_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        rx_process2dropFifo_blk_n = rx_process2dropFifo_empty_n;
    end else begin
        rx_process2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op48_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op41_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op11_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rx_process2dropFifo_read = 1'b1;
    end else begin
        rx_process2dropFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rx_process2dropLengthFifo_blk_n = rx_process2dropLengthFifo_empty_n;
    end else begin
        rx_process2dropLengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengthFifo_read = 1'b1;
    end else begin
        rx_process2dropLengthFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln692_fu_301_p2 = ($signed(length_V) + $signed(4'd14));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op67_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op11_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op111_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd4)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd6)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op67_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op11_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op111_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd4)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd6)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op67_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op11_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op111_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd4)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd6)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op67_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op11_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op111_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd4)) | ((m_axis_rx_data_internal_full_n == 1'b0) & (doh_state_load_reg_469 == 3'd6)));
end

always @ (*) begin
    ap_condition_274 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_287 = ((icmp_ln870_reg_559 == 1'd1) & (tmp_5_i_reg_555 == 1'd1) & (tmp_i_reg_551 == 1'd1) & (doh_state_load_reg_469 == 3'd0));
end

always @ (*) begin
    ap_condition_316 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_508 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op103_write_state2 = ((tmp_4_i_reg_473 == 1'd1) & (doh_state_load_reg_469 == 3'd5));
end

always @ (*) begin
    ap_predicate_op111_write_state2 = ((tmp_3_i_reg_500 == 1'd1) & (doh_state_load_reg_469 == 3'd3));
end

always @ (*) begin
    ap_predicate_op114_write_state2 = ((tmp_2_i_reg_527 == 1'd1) & (doh_state_load_reg_469 == 3'd2));
end

always @ (*) begin
    ap_predicate_op11_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5));
end

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op41_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd2));
end

always @ (*) begin
    ap_predicate_op48_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op63_read_state1 = ((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op67_read_state1 = ((icmp_ln870_fu_331_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0));
end

assign currWord_data_V_5_fu_229_p1 = rx_process2dropFifo_dout[511:0];

assign currWord_data_V_fu_261_p1 = rx_process2dropFifo_dout[511:0];

assign doh_state_load_load_fu_225_p1 = doh_state;

assign grp_fu_171_p3 = rx_process2dropFifo_dout[32'd576];

assign grp_fu_179_p4 = {{prevWord_data_V_1[511:160]}};

assign grp_fu_188_p4 = {{prevWord_keep_V_1[63:20]}};

assign grp_fu_197_p4 = {{prevWord_data_V_1[511:32]}};

assign grp_fu_206_p4 = {{prevWord_keep_V_1[63:4]}};

assign grp_nbreadreq_fu_120_p3 = rx_process2dropFifo_empty_n;

assign icmp_ln870_fu_331_p2 = ((rx_process2dropLengthFifo_dout == 4'd5) ? 1'b1 : 1'b0);

assign length_V_load_load_fu_297_p1 = length_V;

assign or_ln174_2_fu_367_p5 = {{{{{{21'd1048576}, {grp_fu_188_p4}}}, {160'd0}}}, {grp_fu_179_p4}};

assign or_ln_fu_384_p5 = {{{{{{5'd16}, {grp_fu_206_p4}}}, {32'd0}}}, {grp_fu_197_p4}};

assign p_1_fu_410_p7 = {{{{{{{{{{436'd0}, {zext_ln174_4_fu_406_p1}}}, {p_Result_32_i_reg_490}}}, {grp_fu_188_p4}}}, {trunc_ln674_1_reg_485}}}, {grp_fu_179_p4}};

assign p_s_fu_439_p7 = {{{{{{{{{{420'd0}, {zext_ln174_3_fu_435_p1}}}, {p_Result_27_i_reg_517}}}, {grp_fu_206_p4}}}, {trunc_ln674_reg_512}}}, {grp_fu_197_p4}};

assign select_ln239_fu_341_p3 = ((grp_fu_171_p3[0:0] == 1'b1) ? 3'd6 : 3'd5);

assign tmp_5_fu_247_p3 = rx_process2dropFifo_dout[32'd532];

assign tmp_fu_279_p3 = rx_process2dropFifo_dout[32'd516];

assign tmp_i_nbreadreq_fu_134_p3 = rx_process2dropLengthFifo_empty_n;

assign trunc_ln145_5_fu_337_p1 = rx_process2dropFifo_dout[511:0];

assign trunc_ln145_fu_293_p1 = rx_process2dropFifo_dout[511:0];

assign trunc_ln674_1_fu_233_p1 = rx_process2dropFifo_dout[159:0];

assign trunc_ln674_fu_265_p1 = rx_process2dropFifo_dout[31:0];

assign xor_ln174_1_fu_401_p2 = (tmp_5_reg_495 ^ 1'd1);

assign xor_ln174_fu_430_p2 = (tmp_reg_522 ^ 1'd1);

assign zext_ln174_2_fu_379_p1 = or_ln174_2_fu_367_p5;

assign zext_ln174_3_fu_435_p1 = xor_ln174_fu_430_p2;

assign zext_ln174_4_fu_406_p1 = xor_ln174_1_fu_401_p2;

assign zext_ln174_fu_396_p1 = or_ln_fu_384_p5;

endmodule //ipv4_top_ipv4_drop_optional_ip_header_512_s
