// Seed: 479299822
module module_0 ();
  wire id_1 = id_1 - id_1;
  wand id_2;
  assign id_2 = 1 ? id_1 : id_2;
  assign id_1 = id_1;
  wire id_3;
  always disable id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  specify
    if (id_1 == id_0) (posedge id_4 => (id_5 +: id_4)) = (id_1  : 1  : id_4, 1);
    (id_6 => id_7) = 1;
  endspecify module_0();
endmodule
