

================================================================
== Synthesis Summary Report of 'cpyData_copro'
================================================================
+ General Information: 
    * Date:           Wed Aug 30 20:50:42 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        cpy_Data
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |     Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |         |           |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ cpyData_copro  |     -|  0.00|       11|  66.000|         -|        1|     -|       yes|  4 (1%)|  1 (~0%)|  2266 (2%)|  1762 (3%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_memWR | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_Axi_lite | 32         | 7             | 16     | 0        |
| s_axi_control  | 32         | 5             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| Interface      | Register        | Offset | Width | Access | Description                  | Bit Fields          |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| s_axi_Axi_lite | width_img       | 0x10   | 32    | W      | Data signal of width_img     |                     |
| s_axi_Axi_lite | rows_count      | 0x18   | 32    | R      | Data signal of rows_count    |                     |
| s_axi_Axi_lite | rows_count_ctrl | 0x1c   | 32    | R      | Control signal of rows_count | 0=rows_count_ap_vld |
| s_axi_Axi_lite | cols_count      | 0x28   | 32    | R      | Data signal of cols_count    |                     |
| s_axi_Axi_lite | cols_count_ctrl | 0x2c   | 32    | R      | Control signal of cols_count | 0=cols_count_ap_vld |
| s_axi_Axi_lite | maxcol_cnt      | 0x38   | 32    | R      | Data signal of maxcol_cnt    |                     |
| s_axi_Axi_lite | maxcol_cnt_ctrl | 0x3c   | 32    | R      | Control signal of maxcol_cnt | 0=maxcol_cnt_ap_vld |
| s_axi_Axi_lite | statistics      | 0x48   | 32    | R      | Data signal of statistics    |                     |
| s_axi_Axi_lite | statistics_ctrl | 0x4c   | 32    | R      | Control signal of statistics | 0=statistics_ap_vld |
| s_axi_control  | memW_1          | 0x10   | 32    | W      | Data signal of memW          |                     |
| s_axi_control  | memW_2          | 0x14   | 32    | W      | Data signal of memW          |                     |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| strm_in   | in        | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------+
| Argument   | Direction | Datatype                                    |
+------------+-----------+---------------------------------------------+
| strm_in    | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| memW       | out       | ap_uint<32>*                                |
| width_img  | in        | unsigned int                                |
| rows_count | out       | unsigned int&                               |
| cols_count | out       | unsigned int&                               |
| maxcol_cnt | out       | unsigned int&                               |
| statistics | out       | unsigned int&                               |
+------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+------------+----------------+-----------+----------+-------------------------------------------+
| Argument   | HW Interface   | HW Type   | HW Usage | HW Info                                   |
+------------+----------------+-----------+----------+-------------------------------------------+
| strm_in    | strm_in        | interface |          |                                           |
| memW       | m_axi_memWR    | interface |          |                                           |
| memW       | s_axi_control  | register  | offset   | name=memW_1 offset=0x10 range=32          |
| memW       | s_axi_control  | register  | offset   | name=memW_2 offset=0x14 range=32          |
| width_img  | s_axi_Axi_lite | register  |          | name=width_img offset=0x10 range=32       |
| rows_count | s_axi_Axi_lite | register  |          | name=rows_count offset=0x18 range=32      |
| rows_count | s_axi_Axi_lite | register  |          | name=rows_count_ctrl offset=0x1c range=32 |
| cols_count | s_axi_Axi_lite | register  |          | name=cols_count offset=0x28 range=32      |
| cols_count | s_axi_Axi_lite | register  |          | name=cols_count_ctrl offset=0x2c range=32 |
| maxcol_cnt | s_axi_Axi_lite | register  |          | name=maxcol_cnt offset=0x38 range=32      |
| maxcol_cnt | s_axi_Axi_lite | register  |          | name=maxcol_cnt_ctrl offset=0x3c range=32 |
| statistics | s_axi_Axi_lite | register  |          | name=statistics offset=0x48 range=32      |
| statistics | s_axi_Axi_lite | register  |          | name=statistics_ctrl offset=0x4c range=32 |
+------------+----------------+-----------+----------+-------------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| + cpyData_copro                       | 1   |        |          |     |        |         |
|   add_ln71_fu_387_p2                  | -   |        | add_ln71 | add | fabric | 0       |
|   add_ln67_fu_411_p2                  | -   |        | add_ln67 | add | fabric | 0       |
|   add_ln79_fu_489_p2                  | -   |        | add_ln79 | add | fabric | 0       |
|   mac_muladd_12ns_11ns_11ns_23_4_1_U1 | 1   |        | mul_ln86 | mul | dsp48  | 3       |
|   mac_muladd_12ns_11ns_11ns_23_4_1_U1 | 1   |        | add_ln86 | add | dsp48  | 3       |
|   add_ln91_fu_458_p2                  | -   |        | add_ln91 | add | fabric | 0       |
+---------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| Type      | Options                                               | Location                                                     |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| interface | axis register both port=strm_in                       | ../hls_src/cpyData_copro.cpp:32 in cpydata_copro, strm_in    |
| interface | m_axi depth=65536 port=memW offset=slave bundle=memWR | ../hls_src/cpyData_copro.cpp:33 in cpydata_copro, memW       |
| interface | s_axilite port=width_img bundle=Axi_lite              | ../hls_src/cpyData_copro.cpp:34 in cpydata_copro, width_img  |
| interface | s_axilite port=rows_count bundle=Axi_lite             | ../hls_src/cpyData_copro.cpp:35 in cpydata_copro, rows_count |
| interface | s_axilite port=cols_count bundle=Axi_lite             | ../hls_src/cpyData_copro.cpp:36 in cpydata_copro, cols_count |
| interface | s_axilite port=maxcol_cnt bundle=Axi_lite             | ../hls_src/cpyData_copro.cpp:37 in cpydata_copro, maxcol_cnt |
| interface | s_axilite port=statistics bundle=Axi_lite             | ../hls_src/cpyData_copro.cpp:38 in cpydata_copro, statistics |
| interface | ap_ctrl_none port=return                              | ../hls_src/cpyData_copro.cpp:40 in cpydata_copro, return     |
| pipeline  | II=1                                                  | ../hls_src/cpyData_copro.cpp:49 in cpydata_copro             |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+


