{"Source Block": ["oh/spi/hdl/spi_master_io.v@89:99@HdlStmAssign", "     else if(baud_match)\n       bit_count[7:0] <=  bit_count[7:0] + 1'b1;\n\n   assign byte_done     = &bit_count[2:0];\n\n   assign packet_done   = (bit_count[7:0]==psize_reg[7:0]);\n   \n   //#################################\n   //# BAUD COUNTER\n   //#################################\n\n"], "Clone Blocks": [["oh/spi/hdl/spi_master_io.v@87:97", "     if(spi_state[2:0]==`SPI_IDLE)\n       bit_count[7:0] <= 'b0;\n     else if(baud_match)\n       bit_count[7:0] <=  bit_count[7:0] + 1'b1;\n\n   assign byte_done     = &bit_count[2:0];\n\n   assign packet_done   = (bit_count[7:0]==psize_reg[7:0]);\n   \n   //#################################\n   //# BAUD COUNTER\n"]], "Diff Content": {"Delete": [[94, "   assign packet_done   = (bit_count[7:0]==psize_reg[7:0]);\n"]], "Add": [[94, "   assign load_byte = baud_match & byte_done & (spi_state[1:0]!=`SPI_IDLE);\n"], [94, "   assign shift = baud_match & (spi_state[1:0]==`SPI_DATA);\n"], [94, "   reg \t\t   fifo_empty_reg;\n"], [94, "   always @ (posedge clk)\n"], [94, "     if(baud_match)\n"], [94, "       fifo_empty_reg <= fifo_empty;\n"]]}}