**Day one of design RTL **

 design and verify  2:1 MUX 

  interface 
inputs a, b [7:0]  - two inputs
input sel -  mux selector
output Q [7:0] - output
