23:08:31 DEBUG : Launch script file '/home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl' contents: 
set xsdb_idle_timeout -1;source /tools/Xilinx/Vitis/2019.2/scripts/xsdb/xsdb/xsdb-server.tcl
23:08:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl
23:08:34 INFO  : Registering command handlers for Vitis TCF services
23:08:34 INFO  : XSCT server has started successfully.
23:08:34 INFO  : plnx-install-location is set to ''
23:08:34 INFO  : Successfully done setting XSCT server connection channel  
23:08:34 INFO  : Successfully done setting workspace for the tool. 
23:08:34 INFO  : Successfully done query RDI_DATADIR 
23:13:19 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab05/Lab05hw/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:13:19 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab05/Lab05hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:24:51 INFO  : Checking for BSP changes to sync application flags for project 'Lab05sw'...
23:26:00 INFO  : Checking for BSP changes to sync application flags for project 'Lab05sw'...
23:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
23:48:29 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/systemWrapper/system_wrapper.bit"
23:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:11 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
23:49:11 INFO  : 'jtag frequency' command is executed.
23:49:11 INFO  : Context for 'APU' is selected.
23:49:11 INFO  : System reset is completed.
23:49:14 INFO  : 'after 3000' command is executed.
23:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
23:49:15 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
23:49:15 INFO  : Context for 'APU' is selected.
23:49:16 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
23:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:16 INFO  : Context for 'APU' is selected.
23:49:16 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
23:49:16 INFO  : 'ps7_init' command is executed.
23:49:16 INFO  : 'ps7_post_config' command is executed.
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:16 INFO  : Memory regions updated for context APU
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : 'con' command is executed.
23:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:49:16 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
23:50:13 INFO  : Disconnected from the channel tcfchan#2.
23:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:14 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
23:50:14 INFO  : 'jtag frequency' command is executed.
23:50:14 INFO  : Context for 'APU' is selected.
23:50:14 INFO  : System reset is completed.
23:50:17 INFO  : 'after 3000' command is executed.
23:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
23:50:19 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
23:50:19 INFO  : Context for 'APU' is selected.
23:50:19 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
23:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:19 INFO  : Context for 'APU' is selected.
23:50:19 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
23:50:19 INFO  : 'ps7_init' command is executed.
23:50:19 INFO  : 'ps7_post_config' command is executed.
23:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:19 INFO  : Memory regions updated for context APU
23:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : 'con' command is executed.
23:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:19 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
23:53:00 INFO  : Disconnected from the channel tcfchan#3.
23:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:01 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
23:53:01 INFO  : 'jtag frequency' command is executed.
23:53:01 INFO  : Context for 'APU' is selected.
23:53:01 INFO  : System reset is completed.
23:53:04 INFO  : 'after 3000' command is executed.
23:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
23:53:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
23:53:06 INFO  : Context for 'APU' is selected.
23:53:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
23:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:06 INFO  : Context for 'APU' is selected.
23:53:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
23:53:06 INFO  : 'ps7_init' command is executed.
23:53:06 INFO  : 'ps7_post_config' command is executed.
23:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:06 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:06 INFO  : Memory regions updated for context APU
23:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:06 INFO  : 'con' command is executed.
23:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:06 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:01:17 INFO  : Disconnected from the channel tcfchan#4.
00:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:18 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:01:18 INFO  : 'jtag frequency' command is executed.
00:01:18 INFO  : Context for 'APU' is selected.
00:01:18 INFO  : System reset is completed.
00:01:21 INFO  : 'after 3000' command is executed.
00:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:01:23 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:01:23 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:23 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:01:23 INFO  : 'ps7_init' command is executed.
00:01:23 INFO  : 'ps7_post_config' command is executed.
00:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:23 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:23 INFO  : Memory regions updated for context APU
00:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:23 INFO  : 'con' command is executed.
00:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:23 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:02:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/systemWrapper/system_wrapper.bit"
00:02:19 INFO  : Disconnected from the channel tcfchan#5.
00:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:20 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:02:20 INFO  : 'jtag frequency' command is executed.
00:02:20 INFO  : Context for 'APU' is selected.
00:02:20 INFO  : System reset is completed.
00:02:23 INFO  : 'after 3000' command is executed.
00:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:02:25 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:02:25 INFO  : Context for 'APU' is selected.
00:02:25 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:25 INFO  : Context for 'APU' is selected.
00:02:25 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:02:25 INFO  : 'ps7_init' command is executed.
00:02:25 INFO  : 'ps7_post_config' command is executed.
00:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:25 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:25 INFO  : Memory regions updated for context APU
00:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:25 INFO  : 'con' command is executed.
00:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:02:25 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:04:06 INFO  : Disconnected from the channel tcfchan#6.
00:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:07 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:04:07 INFO  : 'jtag frequency' command is executed.
00:04:07 INFO  : Context for 'APU' is selected.
00:04:07 INFO  : System reset is completed.
00:04:10 INFO  : 'after 3000' command is executed.
00:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:04:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:04:11 INFO  : Context for 'APU' is selected.
00:04:11 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:11 INFO  : Context for 'APU' is selected.
00:04:11 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:04:12 INFO  : 'ps7_init' command is executed.
00:04:12 INFO  : 'ps7_post_config' command is executed.
00:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:12 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:12 INFO  : Memory regions updated for context APU
00:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:12 INFO  : 'con' command is executed.
00:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:04:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:09:00 INFO  : Disconnected from the channel tcfchan#7.
00:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:01 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:09:01 INFO  : 'jtag frequency' command is executed.
00:09:01 INFO  : Context for 'APU' is selected.
00:09:01 INFO  : System reset is completed.
00:09:04 INFO  : 'after 3000' command is executed.
00:09:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:09:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:09:06 INFO  : Context for 'APU' is selected.
00:09:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:06 INFO  : Context for 'APU' is selected.
00:09:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:09:06 INFO  : 'ps7_init' command is executed.
00:09:06 INFO  : 'ps7_post_config' command is executed.
00:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:06 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:06 INFO  : Memory regions updated for context APU
00:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:06 INFO  : 'con' command is executed.
00:09:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:09:06 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:12:40 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/systemWrapper/system_wrapper.bit"
00:13:00 INFO  : Disconnected from the channel tcfchan#8.
00:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:01 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:13:01 INFO  : 'jtag frequency' command is executed.
00:13:01 INFO  : Context for 'APU' is selected.
00:13:01 INFO  : System reset is completed.
00:13:04 INFO  : 'after 3000' command is executed.
00:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:13:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:13:06 INFO  : Context for 'APU' is selected.
00:13:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:06 INFO  : Context for 'APU' is selected.
00:13:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:13:06 INFO  : 'ps7_init' command is executed.
00:13:06 INFO  : 'ps7_post_config' command is executed.
00:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:06 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:06 INFO  : Memory regions updated for context APU
00:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:06 INFO  : 'con' command is executed.
00:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:06 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:16:08 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab05/Lab05hw/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:16:08 INFO  : No changes in MSS file content so sources will not be generated.
00:29:17 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:29:36 INFO  : Checking for BSP changes to sync application flags for project 'Lab05sw'...
00:30:23 INFO  : Checking for BSP changes to sync application flags for project 'Lab05sw'...
00:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:30:50 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/systemWrapper/system_wrapper.bit"
00:31:02 INFO  : Disconnected from the channel tcfchan#9.
00:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:31:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:17 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:31:17 INFO  : 'jtag frequency' command is executed.
00:31:17 INFO  : Context for 'APU' is selected.
00:31:17 INFO  : System reset is completed.
00:31:20 INFO  : 'after 3000' command is executed.
00:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:31:21 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:31:21 INFO  : Context for 'APU' is selected.
00:31:21 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:21 INFO  : Context for 'APU' is selected.
00:31:21 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:31:21 INFO  : 'ps7_init' command is executed.
00:31:21 INFO  : 'ps7_post_config' command is executed.
00:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:21 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:21 INFO  : Memory regions updated for context APU
00:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:22 INFO  : 'con' command is executed.
00:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:31:22 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
00:33:10 INFO  : Disconnected from the channel tcfchan#16.
00:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:11 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
00:33:11 INFO  : 'jtag frequency' command is executed.
00:33:11 INFO  : Context for 'APU' is selected.
00:33:11 INFO  : System reset is completed.
00:33:14 INFO  : 'after 3000' command is executed.
00:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
00:33:15 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
00:33:16 INFO  : Context for 'APU' is selected.
00:33:16 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
00:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:16 INFO  : Context for 'APU' is selected.
00:33:16 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
00:33:16 INFO  : 'ps7_init' command is executed.
00:33:16 INFO  : 'ps7_post_config' command is executed.
00:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:16 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:16 INFO  : Memory regions updated for context APU
00:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:16 INFO  : 'con' command is executed.
00:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:16 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
02:14:23 INFO  : Disconnected from the channel tcfchan#17.
11:00:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl
11:00:50 INFO  : Registering command handlers for Vitis TCF services
11:00:51 INFO  : XSCT server has started successfully.
11:00:51 INFO  : Successfully done setting XSCT server connection channel  
11:00:51 INFO  : plnx-install-location is set to ''
11:00:51 INFO  : Successfully done setting workspace for the tool. 
11:00:51 INFO  : Successfully done query RDI_DATADIR 
11:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:01:15 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/systemWrapper/system_wrapper.bit"
11:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:24 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:01:24 INFO  : 'jtag frequency' command is executed.
11:01:24 INFO  : Context for 'APU' is selected.
11:01:24 INFO  : System reset is completed.
11:01:27 INFO  : 'after 3000' command is executed.
11:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:01:29 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit"
11:01:29 INFO  : Context for 'APU' is selected.
11:01:29 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa'.
11:01:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:29 INFO  : Context for 'APU' is selected.
11:01:29 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl' is done.
11:01:29 INFO  : 'ps7_init' command is executed.
11:01:29 INFO  : 'ps7_post_config' command is executed.
11:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:29 INFO  : The application '/home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:29 INFO  : Memory regions updated for context APU
11:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:29 INFO  : 'con' command is executed.
11:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:29 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab05/.sdk/launch_scripts/single_application_debug/debugger_lab05sw-default.tcl'
11:06:23 INFO  : Disconnected from the channel tcfchan#1.
20:38:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl
20:38:30 INFO  : Registering command handlers for Vitis TCF services
20:38:31 INFO  : XSCT server has started successfully.
20:38:31 INFO  : plnx-install-location is set to ''
20:38:31 INFO  : Successfully done setting XSCT server connection channel  
20:38:31 INFO  : Successfully done setting workspace for the tool. 
20:38:31 INFO  : Successfully done query RDI_DATADIR 
21:08:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl
21:08:31 INFO  : Registering command handlers for Vitis TCF services
21:08:33 INFO  : XSCT server has started successfully.
21:08:33 INFO  : plnx-install-location is set to ''
21:08:33 INFO  : Successfully done setting XSCT server connection channel  
21:08:33 INFO  : Successfully done query RDI_DATADIR 
21:08:33 INFO  : Successfully done setting workspace for the tool. 
15:54:21 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab05/temp_xsdb_launch_script.tcl
15:54:22 INFO  : Registering command handlers for Vitis TCF services
15:54:24 INFO  : XSCT server has started successfully.
15:54:24 INFO  : Successfully done setting XSCT server connection channel  
15:54:25 INFO  : plnx-install-location is set to ''
15:54:25 INFO  : Successfully done setting workspace for the tool. 
15:54:25 INFO  : Successfully done query RDI_DATADIR 
