run 1
mem load -i scalarreg.hex -format hex {/tb_VectCPU/myVectCPU/ScalarCore/the_Datapath/Stage_Two/the_Register_File/the_Register_Memory/altsyncram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag0.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u0/mem_data}
mem load -i vflag1.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vflagreg_mf_inst/alt3pram_component/u1/mem_data}

mem load -i control_reg_other.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VPU_controlreg_inst/vc_vctrl}
mem load -i vbase.hex -format hex {/tb_VectCPU/myVectCPU/myVPU/VPU_controlreg_inst/vc_vbase}
mem load -i dmem_init.hex -format hex {/tb_VectCPU/theDataMemory/data_mem}

# Fill v0 with zeros; specify a large starting address because the memory layout is reversed in ModelSim
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000000 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}


# Fill vector registers
mem load -filltype value -filldata {00000001 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000f } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000001 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000f } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000002 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000e } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000002 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000e } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000003 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000d } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000003 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000d } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000004 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000c } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000004 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000c } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000005 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000b } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000005 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000b } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000006 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000a } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000006 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000a } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000007 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000009 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000007 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000009 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}

mem load -filltype value -filldata {00000009 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000007 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000009 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000007 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[8]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000a } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000006 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000a } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000006 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[9]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000b } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000005 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000b } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000005 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[10]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000c } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000004 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000c } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000004 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[11]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000d } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000003 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000d } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000003 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[12]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000e } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000002 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000e } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000002 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[13]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000f } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000001 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {0000000f } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000001 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[14]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 1 -endaddress 63 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 65 -endaddress 127 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 129 -endaddress 191 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}
mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 193 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[15]/genblk1/VLane_inst/VLane_dp_inst/vregfile_mem}


# mem load -filltype value -filldata {00000002 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[0]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000003 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[1]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000004 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[2]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000005 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[3]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000006 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[4]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000007 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[5]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000008 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[6]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
# mem load -filltype value -filldata {00000009 } -fillradix hex -skip 0 -startaddress 0 -endaddress 255 {/tb_VectCPU/myVectCPU/myVPU/VLane_group_inst/lanei[7]/genblk1/VLane_inst/VLane_dp_inst/vpmem}
