0x0001: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0039: mov_imm:
	regs[5] = 0xa5ae11fd, opcode= 0x03
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0051: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0054: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0066: mov_imm:
	regs[5] = 0xed19bb46, opcode= 0x03
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x007b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x00ab: mov_imm:
	regs[5] = 0xb8ea9d56, opcode= 0x03
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x00d8: mov_imm:
	regs[5] = 0x8cf2cf53, opcode= 0x03
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ff: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0111: mov_imm:
	regs[5] = 0xed817b24, opcode= 0x03
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0126: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0138: mov_imm:
	regs[5] = 0xb0d1628f, opcode= 0x03
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0148: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x014d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0156: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x017a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x017d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0180: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0189: mov_imm:
	regs[5] = 0x1dffd60c, opcode= 0x03
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x019e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01a7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x01ad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01b6: mov_imm:
	regs[5] = 0x58674d14, opcode= 0x03
0x01bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x01bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x01c2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x01c8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x01ce: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x01d1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01f5: mov_imm:
	regs[5] = 0xc1fa0f8e, opcode= 0x03
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x01fe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0210: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x022e: mov_imm:
	regs[5] = 0xe6a1424e, opcode= 0x03
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x023d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0258: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0267: mov_imm:
	regs[5] = 0x30a0c2bb, opcode= 0x03
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x029a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x029d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x02a9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x02ac: mov_imm:
	regs[5] = 0x438b75ff, opcode= 0x03
0x02b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x02b5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x02b8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02ca: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x02cd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x02d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02e2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x02ee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02f7: mov_imm:
	regs[5] = 0x412de089, opcode= 0x03
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0306: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x030a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x030f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0312: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x031b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x031e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0327: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x032a: mov_imm:
	regs[5] = 0x4e3ad321, opcode= 0x03
0x0330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0333: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0336: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x033c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0342: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0354: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x035a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0363: mov_imm:
	regs[5] = 0xf5b61576, opcode= 0x03
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x036f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0372: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0387: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x038a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x038d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0396: mov_imm:
	regs[5] = 0xbebe587d, opcode= 0x03
0x039c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x039f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x03a2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ae: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x03b4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x03b7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x03ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03c0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x03c6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x03c9: mov_imm:
	regs[5] = 0x98c4a0c4, opcode= 0x03
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x03f6: mov_imm:
	regs[5] = 0x7d6c8267, opcode= 0x03
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0408: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x041a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x041d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x042c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x043b: mov_imm:
	regs[5] = 0x9889e475, opcode= 0x03
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0444: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0447: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0450: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0465: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x046e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0477: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x047a: mov_imm:
	regs[5] = 0x42d7b5da, opcode= 0x03
0x0480: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0489: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x048c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0492: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0498: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x049b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x049e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04aa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x04b6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x04b9: mov_imm:
	regs[5] = 0xe641ccbb, opcode= 0x03
0x04bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x04cb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04e3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04ef: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x04f2: mov_imm:
	regs[5] = 0xa9d7b601, opcode= 0x03
0x04f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x04fb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x04fe: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0504: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x050a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x050d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0516: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x051c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x051f: mov_imm:
	regs[5] = 0x302879d, opcode= 0x03
0x0525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0528: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0534: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x053a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0543: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x054f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0552: mov_imm:
	regs[5] = 0xab238b63, opcode= 0x03
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x055e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0561: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0564: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x056a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0576: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0582: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0585: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0591: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x059d: mov_imm:
	regs[5] = 0x6381a356, opcode= 0x03
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05b2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x05b5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x05b8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x05bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05c1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d0: mov_imm:
	regs[5] = 0x6cc47e55, opcode= 0x03
0x05d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x05d9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x05dc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x05e2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x05e8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0600: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x060c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x060f: mov_imm:
	regs[5] = 0x1960d3ed, opcode= 0x03
0x0615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0618: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x061b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x061e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x062a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x062d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0633: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0636: mov_imm:
	regs[5] = 0x8c840c0d, opcode= 0x03
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0645: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x065d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x066c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0672: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x067b: mov_imm:
	regs[5] = 0x5c3c9ae8, opcode= 0x03
0x0681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x068d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0690: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x06b1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x06b4: mov_imm:
	regs[5] = 0x620ce2e8, opcode= 0x03
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x06c6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x06cc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x06d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x06d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x06d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x06ed: mov_imm:
	regs[5] = 0xe132bff9, opcode= 0x03
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x06fc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x06ff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0702: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x070b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0717: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0720: mov_imm:
	regs[5] = 0x38d374f2, opcode= 0x03
0x0726: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0729: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0759: mov_imm:
	regs[5] = 0xe88057ba, opcode= 0x03
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0768: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x076b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x077a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0786: mov_imm:
	regs[5] = 0x20135c22, opcode= 0x03
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0798: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x079e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x07a4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x07a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ad: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07d7: mov_imm:
	regs[5] = 0x3925d9f5, opcode= 0x03
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0807: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0810: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0813: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0816: mov_imm:
	regs[5] = 0x44967725, opcode= 0x03
0x081c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x082e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x083d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0840: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0846: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0849: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x084f: mov_imm:
	regs[5] = 0x698a588b, opcode= 0x03
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0861: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0864: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0873: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0876: mov_imm:
	regs[5] = 0x6f26b1aa, opcode= 0x03
0x087c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x089a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x089d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x08a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08ac: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x08b2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x08b5: mov_imm:
	regs[5] = 0x9398c741, opcode= 0x03
0x08bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08c7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x08ca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x08cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x08df: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x08e2: mov_imm:
	regs[5] = 0x6ffdc3c8, opcode= 0x03
0x08e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x08eb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x08ee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x08f4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x08fa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0903: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0906: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x090c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0915: mov_imm:
	regs[5] = 0x2728921f, opcode= 0x03
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0942: mov_imm:
	regs[5] = 0xdeb521a2, opcode= 0x03
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0960: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0981: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0984: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0987: mov_imm:
	regs[5] = 0xf044c568, opcode= 0x03
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0996: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09b1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x09bd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x09c0: mov_imm:
	regs[5] = 0xa632911e, opcode= 0x03
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x09cf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x09d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x09d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x09e7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09fc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0a08: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a11: mov_imm:
	regs[5] = 0xead14ea5, opcode= 0x03
0x0a17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a1a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a23: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a2c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0a2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a35: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a41: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a44: mov_imm:
	regs[5] = 0xffdc2d88, opcode= 0x03
0x0a4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a4d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a50: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0a56: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0a5c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a65: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a7a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a86: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a89: mov_imm:
	regs[5] = 0x74af33a0, opcode= 0x03
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a92: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a9b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a9e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0aa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0aa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0aa7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0aaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0aad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ab0: mov_imm:
	regs[5] = 0xb24da9ab, opcode= 0x03
0x0ab6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0abf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ac2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ac8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ad4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0ad7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0ada: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0add: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ae0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ae3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0aef: mov_imm:
	regs[5] = 0x24f94d15, opcode= 0x03
0x0af5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0af8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b0a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b19: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b28: mov_imm:
	regs[5] = 0xb3a5b40c, opcode= 0x03
0x0b2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0b31: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b34: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b3a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b46: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b4f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0b52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b58: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0b5e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b61: mov_imm:
	regs[5] = 0xfd9ae37a, opcode= 0x03
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0b70: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b7c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b85: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b94: mov_imm:
	regs[5] = 0x82e06b15, opcode= 0x03
0x0b9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ba0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ba6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0bac: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0bc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bc4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0bc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0bca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bd3: mov_imm:
	regs[5] = 0xbb895c9a, opcode= 0x03
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bfa: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c09: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c15: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c18: mov_imm:
	regs[5] = 0x7eb4d730, opcode= 0x03
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c27: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c3c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c66: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c69: mov_imm:
	regs[5] = 0x17112c03, opcode= 0x03
0x0c6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c81: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c8d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c90: mov_imm:
	regs[5] = 0xaf34b6aa, opcode= 0x03
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c9f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ca2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ccf: mov_imm:
	regs[5] = 0xd0d807a4, opcode= 0x03
0x0cd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0cd8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d08: mov_imm:
	regs[5] = 0x86193383, opcode= 0x03
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d17: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d29: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d41: mov_imm:
	regs[5] = 0x68f7a872, opcode= 0x03
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d4d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d56: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0d59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d5f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d65: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d68: mov_imm:
	regs[5] = 0xa7d850e6, opcode= 0x03
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d77: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d7a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d80: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d86: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d89: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d92: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d9e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0da1: mov_imm:
	regs[5] = 0x8e633f1, opcode= 0x03
0x0da7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0daa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0dad: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0db6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0db9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0dbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0dc2: mov_imm:
	regs[5] = 0x1ac16dac, opcode= 0x03
0x0dc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0dd4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0de6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0de9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0df5: mov_imm:
	regs[5] = 0x5902d3fb, opcode= 0x03
0x0dfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e04: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e07: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e10: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e1f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e25: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e28: mov_imm:
	regs[5] = 0xe363575a, opcode= 0x03
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e34: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e40: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e46: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e58: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e61: mov_imm:
	regs[5] = 0x289212b1, opcode= 0x03
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e6d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e7f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e8b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e94: mov_imm:
	regs[5] = 0x89e840c7, opcode= 0x03
0x0e9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e9d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ea0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ea6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ebb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ec7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ecd: mov_imm:
	regs[5] = 0x2a4de06f, opcode= 0x03
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ed9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0edc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ee8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ef4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0efd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f09: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f0c: mov_imm:
	regs[5] = 0x65da6db0, opcode= 0x03
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f1b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f24: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f2a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f36: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0f39: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f4e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0f54: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f57: mov_imm:
	regs[5] = 0x7b35b198, opcode= 0x03
0x0f5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f60: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0f63: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f66: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f75: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0f7b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f7e: mov_imm:
	regs[5] = 0xdeec134f, opcode= 0x03
0x0f84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f8d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f96: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0fab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fba: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0fc0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0fc3: mov_imm:
	regs[5] = 0xeb6c3818, opcode= 0x03
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0fcc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0fcf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0fd2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0fed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff6: mov_imm:
	regs[5] = 0x7826db26, opcode= 0x03
0x0ffc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0fff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1008: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1014: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1020: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1023: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1026: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1029: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x102c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1032: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1035: mov_imm:
	regs[5] = 0x2516bd4c, opcode= 0x03
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1041: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1044: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1047: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x104a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x104d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x105f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1065: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1068: mov_imm:
	regs[5] = 0x37e0d728, opcode= 0x03
0x106e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1071: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1074: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x107a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1086: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1089: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x108c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1095: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1098: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x109b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x109e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a7: mov_imm:
	regs[5] = 0x77fc5784, opcode= 0x03
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x10b6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10bf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10c8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x10cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10d7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x10dd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x10e0: mov_imm:
	regs[5] = 0xf7a44547, opcode= 0x03
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x10fe: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1104: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1107: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x110a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x110d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1110: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1113: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1116: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x111f: mov_imm:
	regs[5] = 0xc1abaaf, opcode= 0x03
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1152: mov_imm:
	regs[5] = 0x4e45d3ea, opcode= 0x03
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1170: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1173: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1191: mov_imm:
	regs[5] = 0x8131a04b, opcode= 0x03
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x11a0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x11a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11af: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x11bb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x11be: mov_imm:
	regs[5] = 0x74009d83, opcode= 0x03
0x11c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x11c7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x11ca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x11f1: mov_imm:
	regs[5] = 0x91751ec1, opcode= 0x03
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x120c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x120f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1218: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x121e: mov_imm:
	regs[5] = 0x525f19cb, opcode= 0x03
0x1224: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1236: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1242: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1248: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x124b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x124e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1251: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x125d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1266: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1269: mov_imm:
	regs[5] = 0x38c2a124, opcode= 0x03
0x126f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1278: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x127b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x127e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1287: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x128a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1293: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1296: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1299: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x129c: mov_imm:
	regs[5] = 0xd54d93c8, opcode= 0x03
0x12a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x12a5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x12ba: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x12bd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x12c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12c6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x12cc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x12cf: mov_imm:
	regs[5] = 0xeed62af6, opcode= 0x03
0x12d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x12d8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x12db: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x12ff: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1302: mov_imm:
	regs[5] = 0x7a8f2a62, opcode= 0x03
0x1308: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x131a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1320: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1323: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1338: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x133b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x133e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1341: mov_imm:
	regs[5] = 0x94a3718e, opcode= 0x03
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x134d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1350: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x135c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x135f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1368: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x136b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x136e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x137a: mov_imm:
	regs[5] = 0x4476b3e5, opcode= 0x03
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1386: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x139e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13a4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x13aa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x13ad: mov_imm:
	regs[5] = 0xdd780107, opcode= 0x03
0x13b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x13b6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x13b9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x13bc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x13bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13c5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13d1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x13d4: mov_imm:
	regs[5] = 0xd92953ca, opcode= 0x03
0x13da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x13dd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x13e0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x13e6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x13ec: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x13ef: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13f8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x13fe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1401: mov_imm:
	regs[5] = 0xef01873, opcode= 0x03
0x1407: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x140a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x140d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x141c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1425: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1428: mov_imm:
	regs[5] = 0x92951985, opcode= 0x03
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x144c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1452: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1455: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1458: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x145b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x145e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1461: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1464: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1467: mov_imm:
	regs[5] = 0xe40b1846, opcode= 0x03
0x146d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1470: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1473: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x147c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x147f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1482: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1485: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1488: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1491: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x149a: mov_imm:
	regs[5] = 0xf256b929, opcode= 0x03
0x14a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x14a3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x14b2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x14b8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x14bb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x14be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14c4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x14ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x14cd: mov_imm:
	regs[5] = 0x8c76f2f0, opcode= 0x03
0x14d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14dc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x14df: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x14eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14f1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x14f7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x14fa: mov_imm:
	regs[5] = 0x5756ed79, opcode= 0x03
0x1500: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1509: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x150c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1512: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1518: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x151b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x151e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1521: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1527: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1530: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1533: mov_imm:
	regs[5] = 0x35a1b1eb, opcode= 0x03
0x1539: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1542: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1545: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1548: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x154b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1554: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x155d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1560: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1563: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1566: mov_imm:
	regs[5] = 0x80c17b2, opcode= 0x03
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1572: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1575: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1578: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1584: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x158a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x158d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1590: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1599: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x159c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x15a8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x15ab: mov_imm:
	regs[5] = 0x7e9843ba, opcode= 0x03
0x15b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x15b4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15bd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x15c0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x15c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15c9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x15d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x15d8: mov_imm:
	regs[5] = 0xefceb874, opcode= 0x03
0x15de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x15e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x15e4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15f0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x15f6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x15f9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1602: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x160b: mov_imm:
	regs[5] = 0x4aa4659e, opcode= 0x03
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1617: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1620: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1623: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1626: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1629: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x162c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x162f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1638: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x163b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x163e: mov_imm:
	regs[5] = 0xc1c19bb4, opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x164a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x164d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1650: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1656: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x165c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1665: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1668: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x166b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x166e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1671: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1674: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167d: mov_imm:
	regs[5] = 0x425b09ae, opcode= 0x03
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1689: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x168c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x168f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1692: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1695: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1698: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x169b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x169e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x16aa: mov_imm:
	regs[5] = 0x5ca22c95, opcode= 0x03
0x16b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x16b3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x16b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16bc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x16c2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x16ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16e0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x16e3: mov_imm:
	regs[5] = 0xa33b336a, opcode= 0x03
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x16f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16f5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x16f8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x170e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1713: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1716: mov_imm:
	regs[5] = 0x7ad165ce, opcode= 0x03
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1722: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1725: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1728: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x172e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1734: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x173d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1740: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1743: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1746: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1749: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1752: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1755: mov_imm:
	regs[5] = 0x30e15ef0, opcode= 0x03
0x175b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x175e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1761: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1764: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1767: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1770: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1773: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1776: mov_imm:
	regs[5] = 0x99a0f1fc, opcode= 0x03
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1791: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x179d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17a0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x17af: mov_imm:
	regs[5] = 0x32c2d423, opcode= 0x03
0x17b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x17c4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17df: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x17e2: mov_imm:
	regs[5] = 0xbd211b0c, opcode= 0x03
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17fa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1800: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1803: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1806: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1809: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x180c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1815: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1818: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1821: mov_imm:
	regs[5] = 0x36fb2b4, opcode= 0x03
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1836: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x183f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1842: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x184b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1854: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x185d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1866: mov_imm:
	regs[5] = 0xef34bd55, opcode= 0x03
0x186c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1875: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x187e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1884: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1890: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1893: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1896: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1899: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x189c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x18a8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b1: mov_imm:
	regs[5] = 0xeb8347b8, opcode= 0x03
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x18c3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x18c6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x18c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18cf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x18d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x18d8: mov_imm:
	regs[5] = 0x83f5f181, opcode= 0x03
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x18e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x18e4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1908: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x190b: mov_imm:
	regs[5] = 0xadee2126, opcode= 0x03
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1932: mov_imm:
	regs[5] = 0x862c5464, opcode= 0x03
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1944: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x194a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1950: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1959: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1962: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1965: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1968: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1971: mov_imm:
	regs[5] = 0xd5d7840e, opcode= 0x03
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1986: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1989: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1995: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19ad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19b6: mov_imm:
	regs[5] = 0xc02652a0, opcode= 0x03
0x19bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x19bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19dd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x19e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19ec: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x19f2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x19f5: mov_imm:
	regs[5] = 0x2d2620a7, opcode= 0x03
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a07: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a13: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a1f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a22: mov_imm:
	regs[5] = 0xde41d9f1, opcode= 0x03
0x1a28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a31: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a3a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a46: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1a4c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a67: mov_imm:
	regs[5] = 0x50a49ea, opcode= 0x03
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a79: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a82: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a8b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a97: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a9a: mov_imm:
	regs[5] = 0x59fcd29a, opcode= 0x03
0x1aa0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1aac: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ab8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1abe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1acd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ad0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1adc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1adf: mov_imm:
	regs[5] = 0x44cf0126, opcode= 0x03
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1aee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1af1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1af4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1af7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b03: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1b09: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b0c: mov_imm:
	regs[5] = 0x2b5afb75, opcode= 0x03
0x1b12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b15: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b18: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b1e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b24: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b27: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b3c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b3f: mov_imm:
	regs[5] = 0xc38e76e4, opcode= 0x03
0x1b45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b4e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1b51: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1b54: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1b57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b5d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1b63: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b66: mov_imm:
	regs[5] = 0x7b356938, opcode= 0x03
0x1b6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b72: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b8d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b9c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ba2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ba5: mov_imm:
	regs[5] = 0x9af52a1, opcode= 0x03
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1bb4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1bb7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1bba: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1bbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bc9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1bcf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1bd2: mov_imm:
	regs[5] = 0xf6dc47d7, opcode= 0x03
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1be1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1be4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bfc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c08: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c0b: mov_imm:
	regs[5] = 0x695b40b5, opcode= 0x03
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c23: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c41: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1c44: mov_imm:
	regs[5] = 0xdca3f5d0, opcode= 0x03
0x1c4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c4d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c56: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1c5c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c68: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1c6b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1c6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c74: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c80: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c83: mov_imm:
	regs[5] = 0x1c45f5dd, opcode= 0x03
0x1c89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c8c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c8f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ca1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1caa: mov_imm:
	regs[5] = 0x235aafe7, opcode= 0x03
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1cb9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1cbc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cd1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1cd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ce3: mov_imm:
	regs[5] = 0x9a3d7b7e, opcode= 0x03
0x1ce9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1cf5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1cf8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1cfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d10: mov_imm:
	regs[5] = 0x2e21e35f, opcode= 0x03
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d19: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d22: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d34: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d37: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1d3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d55: mov_imm:
	regs[5] = 0x5b8cd4f, opcode= 0x03
0x1d5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d5e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d67: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d7f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d88: mov_imm:
	regs[5] = 0x42b11807, opcode= 0x03
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1da0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1da6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1da9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1dbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1dbe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1dc1: mov_imm:
	regs[5] = 0x538a6cd0, opcode= 0x03
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1dcd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1dd0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ddc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ddf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dee: mov_imm:
	regs[5] = 0xee02a284, opcode= 0x03
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1e00: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e1e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e2a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e33: mov_imm:
	regs[5] = 0xe492bcd6, opcode= 0x03
0x1e39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1e3c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e45: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e4e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1e51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e57: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e63: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e66: mov_imm:
	regs[5] = 0x16c7044, opcode= 0x03
0x1e6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1e6f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e78: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1e7e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1e84: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e87: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e90: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e99: mov_imm:
	regs[5] = 0x3b1fc15e, opcode= 0x03
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ec6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ecc: mov_imm:
	regs[5] = 0x72d988e5, opcode= 0x03
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1efc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1eff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f02: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f08: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f0b: mov_imm:
	regs[5] = 0x5aa9af2d, opcode= 0x03
0x1f11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f14: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f17: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f1a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f23: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f32: mov_imm:
	regs[5] = 0xd62d4c5, opcode= 0x03
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1f50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f71: mov_imm:
	regs[5] = 0xd07d7634, opcode= 0x03
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f83: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f95: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1faa: mov_imm:
	regs[5] = 0xdffeb29e, opcode= 0x03
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fbf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1fc2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1fc8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1fce: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1fd1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1fd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fda: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1fe0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1fe3: mov_imm:
	regs[5] = 0x4594e498, opcode= 0x03
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ff2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ff5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ff8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1ffb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ffe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2001: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x200d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2010: mov_imm:
	regs[5] = 0x572d7611, opcode= 0x03
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x201c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2025: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2034: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2040: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x204c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2055: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2058: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2061: mov_imm:
	regs[5] = 0x53a32fb5, opcode= 0x03
0x2067: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x206a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x206d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2088: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x208e: mov_imm:
	regs[5] = 0x381ca768, opcode= 0x03
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x209d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x20a0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20c4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x20ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x20cd: mov_imm:
	regs[5] = 0x9d2d4aa9, opcode= 0x03
0x20d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x20d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20df: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x20e2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x20e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2106: mov_imm:
	regs[5] = 0xebed0e53, opcode= 0x03
0x210c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2118: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x211e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2139: mov_imm:
	regs[5] = 0x90801975, opcode= 0x03
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2142: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x214e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2151: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x215d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x216f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2172: mov_imm:
	regs[5] = 0xdefa7480, opcode= 0x03
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x217e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x218a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2196: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x219c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x219f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x21a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21b4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x21c3: mov_imm:
	regs[5] = 0x6dc55646, opcode= 0x03
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x21db: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x21de: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x21e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21e7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2202: mov_imm:
	regs[5] = 0xfa81c3d9, opcode= 0x03
0x2208: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x223b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x223e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2241: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x224d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2250: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2253: mov_imm:
	regs[5] = 0x15799926, opcode= 0x03
0x2259: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x225c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x225f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2265: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2268: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2274: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2280: mov_imm:
	regs[5] = 0x1d2cb4f8, opcode= 0x03
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2289: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x229b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x229e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22a4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x22b3: mov_imm:
	regs[5] = 0xc677039, opcode= 0x03
0x22ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x22c2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x22c5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22d1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x22e0: mov_imm:
	regs[5] = 0xdf397ebb, opcode= 0x03
0x22e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22ef: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x22f2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2302: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2307: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x230a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x230d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2310: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2313: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2316: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2319: mov_imm:
	regs[5] = 0xa0059c55, opcode= 0x03
0x231f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2322: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2325: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2328: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x232b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x232e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2331: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2334: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2337: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x233a: mov_imm:
	regs[5] = 0x68feb7a1, opcode= 0x03
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2349: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x234c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2352: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2358: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x235b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x235e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2361: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2364: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2367: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2370: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2379: mov_imm:
	regs[5] = 0xf1e07291, opcode= 0x03
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x238e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2397: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x239a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x23a9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b2: mov_imm:
	regs[5] = 0x4d27a772, opcode= 0x03
0x23b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x23d0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x23d6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x23d9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23fa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x23fd: mov_imm:
	regs[5] = 0x8ad89653, opcode= 0x03
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2415: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x241e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2421: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2424: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2430: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2433: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2436: mov_imm:
	regs[5] = 0xd26c674f, opcode= 0x03
0x243c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x243f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2448: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x244e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2454: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2457: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x245a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x245d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2460: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2463: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2469: mov_imm:
	regs[5] = 0x8188babe, opcode= 0x03
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2499: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x249c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ae: mov_imm:
	regs[5] = 0xf518ef20, opcode= 0x03
0x24b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24cc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ea: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x24ed: mov_imm:
	regs[5] = 0x799fed5d, opcode= 0x03
0x24f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x24f6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2508: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2520: mov_imm:
	regs[5] = 0xabae255b, opcode= 0x03
0x2526: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x252a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x252f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2538: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x254a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x255c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2565: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x256e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2571: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2574: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x257d: mov_imm:
	regs[5] = 0x1e68f06, opcode= 0x03
0x2583: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2586: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x258c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2595: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2598: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x259b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x259e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x25a1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x25a4: mov_imm:
	regs[5] = 0xa42b73e3, opcode= 0x03
0x25aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x25ad: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x25b0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x25c2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x25c5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x25c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25ce: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x25d7: mov_imm:
	regs[5] = 0x93721d44, opcode= 0x03
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x25e9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x25ec: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x25ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25f5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x260a: mov_imm:
	regs[5] = 0x785d2047, opcode= 0x03
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2613: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x263d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2640: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2643: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x264c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x264f: mov_imm:
	regs[5] = 0xd61addb2, opcode= 0x03
0x2655: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2658: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x265b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x265e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2667: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2673: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x267c: mov_imm:
	regs[5] = 0x45c0981f, opcode= 0x03
0x2682: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x268e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2697: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x269a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x269d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26a0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x26a6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x26a9: mov_imm:
	regs[5] = 0x370add7e, opcode= 0x03
0x26af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x26b2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x26b5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26cd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x26d9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26e2: mov_imm:
	regs[5] = 0xb167c7ff, opcode= 0x03
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x26f1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x26f4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2700: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2706: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2709: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x270c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2718: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x271b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x271e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2727: mov_imm:
	regs[5] = 0x3df15300, opcode= 0x03
0x272d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2730: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2733: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2736: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2739: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x273c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x273f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2742: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2748: mov_imm:
	regs[5] = 0xfa074286, opcode= 0x03
0x274e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2751: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x275a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x276c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x276f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2772: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x277e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2781: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2784: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2787: mov_imm:
	regs[5] = 0xd6814925, opcode= 0x03
0x278d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2790: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2793: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x279c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x279f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x27ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x27ae: mov_imm:
	regs[5] = 0x169d08f7, opcode= 0x03
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27bd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x27d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x27d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x27d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x27e4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ed: mov_imm:
	regs[5] = 0x3a03a2ef, opcode= 0x03
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2802: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2805: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2808: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2811: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x281a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x281d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2826: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x282f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2832: mov_imm:
	regs[5] = 0x5a3b98dc, opcode= 0x03
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x283b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x283e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2844: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x284a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x284d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2850: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2853: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x285c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2865: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2871: mov_imm:
	regs[5] = 0x630c4935, opcode= 0x03
0x2877: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x287a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2886: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2889: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x288f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2892: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2898: mov_imm:
	regs[5] = 0x2fa35efc, opcode= 0x03
0x289e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x28a1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x28bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x28bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x28d1: mov_imm:
	regs[5] = 0x97b9dffd, opcode= 0x03
0x28d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x28f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28f5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x290a: mov_imm:
	regs[5] = 0x3fa4241d, opcode= 0x03
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2913: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x292b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x292e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2946: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x294f: mov_imm:
	regs[5] = 0x14d8c1df, opcode= 0x03
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2958: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2964: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2967: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x296a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x296d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2979: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x297c: mov_imm:
	regs[5] = 0xdd1bdcd4, opcode= 0x03
0x2982: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x29a9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x29ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29b2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x29b8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x29bb: mov_imm:
	regs[5] = 0x48fcc32, opcode= 0x03
0x29c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x29c7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x29ca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x29cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x29df: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x29e2: mov_imm:
	regs[5] = 0xbe768f83, opcode= 0x03
0x29e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29f1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x29f4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x29fa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a00: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a03: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a27: mov_imm:
	regs[5] = 0xa65c8c33, opcode= 0x03
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2a51: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a54: mov_imm:
	regs[5] = 0xc5906abb, opcode= 0x03
0x2a5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2a5d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a60: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2a66: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a6c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a84: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2a90: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a93: mov_imm:
	regs[5] = 0x70cf9f48, opcode= 0x03
0x2a99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aa2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2aa5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ab1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ab4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ab7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2aba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2abd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ac6: mov_imm:
	regs[5] = 0xb6cfa7d, opcode= 0x03
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2acf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2aed: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2af0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b02: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b0b: mov_imm:
	regs[5] = 0x3a5c1bd6, opcode= 0x03
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2b1a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2b1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b23: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b2c: mov_imm:
	regs[5] = 0xbf7dcc9e, opcode= 0x03
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2b3e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2b54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b59: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b68: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b74: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b77: mov_imm:
	regs[5] = 0x87e9be05, opcode= 0x03
0x2b7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2b80: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b83: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b9b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ba4: mov_imm:
	regs[5] = 0xf696e9c7, opcode= 0x03
0x2baa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2bad: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2bc8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bd4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2bd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2be9: mov_imm:
	regs[5] = 0x3894ef33, opcode= 0x03
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2bfb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2bfe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c0d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2c13: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c16: mov_imm:
	regs[5] = 0x7e687546, opcode= 0x03
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c25: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c28: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c34: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c3a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c3d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c46: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2c4c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c4f: mov_imm:
	regs[5] = 0x9127c1ec, opcode= 0x03
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c58: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c5b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c76: mov_imm:
	regs[5] = 0x40591eb2, opcode= 0x03
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2caf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cb2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2cb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2cb8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2cbb: mov_imm:
	regs[5] = 0xcdd45596, opcode= 0x03
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2cc4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cd9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2cdf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ce8: mov_imm:
	regs[5] = 0x6db8e2d9, opcode= 0x03
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d06: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d27: mov_imm:
	regs[5] = 0x99be03d2, opcode= 0x03
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2d3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2d3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d51: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d5a: mov_imm:
	regs[5] = 0x1700a25c, opcode= 0x03
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d69: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d6c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d8a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d90: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d93: mov_imm:
	regs[5] = 0xa6d01859, opcode= 0x03
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2da2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2da5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2da8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2dab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2dc6: mov_imm:
	regs[5] = 0xe7d75d10, opcode= 0x03
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2df3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2df6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2df9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2dfc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2dff: mov_imm:
	regs[5] = 0x38e00195, opcode= 0x03
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e0e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e11: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e14: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e2c: mov_imm:
	regs[5] = 0x8e14f10a, opcode= 0x03
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e3b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e3e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2e4d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2e62: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e65: mov_imm:
	regs[5] = 0x816b30c9, opcode= 0x03
0x2e6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e74: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e83: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2e89: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e8c: mov_imm:
	regs[5] = 0xa42b43c4, opcode= 0x03
0x2e92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2eb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2eb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ebf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ec2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ec5: mov_imm:
	regs[5] = 0xe68bb759, opcode= 0x03
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ed1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2ed4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2edd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ee0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ee3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ee6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ef2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f04: mov_imm:
	regs[5] = 0xf385c61f, opcode= 0x03
0x2f0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f0d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f10: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f16: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2f1c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f34: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f43: mov_imm:
	regs[5] = 0xb971d49c, opcode= 0x03
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f4f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f52: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f6d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f82: mov_imm:
	regs[5] = 0xd4ee7754, opcode= 0x03
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fa9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2fc7: mov_imm:
	regs[5] = 0x5b2b74a4, opcode= 0x03
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2fee: mov_imm:
	regs[5] = 0x4c1852f3, opcode= 0x03
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3030: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x303c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x303f: mov_imm:
	regs[5] = 0xcdb11d71, opcode= 0x03
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3048: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3054: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x305a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x305d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3063: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x306c: mov_imm:
	regs[5] = 0xbeb12361, opcode= 0x03
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3081: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x308a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3090: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3096: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3099: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x309c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30a8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x30ae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x30b1: mov_imm:
	regs[5] = 0x26554769, opcode= 0x03
0x30b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x30ba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30c6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x30c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30d5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x30e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30e4: mov_imm:
	regs[5] = 0x88fb8140, opcode= 0x03
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x30f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x30f6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x30fc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3108: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x310b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x310e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x311a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3123: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3126: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312f: mov_imm:
	regs[5] = 0x84225144, opcode= 0x03
0x3135: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x313e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3141: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3144: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x314a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x314d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3159: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x315c: mov_imm:
	regs[5] = 0x3f56e7f4, opcode= 0x03
0x3162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3165: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3168: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x316e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x317a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3183: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3192: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3198: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x319b: mov_imm:
	regs[5] = 0xb4c6fc1c, opcode= 0x03
0x31a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x31a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x31a7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x31b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31bf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x31c5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x31c8: mov_imm:
	regs[5] = 0xc2787f03, opcode= 0x03
0x31ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31d7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x31da: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x31ec: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3201: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3204: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3207: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x320a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3213: mov_imm:
	regs[5] = 0xfd702428, opcode= 0x03
0x3219: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x321c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x321f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3228: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3231: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3234: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3237: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3246: mov_imm:
	regs[5] = 0x4b3bf8c0, opcode= 0x03
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3258: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x325e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3261: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x326a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x326d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3270: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3273: mov_imm:
	regs[5] = 0x923a81e0, opcode= 0x03
0x3279: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x327c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x327f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3288: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3297: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x329a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x329d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x32a0: mov_imm:
	regs[5] = 0x5ffe55b0, opcode= 0x03
0x32a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32af: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x32b2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x32b8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x32be: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x32c1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x32c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32d0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x32d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x32d6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x32d9: mov_imm:
	regs[5] = 0x66af9665, opcode= 0x03
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x32e8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x32eb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x32f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x330c: mov_imm:
	regs[5] = 0xc34c43dd, opcode= 0x03
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3315: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3324: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x332a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3333: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x333c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3348: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x334b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x334e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3351: mov_imm:
	regs[5] = 0xfcb2e68d, opcode= 0x03
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x335d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3360: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3363: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3366: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x336a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x336f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x337b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x337e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3390: mov_imm:
	regs[5] = 0x80b45a8d, opcode= 0x03
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ba: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x33c0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x33c3: mov_imm:
	regs[5] = 0xe12a2e73, opcode= 0x03
0x33c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x33cc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33d5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x33d8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x33db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33e7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x33ed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x33f0: mov_imm:
	regs[5] = 0xb9c3cbbd, opcode= 0x03
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x33ff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3402: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3414: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3417: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x341a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x341d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3420: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3426: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3429: mov_imm:
	regs[5] = 0x85718818, opcode= 0x03
0x342f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3432: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3435: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x343e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3447: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x344a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x344d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3453: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3456: mov_imm:
	regs[5] = 0x1dcf2091, opcode= 0x03
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3462: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3465: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x346e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3474: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3480: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3489: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x348c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3498: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x349b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x349e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x34a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a7: mov_imm:
	regs[5] = 0x972c8004, opcode= 0x03
0x34ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x34b0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x34b3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x34b6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x34b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34c5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x34cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d4: mov_imm:
	regs[5] = 0x1363177f, opcode= 0x03
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x34e3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x34f2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x34f8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x34fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x350a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x350d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3510: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3513: mov_imm:
	regs[5] = 0xd82c73af, opcode= 0x03
0x3519: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x351c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x351f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3522: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3525: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3528: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x352b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x352e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3531: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3534: mov_imm:
	regs[5] = 0x2f71cefe, opcode= 0x03
0x353a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x353d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3540: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x354c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3558: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3561: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x356a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x356d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3570: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3579: mov_imm:
	regs[5] = 0xb7cbc9cb, opcode= 0x03
0x357f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3588: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x358b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x358e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3597: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x35a3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x35a6: mov_imm:
	regs[5] = 0x6a75bf39, opcode= 0x03
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x35b5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x35b8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x35be: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x35c4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x35c7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35dc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x35e8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35f1: mov_imm:
	regs[5] = 0xd40c28db, opcode= 0x03
0x35f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x35fa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x35fd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3600: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3609: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x360c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3615: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3618: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x361b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3624: mov_imm:
	regs[5] = 0x3ee0bb96, opcode= 0x03
0x362a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x362d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3630: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3636: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x363c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3645: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x364e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3651: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3654: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3657: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x365a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x365d: mov_imm:
	regs[5] = 0x595c0ae, opcode= 0x03
0x3663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3666: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3669: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x366c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x366f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3675: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3681: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3684: mov_imm:
	regs[5] = 0xafb3a632, opcode= 0x03
0x368a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x368d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3696: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x369c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x36a2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36ba: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x36c9: mov_imm:
	regs[5] = 0x17ec126d, opcode= 0x03
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36de: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x36ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x36f6: mov_imm:
	regs[5] = 0x9b726817, opcode= 0x03
0x36fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x36ff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3702: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3708: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x370e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3711: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3714: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3720: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3726: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3729: mov_imm:
	regs[5] = 0xec061845, opcode= 0x03
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3738: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x373b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x373e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3747: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x374a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x374d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3753: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3756: mov_imm:
	regs[5] = 0x51279a74, opcode= 0x03
0x375c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x375f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3768: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3774: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x377a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x377d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3784: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3789: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x378d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3792: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3798: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x379b: mov_imm:
	regs[5] = 0x94311d83, opcode= 0x03
0x37a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x37aa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37b3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x37b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37bc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x37c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x37c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x37cb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x37ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x37d1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x37d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37da: mov_imm:
	regs[5] = 0xdaf5096d, opcode= 0x03
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x37e9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x37ec: mov_imm:
	regs[30] = 0xecbf70ba, opcode= 0x03
0x37f2: mov_imm:
	regs[31] = 0x7f174654, opcode= 0x03
0x37f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37fe: xor_regs:
	regs[0] ^= regs[30], opcode= 0x07
0x3802: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3807: xor_regs:
	regs[1] ^= regs[31], opcode= 0x07
max register index:31
