Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 23 23:59:42 2023
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: CPU/io/nolabel_line28/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.548        0.000                      0                 3091        0.106        0.000                      0                 3091        9.500        0.000                       0                  1686  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.548        0.000                      0                 2951        0.106        0.000                      0                 2951        9.500        0.000                       0                  1686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.370        0.000                      0                  140       10.790        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.307ns (27.452%)  route 6.097ns (72.548%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.618     5.220    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/Q
                         net (fo=2, routed)           0.647     6.287    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_0[0]
    SLICE_X39Y114        LUT4 (Prop_lut4_I0_O)        0.296     6.583 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.324     6.907    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X40Y114        LUT5 (Prop_lut5_I0_O)        0.124     7.031 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.600     7.631    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.755 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.473     8.228    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X46Y114        LUT5 (Prop_lut5_I0_O)        0.124     8.352 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.303     8.655    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.779 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.319     9.098    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X47Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.320     9.541    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X44Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.665 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.365    10.030    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.154 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.719    10.873    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X42Y123        LUT6 (Prop_lut6_I0_O)        0.124    10.997 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.854    11.851    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X38Y119        LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.740    12.715    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.150    12.865 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150/O
                         net (fo=1, routed)           0.433    13.298    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.326    13.624 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__280/O
                         net (fo=1, routed)           0.000    13.624    CPU/xm_latch_a/genblk1[1].dff_xm_2/E_ALU_o_in[0]
    SLICE_X37Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.492    14.914    CPU/xm_latch_a/genblk1[1].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.034    15.172    CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.631ns  (logic 1.203ns (15.765%)  route 6.428ns (84.235%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.819    20.898    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X41Y123        LUT5 (Prop_lut5_I4_O)        0.124    21.022 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_3__93/O
                         net (fo=2, routed)           0.635    21.657    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg_38
    SLICE_X41Y119        LUT5 (Prop_lut5_I2_O)        0.124    21.781 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__326/O
                         net (fo=11, routed)          1.063    22.844    CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/E_alu_op_b[0]
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.497    24.919    CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/q_reg/C
                         clock pessimism              0.259    25.178    
                         clock uncertainty           -0.035    25.143    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)       -0.093    25.050    CPU/multdiv_a/div/divisor_reg/genblk1[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.050    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.565ns  (logic 1.203ns (15.901%)  route 6.362ns (84.099%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.804    20.883    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124    21.007 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__165/O
                         net (fo=1, routed)           0.645    21.651    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__165_n_0
    SLICE_X43Y124        LUT4 (Prop_lut4_I0_O)        0.124    21.775 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__310/O
                         net (fo=6, routed)           1.003    22.779    CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/q_reg_2
    SLICE_X46Y114        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.492    24.914    CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y114        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/q_reg/C
                         clock pessimism              0.259    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X46Y114        FDSE (Setup_fdse_C_D)       -0.045    25.093    CPU/multdiv_a/div/divisor_reg/genblk1[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.093    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.526ns  (logic 1.203ns (15.985%)  route 6.323ns (84.015%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 24.912 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.792    20.871    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    20.995 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__158/O
                         net (fo=1, routed)           0.782    21.777    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__158_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I0_O)        0.124    21.901 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__303/O
                         net (fo=3, routed)           0.838    22.739    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_reg_4
    SLICE_X48Y116        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.490    24.912    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y116        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_reg/C
                         clock pessimism              0.259    25.171    
                         clock uncertainty           -0.035    25.136    
    SLICE_X48Y116        FDSE (Setup_fdse_C_D)       -0.062    25.074    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.074    
                         arrival time                         -22.739    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.516ns  (logic 1.203ns (16.006%)  route 6.313ns (83.994%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.792    20.871    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    20.995 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__158/O
                         net (fo=1, routed)           0.782    21.777    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__158_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I0_O)        0.124    21.901 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__303/O
                         net (fo=3, routed)           0.828    22.729    CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/q_reg_2
    SLICE_X48Y121        FDSE                                         r  CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.485    24.907    CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y121        FDSE                                         r  CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/q_reg/C
                         clock pessimism              0.259    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X48Y121        FDSE (Setup_fdse_C_D)       -0.061    25.070    CPU/multdiv_a/mult/multiplier_reg/genblk1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.857ns (25.458%)  route 5.437ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.618     5.220    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/Q
                         net (fo=2, routed)           0.647     6.287    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_0[0]
    SLICE_X39Y114        LUT4 (Prop_lut4_I0_O)        0.296     6.583 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.324     6.907    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X40Y114        LUT5 (Prop_lut5_I0_O)        0.124     7.031 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.600     7.631    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.755 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.473     8.228    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X46Y114        LUT5 (Prop_lut5_I0_O)        0.124     8.352 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.303     8.655    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.779 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.319     9.098    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X47Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.320     9.541    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X44Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.665 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.365    10.030    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.154 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.719    10.873    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X42Y123        LUT6 (Prop_lut6_I0_O)        0.124    10.997 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.986    11.982    CPU/dx_latch_a/genblk1[22].dff_dx_1/E_exception
    SLICE_X37Y125        LUT2 (Prop_lut2_I1_O)        0.150    12.132 r  CPU/dx_latch_a/genblk1[22].dff_dx_1/q_i_1__290/O
                         net (fo=1, routed)           0.382    12.515    CPU/xm_latch_a/genblk1[22].dff_xm_1/E_insn_out[0]
    SLICE_X37Y125        FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.486    14.908    CPU/xm_latch_a/genblk1[22].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y125        FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X37Y125        FDCE (Setup_fdce_C_D)       -0.261    14.871    CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.469ns  (logic 1.203ns (16.106%)  route 6.266ns (83.894%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.924    21.003    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.127 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__182/O
                         net (fo=1, routed)           0.651    21.778    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__182_n_0
    SLICE_X49Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.902 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__327/O
                         net (fo=3, routed)           0.780    22.683    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg_5
    SLICE_X49Y115        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.491    24.913    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y115        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/C
                         clock pessimism              0.259    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X49Y115        FDSE (Setup_fdse_C_D)       -0.081    25.056    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.056    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[2].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.955ns (25.838%)  route 5.611ns (74.162%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.618     5.220    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/Q
                         net (fo=2, routed)           0.647     6.287    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_0[0]
    SLICE_X39Y114        LUT4 (Prop_lut4_I0_O)        0.296     6.583 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.324     6.907    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X40Y114        LUT5 (Prop_lut5_I0_O)        0.124     7.031 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.600     7.631    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.755 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.473     8.228    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X46Y114        LUT5 (Prop_lut5_I0_O)        0.124     8.352 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.303     8.655    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.779 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.319     9.098    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X47Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.320     9.541    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X44Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.665 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.365    10.030    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.154 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.719    10.873    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X42Y123        LUT6 (Prop_lut6_I0_O)        0.124    10.997 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.854    11.851    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X38Y119        LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.688    12.663    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.124    12.787 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__281/O
                         net (fo=1, routed)           0.000    12.787    CPU/xm_latch_a/genblk1[2].dff_xm_2/E_ALU_o_in[0]
    SLICE_X37Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[2].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.492    14.914    CPU/xm_latch_a/genblk1[2].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[2].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.034    15.172    CPU/xm_latch_a/genblk1[2].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.955ns (25.926%)  route 5.586ns (74.074%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.618     5.220    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg/Q
                         net (fo=2, routed)           0.647     6.287    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_0[0]
    SLICE_X39Y114        LUT4 (Prop_lut4_I0_O)        0.296     6.583 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.324     6.907    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X40Y114        LUT5 (Prop_lut5_I0_O)        0.124     7.031 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.600     7.631    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.755 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.473     8.228    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X46Y114        LUT5 (Prop_lut5_I0_O)        0.124     8.352 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.303     8.655    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.779 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.319     9.098    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X47Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.320     9.541    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X44Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.665 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.365    10.030    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.154 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.719    10.873    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X42Y123        LUT6 (Prop_lut6_I0_O)        0.124    10.997 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.854    11.851    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X38Y119        LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.662    12.637    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X36Y119        LUT6 (Prop_lut6_I5_O)        0.124    12.761 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__285/O
                         net (fo=1, routed)           0.000    12.761    CPU/xm_latch_a/genblk1[6].dff_xm_2/E_ALU_o_in[0]
    SLICE_X36Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.492    14.914    CPU/xm_latch_a/genblk1[6].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y119        FDCE                                         r  CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Setup_fdce_C_D)        0.034    15.172    CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.449ns  (logic 1.203ns (16.149%)  route 6.246ns (83.851%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.611    15.213    CPU/dx_latch_a/genblk1[29].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.459    15.672 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg/Q
                         net (fo=26, routed)          1.446    17.119    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_0
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_13__18/O
                         net (fo=6, routed)           0.675    17.918    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_3
    SLICE_X36Y125        LUT4 (Prop_lut4_I0_O)        0.124    18.042 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_15__8/O
                         net (fo=3, routed)           1.062    19.104    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_reg_14[2]
    SLICE_X36Y125        LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0/O
                         net (fo=14, routed)          0.727    19.955    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_22__0_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    20.079 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          0.905    20.984    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X47Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__184/O
                         net (fo=1, routed)           0.583    21.691    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__184_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I0_O)        0.124    21.815 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__329/O
                         net (fo=3, routed)           0.847    22.663    CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/q_reg_2
    SLICE_X49Y115        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.491    24.913    CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y115        FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/q_reg/C
                         clock pessimism              0.259    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X49Y115        FDSE (Setup_fdse_C_D)       -0.058    25.079    CPU/multdiv_a/div/divisor_reg/genblk1[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.079    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                  2.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU/io/nolabel_line28/clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/nolabel_line28/clk_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.566     1.485    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/nolabel_line28/clk_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/nolabel_line28/clk_count[28]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/nolabel_line28/clk_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/nolabel_line28/clk_count0_carry__5_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  CPU/io/nolabel_line28/clk_count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.960    CPU/io/nolabel_line28/clk_count0_carry__6_n_7
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.830     1.995    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/nolabel_line28/clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPU/io/nolabel_line28/clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/nolabel_line28/clk_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.566     1.485    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/nolabel_line28/clk_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/nolabel_line28/clk_count[28]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/nolabel_line28/clk_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/nolabel_line28/clk_count0_carry__5_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  CPU/io/nolabel_line28/clk_count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.971    CPU/io/nolabel_line28/clk_count0_carry__6_n_5
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.830     1.995    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/nolabel_line28/clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[11].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[11].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 11.987 - 10.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.553    11.472    CPU/pw_latch_a/genblk1[11].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y118        FDCE                                         r  CPU/pw_latch_a/genblk1[11].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.146    11.618 r  CPU/pw_latch_a/genblk1[11].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.056    11.674    CPU/mw_latch_a/genblk1[11].dff_mw_4/q_reg_0
    SLICE_X47Y118        FDCE                                         r  CPU/mw_latch_a/genblk1[11].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.822    11.987    CPU/mw_latch_a/genblk1[11].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y118        FDCE                                         r  CPU/mw_latch_a/genblk1[11].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.472    
    SLICE_X47Y118        FDCE (Hold_fdce_C_D)         0.082    11.554    CPU/mw_latch_a/genblk1[11].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.554    
                         arrival time                          11.674    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[14].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[14].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.086%)  route 0.065ns (30.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 11.987 - 10.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.553    11.472    CPU/pw_latch_a/genblk1[14].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y118        FDCE                                         r  CPU/pw_latch_a/genblk1[14].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.146    11.618 r  CPU/pw_latch_a/genblk1[14].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.065    11.684    CPU/mw_latch_a/genblk1[14].dff_mw_4/q_reg_0
    SLICE_X48Y118        FDCE                                         r  CPU/mw_latch_a/genblk1[14].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.822    11.987    CPU/mw_latch_a/genblk1[14].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y118        FDCE                                         r  CPU/mw_latch_a/genblk1[14].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.472    
    SLICE_X48Y118        FDCE (Hold_fdce_C_D)         0.082    11.554    CPU/mw_latch_a/genblk1[14].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.554    
                         arrival time                          11.684    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/xm_latch_a/genblk1[13].dff_xm_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[13].dff_mw_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 11.987 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.552    11.471    CPU/xm_latch_a/genblk1[13].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y121        FDCE                                         r  CPU/xm_latch_a/genblk1[13].dff_xm_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.146    11.617 r  CPU/xm_latch_a/genblk1[13].dff_xm_2/q_reg/Q
                         net (fo=4, routed)           0.068    11.685    CPU/mw_latch_a/genblk1[13].dff_mw_2/q_reg_0
    SLICE_X41Y121        FDCE                                         r  CPU/mw_latch_a/genblk1[13].dff_mw_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.822    11.987    CPU/mw_latch_a/genblk1[13].dff_mw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y121        FDCE                                         r  CPU/mw_latch_a/genblk1[13].dff_mw_2/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515    11.471    
    SLICE_X41Y121        FDCE (Hold_fdce_C_D)         0.082    11.553    CPU/mw_latch_a/genblk1[13].dff_mw_2/q_reg
  -------------------------------------------------------------------
                         required time                        -11.553    
                         arrival time                          11.685    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU/io/nolabel_line28/clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/nolabel_line28/clk_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.566     1.485    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/nolabel_line28/clk_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/nolabel_line28/clk_count[28]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/nolabel_line28/clk_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/nolabel_line28/clk_count0_carry__5_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  CPU/io/nolabel_line28/clk_count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.996    CPU/io/nolabel_line28/clk_count0_carry__6_n_6
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.830     1.995    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/nolabel_line28/clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU/io/nolabel_line28/clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/nolabel_line28/clk_count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.566     1.485    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/nolabel_line28/clk_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/nolabel_line28/clk_count[28]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/nolabel_line28/clk_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/nolabel_line28/clk_count0_carry__5_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  CPU/io/nolabel_line28/clk_count0_carry__6/O[3]
                         net (fo=1, routed)           0.000     1.996    CPU/io/nolabel_line28/clk_count0_carry__6_n_4
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.830     1.995    CPU/io/nolabel_line28/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/nolabel_line28/clk_count_reg[32]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/nolabel_line28/clk_count_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.596%)  route 0.111ns (37.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.550     1.469    CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y121        FDSE                                         r  CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDSE (Prop_fdse_C_Q)         0.141     1.610 r  CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/q_reg/Q
                         net (fo=1, routed)           0.111     1.722    CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/q_reg_n_0
    SLICE_X50Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.767 r  CPU/multdiv_a/mult/multiplier_reg/genblk1[23].dff/q_i_1__128/O
                         net (fo=1, routed)           0.000     1.767    CPU/multdiv_a/mult/result/genblk1[24].dff/q_reg_1[0]
    SLICE_X50Y121        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.817     1.982    CPU/multdiv_a/mult/result/genblk1[24].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y121        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[24].dff/q_reg/C
                         clock pessimism             -0.479     1.502    
    SLICE_X50Y121        FDCE (Hold_fdce_C_D)         0.121     1.623    CPU/multdiv_a/mult/result/genblk1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/mult/multiplicand_reg/genblk1[6].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[38].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560     1.479    CPU/multdiv_a/mult/multiplicand_reg/genblk1[6].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y115        FDRE                                         r  CPU/multdiv_a/mult/multiplicand_reg/genblk1[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  CPU/multdiv_a/mult/multiplicand_reg/genblk1[6].dff/q_reg/Q
                         net (fo=3, routed)           0.071     1.691    CPU/multdiv_a/mult/result/genblk1[0].dff/multiplicand[4]
    SLICE_X36Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.736 r  CPU/multdiv_a/mult/result/genblk1[0].dff/q_i_1__115/O
                         net (fo=1, routed)           0.000     1.736    CPU/multdiv_a/mult/result/genblk1[38].dff/q_reg_2[0]
    SLICE_X36Y115        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[38].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.829     1.994    CPU/multdiv_a/mult/result/genblk1[38].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[38].dff/q_reg/C
                         clock pessimism             -0.501     1.492    
    SLICE_X36Y115        FDCE (Hold_fdce_C_D)         0.091     1.583    CPU/multdiv_a/mult/result/genblk1[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[8].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[8].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.223ns  (logic 0.167ns (74.922%)  route 0.056ns (25.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 11.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.554    11.473    CPU/pw_latch_a/genblk1[8].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y117        FDCE                                         r  CPU/pw_latch_a/genblk1[8].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.167    11.640 r  CPU/pw_latch_a/genblk1[8].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.056    11.696    CPU/mw_latch_a/genblk1[8].dff_mw_4/q_reg_0
    SLICE_X46Y117        FDCE                                         r  CPU/mw_latch_a/genblk1[8].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.822    11.988    CPU/mw_latch_a/genblk1[8].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y117        FDCE                                         r  CPU/mw_latch_a/genblk1[8].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.473    
    SLICE_X46Y117        FDCE (Hold_fdce_C_D)         0.064    11.537    CPU/mw_latch_a/genblk1[8].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.537    
                         arrival time                          11.696    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y113   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y129   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y130   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y117   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y130   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y113   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y113   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y129   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y129   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y130   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y130   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y117   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y117   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y130   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y130   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y113   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y113   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y129   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y129   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y130   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y130   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y117   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y117   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y130   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y130   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.860ns  (logic 0.766ns (15.762%)  route 4.094ns (84.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 24.900 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.118    18.314 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          1.762    20.076    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/MD_div
    SLICE_X52Y118        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.478    24.900    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y118        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/C
                         clock pessimism              0.188    25.088    
                         clock uncertainty           -0.035    25.053    
    SLICE_X52Y118        FDCE (Recov_fdce_C_CLR)     -0.607    24.446    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.446    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[35].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.923ns  (logic 0.766ns (15.561%)  route 4.157ns (84.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.118    18.314 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          1.825    20.139    CPU/multdiv_a/div/aq_reg/genblk1[35].dff/MD_div
    SLICE_X40Y113        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[35].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.497    24.919    CPU/multdiv_a/div/aq_reg/genblk1[35].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y113        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[35].dff/q_reg/C
                         clock pessimism              0.259    25.178    
                         clock uncertainty           -0.035    25.143    
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)     -0.607    24.536    CPU/multdiv_a/div/aq_reg/genblk1[35].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                         -20.139    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.923ns  (logic 0.766ns (15.561%)  route 4.157ns (84.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.118    18.314 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          1.825    20.139    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/MD_div
    SLICE_X40Y113        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.497    24.919    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y113        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/C
                         clock pessimism              0.259    25.178    
                         clock uncertainty           -0.035    25.143    
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)     -0.607    24.536    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                         -20.139    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[18].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.092ns  (logic 0.772ns (15.160%)  route 4.320ns (84.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.124    18.320 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          1.989    20.309    CPU/multdiv_a/mult/result/genblk1[18].dff/MD_mult
    SLICE_X48Y120        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.486    24.908    CPU/multdiv_a/mult/result/genblk1[18].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[18].dff/q_reg/C
                         clock pessimism              0.259    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.727    CPU/multdiv_a/mult/result/genblk1[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.092ns  (logic 0.772ns (15.160%)  route 4.320ns (84.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.124    18.320 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          1.989    20.309    CPU/multdiv_a/mult/result/genblk1[19].dff/MD_mult
    SLICE_X48Y120        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.486    24.908    CPU/multdiv_a/mult/result/genblk1[19].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/C
                         clock pessimism              0.259    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.727    CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[20].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.092ns  (logic 0.772ns (15.160%)  route 4.320ns (84.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.124    18.320 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          1.989    20.309    CPU/multdiv_a/mult/result/genblk1[20].dff/MD_mult
    SLICE_X48Y120        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.486    24.908    CPU/multdiv_a/mult/result/genblk1[20].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[20].dff/q_reg/C
                         clock pessimism              0.259    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.727    CPU/multdiv_a/mult/result/genblk1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.092ns  (logic 0.772ns (15.160%)  route 4.320ns (84.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.124    18.320 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          1.989    20.309    CPU/multdiv_a/mult/result/genblk1[25].dff/MD_mult
    SLICE_X48Y120        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.486    24.908    CPU/multdiv_a/mult/result/genblk1[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[25].dff/q_reg/C
                         clock pessimism              0.259    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.727    CPU/multdiv_a/mult/result/genblk1[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.847ns  (logic 0.766ns (15.803%)  route 4.081ns (84.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.118    18.314 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          1.750    20.064    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/MD_div
    SLICE_X51Y118        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.485    24.907    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/C
                         clock pessimism              0.259    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.607    24.524    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.524    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.847ns  (logic 0.766ns (15.803%)  route 4.081ns (84.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.118    18.314 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          1.750    20.064    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/MD_div
    SLICE_X51Y118        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.485    24.907    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/C
                         clock pessimism              0.259    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.607    24.524    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.524    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.049ns  (logic 0.772ns (15.290%)  route 4.277ns (84.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.614    15.216    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y118        FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.524    15.740 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.180    16.920    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.151    18.196    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.124    18.320 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          1.946    20.266    CPU/multdiv_a/mult/result/genblk1[39].dff/MD_mult
    SLICE_X36Y113        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        1.498    24.920    CPU/multdiv_a/mult/result/genblk1[39].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y113        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/C
                         clock pessimism              0.259    25.179    
                         clock uncertainty           -0.035    25.144    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.405    24.739    CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -20.266    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.790ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.791ns  (logic 0.191ns (24.157%)  route 0.600ns (75.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.206    12.270    CPU/multdiv_a/mult/result/genblk1[2].dff/MD_mult
    SLICE_X38Y117        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y117        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/C
                         clock pessimism             -0.479     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X38Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.480    CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                          12.270    
  -------------------------------------------------------------------
                         slack                                 10.790    

Slack (MET) :             10.790ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.791ns  (logic 0.191ns (24.157%)  route 0.600ns (75.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.206    12.270    CPU/multdiv_a/mult/result/genblk1[3].dff/MD_mult
    SLICE_X38Y117        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y117        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/C
                         clock pessimism             -0.479     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X38Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.480    CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                          12.270    
  -------------------------------------------------------------------
                         slack                                 10.790    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.191ns (22.294%)  route 0.666ns (77.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.272    12.336    CPU/multdiv_a/mult/result/genblk1[5].dff/MD_mult
    SLICE_X43Y116        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.825     1.990    CPU/multdiv_a/mult/result/genblk1[5].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/C
                         clock pessimism             -0.479     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X43Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.191ns (22.294%)  route 0.666ns (77.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.272    12.336    CPU/multdiv_a/mult/result/genblk1[6].dff/MD_mult
    SLICE_X43Y116        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.825     1.990    CPU/multdiv_a/mult/result/genblk1[6].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/C
                         clock pessimism             -0.479     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X43Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.191ns (22.294%)  route 0.666ns (77.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.272    12.336    CPU/multdiv_a/mult/result/genblk1[7].dff/MD_mult
    SLICE_X43Y116        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.825     1.990    CPU/multdiv_a/mult/result/genblk1[7].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/C
                         clock pessimism             -0.479     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X43Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.882ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.191ns (22.294%)  route 0.666ns (77.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.272    12.336    CPU/multdiv_a/mult/result/genblk1[8].dff/MD_mult
    SLICE_X43Y116        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.825     1.990    CPU/multdiv_a/mult/result/genblk1[8].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/C
                         clock pessimism             -0.479     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X43Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                 10.882    

Slack (MET) :             10.885ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[41].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.827ns  (logic 0.190ns (22.977%)  route 0.637ns (77.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.044    12.063 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          0.244    12.306    CPU/multdiv_a/div/aq_reg/genblk1[41].dff/MD_div
    SLICE_X42Y111        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[41].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.830     1.995    CPU/multdiv_a/div/aq_reg/genblk1[41].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y111        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[41].dff/q_reg/C
                         clock pessimism             -0.479     1.515    
                         clock uncertainty            0.035     1.551    
    SLICE_X42Y111        FDCE (Remov_fdce_C_CLR)     -0.129     1.422    CPU/multdiv_a/div/aq_reg/genblk1[41].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                          12.306    
  -------------------------------------------------------------------
                         slack                                 10.885    

Slack (MET) :             10.888ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[27].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.822ns  (logic 0.190ns (23.122%)  route 0.632ns (76.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.044    12.063 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          0.239    12.301    CPU/multdiv_a/div/aq_reg/genblk1[27].dff/MD_div
    SLICE_X50Y117        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.821     1.986    CPU/multdiv_a/div/aq_reg/genblk1[27].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y117        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[27].dff/q_reg/C
                         clock pessimism             -0.479     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.129     1.413    CPU/multdiv_a/div/aq_reg/genblk1[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                          12.301    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.888ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.822ns  (logic 0.190ns (23.122%)  route 0.632ns (76.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.044    12.063 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          0.239    12.301    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/MD_div
    SLICE_X50Y117        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.821     1.986    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y117        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/C
                         clock pessimism             -0.479     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.129     1.413    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                          12.301    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.889ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.893ns  (logic 0.191ns (21.400%)  route 0.702ns (78.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.393    12.019    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.045    12.064 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.308    12.372    CPU/multdiv_a/mult/result/genblk1[55].dff/MD_mult
    SLICE_X34Y115        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1685, routed)        0.829     1.994    CPU/multdiv_a/mult/result/genblk1[55].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y115        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/C
                         clock pessimism             -0.479     1.514    
                         clock uncertainty            0.035     1.550    
    SLICE_X34Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.483    CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                          12.372    
  -------------------------------------------------------------------
                         slack                                 10.889    





