/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A1 */
.set A1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set A1__0__MASK, 0x08
.set A1__0__PC, CYREG_PRT2_PC3
.set A1__0__PORT, 2
.set A1__0__SHIFT, 3
.set A1__AG, CYREG_PRT2_AG
.set A1__AMUX, CYREG_PRT2_AMUX
.set A1__BIE, CYREG_PRT2_BIE
.set A1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A1__BYP, CYREG_PRT2_BYP
.set A1__CTL, CYREG_PRT2_CTL
.set A1__DM0, CYREG_PRT2_DM0
.set A1__DM1, CYREG_PRT2_DM1
.set A1__DM2, CYREG_PRT2_DM2
.set A1__DR, CYREG_PRT2_DR
.set A1__INP_DIS, CYREG_PRT2_INP_DIS
.set A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A1__LCD_EN, CYREG_PRT2_LCD_EN
.set A1__MASK, 0x08
.set A1__PORT, 2
.set A1__PRT, CYREG_PRT2_PRT
.set A1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A1__PS, CYREG_PRT2_PS
.set A1__SHIFT, 3
.set A1__SLW, CYREG_PRT2_SLW

/* A2 */
.set A2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set A2__0__MASK, 0x10
.set A2__0__PC, CYREG_PRT2_PC4
.set A2__0__PORT, 2
.set A2__0__SHIFT, 4
.set A2__AG, CYREG_PRT2_AG
.set A2__AMUX, CYREG_PRT2_AMUX
.set A2__BIE, CYREG_PRT2_BIE
.set A2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A2__BYP, CYREG_PRT2_BYP
.set A2__CTL, CYREG_PRT2_CTL
.set A2__DM0, CYREG_PRT2_DM0
.set A2__DM1, CYREG_PRT2_DM1
.set A2__DM2, CYREG_PRT2_DM2
.set A2__DR, CYREG_PRT2_DR
.set A2__INP_DIS, CYREG_PRT2_INP_DIS
.set A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A2__LCD_EN, CYREG_PRT2_LCD_EN
.set A2__MASK, 0x10
.set A2__PORT, 2
.set A2__PRT, CYREG_PRT2_PRT
.set A2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A2__PS, CYREG_PRT2_PS
.set A2__SHIFT, 4
.set A2__SLW, CYREG_PRT2_SLW

/* B1 */
.set B1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set B1__0__MASK, 0x20
.set B1__0__PC, CYREG_PRT2_PC5
.set B1__0__PORT, 2
.set B1__0__SHIFT, 5
.set B1__AG, CYREG_PRT2_AG
.set B1__AMUX, CYREG_PRT2_AMUX
.set B1__BIE, CYREG_PRT2_BIE
.set B1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B1__BYP, CYREG_PRT2_BYP
.set B1__CTL, CYREG_PRT2_CTL
.set B1__DM0, CYREG_PRT2_DM0
.set B1__DM1, CYREG_PRT2_DM1
.set B1__DM2, CYREG_PRT2_DM2
.set B1__DR, CYREG_PRT2_DR
.set B1__INP_DIS, CYREG_PRT2_INP_DIS
.set B1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B1__LCD_EN, CYREG_PRT2_LCD_EN
.set B1__MASK, 0x20
.set B1__PORT, 2
.set B1__PRT, CYREG_PRT2_PRT
.set B1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B1__PS, CYREG_PRT2_PS
.set B1__SHIFT, 5
.set B1__SLW, CYREG_PRT2_SLW

/* B2 */
.set B2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set B2__0__MASK, 0x40
.set B2__0__PC, CYREG_PRT2_PC6
.set B2__0__PORT, 2
.set B2__0__SHIFT, 6
.set B2__AG, CYREG_PRT2_AG
.set B2__AMUX, CYREG_PRT2_AMUX
.set B2__BIE, CYREG_PRT2_BIE
.set B2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B2__BYP, CYREG_PRT2_BYP
.set B2__CTL, CYREG_PRT2_CTL
.set B2__DM0, CYREG_PRT2_DM0
.set B2__DM1, CYREG_PRT2_DM1
.set B2__DM2, CYREG_PRT2_DM2
.set B2__DR, CYREG_PRT2_DR
.set B2__INP_DIS, CYREG_PRT2_INP_DIS
.set B2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B2__LCD_EN, CYREG_PRT2_LCD_EN
.set B2__MASK, 0x40
.set B2__PORT, 2
.set B2__PRT, CYREG_PRT2_PRT
.set B2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B2__PS, CYREG_PRT2_PS
.set B2__SHIFT, 6
.set B2__SLW, CYREG_PRT2_SLW

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set SS_1__0__MASK, 0x10
.set SS_1__0__PC, CYREG_IO_PC_PRT15_PC4
.set SS_1__0__PORT, 15
.set SS_1__0__SHIFT, 4
.set SS_1__AG, CYREG_PRT15_AG
.set SS_1__AMUX, CYREG_PRT15_AMUX
.set SS_1__BIE, CYREG_PRT15_BIE
.set SS_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS_1__BYP, CYREG_PRT15_BYP
.set SS_1__CTL, CYREG_PRT15_CTL
.set SS_1__DM0, CYREG_PRT15_DM0
.set SS_1__DM1, CYREG_PRT15_DM1
.set SS_1__DM2, CYREG_PRT15_DM2
.set SS_1__DR, CYREG_PRT15_DR
.set SS_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SS_1__MASK, 0x10
.set SS_1__PORT, 15
.set SS_1__PRT, CYREG_PRT15_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS_1__PS, CYREG_PRT15_PS
.set SS_1__SHIFT, 4
.set SS_1__SLW, CYREG_PRT15_SLW

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT1_PC6
.set MISO_1__0__PORT, 1
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT1_AG
.set MISO_1__AMUX, CYREG_PRT1_AMUX
.set MISO_1__BIE, CYREG_PRT1_BIE
.set MISO_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_1__BYP, CYREG_PRT1_BYP
.set MISO_1__CTL, CYREG_PRT1_CTL
.set MISO_1__DM0, CYREG_PRT1_DM0
.set MISO_1__DM1, CYREG_PRT1_DM1
.set MISO_1__DM2, CYREG_PRT1_DM2
.set MISO_1__DR, CYREG_PRT1_DR
.set MISO_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 1
.set MISO_1__PRT, CYREG_PRT1_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_1__PS, CYREG_PRT1_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT1_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MOSI_1__0__MASK, 0x80
.set MOSI_1__0__PC, CYREG_PRT1_PC7
.set MOSI_1__0__PORT, 1
.set MOSI_1__0__SHIFT, 7
.set MOSI_1__AG, CYREG_PRT1_AG
.set MOSI_1__AMUX, CYREG_PRT1_AMUX
.set MOSI_1__BIE, CYREG_PRT1_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT1_BYP
.set MOSI_1__CTL, CYREG_PRT1_CTL
.set MOSI_1__DM0, CYREG_PRT1_DM0
.set MOSI_1__DM1, CYREG_PRT1_DM1
.set MOSI_1__DM2, CYREG_PRT1_DM2
.set MOSI_1__DR, CYREG_PRT1_DR
.set MOSI_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MOSI_1__MASK, 0x80
.set MOSI_1__PORT, 1
.set MOSI_1__PRT, CYREG_PRT1_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT1_PS
.set MOSI_1__SHIFT, 7
.set MOSI_1__SLW, CYREG_PRT1_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set SCLK_1__0__MASK, 0x20
.set SCLK_1__0__PC, CYREG_IO_PC_PRT15_PC5
.set SCLK_1__0__PORT, 15
.set SCLK_1__0__SHIFT, 5
.set SCLK_1__AG, CYREG_PRT15_AG
.set SCLK_1__AMUX, CYREG_PRT15_AMUX
.set SCLK_1__BIE, CYREG_PRT15_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT15_BYP
.set SCLK_1__CTL, CYREG_PRT15_CTL
.set SCLK_1__DM0, CYREG_PRT15_DM0
.set SCLK_1__DM1, CYREG_PRT15_DM1
.set SCLK_1__DM2, CYREG_PRT15_DM2
.set SCLK_1__DR, CYREG_PRT15_DR
.set SCLK_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SCLK_1__MASK, 0x20
.set SCLK_1__PORT, 15
.set SCLK_1__PRT, CYREG_PRT15_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT15_PS
.set SCLK_1__SHIFT, 5
.set SCLK_1__SLW, CYREG_PRT15_SLW

/* SPIS_2 */
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPIS_2_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIS_2_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SPIS_2_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPIS_2_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set SPIS_2_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPIS_2_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIS_2_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIS_2_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIS_2_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_2_BSPIS_RxStsReg__3__POS, 3
.set SPIS_2_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_2_BSPIS_RxStsReg__4__POS, 4
.set SPIS_2_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_2_BSPIS_RxStsReg__5__POS, 5
.set SPIS_2_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_2_BSPIS_RxStsReg__6__POS, 6
.set SPIS_2_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_2_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIS_2_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIS_2_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIS_2_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIS_2_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB09_A0
.set SPIS_2_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB09_A1
.set SPIS_2_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIS_2_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB09_D0
.set SPIS_2_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB09_D1
.set SPIS_2_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIS_2_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIS_2_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB09_F0
.set SPIS_2_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB09_F1
.set SPIS_2_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_2_BSPIS_TxStsReg__0__POS, 0
.set SPIS_2_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_2_BSPIS_TxStsReg__1__POS, 1
.set SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIS_2_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_2_BSPIS_TxStsReg__2__POS, 2
.set SPIS_2_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_2_BSPIS_TxStsReg__6__POS, 6
.set SPIS_2_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_2_BSPIS_TxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIS_2_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_2_BSPIS_TxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIS_2_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIS_2_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIS_2_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIS_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_2_IntClock__INDEX, 0x00
.set SPIS_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_2_IntClock__PM_ACT_MSK, 0x01
.set SPIS_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_2_IntClock__PM_STBY_MSK, 0x01

/* ledRed */
.set ledRed__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set ledRed__0__MASK, 0x10
.set ledRed__0__PC, CYREG_PRT3_PC4
.set ledRed__0__PORT, 3
.set ledRed__0__SHIFT, 4
.set ledRed__AG, CYREG_PRT3_AG
.set ledRed__AMUX, CYREG_PRT3_AMUX
.set ledRed__BIE, CYREG_PRT3_BIE
.set ledRed__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ledRed__BYP, CYREG_PRT3_BYP
.set ledRed__CTL, CYREG_PRT3_CTL
.set ledRed__DM0, CYREG_PRT3_DM0
.set ledRed__DM1, CYREG_PRT3_DM1
.set ledRed__DM2, CYREG_PRT3_DM2
.set ledRed__DR, CYREG_PRT3_DR
.set ledRed__INP_DIS, CYREG_PRT3_INP_DIS
.set ledRed__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ledRed__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ledRed__LCD_EN, CYREG_PRT3_LCD_EN
.set ledRed__MASK, 0x10
.set ledRed__PORT, 3
.set ledRed__PRT, CYREG_PRT3_PRT
.set ledRed__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ledRed__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ledRed__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ledRed__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ledRed__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ledRed__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ledRed__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ledRed__PS, CYREG_PRT3_PS
.set ledRed__SHIFT, 4
.set ledRed__SLW, CYREG_PRT3_SLW

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB11_A0
.set Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB11_A1
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB11_D0
.set Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB11_D1
.set Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB11_F0
.set Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB11_F1
.set Timer_1_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* clock_1 */
.set clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set clock_1__CFG2_SRC_SEL_MASK, 0x07
.set clock_1__INDEX, 0x01
.set clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock_1__PM_ACT_MSK, 0x02
.set clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock_1__PM_STBY_MSK, 0x02

/* ledGreen */
.set ledGreen__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set ledGreen__0__MASK, 0x08
.set ledGreen__0__PC, CYREG_PRT3_PC3
.set ledGreen__0__PORT, 3
.set ledGreen__0__SHIFT, 3
.set ledGreen__AG, CYREG_PRT3_AG
.set ledGreen__AMUX, CYREG_PRT3_AMUX
.set ledGreen__BIE, CYREG_PRT3_BIE
.set ledGreen__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ledGreen__BYP, CYREG_PRT3_BYP
.set ledGreen__CTL, CYREG_PRT3_CTL
.set ledGreen__DM0, CYREG_PRT3_DM0
.set ledGreen__DM1, CYREG_PRT3_DM1
.set ledGreen__DM2, CYREG_PRT3_DM2
.set ledGreen__DR, CYREG_PRT3_DR
.set ledGreen__INP_DIS, CYREG_PRT3_INP_DIS
.set ledGreen__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ledGreen__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ledGreen__LCD_EN, CYREG_PRT3_LCD_EN
.set ledGreen__MASK, 0x08
.set ledGreen__PORT, 3
.set ledGreen__PRT, CYREG_PRT3_PRT
.set ledGreen__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ledGreen__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ledGreen__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ledGreen__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ledGreen__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ledGreen__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ledGreen__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ledGreen__PS, CYREG_PRT3_PS
.set ledGreen__SHIFT, 3
.set ledGreen__SLW, CYREG_PRT3_SLW

/* ADC_SAR_1 */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_1_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_ExtVref__0__MASK, 0x04
.set ADC_SAR_1_ExtVref__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_ExtVref__0__PORT, 0
.set ADC_SAR_1_ExtVref__0__SHIFT, 2
.set ADC_SAR_1_ExtVref__AG, CYREG_PRT0_AG
.set ADC_SAR_1_ExtVref__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_ExtVref__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_ExtVref__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_ExtVref__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_ExtVref__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_ExtVref__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_ExtVref__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_ExtVref__DR, CYREG_PRT0_DR
.set ADC_SAR_1_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_ExtVref__MASK, 0x04
.set ADC_SAR_1_ExtVref__PORT, 0
.set ADC_SAR_1_ExtVref__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_ExtVref__PS, CYREG_PRT0_PS
.set ADC_SAR_1_ExtVref__SHIFT, 2
.set ADC_SAR_1_ExtVref__SLW, CYREG_PRT0_SLW
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* Pin_ADC_in */
.set Pin_ADC_in__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_ADC_in__0__MASK, 0x01
.set Pin_ADC_in__0__PC, CYREG_PRT0_PC0
.set Pin_ADC_in__0__PORT, 0
.set Pin_ADC_in__0__SHIFT, 0
.set Pin_ADC_in__AG, CYREG_PRT0_AG
.set Pin_ADC_in__AMUX, CYREG_PRT0_AMUX
.set Pin_ADC_in__BIE, CYREG_PRT0_BIE
.set Pin_ADC_in__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_ADC_in__BYP, CYREG_PRT0_BYP
.set Pin_ADC_in__CTL, CYREG_PRT0_CTL
.set Pin_ADC_in__DM0, CYREG_PRT0_DM0
.set Pin_ADC_in__DM1, CYREG_PRT0_DM1
.set Pin_ADC_in__DM2, CYREG_PRT0_DM2
.set Pin_ADC_in__DR, CYREG_PRT0_DR
.set Pin_ADC_in__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_ADC_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_ADC_in__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_ADC_in__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_ADC_in__MASK, 0x01
.set Pin_ADC_in__PORT, 0
.set Pin_ADC_in__PRT, CYREG_PRT0_PRT
.set Pin_ADC_in__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_ADC_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_ADC_in__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_ADC_in__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_ADC_in__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_ADC_in__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_ADC_in__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_ADC_in__PS, CYREG_PRT0_PS
.set Pin_ADC_in__SHIFT, 0
.set Pin_ADC_in__SLW, CYREG_PRT0_SLW

/* SPI_RX_ISR */
.set SPI_RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_RX_ISR__INTC_MASK, 0x01
.set SPI_RX_ISR__INTC_NUMBER, 0
.set SPI_RX_ISR__INTC_PRIOR_NUM, 7
.set SPI_RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPI_RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
