Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/workspaceEMM/practica2b/tb_muneca_isim_beh.exe -prj C:/hlocal/workspaceEMM/practica2b/tb_muneca_beh.prj work.tb_muneca 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/workspaceEMM/practica2b/../toc_clase/divisor1.vhd" into library work
Parsing VHDL file "C:/hlocal/workspaceEMM/practica2b/prac2b.vhd" into library work
Parsing VHDL file "C:/hlocal/workspaceEMM/practica2b/../../../Users/usuario_local/Downloads/tb_muneca.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture rtl of entity divisor1 [divisor1_default]
Compiling architecture behaviour of entity muneca [muneca_default]
Compiling architecture beh of entity tb_muneca
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/hlocal/workspaceEMM/practica2b/tb_muneca_isim_beh.exe
Fuse Memory Usage: 36940 KB
Fuse CPU Usage: 343 ms
