/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffgnp1p05v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffgnp1p05v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp1p05v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 158818.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001278 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.443759, 0.442301, 0.441912, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.443759, 0.442301, 0.441912, 0.488250, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012720" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016701" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001278 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.443759, 0.442301, 0.441912, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.443759, 0.442301, 0.441912, 0.488250, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012720" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016701" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.014732, 0.014732, 0.014732, 0.014732, 0.014732" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.014732, 0.014732, 0.014732, 0.014732, 0.014732" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.290636, 0.298856, 0.307556, 0.324856, 0.359356",\
              "0.294326, 0.302546, 0.311246, 0.328546, 0.363046",\
              "0.296936, 0.305156, 0.313856, 0.331156, 0.365656",\
              "0.299186, 0.307406, 0.316106, 0.333406, 0.367906",\
              "0.299636, 0.307856, 0.316556, 0.333856, 0.368356"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.290636, 0.298856, 0.307556, 0.324856, 0.359356",\
              "0.294326, 0.302546, 0.311246, 0.328546, 0.363046",\
              "0.296936, 0.305156, 0.313856, 0.331156, 0.365656",\
              "0.299186, 0.307406, 0.316106, 0.333406, 0.367906",\
              "0.299636, 0.307856, 0.316556, 0.333856, 0.368356"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592",\
              "0.009479, 0.031748, 0.060264, 0.118173, 0.162592"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.392226, 0.402936, 0.414591, 0.437376, 0.482631",\
              "0.396426, 0.407136, 0.418791, 0.441576, 0.486831",\
              "0.399471, 0.410181, 0.421836, 0.444621, 0.489876",\
              "0.402201, 0.412911, 0.424566, 0.447351, 0.492606",\
              "0.402831, 0.413541, 0.425196, 0.447981, 0.493236"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.392226, 0.402936, 0.414591, 0.437376, 0.482631",\
              "0.396426, 0.407136, 0.418791, 0.441576, 0.486831",\
              "0.399471, 0.410181, 0.421836, 0.444621, 0.489876",\
              "0.402201, 0.412911, 0.424566, 0.447351, 0.492606",\
              "0.402831, 0.413541, 0.425196, 0.447981, 0.493236"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456",\
              "0.008598, 0.022187, 0.041292, 0.125448, 0.249456"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.030862 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.070720, 0.077200, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.153013, 0.163381, 0.176017, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.493066, 0.491446, 0.491014, 0.542500, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.979910" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.402505" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "13.634040" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.404241" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.224291" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.403908" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "11.929155" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.404074" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.064287" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001270 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.273832" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.350058" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980",\
              "0.122910, 0.128960, 0.133140, 0.136110, 0.159980"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072360, 0.070490, 0.069940, 0.072030, 0.079290",\
              "0.082810, 0.080940, 0.080390, 0.082480, 0.089740",\
              "0.096780, 0.094910, 0.094360, 0.096450, 0.103710",\
              "0.115370, 0.113500, 0.112950, 0.115040, 0.122300",\
              "0.138470, 0.136600, 0.136050, 0.138140, 0.145400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072360, 0.070490, 0.069940, 0.072030, 0.079290",\
              "0.082810, 0.080940, 0.080390, 0.082480, 0.089740",\
              "0.096780, 0.094910, 0.094360, 0.096450, 0.103710",\
              "0.115370, 0.113500, 0.112950, 0.115040, 0.122300",\
              "0.138470, 0.136600, 0.136050, 0.138140, 0.145400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001278 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012720" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016701" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070813, 0.080163, 0.089073, 0.102603, 0.124823",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070813, 0.080163, 0.089073, 0.102603, 0.124823",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713",\
              "0.070703, 0.080053, 0.088963, 0.102493, 0.124713"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065100, 0.063780, 0.063560, 0.066090, 0.073900",\
              "0.075550, 0.074230, 0.074010, 0.076540, 0.084350",\
              "0.088860, 0.087540, 0.087320, 0.089850, 0.097660",\
              "0.105690, 0.104370, 0.104150, 0.106680, 0.114490",\
              "0.126480, 0.125160, 0.124940, 0.127470, 0.135280"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065100, 0.063780, 0.063560, 0.066090, 0.073900",\
              "0.075550, 0.074230, 0.074010, 0.076540, 0.084350",\
              "0.088860, 0.087540, 0.087320, 0.089850, 0.097660",\
              "0.105690, 0.104370, 0.104150, 0.106680, 0.114490",\
              "0.126480, 0.125160, 0.124940, 0.127470, 0.135280"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001295 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.062930" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.051294" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543",\
              "0.130103, 0.140003, 0.148803, 0.162773, 0.185543"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074230, 0.072690, 0.073350, 0.076210, 0.084130",\
              "0.084790, 0.083250, 0.083910, 0.086770, 0.094690",\
              "0.098760, 0.097220, 0.097880, 0.100740, 0.108660",\
              "0.117240, 0.115700, 0.116360, 0.119220, 0.127140",\
              "0.140340, 0.138800, 0.139460, 0.142320, 0.150240"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074230, 0.072690, 0.073350, 0.076210, 0.084130",\
              "0.084790, 0.083250, 0.083910, 0.086770, 0.094690",\
              "0.098760, 0.097220, 0.097880, 0.100740, 0.108660",\
              "0.117240, 0.115700, 0.116360, 0.119220, 0.127140",\
              "0.140340, 0.138800, 0.139460, 0.142320, 0.150240"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000710 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012325" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016223" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082437, 0.090759, 0.096345, 0.105237, 0.125986",\
              "0.075825, 0.084147, 0.089733, 0.098625, 0.119373",\
              "0.071949, 0.080271, 0.085857, 0.094749, 0.115498",\
              "0.073089, 0.081411, 0.086997, 0.095889, 0.116638",\
              "0.086883, 0.095205, 0.100792, 0.109684, 0.130432"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082437, 0.090759, 0.096345, 0.105237, 0.125986",\
              "0.075825, 0.084147, 0.089733, 0.098625, 0.119373",\
              "0.071949, 0.080271, 0.085857, 0.094749, 0.115498",\
              "0.073089, 0.081411, 0.086997, 0.095889, 0.116638",\
              "0.086883, 0.095205, 0.100792, 0.109684, 0.130432"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.049967, 0.042707, 0.037977, 0.032367, 0.031000",\
              "0.057227, 0.049967, 0.045237, 0.039627, 0.034127",\
              "0.061187, 0.053927, 0.049197, 0.043587, 0.038087",\
              "0.059537, 0.052277, 0.047547, 0.041937, 0.036437",\
              "0.043807, 0.036547, 0.031817, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.049967, 0.042707, 0.037977, 0.032367, 0.031000",\
              "0.057227, 0.049967, 0.045237, 0.039627, 0.034127",\
              "0.061187, 0.053927, 0.049197, 0.043587, 0.038087",\
              "0.059537, 0.052277, 0.047547, 0.041937, 0.036437",\
              "0.043807, 0.036547, 0.031817, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000703 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.013113" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014054" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075895, 0.084103, 0.092425, 0.105991, 0.126510",\
              "0.069283, 0.077491, 0.085813, 0.099379, 0.119899",\
              "0.065521, 0.073729, 0.082051, 0.095617, 0.116137",\
              "0.066547, 0.074755, 0.083077, 0.096643, 0.117163",\
              "0.080341, 0.088549, 0.096871, 0.110437, 0.130957"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075895, 0.084103, 0.092425, 0.105991, 0.126510",\
              "0.069283, 0.077491, 0.085813, 0.099379, 0.119899",\
              "0.065521, 0.073729, 0.082051, 0.095617, 0.116137",\
              "0.066547, 0.074755, 0.083077, 0.096643, 0.117163",\
              "0.080341, 0.088549, 0.096871, 0.110437, 0.130957"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.048140, 0.040440, 0.035820, 0.031000, 0.031000",\
              "0.055400, 0.047700, 0.043080, 0.037800, 0.032740",\
              "0.059360, 0.051660, 0.047040, 0.041760, 0.036700",\
              "0.057710, 0.050010, 0.045390, 0.040110, 0.035050",\
              "0.041870, 0.034170, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.048140, 0.040440, 0.035820, 0.031000, 0.031000",\
              "0.055400, 0.047700, 0.043080, 0.037800, 0.032740",\
              "0.059360, 0.051660, 0.047040, 0.041760, 0.036700",\
              "0.057710, 0.050010, 0.045390, 0.040110, 0.035050",\
              "0.041870, 0.034170, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 106.344000 ;
    }
}
}
