/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [3:0] _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [10:0] _06_;
  wire [9:0] _07_;
  reg [6:0] _08_;
  reg [11:0] _09_;
  wire [7:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [37:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[56] ? in_data[72] : in_data[27]);
  assign celloutsig_0_37z = ~(celloutsig_0_28z | _00_);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_2z[2]);
  assign celloutsig_0_7z = ~(_01_ | celloutsig_0_0z);
  assign celloutsig_0_2z = ~(in_data[37] | celloutsig_0_1z);
  assign celloutsig_0_10z = ~celloutsig_0_1z;
  assign celloutsig_0_27z = ~celloutsig_0_8z;
  assign celloutsig_0_39z = celloutsig_0_17z[3:0] + _02_;
  assign celloutsig_0_5z = { _04_[6:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } + { _02_[2:0], _05_[3:2], _01_, _05_[0] };
  assign celloutsig_1_5z = { in_data[116:107], celloutsig_1_1z } + { in_data[124:115], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_5z[10:6] + celloutsig_1_7z[4:0];
  assign celloutsig_1_10z = { in_data[184:166], celloutsig_1_8z, celloutsig_1_0z } + { in_data[153:136], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_5z[9:0], celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_2z[0], celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_2z, _06_[9], _04_[6:3], _06_[9], _04_[6:3] } + { celloutsig_0_5z[4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_18z = { in_data[146:145], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_1z } + celloutsig_1_10z[16:12];
  assign celloutsig_0_17z = in_data[84:80] + celloutsig_0_6z[8:4];
  reg [4:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _27_ <= 5'h00;
    else _27_ <= { in_data[20:17], celloutsig_0_1z };
  assign { _06_[9], _04_[6:3] } = _27_;
  reg [9:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _28_ <= 10'h000;
    else _28_ <= in_data[82:73];
  assign { _02_, _05_[3:2], _01_, _05_[0], _07_[1:0] } = _28_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 7'h00;
    else _08_ <= { _05_[3:2], _01_, _05_[0], _07_[1:0], celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 12'h000;
    else _09_ <= { celloutsig_0_6z[8:1], celloutsig_0_15z };
  reg [7:0] _31_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 8'h00;
    else _31_ <= { celloutsig_0_5z, celloutsig_0_2z };
  assign { _10_[7:5], _00_, _03_ } = _31_;
  assign celloutsig_0_59z = { celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_40z } >= { celloutsig_0_38z[9], celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[111:109] >= { in_data[180], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_10z[13:1] >= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[68:41], celloutsig_0_0z } >= in_data[68:40];
  assign celloutsig_0_13z = { celloutsig_0_6z[9:6], celloutsig_0_10z, celloutsig_0_2z } < { _02_[1:0], _05_[3:2], _01_, celloutsig_0_11z };
  assign celloutsig_1_11z = celloutsig_1_0z ? { celloutsig_1_8z[4:3], celloutsig_1_3z } : { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = _08_[3] ? { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z } : { _04_[5:4], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_6z[3], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_21z } != _09_[10:2];
  assign celloutsig_0_35z = { _10_[7:5], _00_, _03_[3], celloutsig_0_0z } != celloutsig_0_5z[5:0];
  assign celloutsig_0_40z = { celloutsig_0_38z[10:4], celloutsig_0_21z, celloutsig_0_36z } != { in_data[77:75], celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[130:124], celloutsig_1_4z, celloutsig_1_1z } != in_data[129:121];
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z } != { celloutsig_1_5z[6:3], celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_36z = - { celloutsig_0_17z[3:2], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_38z = - { _09_[11:8], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_60z = - { celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_7z = - { celloutsig_1_5z[5:3], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_15z = - { in_data[150], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_18z = - { celloutsig_0_13z, celloutsig_0_14z, _08_, _02_, _05_[3:2], _01_, _05_[0], _07_[1:0], celloutsig_0_5z, celloutsig_0_7z, _02_, _05_[3:2], _01_, _05_[0], _07_[1:0], celloutsig_0_13z };
  assign celloutsig_1_9z = celloutsig_1_8z[3] & celloutsig_1_3z;
  assign celloutsig_0_11z = _08_[4] & celloutsig_0_5z[1];
  assign celloutsig_1_0z = ~^ in_data[156:152];
  assign celloutsig_1_14z = ~^ { celloutsig_1_13z[10:7], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_12z = ~^ { _02_[1:0], _05_[3:2], _01_, _05_[0] };
  assign celloutsig_1_19z = ^ { celloutsig_1_15z[3], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_20z = ^ { celloutsig_0_6z[10:3], celloutsig_0_7z, _02_, _05_[3:2], _01_, _05_[0], _07_[1:0] };
  assign celloutsig_0_21z = ^ { in_data[77:62], _02_, _05_[3:2], _01_, _05_[0], _07_[1:0] };
  assign celloutsig_0_23z = ^ { celloutsig_0_18z[35:34], celloutsig_0_14z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[178], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = ~((celloutsig_0_0z & celloutsig_0_10z) | in_data[24]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[145]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_1z) | (celloutsig_0_0z & in_data[72]));
  assign celloutsig_0_28z = ~((_08_[4] & celloutsig_0_0z) | (celloutsig_0_23z & _09_[4]));
  assign _04_[2:0] = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _05_[6:4], _05_[1] } = { _02_[2:0], _01_ };
  assign { _06_[10], _06_[8:0] } = { celloutsig_0_2z, _04_[6:3], _06_[9], _04_[6:3] };
  assign _07_[9:2] = { _02_, _05_[3:2], _01_, _05_[0] };
  assign _10_[4:0] = { _00_, _03_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
