

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Wed Mar  6 03:03:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24579|    24579|  81.922 us|  81.922 us|  24579|  24579|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |    24577|    24577|         5|          3|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       41|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       83|    -|
|Register             |        -|     -|      817|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      817|      124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_102_p2                 |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_90_p2                 |      icmp|   0|  0|  12|          14|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          32|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   14|         28|
    |gmem0_blk_n_R                |   9|          2|    1|          2|
    |i_fu_50                      |   9|          2|   14|         28|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   34|         70|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    3|   0|    3|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |gmem0_addr_read_1_reg_156    |  256|   0|  256|          0|
    |gmem0_addr_read_2_reg_161    |  256|   0|  256|          0|
    |gmem0_addr_read_reg_151      |  256|   0|  256|          0|
    |i_2_reg_136                  |   14|   0|   14|          0|
    |i_2_reg_136_pp0_iter1_reg    |   14|   0|   14|          0|
    |i_fu_50                      |   14|   0|   14|          0|
    |icmp_ln8_reg_142             |    1|   0|    1|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  817|   0|  817|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  256|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  256|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|sext_ln8              |   in|   59|     ap_none|                            sext_ln8|        scalar|
|in_buf_address0       |  out|   13|   ap_memory|                              in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_we0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_d0             |  out|  768|   ap_memory|                              in_buf|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

