;redcode
;assert 1
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, -100
	JMZ 0, 21
	SUB 0, -100
	SUB 12, @10
	ADD <0, @102
	SLT #0, @600
	SUB 10, @10
	SUB #70, @200
	SUB #70, @200
	SUB 400, -100
	MOV -7, <-420
	SUB -100, 800
	CMP #612, @0
	ADD 1, <-20
	ADD 1, <-20
	CMP 0, @42
	SUB @127, 100
	SUB #612, @0
	SUB #612, @0
	CMP @121, 103
	ADD -1, <-20
	SLT #0, @600
	DJN -1, @-20
	ADD -1, <-20
	SLT #0, @600
	SLT 0, @42
	MOV -1, <-26
	SLT 0, @42
	ADD @127, 100
	CMP -7, <-420
	SLT 0, @42
	SUB @127, 100
	SUB @127, 100
	ADD 270, 1
	ADD 270, 1
	JMP 12, #10
	ADD 210, 39
	SUB 0, 9
	DJN -1, @-20
	ADD 210, 39
	ADD 210, 30
	SPL 0, 90
	CMP -7, <-420
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @127, 100
	SUB @127, 100
