<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='294' type='std::vector&lt;SmallVector&lt;Record *, 16&gt; &gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='422' u='m' c='_ZNK4llvm20CodeGenRegisterClass8getOrderEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='426' u='m' c='_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv'/>
<offset>192</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='293'>// Allocation orders. Order[0] always contains all registers in Members.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='752' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='757' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='769' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='845' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='845' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='846' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='847' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='848' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='849' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='849' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
