Partition Merge report for DE1_SoC_Computer
Wed Apr 26 11:19:31 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Warnings
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Wed Apr 26 11:19:31 2017       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 1,805 / 32,070 ( 6 % )                      ;
; Total registers                 ; 2190                                        ;
; Total pins                      ; 368 / 457 ( 81 % )                          ;
; Total virtual pins              ; 32                                          ;
; Total block memory bits         ; 24,576 / 4,065,280 ( < 1 % )                ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; Post-Fit               ;                                                                                                                                                           ;
; Computer_System:The_System                      ; User-created   ; Post-Fit          ; Post-Fit               ; Computer_System:The_System                                                                                                                                ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; multi_hier                                      ; User-created   ; Source File       ; Source File            ; HexDigit:Digit0, HexDigit:Digit1, HexDigit:Digit2, HexDigit:Digit3                                                                                        ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                      ;
+-------------------------------------------------------------------+----------------------------+------------------------+
; Port                                                              ; Partition                  ; Info                   ;
+-------------------------------------------------------------------+----------------------------+------------------------+
; HexDigit:Digit3|num[3]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[2]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[1]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[0]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[3]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[2]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[1]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[0]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[3]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[2]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[1]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[0]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[3]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[2]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[1]                                            ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[0]                                            ; multi_hier                 ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_write         ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_write          ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|system_pll_ref_reset_reset             ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[31]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[30]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[29]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[28]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[27]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[26]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[25]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[24]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[23]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[22]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[21]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[20]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[19]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[18]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[17]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[16]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[15]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[14]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[13]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[12]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[11]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[10]           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[9]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[8]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[7]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[6]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[5]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[4]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[3]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[2]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[1]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[7]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[6]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[5]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[4]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[3]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[2]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[1]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[0]              ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[0]            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_write                   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_address[1]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_address[2]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_address[1]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_address[2]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_byteenable[3]           ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[2]           ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[1]           ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[0]           ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_clken                   ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_chipselect              ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_read          ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_address[0]    ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_read           ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_address[0]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[31]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[30]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[29]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[28]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[27]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[26]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[25]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[24]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[23]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[22]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[21]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[20]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[19]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[18]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[17]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[16]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[15]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[14]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[13]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[12]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[11]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[10]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[9]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[8]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[31]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[30]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[29]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[28]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[27]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[26]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[25]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[24]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[23]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[22]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[21]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[20]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[19]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[18]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[17]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[16]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[15]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[14]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[13]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[12]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[11]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[10]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[9]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[8]    ; Computer_System:The_System ; Driven by constant GND ;
; HexDigit:Digit3|segs[5]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[4]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[3]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[2]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[1]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[0]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[5]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[4]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[3]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[2]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[1]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[0]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[5]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[4]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[3]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[2]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[1]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[0]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[5]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[4]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[3]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[2]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[1]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[0]                                           ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[6]                                           ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit2|segs[6]                                           ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit1|segs[6]                                           ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit0|segs[6]                                           ; multi_hier                 ; Driven by constant VCC ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[7]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[6]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[19] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[13] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[14] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[15] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[16] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[17] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[18] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[8]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[12] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[9]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[10] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[11] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[20] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[21] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[24] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[23] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[25] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[22] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[31] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[30] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[26] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[28] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[29] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[27] ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[7]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[6]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[13]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[19]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[14]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[16]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[17]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[18]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[15]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[10]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[12]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[11]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[9]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[8]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[25]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[23]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[20]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[21]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[24]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[22]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[29]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[28]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[26]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[31]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[30]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[27]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[5]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[4]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[3]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[2]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[1]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[0]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[5]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[4]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[3]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[2]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[1]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[0]   ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[1]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[2]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[3]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[4]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[5]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[6]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[7]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[8]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[9]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[10]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[11]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[12]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[13]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[14]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[15]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[16]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[17]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[18]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[19]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[20]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[21]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[22]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[23]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[24]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[25]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[26]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[27]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[28]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[29]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[30]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[31]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[0]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[2]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[3]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[4]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[5]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[6]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[7]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[8]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[9]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[10]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[11]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[12]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[13]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[14]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[15]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[16]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[17]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[18]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[19]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[20]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[21]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[22]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[23]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[24]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[25]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[26]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[27]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[28]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[29]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[30]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[31]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[0]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[1]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[2]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[3]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[4]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[5]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[6]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[7]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[8]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[9]             ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[10]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[11]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[12]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[13]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[14]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[15]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[16]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[17]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[18]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[19]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[20]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[21]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[22]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[23]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[24]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[25]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[26]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[27]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[28]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[29]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[30]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[31]            ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|sdram_clk_clk                          ; Computer_System:The_System ; No fanout              ;
; HexDigit:Digit0|num[0]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[1]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[2]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[3]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[0]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[1]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[2]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[3]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[0]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[1]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[2]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[3]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[0]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[1]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[2]                                            ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[3]                                            ; multi_hier                 ; No fanout              ;
+-------------------------------------------------------------------+----------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+---------------------+--------------------------------+
; Statistic                                              ; Top                   ; Computer_System:The_System ; Computer_System_ARM_A9_HPS_hps_io_border:border ; multi_hier          ; hard_block:auto_generated_inst ;
+--------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+---------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)            ; 52 / 32070 ( < 1 % )  ; 1715 / 32070 ( 5 % )       ; 18 / 32070 ( < 1 % )                            ; 1 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Combinational ALUT usage for logic                     ; 9                     ; 2847                       ; 1                                               ; 2                   ; 0                              ;
;     -- 7 input functions                               ; 0                     ; 109                        ; 0                                               ; 0                   ; 0                              ;
;     -- 6 input functions                               ; 1                     ; 490                        ; 0                                               ; 0                   ; 0                              ;
;     -- 5 input functions                               ; 1                     ; 456                        ; 0                                               ; 0                   ; 0                              ;
;     -- 4 input functions                               ; 1                     ; 535                        ; 0                                               ; 0                   ; 0                              ;
;     -- <=3 input functions                             ; 6                     ; 1257                       ; 1                                               ; 2                   ; 0                              ;
; Memory ALUT usage                                      ; 0                     ; 0                          ; 0                                               ; 0                   ; 0                              ;
;     -- 64-address deep                                 ; 0                     ; 0                          ; 0                                               ; 0                   ; 0                              ;
;     -- 32-address deep                                 ; 0                     ; 0                          ; 0                                               ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Dedicated logic registers                              ; 71 / 128280 ( < 1 % ) ; 1897 / 128280 ( 1 % )      ; 36 / 128280 ( < 1 % )                           ; 0 / 128280 ( 0 % )  ; 0 / 128280 ( 0 % )             ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; I/O pins                                               ; 290                   ; 0                          ; 77                                              ; 0                   ; 1                              ;
; I/O registers                                          ; 50                    ; 0                          ; 136                                             ; 0                   ; 0                              ;
; Total block memory bits                                ; 0                     ; 24576                      ; 0                                               ; 0                   ; 0                              ;
; Total block memory implementation bits                 ; 0                     ; 40960                      ; 0                                               ; 0                   ; 0                              ;
; M10K block                                             ; 0 / 397 ( 0 % )       ; 4 / 397 ( 1 % )            ; 0 / 397 ( 0 % )                                 ; 0 / 397 ( 0 % )     ; 0 / 397 ( 0 % )                ;
; DLL                                                    ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )                  ;
; Impedance control block                                ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O input circuitry                   ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                  ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )           ; 252 / 1325 ( 19 % )                             ; 0 / 1325 ( 0 % )    ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O output enable circuitry           ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )            ; 4 / 425 ( < 1 % )                               ; 0 / 425 ( 0 % )     ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                  ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )              ; 1 / 8 ( 12 % )                                  ; 0 / 8 ( 0 % )       ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                    ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )                 ;
; Delay chain                                            ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )           ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                   ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )             ; 40 / 36 ( 111 % )                               ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                     ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )            ; 46 / 175 ( 26 % )                               ; 0 / 175 ( 0 % )     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )                ;
; LFIFO                                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                    ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                   ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                              ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                    ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                     ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                 ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                  ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )                 ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Connections                                            ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Input Connections                               ; 305                   ; 3550                       ; 82                                              ; 0                   ; 198                            ;
;     -- Registered Input Connections                    ; 103                   ; 1961                       ; 0                                               ; 0                   ; 0                              ;
;     -- Output Connections                              ; 516                   ; 265                        ; 109                                             ; 28                  ; 3217                           ;
;     -- Registered Output Connections                   ; 49                    ; 37                         ; 0                                               ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Internal Connections                                   ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Total Connections                               ; 1136                  ; 19203                      ; 5583                                            ; 28                  ; 3423                           ;
;     -- Registered Connections                          ; 236                   ; 8844                       ; 100                                             ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; External Connections                                   ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Top                                             ; 196                   ; 473                        ; 51                                              ; 28                  ; 73                             ;
;     -- Computer_System:The_System                      ; 473                   ; 0                          ; 0                                               ; 0                   ; 3342                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border ; 51                    ; 0                          ; 140                                             ; 0                   ; 0                              ;
;     -- multi_hier                                      ; 28                    ; 0                          ; 0                                               ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst                  ; 73                    ; 3342                       ; 0                                               ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Partition Interface                                    ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Input Ports                                     ; 44                    ; 170                        ; 12                                              ; 16                  ; 201                            ;
;     -- Output Ports                                    ; 156                   ; 175                        ; 46                                              ; 28                  ; 349                            ;
;     -- Bidir Ports                                     ; 168                   ; 70                         ; 70                                              ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Registered Ports                                       ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Registered Input Ports                          ; 0                     ; 49                         ; 0                                               ; 0                   ; 0                              ;
;     -- Registered Output Ports                         ; 0                     ; 48                         ; 0                                               ; 0                   ; 0                              ;
;                                                        ;                       ;                            ;                                                 ;                     ;                                ;
; Port Connectivity                                      ;                       ;                            ;                                                 ;                     ;                                ;
;     -- Input Ports driven by GND                       ; 0                     ; 112                        ; 0                                               ; 16                  ; 0                              ;
;     -- Output Ports driven by GND                      ; 0                     ; 48                         ; 0                                               ; 24                  ; 0                              ;
;     -- Input Ports driven by VCC                       ; 0                     ; 10                         ; 0                                               ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC                      ; 0                     ; 0                          ; 0                                               ; 4                   ; 0                              ;
;     -- Input Ports with no Source                      ; 0                     ; 0                          ; 0                                               ; 0                   ; 0                              ;
;     -- Output Ports with no Source                     ; 0                     ; 0                          ; 0                                               ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout                      ; 0                     ; 0                          ; 0                                               ; 16                  ; 3                              ;
;     -- Output Ports with no Fanout                     ; 0                     ; 63                         ; 0                                               ; 0                   ; 0                              ;
+--------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+---------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Partition                                       ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2026                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Combinational ALUT usage for logic          ; 2859                                                                                                                                               ;
;     -- 7 input functions                    ; 109                                                                                                                                                ;
;     -- 6 input functions                    ; 491                                                                                                                                                ;
;     -- 5 input functions                    ; 457                                                                                                                                                ;
;     -- 4 input functions                    ; 536                                                                                                                                                ;
;     -- <=3 input functions                  ; 1266                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Dedicated logic registers                   ; 2004                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Virtual pins                                ; 32                                                                                                                                                 ;
; I/O pins                                    ; 368                                                                                                                                                ;
; I/O registers                               ; 186                                                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                                                  ;
; Total block memory bits                     ; 24576                                                                                                                                              ;
;                                             ;                                                                                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                                                                                  ;
;                                             ;                                                                                                                                                    ;
; Total PLLs                                  ; 2                                                                                                                                                  ;
;     -- PLLs                                 ; 2                                                                                                                                                  ;
;                                             ;                                                                                                                                                    ;
; Total DLLs                                  ; 1                                                                                                                                                  ;
; Maximum fan-out node                        ; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1658                                                                                                                                               ;
; Total fan-out                               ; 21074                                                                                                                                              ;
; Average fan-out                             ; 3.23                                                                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6cr1:auto_generated|altsyncram_8q91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6cr1:auto_generated|altsyncram_8q91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Apr 26 11:19:20 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "Computer_System:The_System"
Info (35007): Using synthesis netlist for partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Info (35007): Using synthesis netlist for partition "multi_hier"
Info (35002): Resolved and merged 4 partition(s)
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[0] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[1] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[2] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[3] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[4] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[5] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[0] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[1] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[2] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[3] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[4] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[5] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[27] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[30] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[31] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[26] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[28] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[29] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[22] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[24] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[21] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[20] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[23] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[25] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[8] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[9] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[11] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[12] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[10] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[15] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[18] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[17] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[16] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[14] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[19] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[13] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[6] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_fpga_to_hps_in_csr_writedata[7] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[27] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[29] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[28] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[26] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[30] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[31] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[22] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[25] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[23] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[24] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[21] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[20] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[11] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[10] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[9] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[12] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[8] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[18] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[17] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[16] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[15] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[14] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[13] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[19] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[6] on design partition Computer_System:The_System -- port will be tied to GND
Warning (16710): Found unconnected port Computer_System:The_System|fifo_hps_to_fpga_out_csr_writedata[7] on design partition Computer_System:The_System -- port will be tied to GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 214 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 111 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[1]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[1]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[2]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[2]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[3]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[3]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[4]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[4]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[5]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[5]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[6]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_fpga_to_hps_in_csr_readdata[7]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[7]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[0]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[0]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[2]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[2]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[3]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[3]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[4]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[4]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[5]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[5]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[6]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[7]", driven by node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[31]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[30]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[29]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[28]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[27]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[26]", driven by node "Computer_System:The_System|~GND", does not drive logic
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The output clock port on the PLL must be connected.
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 5131 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 156 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 4106 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 886 megabytes
    Info: Processing ended: Wed Apr 26 11:19:31 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


