# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ADC_Moritz.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd" \
"../../../../ADC_Moritz.srcs/sources_1/imports/new/steuerung.vhd" \
"../../../../ADC_Moritz.srcs/sim_1/imports/new/steuerung_tb.vhd" \

# Do not sort compile order
nosort
