// Seed: 1468516575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout tri id_5;
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  logic [7:0][1] id_11;
  ;
  wire id_12;
  ;
  assign id_2 = id_5;
  assign id_5 = 1;
  assign id_4 = 1 - id_6;
endmodule
module module_1 (
    output wire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_3;
endmodule
