// Seed: 1155485148
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6
);
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    output logic id_3,
    input wand id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_5, id_2, id_5, id_0, id_1
  );
  assign id_3 = 1;
  always @(posedge id_5 or posedge 1) begin
    id_3 <= 1;
  end
endmodule
