Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\DIY-USB-Led-Controller\DIY-USB-Led-Controller\DIY-USB Led Controller.PcbDoc
Date     : 3 Jul 2022
Time     : 12:51:23 am

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=2mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad J9-1(13.844mm,45.054mm) on Multi-Layer And Pad J9-4(11.854mm,45.054mm) on Multi-Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad J9-2(13.844mm,47.554mm) on Multi-Layer And Pad J9-3(11.854mm,47.554mm) on Multi-Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.10-3(8.758mm,82.829mm) on Top Layer And Via (7.112mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.7-3(112.136mm,82.829mm) on Top Layer And Via (110.49mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.8-3(77.592mm,82.829mm) on Top Layer And Via (75.946mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.9-3(43.048mm,82.829mm) on Top Layer And Via (41.402mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q4.1-3(20.072mm,24.738mm) on Top Layer And Via (21.59mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad Q4.2-3(55.124mm,24.738mm) on Top Layer And Via (56.896mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q4.3-3(89.922mm,24.738mm) on Top Layer And Via (91.44mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.6-3(154.806mm,82.829mm) on Top Layer And Via (153.162mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.8-3(85.972mm,82.829mm) on Top Layer And Via (84.328mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.9-3(51.428mm,82.829mm) on Top Layer And Via (49.784mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad Q5.1-3(11.436mm,24.738mm) on Top Layer And Via (13.208mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad Q5.2-3(46.488mm,24.738mm) on Top Layer And Via (48.26mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q5.3-3(81.286mm,24.738mm) on Top Layer And Via (82.804mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.6-3(163.186mm,82.829mm) on Top Layer And Via (161.544mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.8-3(94.352mm,82.829mm) on Top Layer And Via (92.71mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.9-3(59.808mm,82.829mm) on Top Layer And Via (58.166mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.10-3(33.898mm,82.829mm) on Top Layer And Via (32.258mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.6-3(171.566mm,82.829mm) on Top Layer And Via (169.926mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.7-3(137.276mm,82.829mm) on Top Layer And Via (135.636mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.10-1(5.958mm,79.738mm) on Top Layer And Via (7.112mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.7-1(109.336mm,79.738mm) on Top Layer And Via (110.49mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.8-1(74.792mm,79.738mm) on Top Layer And Via (75.946mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.9-1(40.248mm,79.738mm) on Top Layer And Via (41.402mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.254mm) Between Pad U7.2-1(57.736mm,28.28mm) on Top Layer And Via (56.896mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U7.3-1(92.534mm,28.28mm) on Top Layer And Via (91.44mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.6-1(151.881mm,79.738mm) on Top Layer And Via (153.162mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.8-1(83.047mm,79.738mm) on Top Layer And Via (84.328mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.9-1(48.503mm,79.738mm) on Top Layer And Via (49.784mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U8.2-1(49.034mm,28.364mm) on Top Layer And Via (48.26mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U8.3-1(83.832mm,28.364mm) on Top Layer And Via (82.804mm,26.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.6-1(160.39mm,79.738mm) on Top Layer And Via (161.544mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.8-1(91.556mm,79.738mm) on Top Layer And Via (92.71mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.9-1(57.012mm,79.738mm) on Top Layer And Via (58.166mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.10-1(31.231mm,79.738mm) on Top Layer And Via (32.258mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.6-1(168.899mm,79.738mm) on Top Layer And Via (169.926mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.7-1(134.609mm,79.738mm) on Top Layer And Via (135.636mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
Rule Violations :38

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (100.138mm,28.28mm) on Top Overlay And Pad U6.3-1(101.038mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (100.965mm,79.738mm) on Top Overlay And Pad U9.8-1(100.065mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.236mm,79.738mm) on Top Overlay And Pad U6.7-1(109.336mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (117.73mm,28.364mm) on Top Overlay And Pad U8.4-1(118.63mm,28.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (118.491mm,79.738mm) on Top Overlay And Pad U7.7-1(117.591mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (126.432mm,28.28mm) on Top Overlay And Pad U7.4-1(127.332mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (130.832mm,55.07mm) on Top Overlay And Pad U1-1(132.182mm,56.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (143.194mm,99.5mm) on Top Overlay And Pad D8.6-1(145.542mm,99.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (144.334mm,28.28mm) on Top Overlay And Pad U9.5-1(145.234mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (144.526mm,79.738mm) on Top Overlay And Pad U6.6-1(143.626mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (145.096mm,7.992mm) on Top Overlay And Pad D8.5-4(147.32mm,7.992mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (152.528mm,28.364mm) on Top Overlay And Pad U8.5-1(153.428mm,28.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (152.781mm,79.738mm) on Top Overlay And Pad U7.6-1(151.881mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (161.23mm,28.28mm) on Top Overlay And Pad U7.5-1(162.13mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (23.622mm,79.738mm) on Top Overlay And Pad U8.10-1(22.722mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (30.288mm,28.28mm) on Top Overlay And Pad U6.1-1(31.188mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (32.131mm,79.738mm) on Top Overlay And Pad U9.10-1(31.231mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (37.433mm,53.914mm) on Top Overlay And Pad Q2-1(37.528mm,53.213mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (37.497mm,48.133mm) on Top Overlay And Pad Q1-1(37.592mm,47.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (4.888mm,28.28mm) on Top Overlay And Pad U9.1-1(5.788mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (65.34mm,28.28mm) on Top Overlay And Pad U6.2-1(66.24mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (66.421mm,79.738mm) on Top Overlay And Pad U9.9-1(65.521mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (82.932mm,28.364mm) on Top Overlay And Pad U8.3-1(83.832mm,28.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (83.947mm,79.738mm) on Top Overlay And Pad U7.8-1(83.047mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (91.634mm,28.28mm) on Top Overlay And Pad U7.3-1(92.534mm,28.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (92.456mm,79.738mm) on Top Overlay And Pad U8.8-1(91.556mm,79.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(146.386mm,40.998mm) on Top Layer And Track (145.461mm,40.109mm)(145.461mm,43.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C10-1(146.386mm,40.998mm) on Top Layer And Track (145.461mm,40.109mm)(147.311mm,40.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(146.386mm,40.998mm) on Top Layer And Track (147.311mm,40.109mm)(147.311mm,43.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C15-1(72.434mm,56.432mm) on Top Layer And Track (71.151mm,56.457mm)(72.459mm,55.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(72.434mm,56.432mm) on Top Layer And Track (71.151mm,56.457mm)(73.845mm,59.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(72.434mm,56.432mm) on Top Layer And Track (72.459mm,55.149mm)(75.153mm,57.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C16-1(96.056mm,53.296mm) on Top Layer And Track (94.773mm,53.271mm)(96.081mm,54.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(96.056mm,53.296mm) on Top Layer And Track (94.773mm,53.271mm)(97.467mm,50.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(96.056mm,53.296mm) on Top Layer And Track (96.081mm,54.579mm)(98.775mm,51.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(97.492mm,51.86mm) on Top Layer And Track (94.773mm,53.271mm)(97.467mm,50.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(97.492mm,51.86mm) on Top Layer And Track (96.081mm,54.579mm)(98.775mm,51.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C16-2(97.492mm,51.86mm) on Top Layer And Track (97.467mm,50.577mm)(98.775mm,51.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(75.648mm,42.462mm) on Top Layer And Track (72.929mm,43.873mm)(75.623mm,41.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(75.648mm,42.462mm) on Top Layer And Track (74.237mm,45.181mm)(76.931mm,42.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C17-1(75.648mm,42.462mm) on Top Layer And Track (75.623mm,41.179mm)(76.931mm,42.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C17-2(74.212mm,43.898mm) on Top Layer And Track (72.929mm,43.873mm)(74.237mm,45.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(74.212mm,43.898mm) on Top Layer And Track (72.929mm,43.873mm)(75.623mm,41.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(74.212mm,43.898mm) on Top Layer And Track (74.237mm,45.181mm)(76.931mm,42.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(89.872mm,39.072mm) on Top Layer And Track (87.153mm,37.661mm)(89.847mm,40.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(89.872mm,39.072mm) on Top Layer And Track (88.461mm,36.353mm)(91.155mm,39.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C18-1(89.872mm,39.072mm) on Top Layer And Track (89.847mm,40.355mm)(91.155mm,39.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C18-2(88.436mm,37.636mm) on Top Layer And Track (87.153mm,37.661mm)(88.461mm,36.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(88.436mm,37.636mm) on Top Layer And Track (87.153mm,37.661mm)(89.847mm,40.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(88.436mm,37.636mm) on Top Layer And Track (88.461mm,36.353mm)(91.155mm,39.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(73.87mm,40.938mm) on Top Layer And Track (71.151mm,42.349mm)(73.845mm,39.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(73.87mm,40.938mm) on Top Layer And Track (72.459mm,43.657mm)(75.153mm,40.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C19-1(73.87mm,40.938mm) on Top Layer And Track (73.845mm,39.655mm)(75.153mm,40.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C19-2(72.434mm,42.374mm) on Top Layer And Track (71.151mm,42.349mm)(72.459mm,43.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(72.434mm,42.374mm) on Top Layer And Track (71.151mm,42.349mm)(73.845mm,39.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(72.434mm,42.374mm) on Top Layer And Track (72.459mm,43.657mm)(75.153mm,40.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C20-1(73.958mm,54.908mm) on Top Layer And Track (72.675mm,54.933mm)(73.983mm,53.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(73.958mm,54.908mm) on Top Layer And Track (72.675mm,54.933mm)(75.369mm,57.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(73.958mm,54.908mm) on Top Layer And Track (73.983mm,53.625mm)(76.677mm,56.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(75.394mm,56.344mm) on Top Layer And Track (72.675mm,54.933mm)(75.369mm,57.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(75.394mm,56.344mm) on Top Layer And Track (73.983mm,53.625mm)(76.677mm,56.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C20-2(75.394mm,56.344mm) on Top Layer And Track (75.369mm,57.627mm)(76.677mm,56.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(43.51mm,69.469mm) on Top Layer And Track (40.589mm,68.544mm)(44.399mm,68.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(43.51mm,69.469mm) on Top Layer And Track (40.589mm,70.394mm)(44.399mm,70.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C21-2(43.51mm,69.469mm) on Top Layer And Track (44.399mm,68.544mm)(44.399mm,70.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(32.766mm,44.45mm) on Top Layer And Track (31.841mm,41.529mm)(31.841mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C23-1(32.766mm,44.45mm) on Top Layer And Track (31.841mm,45.339mm)(33.691mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(32.766mm,44.45mm) on Top Layer And Track (33.691mm,41.529mm)(33.691mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C24-1(22.225mm,54.889mm) on Top Layer And Track (21.336mm,53.964mm)(21.336mm,55.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(22.225mm,54.889mm) on Top Layer And Track (21.336mm,53.964mm)(25.146mm,53.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(22.225mm,54.889mm) on Top Layer And Track (21.336mm,55.814mm)(25.146mm,55.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-1(28.702mm,28.448mm) on Top Layer And Track (27.777mm,27.559mm)(27.777mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.1-1(28.702mm,28.448mm) on Top Layer And Track (27.777mm,27.559mm)(29.627mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-1(28.702mm,28.448mm) on Top Layer And Track (29.627mm,27.559mm)(29.627mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-2(28.702mm,30.48mm) on Top Layer And Track (27.777mm,27.559mm)(27.777mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.1-2(28.702mm,30.48mm) on Top Layer And Track (27.777mm,31.369mm)(29.627mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-2(28.702mm,30.48mm) on Top Layer And Track (29.627mm,27.559mm)(29.627mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.2-1(63.754mm,28.448mm) on Top Layer And Track (62.829mm,27.559mm)(62.829mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.2-1(63.754mm,28.448mm) on Top Layer And Track (62.829mm,27.559mm)(64.679mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.2-1(63.754mm,28.448mm) on Top Layer And Track (64.679mm,27.559mm)(64.679mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.2-2(63.754mm,30.48mm) on Top Layer And Track (62.829mm,27.559mm)(62.829mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.2-2(63.754mm,30.48mm) on Top Layer And Track (62.829mm,31.369mm)(64.679mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.2-2(63.754mm,30.48mm) on Top Layer And Track (64.679mm,27.559mm)(64.679mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.3-1(98.552mm,28.448mm) on Top Layer And Track (97.627mm,27.559mm)(97.627mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.3-1(98.552mm,28.448mm) on Top Layer And Track (97.627mm,27.559mm)(99.477mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.3-1(98.552mm,28.448mm) on Top Layer And Track (99.477mm,27.559mm)(99.477mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.3-2(98.552mm,30.48mm) on Top Layer And Track (97.627mm,27.559mm)(97.627mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.3-2(98.552mm,30.48mm) on Top Layer And Track (97.627mm,31.369mm)(99.477mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.3-2(98.552mm,30.48mm) on Top Layer And Track (99.477mm,27.559mm)(99.477mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.5-1(168.148mm,28.448mm) on Top Layer And Track (167.223mm,27.559mm)(167.223mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.5-1(168.148mm,28.448mm) on Top Layer And Track (167.223mm,27.559mm)(169.073mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.5-1(168.148mm,28.448mm) on Top Layer And Track (169.073mm,27.559mm)(169.073mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.9-1(42.673mm,79.654mm) on Top Layer And Track (41.748mm,76.733mm)(41.748mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.9-1(42.673mm,79.654mm) on Top Layer And Track (41.748mm,80.543mm)(43.598mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.9-1(42.673mm,79.654mm) on Top Layer And Track (43.598mm,76.733mm)(43.598mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.10-1(16.765mm,79.654mm) on Top Layer And Track (15.84mm,76.733mm)(15.84mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.10-1(16.765mm,79.654mm) on Top Layer And Track (15.84mm,80.543mm)(17.69mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.10-1(16.765mm,79.654mm) on Top Layer And Track (17.69mm,76.733mm)(17.69mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-1(154.433mm,79.654mm) on Top Layer And Track (153.508mm,76.733mm)(153.508mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.6-1(154.433mm,79.654mm) on Top Layer And Track (153.508mm,80.543mm)(155.358mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-1(154.433mm,79.654mm) on Top Layer And Track (155.358mm,76.733mm)(155.358mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-2(154.433mm,77.622mm) on Top Layer And Track (153.508mm,76.733mm)(153.508mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.6-2(154.433mm,77.622mm) on Top Layer And Track (153.508mm,76.733mm)(155.358mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-2(154.433mm,77.622mm) on Top Layer And Track (155.358mm,76.733mm)(155.358mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.7-1(120.143mm,79.654mm) on Top Layer And Track (119.218mm,76.733mm)(119.218mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.7-1(120.143mm,79.654mm) on Top Layer And Track (119.218mm,80.543mm)(121.068mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.7-1(120.143mm,79.654mm) on Top Layer And Track (121.068mm,76.733mm)(121.068mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.7-2(120.143mm,77.622mm) on Top Layer And Track (119.218mm,76.733mm)(119.218mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.7-2(120.143mm,77.622mm) on Top Layer And Track (119.218mm,76.733mm)(121.068mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.7-2(120.143mm,77.622mm) on Top Layer And Track (121.068mm,76.733mm)(121.068mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.8-1(85.599mm,79.654mm) on Top Layer And Track (84.674mm,76.733mm)(84.674mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.8-1(85.599mm,79.654mm) on Top Layer And Track (84.674mm,80.543mm)(86.524mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.8-1(85.599mm,79.654mm) on Top Layer And Track (86.524mm,76.733mm)(86.524mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.8-2(85.599mm,77.622mm) on Top Layer And Track (84.674mm,76.733mm)(84.674mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.8-2(85.599mm,77.622mm) on Top Layer And Track (84.674mm,76.733mm)(86.524mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.8-2(85.599mm,77.622mm) on Top Layer And Track (86.524mm,76.733mm)(86.524mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-2(46.482mm,30.734mm) on Top Layer And Track (45.557mm,27.813mm)(45.557mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.2-2(46.482mm,30.734mm) on Top Layer And Track (45.557mm,31.623mm)(47.407mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-2(46.482mm,30.734mm) on Top Layer And Track (47.407mm,27.813mm)(47.407mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.3-1(81.28mm,28.702mm) on Top Layer And Track (80.355mm,27.813mm)(80.355mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.3-1(81.28mm,28.702mm) on Top Layer And Track (80.355mm,27.813mm)(82.205mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.3-1(81.28mm,28.702mm) on Top Layer And Track (82.205mm,27.813mm)(82.205mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.4-1(116.078mm,28.702mm) on Top Layer And Track (115.153mm,27.813mm)(115.153mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.4-1(116.078mm,28.702mm) on Top Layer And Track (115.153mm,27.813mm)(117.003mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.4-1(116.078mm,28.702mm) on Top Layer And Track (117.003mm,27.813mm)(117.003mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.4-2(116.078mm,30.734mm) on Top Layer And Track (115.153mm,27.813mm)(115.153mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.4-2(116.078mm,30.734mm) on Top Layer And Track (115.153mm,31.623mm)(117.003mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.4-2(116.078mm,30.734mm) on Top Layer And Track (117.003mm,27.813mm)(117.003mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-1(150.876mm,28.702mm) on Top Layer And Track (149.951mm,27.813mm)(149.951mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.5-1(150.876mm,28.702mm) on Top Layer And Track (149.951mm,27.813mm)(151.801mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-1(150.876mm,28.702mm) on Top Layer And Track (151.801mm,27.813mm)(151.801mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-2(150.876mm,30.734mm) on Top Layer And Track (149.951mm,27.813mm)(149.951mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.5-2(150.876mm,30.734mm) on Top Layer And Track (149.951mm,31.623mm)(151.801mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-2(150.876mm,30.734mm) on Top Layer And Track (151.801mm,27.813mm)(151.801mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.10-1(33.529mm,79.654mm) on Top Layer And Track (32.604mm,76.733mm)(32.604mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.10-1(33.529mm,79.654mm) on Top Layer And Track (32.604mm,80.543mm)(34.454mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.10-1(33.529mm,79.654mm) on Top Layer And Track (34.454mm,76.733mm)(34.454mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.10-2(33.529mm,77.622mm) on Top Layer And Track (32.604mm,76.733mm)(32.604mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.10-2(33.529mm,77.622mm) on Top Layer And Track (32.604mm,76.733mm)(34.454mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.10-2(33.529mm,77.622mm) on Top Layer And Track (34.454mm,76.733mm)(34.454mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-2(3.048mm,30.48mm) on Top Layer And Track (2.123mm,27.559mm)(2.123mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.1-2(3.048mm,30.48mm) on Top Layer And Track (2.123mm,31.369mm)(3.973mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-2(3.048mm,30.48mm) on Top Layer And Track (3.973mm,27.559mm)(3.973mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-2(72.898mm,30.48mm) on Top Layer And Track (71.973mm,27.559mm)(71.973mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.3-2(72.898mm,30.48mm) on Top Layer And Track (71.973mm,31.369mm)(73.823mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-2(72.898mm,30.48mm) on Top Layer And Track (73.823mm,27.559mm)(73.823mm,31.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.8-1(102.363mm,79.654mm) on Top Layer And Track (101.438mm,76.733mm)(101.438mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.8-1(102.363mm,79.654mm) on Top Layer And Track (101.438mm,80.543mm)(103.288mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.8-1(102.363mm,79.654mm) on Top Layer And Track (103.288mm,76.733mm)(103.288mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.9-1(67.819mm,79.654mm) on Top Layer And Track (66.894mm,76.733mm)(66.894mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.9-1(67.819mm,79.654mm) on Top Layer And Track (66.894mm,80.543mm)(68.744mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.9-1(67.819mm,79.654mm) on Top Layer And Track (68.744mm,76.733mm)(68.744mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.9-2(67.819mm,77.622mm) on Top Layer And Track (66.894mm,76.733mm)(66.894mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.9-2(67.819mm,77.622mm) on Top Layer And Track (66.894mm,76.733mm)(68.744mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.9-2(67.819mm,77.622mm) on Top Layer And Track (68.744mm,76.733mm)(68.744mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(140.208mm,56.388mm) on Top Layer And Track (139.283mm,55.499mm)(139.283mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C3-1(140.208mm,56.388mm) on Top Layer And Track (139.283mm,55.499mm)(141.133mm,55.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(140.208mm,56.388mm) on Top Layer And Track (141.133mm,55.499mm)(141.133mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(140.208mm,58.42mm) on Top Layer And Track (139.283mm,55.499mm)(139.283mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C3-2(140.208mm,58.42mm) on Top Layer And Track (139.283mm,59.309mm)(141.133mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(140.208mm,58.42mm) on Top Layer And Track (141.133mm,55.499mm)(141.133mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(111.252mm,57.15mm) on Top Layer And Track (110.327mm,56.261mm)(110.327mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C5-1(111.252mm,57.15mm) on Top Layer And Track (110.327mm,56.261mm)(112.177mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(111.252mm,57.15mm) on Top Layer And Track (112.177mm,56.261mm)(112.177mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(111.252mm,59.182mm) on Top Layer And Track (110.327mm,56.261mm)(110.327mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C5-2(111.252mm,59.182mm) on Top Layer And Track (110.327mm,60.071mm)(112.177mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(111.252mm,59.182mm) on Top Layer And Track (112.177mm,56.261mm)(112.177mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(159.029mm,42.776mm) on Top Layer And Track (158.104mm,39.855mm)(158.104mm,43.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C6-1(159.029mm,42.776mm) on Top Layer And Track (158.104mm,43.665mm)(159.954mm,43.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(159.029mm,42.776mm) on Top Layer And Track (159.954mm,39.855mm)(159.954mm,43.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(159.029mm,40.744mm) on Top Layer And Track (158.104mm,39.855mm)(158.104mm,43.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C6-2(159.029mm,40.744mm) on Top Layer And Track (158.104mm,39.855mm)(159.954mm,39.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(159.029mm,40.744mm) on Top Layer And Track (159.954mm,39.855mm)(159.954mm,43.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(159.029mm,45.316mm) on Top Layer And Track (158.104mm,44.427mm)(158.104mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C7-1(159.029mm,45.316mm) on Top Layer And Track (158.104mm,44.427mm)(159.954mm,44.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(159.029mm,45.316mm) on Top Layer And Track (159.954mm,44.427mm)(159.954mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(159.029mm,47.348mm) on Top Layer And Track (158.104mm,44.427mm)(158.104mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C7-2(159.029mm,47.348mm) on Top Layer And Track (158.104mm,48.237mm)(159.954mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(159.029mm,47.348mm) on Top Layer And Track (159.954mm,44.427mm)(159.954mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C8-1(151.37mm,39.093mm) on Top Layer And Track (150.481mm,38.168mm)(150.481mm,40.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(151.37mm,39.093mm) on Top Layer And Track (150.481mm,38.168mm)(154.291mm,38.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(151.37mm,39.093mm) on Top Layer And Track (150.481mm,40.018mm)(154.291mm,40.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(153.402mm,39.093mm) on Top Layer And Track (150.481mm,38.168mm)(154.291mm,38.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(153.402mm,39.093mm) on Top Layer And Track (150.481mm,40.018mm)(154.291mm,40.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C8-2(153.402mm,39.093mm) on Top Layer And Track (154.291mm,38.168mm)(154.291mm,40.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(153.402mm,52.682mm) on Top Layer And Track (150.481mm,51.757mm)(154.291mm,51.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(153.402mm,52.682mm) on Top Layer And Track (150.481mm,53.607mm)(154.291mm,53.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C9-1(153.402mm,52.682mm) on Top Layer And Track (154.291mm,51.757mm)(154.291mm,53.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D1-1(71.463mm,47.498mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D1-1(71.463mm,47.498mm) on Top Layer And Track (70.739mm,46.736mm)(70.739mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D1-1(71.463mm,47.498mm) on Top Layer And Track (70.739mm,46.736mm)(74.041mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D1-1(71.463mm,47.498mm) on Top Layer And Track (70.739mm,48.26mm)(74.041mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D1-2(73.317mm,47.498mm) on Top Layer And Track (70.739mm,46.736mm)(74.041mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D1-2(73.317mm,47.498mm) on Top Layer And Track (70.739mm,48.26mm)(74.041mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D1-2(73.317mm,47.498mm) on Top Layer And Track (74.041mm,46.736mm)(74.041mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D2-1(160.31mm,64.008mm) on Top Layer And Track (158.75mm,62.916mm)(159.055mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D2-1(160.31mm,64.008mm) on Top Layer And Track (158.75mm,65.1mm)(159.029mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D2-1(160.31mm,64.008mm) on Top Layer And Track (159.029mm,65.38mm)(166.192mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(160.31mm,64.008mm) on Top Layer And Track (159.055mm,62.611mm)(166.192mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D2-2(164.81mm,64.008mm) on Top Layer And Track (159.029mm,65.38mm)(166.192mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-2(164.81mm,64.008mm) on Top Layer And Track (159.055mm,62.611mm)(166.192mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad D2-2(164.81mm,64.008mm) on Top Layer And Track (166.192mm,62.611mm)(166.192mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D5-1(41.91mm,45.99mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-1(41.91mm,45.99mm) on Top Layer And Track (41.148mm,45.266mm)(41.148mm,48.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D5-1(41.91mm,45.99mm) on Top Layer And Track (41.148mm,45.266mm)(42.672mm,45.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-1(41.91mm,45.99mm) on Top Layer And Track (42.672mm,45.266mm)(42.672mm,48.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-2(41.91mm,47.844mm) on Top Layer And Track (41.148mm,45.266mm)(41.148mm,48.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D5-2(41.91mm,47.844mm) on Top Layer And Track (41.148mm,48.568mm)(42.672mm,48.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-2(41.91mm,47.844mm) on Top Layer And Track (42.672mm,45.266mm)(42.672mm,48.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D6-1(41.91mm,52.048mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-1(41.91mm,52.048mm) on Top Layer And Track (41.148mm,51.324mm)(41.148mm,54.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D6-1(41.91mm,52.048mm) on Top Layer And Track (41.148mm,51.324mm)(42.672mm,51.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-1(41.91mm,52.048mm) on Top Layer And Track (42.672mm,51.324mm)(42.672mm,54.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-2(41.91mm,53.902mm) on Top Layer And Track (41.148mm,51.324mm)(41.148mm,54.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D6-2(41.91mm,53.902mm) on Top Layer And Track (41.148mm,54.626mm)(42.672mm,54.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-2(41.91mm,53.902mm) on Top Layer And Track (42.672mm,51.324mm)(42.672mm,54.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D7-1(41.324mm,42.164mm) on Top Layer And Track (42.418mm,41.275mm)(42.418mm,43.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D7-2(37.924mm,42.164mm) on Top Layer And Track (36.83mm,41.275mm)(36.83mm,43.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q3.10-1(6.478mm,89.279mm) on Top Layer And Text "Q3.10" (3.532mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q3.8-1(75.312mm,89.279mm) on Top Layer And Text "Q3.8" (72.366mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q3.9-1(40.768mm,89.279mm) on Top Layer And Text "Q3.9" (37.822mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q4.6-1(152.526mm,89.279mm) on Top Layer And Text "Q4.6" (149.816mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Q4.6-3(154.806mm,82.829mm) on Top Layer And Text "C27.6" (155.76mm,82.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad Q5.10-3(25.518mm,82.829mm) on Top Layer And Text "C28.10" (26.474mm,83.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad Q5.6-3(163.186mm,82.829mm) on Top Layer And Text "C28.6" (164.142mm,82.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q5.7-1(126.616mm,89.279mm) on Top Layer And Text "Q5.7" (124.107mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad Q5.7-3(128.896mm,82.829mm) on Top Layer And Text "C28.7" (129.852mm,82.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q5.8-1(92.072mm,89.279mm) on Top Layer And Text "Q5.8" (89.563mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad Q5.8-3(94.352mm,82.829mm) on Top Layer And Text "C28.8" (95.308mm,82.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q5.9-1(57.528mm,89.279mm) on Top Layer And Text "Q5.9" (55.019mm,92.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(41.783mm,50.054mm) on Top Layer And Track (38.862mm,49.129mm)(42.672mm,49.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(41.783mm,50.054mm) on Top Layer And Track (38.862mm,50.979mm)(42.672mm,50.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R10-1(41.783mm,50.054mm) on Top Layer And Track (41.275mm,51.07mm)(42.545mm,51.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R10-1(41.783mm,50.054mm) on Top Layer And Track (42.672mm,49.129mm)(42.672mm,50.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(39.751mm,50.054mm) on Top Layer And Track (38.603mm,50.763mm)(39.403mm,50.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R10-2(39.751mm,50.054mm) on Top Layer And Track (38.862mm,49.129mm)(38.862mm,50.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(39.751mm,50.054mm) on Top Layer And Track (38.862mm,49.129mm)(42.672mm,49.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(39.751mm,50.054mm) on Top Layer And Track (38.862mm,50.979mm)(42.672mm,50.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(39.751mm,50.054mm) on Top Layer And Track (39.403mm,50.763mm)(39.403mm,51.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(68.834mm,47.498mm) on Top Layer And Track (65.913mm,46.573mm)(69.723mm,46.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(68.834mm,47.498mm) on Top Layer And Track (65.913mm,48.423mm)(69.723mm,48.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-1(68.834mm,47.498mm) on Top Layer And Track (69.723mm,46.573mm)(69.723mm,48.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(41.91mm,55.88mm) on Top Layer And Track (38.989mm,54.955mm)(42.799mm,54.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(41.91mm,55.88mm) on Top Layer And Track (38.989mm,56.805mm)(42.799mm,56.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R11-1(41.91mm,55.88mm) on Top Layer And Track (42.799mm,54.955mm)(42.799mm,56.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R11-2(39.878mm,55.88mm) on Top Layer And Track (38.989mm,54.955mm)(38.989mm,56.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(39.878mm,55.88mm) on Top Layer And Track (38.989mm,54.955mm)(42.799mm,54.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(39.878mm,55.88mm) on Top Layer And Track (38.989mm,56.805mm)(42.799mm,56.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-2(66.802mm,47.498mm) on Top Layer And Track (65.913mm,46.573mm)(65.913mm,48.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(66.802mm,47.498mm) on Top Layer And Track (65.913mm,46.573mm)(69.723mm,46.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(66.802mm,47.498mm) on Top Layer And Track (65.913mm,48.423mm)(69.723mm,48.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.1-1(5.588mm,3.048mm) on Top Layer And Track (4.699mm,2.123mm)(4.699mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.1-1(5.588mm,3.048mm) on Top Layer And Track (4.699mm,2.123mm)(8.509mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.1-1(5.588mm,3.048mm) on Top Layer And Track (4.699mm,3.973mm)(8.509mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.1-2(7.62mm,3.048mm) on Top Layer And Track (4.699mm,2.123mm)(8.509mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.1-2(7.62mm,3.048mm) on Top Layer And Track (4.699mm,3.973mm)(8.509mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.1-2(7.62mm,3.048mm) on Top Layer And Track (8.509mm,2.123mm)(8.509mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.2-1(40.386mm,3.048mm) on Top Layer And Track (39.497mm,2.123mm)(39.497mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.2-1(40.386mm,3.048mm) on Top Layer And Track (39.497mm,2.123mm)(43.307mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.2-1(40.386mm,3.048mm) on Top Layer And Track (39.497mm,3.973mm)(43.307mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.2-2(42.418mm,3.048mm) on Top Layer And Track (39.497mm,2.123mm)(43.307mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.2-2(42.418mm,3.048mm) on Top Layer And Track (39.497mm,3.973mm)(43.307mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.2-2(42.418mm,3.048mm) on Top Layer And Track (43.307mm,2.123mm)(43.307mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.3-1(75.184mm,3.048mm) on Top Layer And Track (74.295mm,2.123mm)(74.295mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-1(75.184mm,3.048mm) on Top Layer And Track (74.295mm,2.123mm)(78.105mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-1(75.184mm,3.048mm) on Top Layer And Track (74.295mm,3.973mm)(78.105mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.4-1(109.982mm,3.048mm) on Top Layer And Track (109.093mm,2.123mm)(109.093mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-1(109.982mm,3.048mm) on Top Layer And Track (109.093mm,2.123mm)(112.903mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-1(109.982mm,3.048mm) on Top Layer And Track (109.093mm,3.973mm)(112.903mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-2(112.014mm,3.048mm) on Top Layer And Track (109.093mm,2.123mm)(112.903mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-2(112.014mm,3.048mm) on Top Layer And Track (109.093mm,3.973mm)(112.903mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.4-2(112.014mm,3.048mm) on Top Layer And Track (112.903mm,2.123mm)(112.903mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.5-1(144.78mm,3.048mm) on Top Layer And Track (143.891mm,2.123mm)(143.891mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.5-1(144.78mm,3.048mm) on Top Layer And Track (143.891mm,2.123mm)(147.701mm,2.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.5-1(144.78mm,3.048mm) on Top Layer And Track (143.891mm,3.973mm)(147.701mm,3.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(135.128mm,59.182mm) on Top Layer And Track (134.203mm,58.293mm)(134.203mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-1(135.128mm,59.182mm) on Top Layer And Track (134.203mm,58.293mm)(136.053mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(135.128mm,59.182mm) on Top Layer And Track (136.053mm,58.293mm)(136.053mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(135.128mm,61.214mm) on Top Layer And Track (134.203mm,58.293mm)(134.203mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-2(135.128mm,61.214mm) on Top Layer And Track (134.203mm,62.103mm)(136.053mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(135.128mm,61.214mm) on Top Layer And Track (136.053mm,58.293mm)(136.053mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(114.808mm,59.69mm) on Top Layer And Track (113.883mm,58.801mm)(113.883mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R3-1(114.808mm,59.69mm) on Top Layer And Track (113.883mm,58.801mm)(115.733mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(114.808mm,59.69mm) on Top Layer And Track (115.733mm,58.801mm)(115.733mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(114.808mm,61.722mm) on Top Layer And Track (113.883mm,58.801mm)(113.883mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R3-2(114.808mm,61.722mm) on Top Layer And Track (113.883mm,62.611mm)(115.733mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(114.808mm,61.722mm) on Top Layer And Track (115.733mm,58.801mm)(115.733mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(93.726mm,68.58mm) on Top Layer And Track (90.805mm,67.655mm)(94.615mm,67.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(93.726mm,68.58mm) on Top Layer And Track (90.805mm,69.505mm)(94.615mm,69.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R4-1(93.726mm,68.58mm) on Top Layer And Track (94.615mm,67.655mm)(94.615mm,69.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R4-2(91.694mm,68.58mm) on Top Layer And Track (90.805mm,67.655mm)(90.805mm,69.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(91.694mm,68.58mm) on Top Layer And Track (90.805mm,67.655mm)(94.615mm,67.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(91.694mm,68.58mm) on Top Layer And Track (90.805mm,69.505mm)(94.615mm,69.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(93.726mm,66.04mm) on Top Layer And Track (90.805mm,65.115mm)(94.615mm,65.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(93.726mm,66.04mm) on Top Layer And Track (90.805mm,66.965mm)(94.615mm,66.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R5-1(93.726mm,66.04mm) on Top Layer And Track (94.615mm,65.115mm)(94.615mm,66.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R5-2(91.694mm,66.04mm) on Top Layer And Track (90.805mm,65.115mm)(90.805mm,66.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(91.694mm,66.04mm) on Top Layer And Track (90.805mm,65.115mm)(94.615mm,65.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(91.694mm,66.04mm) on Top Layer And Track (90.805mm,66.965mm)(94.615mm,66.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(48.59mm,61.087mm) on Top Layer And Track (47.665mm,60.198mm)(47.665mm,64.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-2(48.59mm,61.087mm) on Top Layer And Track (47.665mm,60.198mm)(49.515mm,60.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(48.59mm,61.087mm) on Top Layer And Track (49.515mm,60.198mm)(49.515mm,64.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-1(32.512mm,49.276mm) on Top Layer And Track (31.623mm,48.351mm)(31.623mm,50.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(32.512mm,49.276mm) on Top Layer And Track (31.623mm,48.351mm)(35.433mm,48.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(32.512mm,49.276mm) on Top Layer And Track (31.623mm,50.201mm)(35.433mm,50.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(34.544mm,49.276mm) on Top Layer And Track (31.623mm,48.351mm)(35.433mm,48.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(34.544mm,49.276mm) on Top Layer And Track (31.623mm,50.201mm)(35.433mm,50.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-2(34.544mm,49.276mm) on Top Layer And Track (35.433mm,48.351mm)(35.433mm,50.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-1(32.512mm,54.102mm) on Top Layer And Track (31.623mm,53.177mm)(31.623mm,55.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(32.512mm,54.102mm) on Top Layer And Track (31.623mm,53.177mm)(35.433mm,53.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(32.512mm,54.102mm) on Top Layer And Track (31.623mm,55.027mm)(35.433mm,55.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(34.544mm,54.102mm) on Top Layer And Track (31.623mm,53.177mm)(35.433mm,53.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(34.544mm,54.102mm) on Top Layer And Track (31.623mm,55.027mm)(35.433mm,55.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-2(34.544mm,54.102mm) on Top Layer And Track (35.433mm,53.177mm)(35.433mm,55.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U1-1(132.182mm,56.12mm) on Top Layer And Track (130.657mm,55.07mm)(130.882mm,55.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(132.182mm,56.12mm) on Top Layer And Track (130.832mm,55.52mm)(130.882mm,55.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(132.182mm,56.12mm) on Top Layer And Track (130.882mm,55.295mm)(130.882mm,61.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-2(132.182mm,58.42mm) on Top Layer And Track (130.882mm,55.295mm)(130.882mm,61.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-3(132.182mm,60.72mm) on Top Layer And Track (130.882mm,55.295mm)(130.882mm,61.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-4(125.882mm,58.42mm) on Top Layer And Track (127.182mm,55.07mm)(127.182mm,61.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-10(22.098mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-11(23.368mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-12(24.638mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-13(25.908mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-14(27.178mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-15(28.448mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-16(29.718mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad u5-16(29.718mm,40.64mm) on Top Layer And Track (30.17mm,41.815mm)(30.17mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-2(28.448mm,46.44mm) on Top Layer And Track (20.37mm,45.265mm)(30.17mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad u5-8(20.828mm,46.44mm) on Top Layer And Track (20.37mm,41.815mm)(20.37mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-8(20.828mm,46.44mm) on Top Layer And Track (20.37mm,45.265mm)(30.17mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad u5-9(20.828mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(20.37mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-9(20.828mm,40.64mm) on Top Layer And Track (20.37mm,41.815mm)(30.17mm,41.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.1-1(31.188mm,28.28mm) on Top Layer And Track (30.438mm,29.2mm)(30.438mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.1-3(32.888mm,30.48mm) on Top Layer And Track (31.788mm,30.08mm)(32.088mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-3(32.888mm,30.48mm) on Top Layer And Track (33.438mm,29.2mm)(33.438mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.2-1(66.24mm,28.28mm) on Top Layer And Track (65.49mm,29.2mm)(65.49mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-2(67.94mm,28.28mm) on Top Layer And Track (68.49mm,29.2mm)(68.49mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.2-3(67.94mm,30.48mm) on Top Layer And Track (66.84mm,30.08mm)(67.14mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-3(67.94mm,30.48mm) on Top Layer And Track (68.49mm,29.2mm)(68.49mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-4(66.04mm,30.48mm) on Top Layer And Track (65.49mm,29.2mm)(65.49mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.2-4(66.04mm,30.48mm) on Top Layer And Track (66.84mm,30.08mm)(67.14mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.3-1(101.038mm,28.28mm) on Top Layer And Track (100.288mm,29.2mm)(100.288mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-2(102.738mm,28.28mm) on Top Layer And Track (103.288mm,29.2mm)(103.288mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.3-3(102.738mm,30.48mm) on Top Layer And Track (101.638mm,30.08mm)(101.938mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-3(102.738mm,30.48mm) on Top Layer And Track (103.288mm,29.2mm)(103.288mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-4(100.838mm,30.48mm) on Top Layer And Track (100.288mm,29.2mm)(100.288mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.3-4(100.838mm,30.48mm) on Top Layer And Track (101.638mm,30.08mm)(101.938mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.4-2(137.536mm,28.28mm) on Top Layer And Track (138.086mm,29.2mm)(138.086mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.4-3(137.536mm,30.48mm) on Top Layer And Track (136.436mm,30.08mm)(136.736mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.4-3(137.536mm,30.48mm) on Top Layer And Track (138.086mm,29.2mm)(138.086mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.4-4(135.636mm,30.48mm) on Top Layer And Track (135.086mm,29.2mm)(135.086mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.4-4(135.636mm,30.48mm) on Top Layer And Track (136.436mm,30.08mm)(136.736mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.5-4(170.434mm,30.48mm) on Top Layer And Track (169.884mm,29.2mm)(169.884mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.5-4(170.434mm,30.48mm) on Top Layer And Track (171.234mm,30.08mm)(171.534mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.6-1(143.626mm,79.738mm) on Top Layer And Track (144.376mm,78.458mm)(144.376mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-2(141.926mm,79.738mm) on Top Layer And Track (141.376mm,78.458mm)(141.376mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-3(141.926mm,77.538mm) on Top Layer And Track (141.376mm,78.458mm)(141.376mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.6-3(141.926mm,77.538mm) on Top Layer And Track (142.726mm,77.938mm)(143.026mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.6-4(143.826mm,77.538mm) on Top Layer And Track (142.726mm,77.938mm)(143.026mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-4(143.826mm,77.538mm) on Top Layer And Track (144.376mm,78.458mm)(144.376mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.7-1(109.336mm,79.738mm) on Top Layer And Track (110.086mm,78.458mm)(110.086mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-2(107.636mm,79.738mm) on Top Layer And Track (107.086mm,78.458mm)(107.086mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.7-4(109.536mm,77.538mm) on Top Layer And Track (108.436mm,77.938mm)(108.736mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-4(109.536mm,77.538mm) on Top Layer And Track (110.086mm,78.458mm)(110.086mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.8-3(73.092mm,77.538mm) on Top Layer And Track (72.542mm,78.458mm)(72.542mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.8-3(73.092mm,77.538mm) on Top Layer And Track (73.892mm,77.938mm)(74.192mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.8-4(74.992mm,77.538mm) on Top Layer And Track (73.892mm,77.938mm)(74.192mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.8-4(74.992mm,77.538mm) on Top Layer And Track (75.542mm,78.458mm)(75.542mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.2-2(59.436mm,28.28mm) on Top Layer And Track (59.986mm,29.2mm)(59.986mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.3-1(92.534mm,28.28mm) on Top Layer And Track (91.784mm,29.2mm)(91.784mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-2(94.234mm,28.28mm) on Top Layer And Track (94.784mm,29.2mm)(94.784mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.3-3(94.234mm,30.48mm) on Top Layer And Track (93.134mm,30.08mm)(93.434mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-3(94.234mm,30.48mm) on Top Layer And Track (94.784mm,29.2mm)(94.784mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-4(92.334mm,30.48mm) on Top Layer And Track (91.784mm,29.2mm)(91.784mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.3-4(92.334mm,30.48mm) on Top Layer And Track (93.134mm,30.08mm)(93.434mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.4-1(127.332mm,28.28mm) on Top Layer And Track (126.582mm,29.2mm)(126.582mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-2(129.032mm,28.28mm) on Top Layer And Track (129.582mm,29.2mm)(129.582mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.4-3(129.032mm,30.48mm) on Top Layer And Track (127.932mm,30.08mm)(128.232mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-3(129.032mm,30.48mm) on Top Layer And Track (129.582mm,29.2mm)(129.582mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-4(127.132mm,30.48mm) on Top Layer And Track (126.582mm,29.2mm)(126.582mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.4-4(127.132mm,30.48mm) on Top Layer And Track (127.932mm,30.08mm)(128.232mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.5-1(162.13mm,28.28mm) on Top Layer And Track (161.38mm,29.2mm)(161.38mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.5-2(163.83mm,28.28mm) on Top Layer And Track (164.38mm,29.2mm)(164.38mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.5-3(163.83mm,30.48mm) on Top Layer And Track (162.73mm,30.08mm)(163.03mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.5-3(163.83mm,30.48mm) on Top Layer And Track (164.38mm,29.2mm)(164.38mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.5-4(161.93mm,30.48mm) on Top Layer And Track (161.38mm,29.2mm)(161.38mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.5-4(161.93mm,30.48mm) on Top Layer And Track (162.73mm,30.08mm)(163.03mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.6-1(151.881mm,79.738mm) on Top Layer And Track (152.631mm,78.458mm)(152.631mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-3(150.181mm,77.538mm) on Top Layer And Track (149.631mm,78.458mm)(149.631mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.6-3(150.181mm,77.538mm) on Top Layer And Track (150.981mm,77.938mm)(151.281mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.7-1(117.591mm,79.738mm) on Top Layer And Track (118.341mm,78.458mm)(118.341mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-2(115.891mm,79.738mm) on Top Layer And Track (115.341mm,78.458mm)(115.341mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-3(115.891mm,77.538mm) on Top Layer And Track (115.341mm,78.458mm)(115.341mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.7-3(115.891mm,77.538mm) on Top Layer And Track (116.691mm,77.938mm)(116.991mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.7-4(117.791mm,77.538mm) on Top Layer And Track (116.691mm,77.938mm)(116.991mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-4(117.791mm,77.538mm) on Top Layer And Track (118.341mm,78.458mm)(118.341mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.8-1(83.047mm,79.738mm) on Top Layer And Track (83.797mm,78.458mm)(83.797mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.8-3(81.347mm,77.538mm) on Top Layer And Track (80.797mm,78.458mm)(80.797mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.8-3(81.347mm,77.538mm) on Top Layer And Track (82.147mm,77.938mm)(82.447mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.8-4(83.247mm,77.538mm) on Top Layer And Track (82.147mm,77.938mm)(82.447mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.8-4(83.247mm,77.538mm) on Top Layer And Track (83.797mm,78.458mm)(83.797mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.9-2(46.803mm,79.738mm) on Top Layer And Track (46.253mm,78.458mm)(46.253mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.9-3(46.803mm,77.538mm) on Top Layer And Track (46.253mm,78.458mm)(46.253mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.9-3(46.803mm,77.538mm) on Top Layer And Track (47.603mm,77.938mm)(47.903mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.9-4(48.703mm,77.538mm) on Top Layer And Track (47.603mm,77.938mm)(47.903mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.9-4(48.703mm,77.538mm) on Top Layer And Track (49.253mm,78.458mm)(49.253mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.10-1(22.722mm,79.738mm) on Top Layer And Track (23.472mm,78.458mm)(23.472mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.10-2(21.022mm,79.738mm) on Top Layer And Track (20.472mm,78.458mm)(20.472mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.10-3(21.022mm,77.538mm) on Top Layer And Track (20.472mm,78.458mm)(20.472mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.10-3(21.022mm,77.538mm) on Top Layer And Track (21.822mm,77.938mm)(22.122mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.10-4(22.922mm,77.538mm) on Top Layer And Track (21.822mm,77.938mm)(22.122mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.10-4(22.922mm,77.538mm) on Top Layer And Track (23.472mm,78.458mm)(23.472mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.1-3(15.682mm,30.564mm) on Top Layer And Track (14.582mm,30.164mm)(14.882mm,30.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.1-3(15.682mm,30.564mm) on Top Layer And Track (16.232mm,29.284mm)(16.232mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.3-1(83.832mm,28.364mm) on Top Layer And Track (83.082mm,29.284mm)(83.082mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.4-1(118.63mm,28.364mm) on Top Layer And Track (117.88mm,29.284mm)(117.88mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-2(120.33mm,28.364mm) on Top Layer And Track (120.88mm,29.284mm)(120.88mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.4-3(120.33mm,30.564mm) on Top Layer And Track (119.23mm,30.164mm)(119.53mm,30.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-3(120.33mm,30.564mm) on Top Layer And Track (120.88mm,29.284mm)(120.88mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.5-1(153.428mm,28.364mm) on Top Layer And Track (152.678mm,29.284mm)(152.678mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.5-2(155.128mm,28.364mm) on Top Layer And Track (155.678mm,29.284mm)(155.678mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.5-3(155.128mm,30.564mm) on Top Layer And Track (154.028mm,30.164mm)(154.328mm,30.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.5-3(155.128mm,30.564mm) on Top Layer And Track (155.678mm,29.284mm)(155.678mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.5-4(153.228mm,30.564mm) on Top Layer And Track (152.678mm,29.284mm)(152.678mm,29.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.5-4(153.228mm,30.564mm) on Top Layer And Track (154.028mm,30.164mm)(154.328mm,30.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.7-2(124.4mm,79.738mm) on Top Layer And Track (123.85mm,78.458mm)(123.85mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.8-1(91.556mm,79.738mm) on Top Layer And Track (92.306mm,78.458mm)(92.306mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-2(89.856mm,79.738mm) on Top Layer And Track (89.306mm,78.458mm)(89.306mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-3(89.856mm,77.538mm) on Top Layer And Track (89.306mm,78.458mm)(89.306mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.8-3(89.856mm,77.538mm) on Top Layer And Track (90.656mm,77.938mm)(90.956mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.8-4(91.756mm,77.538mm) on Top Layer And Track (90.656mm,77.938mm)(90.956mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-4(91.756mm,77.538mm) on Top Layer And Track (92.306mm,78.458mm)(92.306mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.9-2(55.312mm,79.738mm) on Top Layer And Track (54.762mm,78.458mm)(54.762mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.9-3(55.312mm,77.538mm) on Top Layer And Track (54.762mm,78.458mm)(54.762mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.9-3(55.312mm,77.538mm) on Top Layer And Track (56.112mm,77.938mm)(56.412mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.9-4(57.212mm,77.538mm) on Top Layer And Track (56.112mm,77.938mm)(56.412mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.9-4(57.212mm,77.538mm) on Top Layer And Track (57.762mm,78.458mm)(57.762mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.10-1(31.231mm,79.738mm) on Top Layer And Track (31.981mm,78.458mm)(31.981mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.10-2(29.531mm,79.738mm) on Top Layer And Track (28.981mm,78.458mm)(28.981mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.10-3(29.531mm,77.538mm) on Top Layer And Track (28.981mm,78.458mm)(28.981mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.10-3(29.531mm,77.538mm) on Top Layer And Track (30.331mm,77.938mm)(30.631mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.10-4(31.431mm,77.538mm) on Top Layer And Track (30.331mm,77.938mm)(30.631mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.10-4(31.431mm,77.538mm) on Top Layer And Track (31.981mm,78.458mm)(31.981mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.1-1(5.788mm,28.28mm) on Top Layer And Track (5.038mm,29.2mm)(5.038mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-2(7.488mm,28.28mm) on Top Layer And Track (8.038mm,29.2mm)(8.038mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.1-3(7.488mm,30.48mm) on Top Layer And Track (6.388mm,30.08mm)(6.688mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-3(7.488mm,30.48mm) on Top Layer And Track (8.038mm,29.2mm)(8.038mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-4(5.588mm,30.48mm) on Top Layer And Track (5.038mm,29.2mm)(5.038mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.1-4(5.588mm,30.48mm) on Top Layer And Track (6.388mm,30.08mm)(6.688mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.2-2(42.54mm,28.28mm) on Top Layer And Track (43.09mm,29.2mm)(43.09mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.2-4(40.64mm,30.48mm) on Top Layer And Track (40.09mm,29.2mm)(40.09mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.2-4(40.64mm,30.48mm) on Top Layer And Track (41.44mm,30.08mm)(41.74mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.5-1(145.234mm,28.28mm) on Top Layer And Track (144.484mm,29.2mm)(144.484mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-2(146.934mm,28.28mm) on Top Layer And Track (147.484mm,29.2mm)(147.484mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-4(145.034mm,30.48mm) on Top Layer And Track (144.484mm,29.2mm)(144.484mm,29.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.5-4(145.034mm,30.48mm) on Top Layer And Track (145.834mm,30.08mm)(146.134mm,30.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.8-1(100.065mm,79.738mm) on Top Layer And Track (100.815mm,78.458mm)(100.815mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.9-1(65.521mm,79.738mm) on Top Layer And Track (66.271mm,78.458mm)(66.271mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-2(63.821mm,79.738mm) on Top Layer And Track (63.271mm,78.458mm)(63.271mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-3(63.821mm,77.538mm) on Top Layer And Track (63.271mm,78.458mm)(63.271mm,78.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.9-3(63.821mm,77.538mm) on Top Layer And Track (64.621mm,77.938mm)(64.921mm,77.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :462

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room U__LED_PORT01 (Bounding Region = (27.559mm, 17.526mm, 62.611mm, 63.5mm) (InComponentClass('U__LED_PORT01'))
Rule Violations :0

Processing Rule : Room U__LED_PORT9 (Bounding Region = (62.611mm, 105.156mm, 97.918mm, 151.13mm) (InComponentClass('U__LED_PORT9'))
Rule Violations :0

Processing Rule : Room U_microcontroller (Bounding Region = (92.373mm, 64.77mm, 133.731mm, 105.664mm) (InComponentClass('U_microcontroller'))
Rule Violations :0

Processing Rule : Room U_USB_CH340G (Bounding Region = (21.209mm, 68.072mm, 86.233mm, 89.408mm) (InComponentClass('U_USB_CH340G'))
Rule Violations :0

Processing Rule : Room U_Rs232 (Bounding Region = (134.493mm, 66.802mm, 220.345mm, 101.346mm) (InComponentClass('U_Rs232'))
Rule Violations :0

Processing Rule : Room U__LED_PORT7 (Bounding Region = (131.699mm, 105.156mm, 167.006mm, 151.13mm) (InComponentClass('U__LED_PORT7'))
Rule Violations :0

Processing Rule : Room U_EEPROM (Bounding Region = (63.627mm, 89.408mm, 83.439mm, 102.108mm) (InComponentClass('U_EEPROM'))
Rule Violations :0

Processing Rule : Room DIY-USB Led Controller (Bounding Region = (20.193mm, 88.392mm, 44.831mm, 102.87mm) (InComponentClass('DIY-USB Led Controller'))
Rule Violations :0

Processing Rule : Room U__LED_PORT4 (Bounding Region = (132.207mm, 17.526mm, 167.259mm, 63.5mm) (InComponentClass('U__LED_PORT4'))
Rule Violations :0

Processing Rule : Room U__LED_PORT8 (Bounding Region = (97.155mm, 105.156mm, 132.462mm, 151.13mm) (InComponentClass('U__LED_PORT8'))
Rule Violations :0

Processing Rule : Room U__LED_PORT10 (Bounding Region = (28.321mm, 105.156mm, 63.628mm, 151.13mm) (InComponentClass('U__LED_PORT10'))
Rule Violations :0

Processing Rule : Room U__LED_PORT5 (Bounding Region = (167.005mm, 17.526mm, 202.057mm, 63.5mm) (InComponentClass('U__LED_PORT5'))
Rule Violations :0

Processing Rule : Room U__LED_PORT3 (Bounding Region = (97.409mm, 17.526mm, 132.461mm, 63.5mm) (InComponentClass('U__LED_PORT3'))
Rule Violations :0

Processing Rule : Room U__LED_PORT2 (Bounding Region = (62.611mm, 17.526mm, 97.663mm, 63.5mm) (InComponentClass('U__LED_PORT2'))
Rule Violations :0

Processing Rule : Room U__LED_PORT6 (Bounding Region = (165.989mm, 105.156mm, 201.296mm, 151.13mm) (InComponentClass('U__LED_PORT6'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02