# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 13
attribute \dynports 1
attribute \src "dut.sv:6.1-94.10"
attribute \cells_not_processed 1
module \fsm_using_function
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  wire width 3 $0\fsm_function$func$dut.sv:31$1.$result[2:0]$8
  wire width 3 $0\fsm_function$func$dut.sv:31$2.$result[2:0]$11
  wire $0\fsm_function$func$dut.sv:31$2.req_0[0:0]$9
  wire $0\fsm_function$func$dut.sv:31$2.req_1[0:0]$10
  wire width 3 $0\fsm_function$func$dut.sv:31$2.state[2:0]$8
  wire $0\gnt_0[0:0]
  wire $0\gnt_1[0:0]
  wire width 3 $0\state[2:0]
  wire width 3 $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12
  wire $auto$rtlil.cc:3013:Eq$10
  wire $auto$rtlil.cc:3013:Eq$12
  wire $auto$rtlil.cc:3013:Eq$2
  wire $auto$rtlil.cc:3013:Eq$4
  wire $auto$rtlil.cc:3013:Eq$6
  wire $auto$rtlil.cc:3013:Eq$8
  wire width 3 $func_fsm_function_result_0
  attribute \src "dut.sv:7.1-7.6"
  wire input 1 \clock
  attribute \nosync 1
  wire width 3 \fsm_function$func$dut.sv:31$2.$result
  attribute \nosync 1
  wire \fsm_function$func$dut.sv:31$2.req_0
  attribute \nosync 1
  wire \fsm_function$func$dut.sv:31$2.req_1
  attribute \nosync 1
  wire width 3 \fsm_function$func$dut.sv:31$2.state
  wire width 3 \fsm_function$func$fsm_function.$result
  attribute \src "dut.sv:11.1-11.6"
  wire output 5 \gnt_0
  attribute \src "dut.sv:12.1-12.6"
  wire output 6 \gnt_1
  attribute \src "dut.sv:27.27-27.37"
  wire width 3 \next_state
  attribute \src "dut.sv:9.1-9.6"
  wire input 3 \req_0
  attribute \src "dut.sv:10.1-10.6"
  wire input 4 \req_1
  attribute \src "dut.sv:8.1-8.6"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:26.27-26.32"
  wire width 3 \state
  cell $eq $auto$expression.cpp:1311:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$2
  end
  cell $eq $auto$expression.cpp:1311:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$12
  end
  cell $eq $auto$expression.cpp:1311:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$4
  end
  cell $eq $auto$expression.cpp:1311:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$6
  end
  cell $eq $auto$expression.cpp:1311:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$8
  end
  cell $eq $auto$expression.cpp:1311:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$10
  end
  process $proc$dut.sv:31$7
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fsm_function$func$dut.sv:31$2.state[2:0]$8 \state
    assign $0\fsm_function$func$dut.sv:31$2.req_0[0:0]$9 \req_0
    assign $0\fsm_function$func$dut.sv:31$2.req_1[0:0]$10 \req_1
    assign $0\fsm_function$func$dut.sv:31$2.$result[2:0]$11 $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12
    assign $0\fsm_function$func$dut.sv:31$1.$result[2:0]$8 $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12
    switch \state
      case 3'001
        switch $auto$rtlil.cc:3013:Eq$6
          case 1'1
            assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'010
          case 
            switch $auto$rtlil.cc:3013:Eq$8
              case 1'1
                assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'100
              case 
                assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'001
            end
        end
      case 3'010
        switch $auto$rtlil.cc:3013:Eq$10
          case 1'1
            assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'010
          case 
            assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'001
        end
      case 3'100
        switch $auto$rtlil.cc:3013:Eq$12
          case 1'1
            assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'100
          case 
            assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'001
        end
      case 
        assign $1\fsm_function$func$dut.sv:31$2.$result[2:0]$12 3'001
    end
    sync always
      update \fsm_function$func$fsm_function.$result $0\fsm_function$func$dut.sv:31$1.$result[2:0]$8
      update \fsm_function$func$dut.sv:31$2.$result 3'x
      update \fsm_function$func$dut.sv:31$2.state 3'x
      update \fsm_function$func$dut.sv:31$2.req_0 1'x
      update \fsm_function$func$dut.sv:31$2.req_1 1'x
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-64.4"
  process $proc$dut.sv:57$1
    assign $0\state[2:0] \state
    attribute \src "dut.sv:59.3-63.6"
    switch $auto$rtlil.cc:3013:Eq$2
      attribute \src "dut.sv:59.3-63.6"
      case 1'1
        assign $0\state[2:0] 3'001
      attribute \src "dut.sv:59.3-63.6"
      case 
        assign $0\state[2:0] \next_state
    end
    sync posedge \clock
      update \state $0\state[2:0]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:66.1-92.4"
  process $proc$dut.sv:66$1
    assign $0\gnt_0[0:0] \gnt_0
    assign $0\gnt_1[0:0] \gnt_1
    attribute \src "dut.sv:68.1-91.4"
    switch $auto$rtlil.cc:3013:Eq$4
      attribute \src "dut.sv:68.1-91.4"
      case 1'1
        assign $0\gnt_0[0:0] 1'0
        assign $0\gnt_1[0:0] 1'0
      attribute \src "dut.sv:68.1-91.4"
      case 
        attribute \src "dut.sv:73.3-90.10"
        switch \state
          attribute \src "dut.sv:74.5-77.19"
          case 3'001
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
          attribute \src "dut.sv:78.4-81.20"
          case 3'010
            assign $0\gnt_0[0:0] 1'1
            assign $0\gnt_1[0:0] 1'0
          attribute \src "dut.sv:82.4-85.20"
          case 3'100
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'1
          attribute \src "dut.sv:86.4-89.22"
          case 
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
        end
    end
    sync posedge \clock
      update \gnt_0 $0\gnt_0[0:0]
      update \gnt_1 $0\gnt_1[0:0]
  end
  connect \next_state $func_fsm_function_result_0
end
