DESIGN(TIEHI) + REFERENCE(AMI06N,AMI06P);
PORT(Y) + DIRECTION(OUTPUT) + LOGIC(1) + NET_NUMBER(0);
PORT(GND) + DIRECTION(INPUT) + SUPPLY0 + BULK + NET_NUMBER(1);
PORT(VDD) + DIRECTION(INPUT) + SUPPLY1 + BULK + NET_NUMBER(2);
VECTOR(H01) + ID(D0000) + MID(ML0000) + POWER();
END_OF_DESIGN;

