
*** Running vivado
    with args -log system_pblaze_s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_pblaze_s_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_pblaze_s_0_0.tcl -notrace
Command: synth_design -top system_pblaze_s_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 356.730 ; gain = 86.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_pblaze_s_0_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/synth/system_pblaze_s_0_0.vhd:80]
INFO: [Synth 8-3491] module 'Processor' declared at 'c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:35' bound to instance 'U0' of component 'Processor' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/synth/system_pblaze_s_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Processor' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:62]
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:87' bound to instance 'kcpsm6_v1' of component 'kcpsm6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:111]
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:685]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:696]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:701]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:706]
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:711]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:722]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:727]
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:733]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:744]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:754]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:759]
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:764]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:775]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:780]
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:804]
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:814]
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:825]
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:836]
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:846]
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:861]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:872]
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:877]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:888]
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:894]
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:909]
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:920]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:931]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:937]
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:943]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:954]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:960]
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:966]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:977]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:983]
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1001]
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1011]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1021]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1051]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1056]
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1072]
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1088]
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1093]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1103]
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1108]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1126]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1132]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1143]
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1159]
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1176]
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1192]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1198]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1371]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1309]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/kcpsm6.vhd:111]
INFO: [Synth 8-3491] module 'cordic' declared at 'c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:34' bound to instance 'cordic_v1' of component 'cordic' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'cordic' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:45]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:59' bound to instance 'mult_gen' of component 'mult_gen_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:70]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (7#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/ip/mult_gen_0/synth/mult_gen_0.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element res_tmp_reg was removed.  [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'cordic' (8#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element clean_rdata_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'Processor' (9#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'system_pblaze_s_0_0' (10#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_pblaze_s_0_0/synth/system_pblaze_s_0_0.vhd:80]
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[30]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Processor has unconnected port instruction[18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 427.727 ; gain = 157.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 427.727 ; gain = 157.914
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.runs/system_pblaze_s_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.runs/system_pblaze_s_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 674.504 ; gain = 0.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 674.504 ; gain = 404.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 674.504 ; gain = 404.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/cordic_v1/mult_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 674.504 ; gain = 404.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:235]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:174]
INFO: [Synth 8-5546] ROM "mult2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element count_int_tmp_reg was removed.  [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:95]
INFO: [Synth 8-5546] ROM "in_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdy_tmp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "web" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "out_Areg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_Breg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'in_Creg_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:160]
WARNING: [Synth 8-327] inferring latch for variable 'in_port_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'in_Areg_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:158]
WARNING: [Synth 8-327] inferring latch for variable 'in_Breg_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'in_Dreg_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_tmp2_reg' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/src/Proccessor.vhd:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 674.504 ; gain = 404.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_int_tmp_reg was removed.  [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/deba/imports/hdl/Cordic.vhd:94]
INFO: [Synth 8-5546] ROM "U0/wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design system_pblaze_s_0_0 has port address[15] driven by constant 0
INFO: [Synth 8-3917] design system_pblaze_s_0_0 has port address[14] driven by constant 0
INFO: [Synth 8-3917] design system_pblaze_s_0_0 has port address[1] driven by constant 0
INFO: [Synth 8-3917] design system_pblaze_s_0_0 has port address[0] driven by constant 0
INFO: [Synth 8-3917] design system_pblaze_s_0_0 has port rst driven by constant 0
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[31]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[30]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[29]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[28]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[27]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[26]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[25]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[24]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[23]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[22]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[21]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[20]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[19]
WARNING: [Synth 8-3331] design system_pblaze_s_0_0 has unconnected port instruction[18]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sel_op_cord_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/rdy_tmp2_reg[2]' (LDC) to 'U0/rdy_tmp2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/rdy_tmp2_reg[1]' (LDC) to 'U0/rdy_tmp2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/rdy_tmp2_reg[0]' (LDC) to 'U0/rdy_tmp2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/cordic_v1 /\sel_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/kcpsm6_v1/interrupt_ack_flop) is unused and will be removed from module system_pblaze_s_0_0.
WARNING: [Synth 8-3332] Sequential element (sel_reg[3]) is unused and will be removed from module cordic.
INFO: [Synth 8-3332] Sequential element (U0/sel_op_cord_reg[3]) is unused and will be removed from module system_pblaze_s_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 701.148 ; gain = 431.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 824.934 ; gain = 555.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 827.164 ; gain = 557.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/count_reg[1]) is unused and will be removed from module system_pblaze_s_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   190|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |   103|
|5     |LUT2      |   301|
|6     |LUT3      |   147|
|7     |LUT4      |   183|
|8     |LUT5      |   600|
|9     |LUT6      |  1056|
|10    |LUT6_2    |    50|
|11    |MUXCY     |    29|
|12    |MUXF7     |    66|
|13    |RAM32M    |     4|
|14    |RAM64M    |     2|
|15    |XORCY     |    27|
|16    |FD        |    47|
|17    |FDR       |    18|
|18    |FDRE      |   459|
|19    |FDS       |     2|
|20    |FDSE      |    17|
|21    |LD        |   136|
|22    |LDC       |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 878.426 ; gain = 608.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 878.426 ; gain = 361.836
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 878.426 ; gain = 608.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 270 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  LD => LDCE: 136 instances
  LDC => LDCE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

156 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 878.426 ; gain = 611.469
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.runs/system_pblaze_s_0_0_synth_1/system_pblaze_s_0_0.dcp' has been generated.
