/** @addtogroup CMSIS
  * @{
  */

/** @addtogroup phy6222
  * @{
  */

#ifndef __MCU_BUMBEE_M0__
#define __MCU_BUMBEE_M0__

#ifdef __cplusplus
extern "C"
{
#endif

/** @addtogroup Configuration_section_for_CMSIS
  * @{
  */
/**
  * @brief Configuration of the Cortex-M0 Processor and Core Peripherals
 */
#define __CM0_REV                  0U       /*!< Core Revision r0p0                           */
#define __MPU_PRESENT              0U       /*!< M0 doesn't provide an MPU                    */
#define __VTOR_PRESENT             0U       /*!< Vector Table Register not supported          */
#define __NVIC_PRIO_BITS           2U       /*!< M0 uses 2 Bits for the Priority Levels       */
#define __Vendor_SysTickConfig     0U       /*!< Set to 1 if different SysTick Config is used */

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */

/**
 * @brief PHY6222 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */

 /*!< Interrupt Number Definition */
typedef enum IRQn
{
/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/
  NonMaskableInt_IRQn         = -14,    /*!<  2 Non Maskable Interrupt                            */
  HardFault_IRQn              = -13,    /*!<  3 HardFault Interrupt                               */
  SVCall_IRQn                 = -5,     /*!< 11 SV Call Interrupt                                 */
  PendSV_IRQn                 = -2,     /*!< 14 Pend SV Interrupt                                 */
  SysTick_IRQn                = -1,     /*!< 15 System Tick Interrupt                             */

/******  PHY6222 M0 specific Interrupt Numbers ****************************************************/
  BB_IRQn                     = 4,      /*!< Base band Interrupt                                  */
  KSCAN_IRQn                  = 5,      /*!< Key scan Interrupt                                   */
  RTC_IRQn                    = 6,      /*!< RTC Timer Interrupt                                  */
  WDT_IRQn                    = 10,     /*!< Watchdog Timer Interrupt                             */
  UART0_IRQn                  = 11,     /*!< UART0 Interrupt                                      */
  I2C0_IRQn                   = 12,     /*!< I2C0 Interrupt                                       */
  I2C1_IRQn                   = 13,     /*!< I2C1 Interrupt                                       */
  SPI0_IRQn                   = 14,     /*!< SPI0 Interrupt                                       */
  SPI1_IRQn                   = 15,     /*!< SPI1 Interrupt                                       */
  GPIO_IRQn                   = 16,     /*!< GPIO Interrupt                                       */
  UART1_IRQn                  = 17,     /*!< UART1 Interrupt                                      */
  SPIF_IRQn                   = 18,     /*!< SPIF Interrupt                                       */
  DMAC_IRQn                   = 19,     /*!< DMAC Interrupt                                       */
  TIM1_IRQn                   = 20,     /*!< Timer1 Interrupt                                     */
  TIM2_IRQn                   = 21,     /*!< Timer2 Interrupt                                     */
  TIM3_IRQn                   = 22,     /*!< Timer3 Interrupt                                     */
  TIM4_IRQn                   = 23,     /*!< Timer4 Interrupt                                     */
  TIM5_IRQn                   = 24,     /*!< Timer5 Interrupt                                     */
  TIM6_IRQn                   = 25,     /*!< Timer6 Interrupt                                     */
  AES_IRQn                    = 28,     /*!< AES Interrupt                                        */
  ADCC_IRQn                   = 29,     /*!< ADC Interrupt                                        */
  QDEC_IRQn                   = 30,     /*!< QDEC Interrupt                                       */
  RNG_IRQn                    = 31,     /*!< RNG Interrupt                                        */
} IRQn_Type;

/**
  * @}
  */

#include "core_cm0.h" /* Processor and core peripherals */
#include <stdint.h>

/** @addtogroup Peripheral_registers_structures
  * @{
  */

/**
  * @brief COM?
  */
typedef struct
{
  __IO uint32_t CH0_AP_MBOX;        /*!< 0x00 */
  __IO uint32_t CH0_CP_MBOX;        /*!< 0x04 */
  __IO uint32_t CH1_AP_MBOX;        /*!< 0x08 */
  __IO uint32_t CH1_CP_MBOX;        /*!< 0x0c */
  __IO uint32_t AP_STATUS;          /*!< 0x10 */
  __IO uint32_t CP_STATUS;          /*!< 0x14 */
  __IO uint32_t AP_INTEN;           /*!< 0x18 */
  __IO uint32_t CP_INTEN;           /*!< 0x1c */
  __IO uint32_t remap;              /*!< 0x20 */
  __IO uint32_t RXEV_EN;            /*!< 0x24 */
  __IO uint32_t STCALIB;            /*!< 0x28 */
  __IO uint32_t PERI_MASTER_SELECT; /*!< 0x2c: bit3 I2S1 master mode (0 = slave, 1 = master), bit2 I2S0 master mode (0 = slave, 1 = master), bit1 SPI1 master mode (0 = slave, 1 = master), bit0 SPI0 master mode (0 = slave, 1 = master) */
} AP_COM_TypeDef;

/**
  * @brief Code Cache
  */
typedef struct
{
  __IO uint32_t CTRL0;            /*!< 0x40 */
  __IO uint32_t CTRL1;            /*!< 0x44 */
  uint32_t      RESERVED[13];
  __IO uint32_t REMAP_TABLE;      /*!< 0x7c */
  __IO uint32_t REMAP_CTRL[32];   /*!< 0x80 */
} AP_CACHE_TypeDef;

/**
  * @brief Watchdog Timer
  */
typedef struct
{
  __IO uint8_t  CR;               /*!< 0x0 */
  uint8_t       RESERVED0[3];
  __IO uint32_t TORR;             /*!< 0x4 */
  __O uint32_t  CCVR;             /*!< 0x8 */
  __IO uint32_t CRR;              /*!< 0xc */
  uint8_t       STAT;             /*!< 0x10 */
  uint8_t       RESERVED1[3];
  __IO uint8_t  EOI;              /*!< 0x14 */
  uint8_t       RESERVED2[3];
} AP_WDT_TypeDef;

/**
  * @brief TIM Timers
  */
typedef struct
{
  __IO uint32_t LoadCount;        /*!< 0x0 */
  __IO uint32_t CurrentCount;     /*!< 0x4 */
  __IO uint32_t ControlReg;       /*!< 0x8 */
  __IO uint32_t EOI;              /*!< 0xc */
  __IO uint32_t status;           /*!< 0x10 */
} AP_TIM_TypeDef;

/**
  * @brief Systick Timer
  */
typedef struct
{
  __IO uint32_t IntStatus;        /*!< 0x0 */
  __IO uint32_t EOI;              /*!< 0x4 */
  __IO uint32_t unMaskIntStatus;  /*!< 0x8 */
  __IO uint32_t version;          /*!< 0xc */
} AP_TIM_SYS_TypeDef;

/**
  * @brief Universal Asynchronous Receiver Transmitter (UART)
  */
typedef struct
{
  union
  {
    __I uint8_t RBR;
    __IO uint8_t THR;
    __IO uint8_t DLL;
    uint32_t RESERVED0;           /*!< 0x0 */
  };
  union
  {
    __IO uint8_t DLM;
    __IO uint32_t IER;            /*!< 0x4 */
  };
  union
  {
    __I uint32_t IIR;             /*!< 0x8 */
    __IO uint8_t FCR;
  };
  __IO uint8_t  LCR;              /*!< 0xc */
  uint8_t       RESERVED1[3];
  __IO uint32_t MCR;              /*!< 0x10 */
  __I uint8_t   LSR;              /*!< 0x14 */
  uint8_t       RESERVED2[3];
  __IO uint32_t MSR;              /*!< 0x18 */
  __IO uint8_t  SCR;              /*!< 0x1c */
  uint8_t       RESERVED3[3];
  __IO uint32_t LPDLL;            /*!< 0x20 */
  __IO uint32_t LPDLH;            /*!< 0x24 */
  __IO uint32_t recerved[2];
  union
  {
    __IO uint32_t SRBR[16];       /*!< 0x30~0x6c */
    __IO uint32_t STHR[16];
  };
  __IO uint32_t FAR;              /*!< 0x70 */
  __IO uint32_t TFR;              /*!< 0x74 */
  __IO uint32_t RFW;              /*!< 0x78 */
  __IO uint32_t USR;              /*!< 0x7c */
  __IO uint32_t TFL;              /*!< 0x80 */
  __IO uint32_t RFL;              /*!< 0x84 */
  __IO uint32_t SRR;              /*!< 0x88 */
  __IO uint32_t SRTS;             /*!< 0x8c */
  __IO uint32_t SBCR;             /*!< 0x90 */
  __IO uint32_t SDMAM;            /*!< 0x94 */
  __IO uint32_t SFE;              /*!< 0x98 */
  __IO uint32_t SRT;              /*!< 0x9c */
  __IO uint32_t STET;             /*!< 0xa0 */
  __IO uint32_t HTX;              /*!< 0xa4 */
  __IO uint32_t DMASA;            /*!< 0xa8 */
  __IO uint32_t reserved[18];
  __IO uint32_t CPR;              /*!< 0xf4 */
  __IO uint32_t UCV;              /*!< 0xf8 */
  __IO uint32_t CTR;              /*!< 0xfc */
} AP_UART_TypeDef;

/**
  * @brief Inter Integrated Circuit Interface (I2C)
  */
typedef struct
{
  __IO uint32_t IC_CON;           /*!< 0x0: bit6 IC_SLAVE_DISABLE, bit5 IC_RESTART_EN, bit4 IC_10BITADDR_MASTER, bit3 IC_10BITADDR_SLAVE, [2:1] speed, bit0 MASTER_MODE */
  __IO uint32_t IC_TAR;           /*!< 0x4 */
  __IO uint32_t IC_SAR;           /*!< 0x8 */
  __IO uint32_t IC_HS_MADDR;      /*!< 0xc */
  __IO uint32_t IC_DATA_CMD;      /*!< 0x10 */
  __IO uint32_t IC_SS_SCL_HCNT;   /*!< 0x14 */
  __IO uint32_t IC_SS_SCL_LCNT;   /*!< 0x18 */
  __IO uint32_t IC_FS_SCL_HCNT;   /*!< 0x1c */
  __IO uint32_t IC_FS_SCL_LCNT;   /*!< 0x20 */
  __IO uint32_t IC_HS_SCL_HCNT;   /*!< 0x24 */
  __IO uint32_t IC_HS_SCL_LCNT;   /*!< 0x28 */
  __IO uint32_t IC_INTR_STAT;     /*!< 0x2c */
  __IO uint32_t IC_INTR_MASK;     /*!< 0x30 */
  __IO uint32_t IC_RAW_INTR_STAT; /*!< 0x34 */
  __IO uint32_t IC_RX_TL;         /*!< 0x38 */
  __IO uint32_t IC_TX_TL;         /*!< 0x3c */
  __IO uint32_t IC_CLR_INTR;      /*!< 0x40 */
  __IO uint32_t IC_CLR_UNDER;     /*!< 0x44 */
  __IO uint32_t IC_CLR_RX_OVER;   /*!< 0x48 */
  __IO uint32_t IC_CLR_TX_OVER;   /*!< 0x4c */
  __IO uint32_t IC_CLR_RD_REG;    /*!< 0x50 */
  __IO uint32_t IC_CLR_TX_ABRT;   /*!< 0x54 */
  __IO uint32_t IC_CLR_RX_DONE;   /*!< 0x58 */
  __IO uint32_t IC_CLR_ACTIVITY;  /*!< 0x5c */
  __IO uint32_t IC_CLR_STOP_DET;  /*!< 0x60 */
  __IO uint32_t IC_CLR_START_DET; /*!< 0x64 */
  __IO uint32_t IC_CLR_GEN_CALL;  /*!< 0x68 */
  __IO uint32_t IC_ENABLE;        /*!< 0x6c */
  __IO uint32_t IC_STATUS;        /*!< 0x70 */
  __IO uint32_t IC_TXFLR;         /*!< 0x74 */
  __IO uint32_t IC_RXFLR;         /*!< 0x78 */
  __IO uint32_t IC_SDA_HOLD;      /*!< 0x7c */
  __IO uint32_t IC_TX_ABRT_SOURCE;/*!< 0x80 */
  __IO uint32_t IC_SLV_DATA_NACK_ONLY;/*!< 0x84 */
  __IO uint32_t IC_DMA_CR;        /*!< 0x88 */
  __IO uint32_t IC_DMA_TDLR;      /*!< 0x8c */
  __IO uint32_t IC_DMA_RDLR;      /*!< 0x90 */
  __IO uint32_t IC_SDA_SETUP;     /*!< 0x94 */
  __IO uint32_t IC_ACK_GENERAL_CALL;/*!< 0x98 */
  __IO uint32_t IC_ENABLE_STATUS; /*!< 0x9c */
  __IO uint32_t IC_FS_SPKLEN;     /*!< 0xa0 */
  __IO uint32_t IC_HS_SPKLEN;     /*!< 0xa4 */
} AP_I2C_TypeDef;

/**
  * @brief Inter Integrated Circuit Sound (I2S)
  */
typedef struct
{
  __IO uint32_t IER;              /*!< 0x0 */
  __IO uint32_t IRER;             /*!< 0x4 */
  __IO uint32_t ITER;             /*!< 0x8 */
  __IO uint32_t CER;              /*!< 0xc */
  __IO uint32_t CCR;              /*!< 0x10 */
  __IO uint32_t RXFFR;            /*!< 0x14 */
  __IO uint32_t TXFFR;            /*!< 0x18 */
} AP_I2S_BLOCK_TypeDef;

typedef struct
{
  union
  {
      __IO uint32_t LRBR;         /*!< 0x20 */
      __IO uint32_t LTHR;         /*!< 0x20 */
  };
  union
  {
      __IO uint32_t RRBR;         /*!< 0x24 */
      __IO uint32_t RTHR;         /*!< 0x24 */
  };
  __IO uint32_t RER;              /*!< 0x28 */
  __IO uint32_t TER;              /*!< 0x2c */
  __IO uint32_t RCR;              /*!< 0x30 */
  __IO uint32_t TCR;              /*!< 0x34 */
  __IO uint32_t ISR;              /*!< 0x38 */
  __IO uint32_t IMR;              /*!< 0x3c */
  __IO uint32_t ROR;              /*!< 0x40 */
  __IO uint32_t TOR;              /*!< 0x44 */
  __IO uint32_t RFCR;             /*!< 0x48 */
  __IO uint32_t TFCR;             /*!< 0x4c */
  __IO uint32_t RFF;              /*!< 0x50 */
  __IO uint32_t TFF;              /*!< 0x54 */
} AP_I2S_TypeDef;

/**
  * @brief General Purpose Input/Output (GPIO)
  */
typedef struct
{
  __IO uint32_t swporta_dr;       /*!< 0x00: Bitfield of GPIO value, bit set = GPIO high, bit clear = GPIO low */
  __IO uint32_t swporta_ddr;      /*!< 0x04: Bitfield of GPIO direction, bit set = GPIO set as output, bit clear = GPIO set as input */
  __IO uint32_t swporta_ctl;      /*!< 0x08 */
  uint32_t      RESERVED0[9];     /*!< 0x18-0x2c portC&D */
  __IO uint32_t inten;            /*!< 0x30: Bitfield of GPIO interrupt enable, bit set = int enabled, bit clear = int disabled */
  __IO uint32_t intmask;          /*!< 0x34: Bitfield of GPIO interrupt mask, bit set = int masked, bit clear = int unmasked */
  __IO uint32_t inttype_level;    /*!< 0x38: Bitfield of GPIO interrupt type, bit set = edge sensitive, bit clear = level sensitive? */
  __IO uint32_t int_polarity;     /*!< 0x3c: Bitfield of GPIO interrupt polarity, bit set = rising edge, bit clear = falling edge */
  __I uint32_t  int_status;       /*!< 0x40 */
  __IO uint32_t raw_instatus;     /*!< 0x44 */
  __IO uint32_t debounce;         /*!< 0x48 */
  __O uint32_t  porta_eoi;        /*!< 0x4c */
  __I uint32_t  ext_porta;        /*!< 0x50: Bitfield of GPIO value read, bit set = GPIO high, bit clear = GPIO low */
  uint32_t      RESERVED1[3];     /*!< 0x58 0x5c */
  __IO uint32_t ls_sync;          /*!< 0x60 */
  __I uint32_t  id_code;          /*!< 0x64 */
  uint32_t      RESERVED2[1];     /*!< 0x68 */
  __I uint32_t  ver_id_code;      /*!< 0x6c */
  __I uint32_t  config_reg2;      /*!< 0x70 */
  __I uint32_t  config_reg1;      /*!< 0x74 */
} AP_GPIO_TypeDef;

/**
  * @brief Serial Peripheral Interface (SPI)
  */
typedef struct
{
  __IO uint16_t CR0;              /*!< 0x00: Control Register 0, bit10 slave/master (0 = master, 1 = slave), [9:8] tx/rx mode (0 = tx/rx, 1 = only tx, 2 = only rx, 3 = tx/rx for eeprom), [7:6] SPI Mode (0-3), [3:0] bits per transaction minus 1 (i.e. 1 byte = 8 bits, vallue would be 7) */
  uint16_t      RESERVED0;
  __IO uint16_t CR1;              /*!< 0x04: Control Register 1, "Read data length" (minus 1) */
  uint16_t      RESERVED1;
  __IO uint8_t  SSIEN;            /*!< 0x08: bit0 enable SPI (0 = disabled, 1 = enabled) */
  uint8_t       RESERVED2[3];
  __IO uint8_t  MWCR;             /*!< 0x0c */
  uint8_t       RESERVED3[3];
  __IO uint8_t  SER;              /*!< 0x10: Enable master mode (0 = slave, 1 = master) */
  uint8_t       RESERVED4[3];
  __IO uint32_t BAUDR;            /*!< 0x14 */
  __IO uint32_t TXFTLR;           /*!< 0x18: TX FIFO Threshold (in bytes) to trigger interrupt */
  __IO uint32_t RXFTLR;           /*!< 0x1c: RX FIFO Threshold (in bytes) to trigger interrupt */
  __O uint32_t  TXFLR;            /*!< 0x20 */
  __O uint32_t  RXFLR;            /*!< 0x24 */
  __IO uint8_t  SR;               /*!< 0x28: Status register, bit3 rx fifo not empty (0 = empty, 1 = not empty?), bit2 tx fifo empty (0 = not empty, 1 = empty?), bit1 tx fifo not full (0 = full, 1 = not full?), bit0 busy (0 = idle, 1 = busy) */
  uint8_t       RESERVED5[3];
  __IO uint32_t IMR;              /*!< 0x2c: interrupt mask, bit4 TX IRQ, bit0 RX IRQ */
  __IO uint32_t ISR;              /*!< 0x30 */
  __IO uint32_t RISR;             /*!< 0x34 */
  __IO uint32_t TXOICR;           /*!< 0x38 */
  __IO uint32_t RXOICR;           /*!< 0x3c */
  __IO uint32_t RXUICR;           /*!< 0x40 */
  __IO uint32_t MSTICR;           /*!< 0x44 */
  __IO uint32_t ICR;              /*!< 0x48 */
  __IO uint32_t DMACR;            /*!< 0x4c */
  __IO uint32_t DMATDLR;          /*!< 0x50 */
  __IO uint32_t DMARDLR;          /*!< 0x54 */
  __IO uint32_t IDR;              /*!< 0x5c */
  __IO uint32_t SSI_COM_VER;      /*!< 0x5c */
  __IO uint32_t DataReg;          /*!< 0x60 */
} AP_SSI_TypeDef;

/**
  * @brief I/O MUX
  */
typedef struct
{
  __IO uint32_t Analog_IO_en;     /*!< 0x00 */
  __IO uint32_t SPI_debug_en;     /*!< 0x04 */
  __IO uint32_t debug_mux_en;     /*!< 0x08 */
  __IO uint32_t full_mux0_en;     /*!< 0x0c Bitfield of pins routing to the fullmux, bit set = routed, bit clear = unrouted */
  __IO uint32_t full_mux1_en;     /*!< 0x10 reserved in some soc */
  __IO uint32_t gpio_pad_en;      /*!< 0x14 */
  __IO uint32_t gpio_sel[9];      /*!< 0x18 Mux routing; ex. on gpio_sel[0] => pin3: [29:24], pin2: [21:16], pin1: [13:8], pin0: [5:0], more pins are on the other array members, following the same bit pattern */
  __IO uint32_t pad_pe0;          /*!< 0x3c */
  __IO uint32_t pad_pe1;          /*!< 0x40 */
  __IO uint32_t pad_ps0;          /*!< 0x44 */
  __IO uint32_t pad_ps1;          /*!< 0x48 */
  __IO uint32_t keyscan_in_en;    /*!< 0x4c */
  __IO uint32_t keyscan_out_en;   /*!< 0x50 */
} IOMUX_TypeDef;

/**
  * @brief Always-on power domain
  */
typedef struct
{
  __IO uint32_t PWROFF;           /*!< 0x00 = 0x5a5aa5a5 enter system off mode */
  __IO uint32_t PWRSLP;           /*!< 0x04 = 0xa5a55a5a system sleep mode */
  __IO uint32_t IOCTL[3];         /*!< 0x08 0x0c 0x10 */
  __IO uint32_t PMCTL0;           /*!< 0x14 */
  __IO uint32_t PMCTL1;           /*!< 0x18 */
  __IO uint32_t PMCTL2_0;         /*!< 0x1c bit6 enable software control 32k_clk */
  __IO uint32_t PMCTL2_1;         /*!< 0x20 [15:8] Attenuation (1 att 1/4, 0 no att) for AIO_9, 8, 7, 4, 3, 2, 1. [7:0] Passthrough (1 pass, 0 not connected) for AIO_9, 8, 7, 4, 3, 2, 1. */
} AP_AON_TypeDef;

/**
  * @brief Real-Time Clock
  */
typedef struct
{
  __IO uint32_t RTCCTL;           /*!< 0x24 */
  __IO uint32_t RTCCNT;           /*!< 0x28 */
  __IO uint32_t RTCCC0;           /*!< 0x2c */
  __IO uint32_t RTCCC1;           /*!< 0x30 */
  __IO uint32_t RTCCC2;           /*!< 0x34 */
  __IO uint32_t RTCFLAG;          /*!< 0x38 */
} AP_RTC_TypeDef;

/**
  * @brief Power Clock Reset (PCR)
  */
typedef struct
{
  __IO uint32_t SW_RESET0;        /*!< 0x0 */
  __IO uint32_t SW_RESET1;        /*!< 0x4 */
  __IO uint32_t SW_CLK;           /*!< 0x8 */
  __IO uint32_t SW_RESET2;        /*!< 0xc */
  __IO uint32_t SW_RESET3;        /*!< 0x10 bit 1: M0 cpu reset pulse, bit 0: M0 system reset pulse. */
  __IO uint32_t SW_CLK1;          /*!< 0x14 */
  __IO uint32_t APB_CLK;          /*!< 0x18 bit7-4: HCLK/PCLK ratio (minus 1) */
  __IO uint32_t APB_CLK_UPDATE;   /*!< 0x1c */
  __IO uint32_t CACHE_CLOCK_GATE; /*!< 0x20 */
  __IO uint32_t CACHE_RST;        /*!< 0x24 */
  __IO uint32_t CACHE_BYPASS;     /*!< 0x28 */
} AP_PCR_TypeDef;

/**
  * @brief Power Management and misc
  */
typedef struct
{
  /*!< Clock related stuff */
  __IO uint32_t CLKSEL;           /*!< 0x3c: bit3:0 = sysclk_t: 1 dll 32m,  2 xtal 16m, 3 dll 48m, 4 dll 64m, 5 dll 96m */
  __IO uint32_t CLKHF_CTL0;       /*!< 0x40 bit18 - xtal output to digital enable */
  __IO uint32_t CLKHF_CTL1;       /*!< 0x44: 25:24 g_rxAdcClkSel, 26:25 sel_rxadc_dbl_clk_32M_polarity, 23:22 g_rfPhyClkSel, bit16 enable digclk 96M, bit13 ADC clock enable, bit7 enable DLL doubler, 6:5 trim dll/dbl ldo vout */
  /*!< Analog stuff */
  __IO uint32_t ANA_CTL;          /*!< 0x48: bit23 MIC Bias (1 = enabled, 0 = disabled), bit22 pga_gain1 (0 = 5v/v, 1 = 15v/v), [21:19] pga_gain1, bit11 and bit8 Differential Mode (0 = differential, 1 = single ended), [7:5] differential pair channel select or something (set to 0 to select PGA), bit3 ADC enable (1 = enabled, 0 = disabled), bit0 Analog LDO (1 = ON, 0 = OFF) */
  __IO uint32_t mem_0_1_dvs;      /*!< 0x4c */
  __IO uint32_t mem_2_3_4_dvs;    /*!< 0x50 */
  /*!< eFuses #1 */
  __IO uint32_t efuse_cfg;        /*!< 0x54: access control to eFuses, [19:16] select which eFuse block to read */
  __IO uint32_t chip_state;       /*!< 0x58 */
  /*!< RTC? */
  __IO uint32_t RTCCFG2;          /*!< 0x5c: - [bit16] 16M [bit8:4] cnt [bit3] track_en_rc32k */
  __IO uint32_t RTCTRCNT;         /*!< 0x60 */
  __IO uint32_t RTCTRCCNT;        /*!< 0x64: RC 32KHz tracking counter, calculate 16MHz ticks number per RC32KHz cycle, counter_tracking_wakeup */
  uint32_t RESERVED0;             /*!< 0x68 */
  /*!< ADC block */
  __IO uint32_t ADC_CTL0;         /*!< 0x6c: [Temp Sense/PGA] input [31:16] auto mode config, temp sense, diff inp; [15:0] auto mode config PGA, diff inputs */
  __IO uint32_t ADC_CTL1;         /*!< 0x70: [Input A-/A+] */
  __IO uint32_t ADC_CTL2;         /*!< 0x74: [Input B-/B+] */
  __IO uint32_t ADC_CTL3;         /*!< 0x78: [Input C-/C+] */
  __IO uint32_t ADC_CTL4;         /*!< 0x7c: bit4 ADC mode (1 = manual, 0 = automatic), [2:1] Clock selection (0 = 80kHz, 1 = 160kHz, 2 = 320kHz, 3 = NA), bit0 unknown */
  __IO uint32_t RESERVED1[8];     /*!< 0x80 84 88 8c 90 94 98 9c */
  /*!< ex-Wakeup stuff */
  __IO uint32_t io_wu_mask_31_0;           /*!< 0xa0 Bitfield of GPIO indices (P0-P32), bit set = wakeup enabled, bit clear = wakeup disabled */
  __IO uint32_t io_wu_mask_34_32;          /*!< 0xa4 Bitfield of GPIO indices (P32 onwards), bit set = wakeup enabled, bit clear = wakeup disabled */
  __IO uint32_t REG_S11;          /*!< 0xa8 bit0 sleep_flag */
  __IO uint32_t IDLE_REG;         /*!< 0xac */
  __IO uint32_t GPIO_WAKEUP_SRC[2];/*!< 0xb0 b4 */
  __IO uint32_t PCLK_CLK_GATE;    /*!< 0xb8 bit0 pclk_clk_gate_en */
  __IO uint32_t XTAL_16M_CTRL;    /*!< 0xbc */
  __IO uint32_t SLEEP_R[4];       /*!< 0xc0 c4 c8 cc: SLEEP_R[0]: flags =2 RSTC_OFF_MODE, =4 RSTC_WARM_NDWC */
  uint32_t      RESERVED2[28];    /*!< 0xd0 - 0x13c */
  /*!< eFuses #2 */
  __IO uint32_t EFUSE_PROG[2];    /*!< 0x140 */
  uint32_t      RESERVED3[6];
  __IO uint32_t EFUSE0[2];        /*!< 0x160 */
  __IO uint32_t EFUSE1[2];        /*!< 0x168 */
  __IO uint32_t EFUSE2[2];        /*!< 0x170 */
  __IO uint32_t EFUSE3[2];        /*!< 0x178 */
  __IO uint32_t SECURTY_STATE;    /*!< 0x180: [3:0] determines security access to the EFUSEx[] (1 = can access, 0 = can't access) */
} AP_PCRM_TypeDef;

/**
  * @brief Analog to Digital Converter (ADC)
  */
typedef struct
{
  __IO uint32_t enable;           /*!< 0x00: ADCC voice enable. Setting this to "1" will enable voice core work */
  __IO uint32_t RESERVED0[2];     /*!< 0x04 */
  /*!< These are just for the Voice Input */
  __IO uint32_t control_1;        /*!< 0x0c: [22:16] Gain, [13:12] Encoder, [9:8] Sample rate, bit7 fir bandwidth (1 = 4k, 0 = 8k), bit6 pcmau (1 = alaw, 0 = ulaw), [3:2] notch filter, bit1 polarity, bit0 A/DMIC (1 = DMIC, 0 = AMIC) */
  __IO uint32_t control_2;        /*!< 0x10: [30:20] Gain Max in auto mute, [19:16] Max Gain BW in auto mute, [13:8] Auto mute duration, [7:4] Auto mute increase step2, [3:0] Auto mute increase step1*/
  __IO uint32_t control_3;        /*!< 0x14: [30:20] Auto mute stop level, [18:8] Auto mute start level, bit0 Bypass auto mute */
  __IO uint32_t control_4;        /*!< 0x18: [15:8] Adaptative mute level, [6:4] Voice level estimation filter bw, [3:0] Voice level estimation window length */
  __IO uint32_t compare_reset;    /*!< 0x1c */
  __IO uint32_t int_pointer_ch0_ch3;/*!< 0x20 */
  __IO uint32_t int_pointer_ch4_ch7;/*!< 0x24 */
  //__IO uint32_t    int_pointer[2];          //0x20~0x24
  __IO uint32_t RESERVED1[3];     /*!< 0x28~0x30 */
  __IO uint32_t intr_mask;        /*!< 0x34 */
  __IO uint32_t intr_clear;       /*!< 0x38 */
  __IO uint32_t intr_status;      /*!< 0x3c: bit8 interrupt triggered by Voice, [7:0] interrupt triggered by ADC channel 7-0 */
  __IO uint32_t compare_cfg[8];   /*!< 0x40~0x5c */
  uint32_t RESERVED2[232];
  __IO uint16_t adc_data[10][64]; /*!< 0x400: ADC 128-byte buffer per each channel (10 channel in total) */
} AP_ADCC_TypeDef;

/**
  * @brief SPI Flash
  */
typedef struct
{
  __IO uint32_t config;           /*!< 0x0,QSPI Configuration Register,R/W */
  __IO uint32_t read_instr;       /*!< 0x4,Device Read Instruction Register,R/W */
  __IO uint32_t write_instr;      /*!< 0x8,Device Write Instruction Register,R/W */
  __IO uint32_t delay;            /*!< 0xC,QSPI Device Delay Register,R/W */
  __IO uint32_t rddata_capture;   /*!< 0x10,Read Data Capture Register,R/W */
  __IO uint32_t dev_size;         /*!< 0x14,Device Size Register,R/W */
  __IO uint32_t sram_part;        /*!< 0x18,SRAM Partition Register,R/W */
  __IO uint32_t indirect_ahb_addr_trig;/*!< 0x1C,Indirect AHB Address Trigger Register,R/W */
  __IO uint32_t dma_peripheral;   /*!< 0x20,DMA Peripheral Register,R/W */
  __IO uint32_t remap;            /*!< 0x24,Remap Address Register,R/W */
  __IO uint32_t mode_bit;         /*!< 0x28,Mode Bit Register,R/W */
  __IO uint32_t sram_fill_level;  /*!< 0x2C,SRAM Fill Level Register,RO */
  __IO uint32_t tx_threshold;     /*!< 0x30,TX Threshold Register,R/W */
  __IO uint32_t rx_threshold;     /*!< 0x34,RX Threshold Register,R/W */
  __IO uint32_t wr_completion_ctrl;/*!<  0x38,Write Completion Control Register,R/W */
  __IO uint32_t poll_expire;      /*!< 0x3C,Polling Expiration Register,R/W */
  __IO uint32_t int_status;       /*!< 0x40,Interrupt Status Register,R/W */
  __IO uint32_t int_mask;         /*!< 0x44,Interrupt Mask,R/W */
  __I uint32_t  RESERVED0[2];     /*!< 0x48~0x4c,Empty */
  __IO uint32_t low_wr_protection;/*!< 0x50,Lower Write Protection Register,R/W */
  __IO uint32_t up_wr_protection; /*!< 0x54,Upper Write Protection Register,R/W */
  __IO uint32_t wr_protection;    /*!< 0x58,Write Protection Register,R/W */
  __I uint32_t  RESERVED1;        /*!< 0x5c,Empty */
  __IO uint32_t indirect_rd;      /*!< 0x60,Indirect Read Transfer Register,R/W */
  __IO uint32_t indirect_rd_watermark;/*!< 0x64,Indirect Read Transfer Watermark Register,R/W */
  __IO uint32_t indirect_rd_start_addr;/*!< 0x68,Indirect Read Transfer Start Address Register,R/W */
  __IO uint32_t indirect_rd_num;  /*!< 0x6C,Indirect Read Transfer Number Bytes Register,R/W */
  __IO uint32_t indirect_wr;      /*!< 0x70,Indirect Write Transfer Register,R/W */
  __IO uint32_t indirect_wr_watermark;        /*!< 0x74,Indirect Write Transfer Watermark Register,R/W */
  __IO uint32_t indirect_wr_start_addr;       /*!< 0x78,Indirect Write Transfer Start Address Register,R/W */
  __IO uint32_t indirect_wr_cnt;  /*!< 0x7C,Indirect Write Transfer Count Register,R/W */
  __IO uint32_t indirect_ahb_trig_addr_range; /*!< 0x80,Indirect AHB Trigger Address Range Register,R/W */
  __I uint32_t  RESERVED2[3];     /*!< 0x84~0x8c,Empty */
  __IO uint32_t fcmd;             /*!< 0x90,Flash Command Register,R/W */
  __IO uint32_t fcmd_addr;        /*!< 0x94,Flash Command Address Registers,R/W */
  __I uint32_t  RESERVED3[2];     /*!< 0x98~0x9c,Empty */
  __IO uint32_t fcmd_rddata[2];   /*!< 0xA0,Flash Command Read Data Register (low-a0, up-a4),RO */
  __IO uint32_t fcmd_wrdata[2];   /*!< 0xA8,Flash Command Write Data Register (low-a8, up-ac),R/W */
  __IO uint32_t poll_fstatus;     /*!< 0xB0,Polling Flash Status Register,RO */
  //__IO uint32_t    ;  //0xFC,Module ID Register,RO
} AP_SPIF_TypeDef;

/**
  * @brief Keyboard Scan
  */
typedef struct
{
  __IO uint32_t ctrl0;            /*!< 0xc0 */
  __IO uint32_t ctrl1;            /*!< 0xc4 */
  __IO uint32_t mk_in_en;         /*!< 0xc8 */
  __IO uint32_t mkc[6];           /*!< 0xcc~0xe0 */
} AP_KSCAN_TypeDef;

/**
  * @brief Pulse-width modulation (PWM)
  */
typedef struct
{
  __IO uint32_t ctrl0;            /*!< 0x04 + ch*12 + 0x00: bit31 pwmX_load_instant, bit16 pwmX_load, [14:12] pwmX_clk_div, bit8 pwmX_cnt_mode, bit4 pwmX_polarity, bit0 pwmX_en */
  __IO uint32_t ctrl1;            /*!< 0x04 + ch*12 + 0x04: [31:16] pwmX_cmp_val, [15:0] pwmX_cnt_top */
  __IO uint32_t RESERVED;         /*!< 0x04 + ch*12 + 0x08: unused */
} AP_PWMCTRL_TypeDef;

typedef struct
{
  __IO uint32_t pwmen;            /*!< 0x00: bit17 pwm_load_45, bit16 pwm_en_45, bit15 pwm_load_23, bit14 pwm_en_23, bit13 pwm_load_01, bit12 pwm_en_01, bit11 pwm_load_345, bit10 pwm_en_345, bit9 pwm_load_012, bit8 pwm_en_012, bit4 pwm_load_all, bit0 pwm_en_all */
  AP_PWMCTRL_TypeDef PWM[6];      /*!< 0x04: Entries for each PWM channel */
} AP_PWM_TypeDef;

/**
  * @brief Direct memory access controller (DMA)
  */
typedef struct
{
  __IO uint32_t SAR;              /*!< 0x0? */
  __IO uint32_t SAR_H;            /*!< 0x4? */
  __IO uint32_t DAR;              /*!< 0x8? */
  __IO uint32_t DAR_H;            /*!< 0xc? */
  __IO uint32_t LLP;              /*!< 0x10? */
  __IO uint32_t LLP_H;            /*!< 0x14? */
  __IO uint32_t CTL;              /*!< 0x18? */
  __IO uint32_t CTL_H;            /*!< 0x1c? */
  __IO uint32_t SSTAT;            /*!< 0x20? */
  __IO uint32_t SSTAT_H;          /*!< 0x24? */
  __IO uint32_t DSTAT;            /*!< 0x28? */
  __IO uint32_t DSTAT_L;          /*!< 0x2c? */
  __IO uint32_t SSTATAR;          /*!< 0x30? */
  __IO uint32_t SSTATAR_H;        /*!< 0x34? */
  __IO uint32_t DSTATAR;          /*!< 0x38? */
  __IO uint32_t DSTATAR_H;        /*!< 0x3c? */
  __IO uint32_t CFG;              /*!< 0x40? */
  __IO uint32_t CFG_H;            /*!< 0x44? */
  __IO uint32_t RESERVED0[4];
} AP_DMA_CH_TypeDef;

typedef struct
{
  __IO uint32_t RawTfr;           /*!< 0x2c0 */
  __IO uint32_t RawTfr_H;         /*!< 0x2c4 */
  __IO uint32_t RawBlock;         /*!< 0x2c8 */
  __IO uint32_t RawBlock_H;       /*!< 0x2cc */
  __IO uint32_t RawSrcTran;       /*!< 0x2d0 */
  __IO uint32_t RawSrcTran_H;     /*!< 0x2d4 */
  __IO uint32_t RawDstTran;       /*!< 0x2d8 */
  __IO uint32_t RawDstTran_H;     /*!< 0x2dc */
  __IO uint32_t RawErr;           /*!< 0x2e0 */
  __IO uint32_t RawErr_H;         /*!< 0x2e4 */
  __IO uint32_t StatusTfr;        /*!< 0x2e8 */
  __IO uint32_t StatusTfr_H;      /*!< 0x2ec */
  __IO uint32_t StatusBlock;      /*!< 0x2f0 */
  __IO uint32_t StatusBlock_H;    /*!< 0x2f4 */
  __IO uint32_t StatusSrcTran;    /*!< 0x2f8 */
  __IO uint32_t StatusSrcTran_H;  /*!< 0x2fc */
  __IO uint32_t StatusDstTran;    /*!< 0x300 */
  __IO uint32_t StatusDstTran_H;  /*!< 0x304 */
  __IO uint32_t StatusErr;        /*!< 0x308 */
  __IO uint32_t StatusErr_H;      /*!< 0x30c */
  __IO uint32_t MaskTfr;          /*!< 0x310 */
  __IO uint32_t MaskTfr_H;        /*!< 0x314 */
  __IO uint32_t MaskBlock;        /*!< 0x318 */
  __IO uint32_t MaskBlock_H;      /*!< 0x31c */
  __IO uint32_t MaskSrcTran;      /*!< 0x320 */
  __IO uint32_t MaskSrcTran_H;    /*!< 0x324 */
  __IO uint32_t MaskDstTran;      /*!< 0x328 */
  __IO uint32_t MaskDstTran_H;    /*!< 0x32c */
  __IO uint32_t MaskErr;          /*!< 0x330 */
  __IO uint32_t MaskErr_H;        /*!< 0x334 */
  __IO uint32_t ClearTfr;         /*!< 0x338 */
  __IO uint32_t ClearTfr_H;       /*!< 0x33c */
  __IO uint32_t ClearBlock;       /*!< 0x340 */
  __IO uint32_t ClearBlock_H;     /*!< 0x344 */
  __IO uint32_t ClearSrcTran;     /*!< 0x348 */
  __IO uint32_t ClearSrcTran_H;   /*!< 0x34c */
  __IO uint32_t ClearDstTran;     /*!< 0x350 */
  __IO uint32_t ClearDstTran_H;   /*!< 0x354 */
  __IO uint32_t ClearErr;         /*!< 0x358 */
  __IO uint32_t ClearErr_H;       /*!< 0x35c */
  __IO uint32_t StatusInt;        /*!< 0x360 */
  __IO uint32_t StatusInt_H;      /*!< 0x364 */
} AP_DMA_INT_TypeDef;

typedef struct
{
  __IO uint32_t ReqSrcReg;        /*!< 0x368 */
  __IO uint32_t ReqSrcReg_H;      /*!< 0x36c */
  __IO uint32_t ReqDstReg;        /*!< 0x370 */
  __IO uint32_t ReqDstReg_H;      /*!< 0x374 */
  __IO uint32_t SglReqSrcReg;     /*!< 0x378 */
  __IO uint32_t SglReqSrcReg_H;   /*!< 0x37c */
  __IO uint32_t SglReqDstReg;     /*!< 0x380 */
  __IO uint32_t SglReqDstReg_H;   /*!< 0x384 */
  __IO uint32_t LstSrcReg;        /*!< 0x388 */
  __IO uint32_t LstSrcReg_H;      /*!< 0x38c */
  __IO uint32_t LstDstReg;        /*!< 0x390 */
  __IO uint32_t LstDstReg_H;      /*!< 0x394 */
} AP_DMA_SW_HANDSHAKE_TypeDef;

typedef struct
{
  __IO uint32_t DmaCfgReg;        /*!< 0x398 */
  __IO uint32_t DmaCfgReg_H;      /*!< 0x39c */
  __IO uint32_t ChEnReg;          /*!< 0x3a0 */
  __IO uint32_t ChEnReg_H;        /*!< 0x3a4 */
  __IO uint32_t DmaIdReg;         /*!< 0x3a8 */
  __IO uint32_t DmaIdReg_H;       /*!< 0x3ac */
  __IO uint32_t DmaTestReg;       /*!< 0x3b0 */
  __IO uint32_t DmaTestReg_H;     /*!< 0x3b4 */
  __IO uint32_t RESERVED0[4];
  __IO uint32_t DMA_COMP_PARAMS_6;/*!< 0x3c8 */
  __IO uint32_t DMA_COMP_PARAMS_6_H;/*!< 0x3cc */
  __IO uint32_t DMA_COMP_PARAMS_5;/*!< 0x3d0 */
  __IO uint32_t DMA_COMP_PARAMS_5_H;/*!< 0x3d4 */
  __IO uint32_t DMA_COMP_PARAMS_4;/*!< 0x3d8 */
  __IO uint32_t DMA_COMP_PARAMS_4_H;/*!< 0x3dc */
  __IO uint32_t DMA_COMP_PARAMS_3;/*!< 0x3e0 */
  __IO uint32_t DMA_COMP_PARAMS_3_H;/*!< 0x3e4 */
  __IO uint32_t DMA_COMP_PARAMS_2;/*!< 0x3e8 */
  __IO uint32_t DMA_COMP_PARAMS_2_H;/*!< 0x3ec */
  __IO uint32_t DMA_COMP_PARAMS_1;/*!< 0x3f0 */
  __IO uint32_t DMA_COMP_PARAMS_1_H;/*!< 0x3f4 */
  __IO uint32_t DMA_ID;           /*!< 0x3f8 */
  __IO uint32_t DMA_ID_H;         /*!< 0x3fc */
} AP_DMA_MISC_TypeDef;

typedef struct
{
  AP_DMA_CH_TypeDef CH[8];
  AP_DMA_INT_TypeDef INT;
  AP_DMA_SW_HANDSHAKE_TypeDef HANDSHAKE;
  AP_DMA_MISC_TypeDef MISC;
} AP_DMA_TypeDef;

/**
  * @brief AES128 block
  */
typedef struct
{
  __IO uint32_t LAYER_ENABLE;     /*!< 0x00: bit0 enable (0 = disabled, 1 = enabled) */
  __IO uint32_t LAYER_CONTROL;    /*!< 0x04: bit16 FIFO_IO_PDU, [11:08] engine_revert, bit4 single_mode, bit3 code_mode, [2:0] rsvd */
  __IO uint32_t RESERVED0;        /*!< 0x08 */
  __IO uint32_t PLEN_AND_AAD;     /*!< 0x0C: [15:8] PLEN, [7:0] AAD */
  __IO uint32_t INTERRUPT_MASK;   /*!< 0x10: [3:0] int enable bits */
  __IO uint32_t INTERRUPT_STATUS; /*!< 0x14: [3:0] int status bits */
  __IO uint32_t RESERVED1;        /*!< 0x18 */
  __IO uint32_t RESERVED2;        /*!< 0x1C */
  __IO uint32_t KEY[4];           /*!< 0x20 - 0x2C: [31:0] key */
  __IO uint32_t NONCE[4];         /*!< 0x30 - 0x3C: [31:0] nonce */
  __IO uint32_t RESERVED3[4];     /*!< 0x40 - 0x4C */
  __IO uint32_t DATA_OUT[4];      /*!< 0x50 - 0x5C: Data out */
  __IO uint32_t RESERVED4[40];    /*!< 0x60 - 0xfc */
  __IO uint32_t FIFO[256];        /*!< 0x100 - 0x1fc: AES block FIFO */
} AP_AES_TypeDef;

// TODO!!!: MDM

/**
  * @}
  */

/** @addtogroup Peripheral_memory_map
  * @{
  */

#define AP_APB0_BASE          0x40000000UL /*!< Peripheral base address in the alias region */
#define AP_APB2_BASE          0x4000F000UL /*!< Peripheral base address in the alias region */

/*!< Peripheral memory map (APB0) */
#define AP_PCR_BASE           (AP_APB0_BASE + 0x0000)
#define AP_TIM1_BASE          (AP_APB0_BASE + 0x1000)
#define AP_TIM2_BASE          (AP_APB0_BASE + 0x1014)
#define AP_TIM3_BASE          (AP_APB0_BASE + 0x1028)
#define AP_TIM4_BASE          (AP_APB0_BASE + 0x103c)
#define AP_TIM5_BASE          (AP_APB0_BASE + 0x1050)
#define AP_TIM6_BASE          (AP_APB0_BASE + 0x1064)
#define AP_TIM_SYS_BASE       (AP_APB0_BASE + 0x10a0)
#define AP_WDT_BASE           (AP_APB0_BASE + 0x2000)
#define AP_COM_BASE           (AP_APB0_BASE + 0x3000)
#define AP_IOMUX_BASE         (AP_APB0_BASE + 0x3800)
#define AP_UART0_BASE         (AP_APB0_BASE + 0x4000)
#define AP_I2C0_BASE          (AP_APB0_BASE + 0x5000)
#define AP_I2C1_BASE          (AP_APB0_BASE + 0x5800)
#define AP_SPI0_BASE          (AP_APB0_BASE + 0x6000)
#define AP_SPI1_BASE          (AP_APB0_BASE + 0x7000)
#define AP_GPIOA_BASE         (AP_APB0_BASE + 0x8000)
#define AP_UART1_BASE         (AP_APB0_BASE + 0x9000)
#define AP_DMIC_BASE          (AP_APB0_BASE + 0xA000)
#define AP_QDEC_BASE          (AP_APB0_BASE + 0xB000)
#define AP_CACHE_BASE         (AP_APB0_BASE + 0xC000)
#define AP_SPIF_BASE          (AP_APB0_BASE + 0xC800)
#define AP_KSCAN_BASE         (AP_APB0_BASE + 0xD0C0)
#define AP_PWM_BASE           (AP_APB0_BASE + 0xE000)

/*!< Peripheral memory map (APB2) */
#define AP_AON_BASE           (AP_APB2_BASE + 0x0000)
#define AP_RTC_BASE           (AP_APB2_BASE + 0x0024)
#define AP_PCRM_BASE          (AP_APB2_BASE + 0x003c)

/*!< Peripheral memory map (others) */
#define AP_DMAC_BASE          (0x40010000UL)
#define AP_MDM_BASE           (0x40030000UL)
#define AP_AES_BASE           (0x40040000UL)
#define ADCC_BASE_ADDR        (0x40050000UL)

#define FLASH_BASE_ADDR       (0x11000000)
#define SPIF_BASE_ADDR        (0x11080000)

#define SRAM0_BASE_ADDRESS    (0x1FFF0000)
#define SRAM1_BASE_ADDRESS    (0x1FFF4000)
#define SRAM2_BASE_ADDRESS    (0x1FFF8000)

/*!< Combination of all SRAMs */
#define SRAM_BASE_ADDR        (SRAM0_BASE_ADDRESS)
#define SRAM_END_ADDR         (SRAM_BASE_ADDR+0x10000-1)

/**
  * @}
  */

/** @addtogroup Peripheral_declaration
  * @{
  */

#define AP_PCR              ((AP_PCR_TypeDef *)AP_PCR_BASE)
#define AP_TIM1             ((AP_TIM_TypeDef *)AP_TIM1_BASE)
#define AP_TIM2             ((AP_TIM_TypeDef *)AP_TIM2_BASE)
#define AP_TIM3             ((AP_TIM_TypeDef *)AP_TIM3_BASE)
#define AP_TIM4             ((AP_TIM_TypeDef *)AP_TIM4_BASE)
#define AP_TIM5             ((AP_TIM_TypeDef *)AP_TIM5_BASE)
#define AP_TIM6             ((AP_TIM_TypeDef *)AP_TIM6_BASE)
#define AP_TIMS             ((AP_TIM_SYS_TypeDef *)AP_TIM_SYS_BASE)
#define AP_WDT              ((AP_WDT_TypeDef *)AP_WDT_BASE)
#define AP_COM              ((AP_COM_TypeDef *)AP_COM_BASE)
#define AP_IOMUX            ((IOMUX_TypeDef *)AP_IOMUX_BASE)
#define AP_UART0            ((AP_UART_TypeDef *)AP_UART0_BASE)
#define AP_I2C0             ((AP_I2C_TypeDef *)AP_I2C0_BASE)
#define AP_I2C1             ((AP_I2C_TypeDef *)AP_I2C1_BASE)
#define AP_SPI0             ((AP_SSI_TypeDef *)AP_SPI0_BASE)
#define AP_SPI1             ((AP_SSI_TypeDef *)AP_SPI1_BASE)
#define AP_GPIO             ((AP_GPIO_TypeDef *)AP_GPIOA_BASE)
#define AP_UART1            ((AP_UART_TypeDef *)AP_UART1_BASE)
#define AP_CACHE            ((AP_CACHE_TypeDef *)AP_CACHE_BASE)
#define AP_SPIF             ((AP_SPIF_TypeDef *)AP_SPIF_BASE)
#define AP_KSCAN            ((AP_KSCAN_TypeDef *)AP_KSCAN_BASE)
#define AP_PWM              ((AP_PWM_TypeDef *)AP_PWM_BASE)
#define AP_AON              ((AP_AON_TypeDef *)AP_AON_BASE)
#define AP_RTC              ((AP_RTC_TypeDef *)AP_RTC_BASE)
#define AP_PCRM             ((AP_PCRM_TypeDef *)AP_PCRM_BASE)
#define AP_ADCC             ((AP_ADCC_TypeDef *)ADCC_BASE_ADDR)
#define AP_DMA              ((AP_DMA_TypeDef *)AP_DMAC_BASE)
#define AP_DMA_CH_CFG(n)    ((AP_DMA_CH_TypeDef *)(AP_DMAC_BASE + 0x58 * n))
#define AP_DMA_INT          ((AP_DMA_INT_TypeDef *)(AP_DMAC_BASE + 0x2c0))
#define AP_DMA_SW_HANDSHAKE ((AP_DMA_SW_HANDSHAKE_TypeDef *)(AP_DMAC_BASE + 0x368))
#define AP_DMA_MISC         ((AP_DMA_MISC_TypeDef *)(AP_DMAC_BASE + 0x398))
#define AP_AES              ((AP_AES_TypeDef *)(AP_AES_BASE))

/**
  * @}
  */


/** @addtogroup Exported_constants
  * @{
  */

  /** @addtogroup Hardware_Constant_Definition
    * @{
    */
#define TIME_BASE                       0x003fffff /*!< 24bit count shift 2 bit as 1us/bit */
  /**
    * @}
    */

  /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */

/******************************************************************************/
/*                         Peripheral Registers_Bits_Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                               PCRM registers                               */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define PCRM_CLKSEL                         (AP_PCRM->CLKSEL)
#define PCRM_CLKHF_CTL0                     (AP_PCRM->CLKHF_CTL0)
#define PCRM_CLKHF_CTL1                     (AP_PCRM->CLKHF_CTL1)
#define PCRM_ANACTL                         (AP_PCRM->ANA_CTL)

#define PCRM_ADCCTL0                        (AP_PCRM->ADC_CTL0)
#define PCRM_ADCCTL1                        (AP_PCRM->ADC_CTL1)
#define PCRM_ADCCTL2                        (AP_PCRM->ADC_CTL2)
#define PCRM_ADCCTL3                        (AP_PCRM->ADC_CTL3)
#define PCRM_ADCCTL4                        (AP_PCRM->ADC_CTL4)

/******************  Bit definition for ANA_CTL register  *********************/
#define PCRM_ANACTL_ADLDO_Pos               (0U)
#define PCRM_ANACTL_ADLDO_Msk               (0x1UL << PCRM_ANACTL_ADLDO_Pos)    /*!< 0x00000001 */
#define PCRM_ANACTL_ADLDO                   PCRM_ANACTL_ADLDO_Msk               /*!< Analog LDO power flag */

#define PCRM_ANACTL_ADCEN_Pos               (3U)
#define PCRM_ANACTL_ADCEN_Msk               (0x1UL << PCRM_ANACTL_ADCEN_Pos)    /*!< 0x00000008 */
#define PCRM_ANACTL_ADCEN                   PCRM_ANACTL_ADCEN_Msk               /*!< ADC Enable flag */

#define PCRM_ANACTL_DIFF1_Pos               (8U)
#define PCRM_ANACTL_DIFF1_Msk               (0x1UL << PCRM_ANACTL_DIFF1_Pos)    /*!< 0x00000100 */
#define PCRM_ANACTL_DIFF1                   PCRM_ANACTL_DIFF1_Msk               /*!< ADC Differential flag 1 */

#define PCRM_ANACTL_DIFF2_Pos               (11U)
#define PCRM_ANACTL_DIFF2_Msk               (0x1UL << PCRM_ANACTL_DIFF2_Pos)    /*!< 0x00000800 */
#define PCRM_ANACTL_DIFF2                   PCRM_ANACTL_DIFF2_Msk               /*!< ADC Differential flag 2 */

#define PCRM_ANACTL_PGA_2ND_Pos             (19U)
#define PCRM_ANACTL_PGA_2ND_Msk             (0x7UL << PCRM_ANACTL_PGA_2ND_Pos)  /*!< 0x00380000 */

#define PCRM_ANACTL_PGA_1ST_Pos             (22U)
#define PCRM_ANACTL_PGA_1ST_Msk             (0x1UL << PCRM_ANACTL_PGA_1ST_Pos)  /*!< 0x00400000 */
#define PCRM_ANACTL_PGA_1ST                 PCRM_ANACTL_PGA_1ST_Msk             /*!< PGA 1st stage gain set to 15v/v */
#define PCRM_ANACTL_PGA_1ST_15V_V           PCRM_ANACTL_PGA_1ST                 /*!< PGA 1st stage gain set to 15v/v */
#define PCRM_ANACTL_PGA_1ST_5V_V            0                                   /*!< PGA 1st stage gain set to 5v/v */

#define PCRM_ANACTL_MICBIAS_Pos             (23U)
#define PCRM_ANACTL_MICBIAS_Msk             (0x1UL << PCRM_ANACTL_MICBIAS_Pos)  /*!< 0x00800000 */
#define PCRM_ANACTL_MICBIAS                 PCRM_ANACTL_MICBIAS_Msk             /*!< Mic bias output enable flag */

/*****************  Bit definition for CLKHF_CTL0 register  *******************/
#define PCRM_CLKHF_CTL0_XTALOUT_Pos         (18U)
#define PCRM_CLKHF_CTL0_XTALOUT_Msk         (0x1UL << PCRM_CLKHF_CTL0_XTALOUT_Pos)  /*!< 0x00040000 */
#define PCRM_CLKHF_CTL0_XTALOUT             PCRM_CLKHF_CTL0_XTALOUT_Msk         /*!< XTAL 16M Output enable flag (generates the 32M DLL Clock?) */

/*****************  Bit definition for CLKHF_CTL1 register  *******************/
#define PCRM_CLKHF_CTL1_DLL_Pos             (7U)
#define PCRM_CLKHF_CTL1_DLL_Msk             (0x1UL << PCRM_CLKHF_CTL1_DLL_Pos)  /*!< 0x00000080 */
#define PCRM_CLKHF_CTL1_DLL                 PCRM_CLKHF_CTL1_DLL_Msk             /*!< DLL Enable flag */

#define PCRM_CLKHF_CTL1_ADC_Pos             (13U)
#define PCRM_CLKHF_CTL1_ADC_Msk             (0x1UL << PCRM_CLKHF_CTL1_ADC_Pos)  /*!< 0x00002000 */
#define PCRM_CLKHF_CTL1_ADC                 PCRM_CLKHF_CTL1_ADC_Msk             /*!< ADC Clock Enable flag */

#define PCRM_CLKHF_CTL1_ADCDBL_Pos          (21U)
#define PCRM_CLKHF_CTL1_ADCDBL_Msk          (0x1UL << PCRM_CLKHF_CTL1_ADCDBL_Pos)   /*!< 0x00200000 */
#define PCRM_CLKHF_CTL1_ADCDBL              PCRM_CLKHF_CTL1_DLL_Msk             /*!< DLL Enable flag */

/*******************  Bit definition for CLKSEL register  *********************/
#define PCRM_CLKSEL_1P28M_Pos               (6U)
#define PCRM_CLKSEL_1P28M_Msk               (0x1UL << PCRM_CLKSEL_1P28M_Pos)    /*!< 0x00000040 */
#define PCRM_CLKSEL_1P28M                   PCRM_CLKSEL_1P28M_Msk               /*!< Clock 1P28M Enable flag */

/*****************  Bit definition for ADC_CTLx registers  ********************/
#define PCRM_ADCCTL_PSAMP_Pos              (0U)
#define PCRM_ADCCTL_PSAMP_Msk              (0xFUL << PCRM_ADCCTL_PSAMP_Pos)     /*!< 0x0000000F */

#define PCRM_ADCCTL_PCHEN_Pos              (4U)
#define PCRM_ADCCTL_PCHEN_Msk              (0x1UL << PCRM_ADCCTL_PCHEN_Pos)     /*!< 0x00000010 */
#define PCRM_ADCCTL_PCHEN                  PCRM_ADCCTL_PCHEN_Msk                /*!< ADC Positive channel: enable flag */

#define PCRM_ADCCTL_PDIFF_Pos              (5U)
#define PCRM_ADCCTL_PDIFF_Msk              (0x1UL << PCRM_ADCCTL_PDIFF_Pos)     /*!< 0x00000020 */
#define PCRM_ADCCTL_PDIFF                  PCRM_ADCCTL_PDIFF_Msk                /*!< ADC Positive channel: differential mode flag */

#define PCRM_ADCCTL_PONE_Pos               (6U)
#define PCRM_ADCCTL_PONE_Msk               (0x1UL << PCRM_ADCCTL_PONE_Pos)      /*!< 0x00000040 */
#define PCRM_ADCCTL_PONE                   PCRM_ADCCTL_PONE_Msk                 /*!< ADC Positive channel: one-shot mode flag (set to zero on auto channel sweep) */

#define PCRM_ADCCTL_NSAMP_Pos              (16U + PCRM_ADCCTL_PSAMP_Pos)
#define PCRM_ADCCTL_NSAMP_Msk              (0xFUL << PCRM_ADCCTL_NSAMP_Pos)     /*!< 0x00F00000 */

#define PCRM_ADCCTL_NCHEN_Pos              (16U + PCRM_ADCCTL_PCHEN_Pos)
#define PCRM_ADCCTL_NCHEN_Msk              (0x1UL << PCRM_ADCCTL_NCHEN_Pos)     /*!< 0x00100000 */
#define PCRM_ADCCTL_NCHEN                  PCRM_ADCCTL_NCHEN_Msk                /*!< ADC Negative channel: enable flag */

#define PCRM_ADCCTL_NDIFF_Pos              (16U + PCRM_ADCCTL_PDIFF_Pos)
#define PCRM_ADCCTL_NDIFF_Msk              (0x1UL << PCRM_ADCCTL_NDIFF_Pos)     /*!< 0x00200000 */
#define PCRM_ADCCTL_NDIFF                  PCRM_ADCCTL_NDIFF_Msk                /*!< ADC Negative channel: differential mode flag */

#define PCRM_ADCCTL_NONE_Pos               (6U + PCRM_ADCCTL_PONE_Pos)
#define PCRM_ADCCTL_NONE_Msk               (0x1UL << PCRM_ADCCTL_NONE_Pos)      /*!< 0x00400000 */
#define PCRM_ADCCTL_NONE                   PCRM_ADCCTL_NONE_Msk                 /*!< ADC Negative channel: one-shot mode flag (set to zero on auto channel sweep) */

/******************  Bit definition for ADC_CTL4 register  ********************/
#define PCRM_ADCCTL4_SEL_Pos                (1U)
#define PCRM_ADCCTL4_SEL_Msk                (0x11UL << PCRM_ADCCTL4_MODE_Pos)   /*!< 0x00000110 */

#define PCRM_ADCCTL4_MODE_Pos               (4U)
#define PCRM_ADCCTL4_MODE_Msk               (0x1UL << PCRM_ADCCTL4_MODE_Pos)    /*!< 0x00000010 */
#define PCRM_ADCCTL4_MODE_MANUAL            PCRM_ADCCTL4_MODE_Msk               /*!< ADC Mode: Manual */
#define PCRM_ADCCTL4_MODE_AUTOMATIC         0                                   /*!< ADC Mode: Automatic */


/******************************************************************************/
/*                                                                            */
/*                               PWM registers                                */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define PWM_PWMEN                           (AP_PWM->pwmen)
#define PWM_CTRL0(n)                        (AP_PWM->PWM[n].ctrl0)
#define PWM_CTRL1(n)                        (AP_PWM->PWM[n].ctrl1)

/****************  Bit definition for PWM PWMEN register  *********************/
#define PWM_PWMEN_EN_ALL_Pos                (0U)
#define PWM_PWMEN_EN_ALL_Msk                (0x1UL << PWM_PWMEN_EN_ALL_Pos)     /*!< 0x00000001 */
#define PWM_PWMEN_EN_ALL                    PWM_PWMEN_EN_ALL_Msk                /*!< PWM Enable All flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_ALL_Pos              (4U)
#define PWM_PWMEN_LOAD_ALL_Msk              (0x1UL << PWM_PWMEN_LOAD_ALL_Pos)   /*!< 0x00000010 */
#define PWM_PWMEN_LOAD_ALL                  PWM_PWMEN_LOAD_ALL_Msk              /*!< PWM Load All flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_EN_012_Pos                (8U)
#define PWM_PWMEN_EN_012_Msk                (0x1UL << PWM_PWMEN_EN_012_Pos)     /*!< 0x00000100 */
#define PWM_PWMEN_EN_012                    PWM_PWMEN_EN_012_Msk                /*!< PWM Enable channel 0, 1 and 2 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_012_Pos              (9U)
#define PWM_PWMEN_LOAD_012_Msk              (0x1UL << PWM_PWMEN_LOAD_012_Pos)   /*!< 0x00000200 */
#define PWM_PWMEN_LOAD_012                  PWM_PWMEN_LOAD_012_Msk              /*!< PWM Load channel 0, 1 and 2 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_EN_345_Pos                (10U)
#define PWM_PWMEN_EN_345_Msk                (0x1UL << PWM_PWMEN_EN_345_Pos)     /*!< 0x00000400 */
#define PWM_PWMEN_EN_345                    PWM_PWMEN_EN_345_Msk                /*!< PWM Enable channel 3, 4 and 5 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_345_Pos              (11U)
#define PWM_PWMEN_LOAD_345_Msk              (0x1UL << PWM_PWMEN_LOAD_345_Pos)   /*!< 0x00000800 */
#define PWM_PWMEN_LOAD_345                  PWM_PWMEN_LOAD_345_Msk              /*!< PWM Load channel 3, 4 and 5 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_EN_01_Pos                 (12U)
#define PWM_PWMEN_EN_01_Msk                 (0x1UL << PWM_PWMEN_EN_01_Pos)      /*!< 0x00001000 */
#define PWM_PWMEN_EN_01                     PWM_PWMEN_EN_01_Msk                 /*!< PWM Enable channel 0 and 1 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_01_Pos               (13U)
#define PWM_PWMEN_LOAD_01_Msk               (0x1UL << PWM_PWMEN_LOAD_01_Pos)    /*!< 0x00002000 */
#define PWM_PWMEN_LOAD_01                   PWM_PWMEN_LOAD_01_Msk               /*!< PWM Load channel 0 and 1 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_EN_23_Pos                 (14U)
#define PWM_PWMEN_EN_23_Msk                 (0x1UL << PWM_PWMEN_EN_23_Pos)      /*!< 0x00004000 */
#define PWM_PWMEN_EN_23                     PWM_PWMEN_EN_23_Msk                 /*!< PWM Enable channel 2 and 3 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_23_Pos               (15U)
#define PWM_PWMEN_LOAD_23_Msk               (0x1UL << PWM_PWMEN_LOAD_23_Pos)    /*!< 0x00008000 */
#define PWM_PWMEN_LOAD_23                   PWM_PWMEN_LOAD_23_Msk               /*!< PWM Load channel 2 and 3 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_EN_45_Pos                 (16U)
#define PWM_PWMEN_EN_45_Msk                 (0x1UL << PWM_PWMEN_EN_45_Pos)      /*!< 0x00010000 */
#define PWM_PWMEN_EN_45                     PWM_PWMEN_EN_45_Msk                 /*!< PWM Enable channel 4 and 5 flag (0 = disable, 1 = enable) */

#define PWM_PWMEN_LOAD_45_Pos               (17U)
#define PWM_PWMEN_LOAD_45_Msk               (0x1UL << PWM_PWMEN_LOAD_45_Pos)    /*!< 0x00028000 */
#define PWM_PWMEN_LOAD_45                   PWM_PWMEN_LOAD_45_Msk               /*!< PWM Load channel 4 and 5 flag (0 = disable, 1 = enable) */

/****************  Bit definition for PWM CTRL0 register  *********************/
#define PWM_CTRL0_EN_Pos                    (0U)
#define PWM_CTRL0_EN_Msk                    (0x1UL << PWM_CTRL0_EN_Pos)         /*!< 0x00000001 */
#define PWM_CTRL0_EN                        PWM_CTRL0_EN_Msk                    /*!< PWM channel enable flag (0 = disable, 1 = enable) */

#define PWM_CTRL0_POL_Pos                   (4U)
#define PWM_CTRL0_POL_Msk                   (0x1UL << PWM_CTRL0_POL_Pos)        /*!< 0x00000010 */
#define PWM_CTRL0_POL                       PWM_CTRL0_POL_Msk                   /*!< PWM channel "polarity" (0 = rising, 1 = falling) */

#define PWM_CTRL0_MODE_Pos                  (8U)
#define PWM_CTRL0_MODE_Msk                  (0x1UL << PWM_CTRL0_MODE_Pos)       /*!< 0x00000100 */
#define PWM_CTRL0_MODE                      PWM_CTRL0_MODE_Msk                  /*!< PWM channel mode (0 = up, 1 = up and down) */

#define PWM_CTRL0_DIV_Pos                   (12U)
#define PWM_CTRL0_DIV_Msk                   (0x7UL << PWM_CTRL0_DIV_Pos)        /*!< 0x00007000 */

#define PWM_CTRL0_LOAD_Pos                  (16U)
#define PWM_CTRL0_LOAD_Msk                  (0x1UL << PWM_CTRL0_LOAD_Pos)       /*!< 0x00010000 */
#define PWM_CTRL0_LOAD                      PWM_CTRL0_LOAD_Msk                  /*!< PWM channel Load control (0 = disable, 1 = enable) */

#define PWM_CTRL0_INST_LOAD_Pos             (31U)
#define PWM_CTRL0_INST_LOAD_Msk             (0x1UL << PWM_CTRL0_INST_LOAD_Pos)  /*!< 0x80000000 */
#define PWM_CTRL0_INST_LOAD                 PWM_CTRL0_INST_LOAD_Msk             /*!< PWM channel Instant Load control (0 = disable, 1 = enable) */

/****************  Bit definition for PWM CTRL1 register  *********************/
#define PWM_CTRL1_CMP_Pos                   (16U)
#define PWM_CTRL1_CMP_Msk                   (0xFFFFUL << PWM_CTRL1_CMP_Pos)     /*!< 0xFFFF000 */

#define PWM_CTRL1_CNT_Pos                   (0U)
#define PWM_CTRL1_CNT_Msk                   (0xFFFFUL << PWM_CTRL1_CNT_Pos)     /*!< 0x0000FFFF */


/******************************************************************************/
/*                                                                            */
/*                               SPI registers                                */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define SPI0_CR0                            (AP_SPI0->CR0)
#define SPI0_CR1                            (AP_SPI0->CR1)
#define SPI0_SSIEN                          (AP_SPI0->SSIEN)
#define SPI0_BAUDR                          (AP_SPI0->BAUDR)
#define SPI0_SER                            (AP_SPI0->SER)
#define SPI0_ISR                            (AP_SPI0->ISR)
#define SPI0_SR                             (AP_SPI0->SR)

#define SPI1_CR0                            (AP_SPI1->CR0)
#define SPI1_CR1                            (AP_SPI1->CR1)
#define SPI1_SSIEN                          (AP_SPI1->SSIEN)
#define SPI1_BAUDR                          (AP_SPI1->BAUDR)
#define SPI1_SER                            (AP_SPI1->SER)
#define SPI1_ISR                            (AP_SPI1->ISR)
#define SPI1_SR                             (AP_SPI1->SR)

/*****************  Bit definition for SPIx CR0 register  *********************/
#define SPIx_CR0_SLAVE_Pos                  (10U)
#define SPIx_CR0_SLAVE_Msk                  (0x1UL << SPIx_CR0_SLAVE_Pos)       /*!< 0x00000400 */
#define SPIx_CR0_SLAVE                      SPIx_CR0_SLAVE_Msk                  /*!< Slave mode flag */

/****************  Bit definition for SPIx SSIEN register  ********************/
#define SPIx_SSIEN_ENABLED_Pos              (0U)
#define SPIx_SSIEN_ENABLED_Msk              (0x1UL << SPIx_SSIEN_ENABLED_Pos)   /*!< 0x00000001 */
#define SPIx_SSIEN_ENABLED                  SPIx_SSIEN_ENABLED_Msk              /*!< SPIx enabled */
#define SPIx_SSIEN_DISABLED                 0U                                  /*!< SPIx disabled */

/*****************  Bit definition for SPIx ISR register  *********************/
#define SPIx_ISR_TX_EMPTY_Pos               (0U)
#define SPIx_ISR_TX_EMPTY_Msk               (0x1UL << SPIx_ISR_TX_EMPTY_Pos)    /*!< 0x00000001 */
#define SPIx_ISR_TX_EMPTY                   SPIx_ISR_TX_EMPTY_Msk               /*!< IRQ flag for Transmit FIFO empty */

#define SPIx_ISR_TX_OVF_Pos                 (1U)
#define SPIx_ISR_TX_OVF_Msk                 (0x1UL << SPIx_ISR_TX_OVF_Pos)      /*!< 0x00000002 */
#define SPIx_ISR_TX_OVF                     SPIx_ISR_TX_OVF_Msk                 /*!< IRQ flag for Transmit FIFO overflow */

#define SPIx_ISR_RX_UND_Pos                 (2U)
#define SPIx_ISR_RX_UND_Msk                 (0x1UL << SPIx_ISR_RX_UND_Pos)      /*!< 0x00000004 */
#define SPIx_ISR_RX_UND                     SPIx_ISR_RX_UND_Msk                 /*!< IRQ flag for Receive FIFO underflow */

#define SPIx_ISR_RX_OVF_Pos                 (3U)
#define SPIx_ISR_RX_OVF_Msk                 (0x1UL << SPIx_ISR_RX_OVF_Pos)      /*!< 0x00000008 */
#define SPIx_ISR_RX_OVF                     SPIx_ISR_RX_OVF_Msk                 /*!< IRQ flag for Receive FIFO overflow */

#define SPIx_ISR_RX_FULL_Pos                (4U)
#define SPIx_ISR_RX_FULL_Msk                (0x1UL << SPIx_ISR_RX_FULL_Pos)     /*!< 0x00000010 */
#define SPIx_ISR_RX_FULL                    SPIx_ISR_RX_FULL_Msk                /*!< IRQ flag for Receive FIFO full */

/******************  Bit definition for SPIx SR register  *********************/
#define SPIx_SR_BUSY_Pos                    (0U)
#define SPIx_SR_BUSY_Msk                    (0x1UL << SPIx_SR_BUSY_Pos)         /*!< 0x00000001 */
#define SPIx_SR_BUSY                        SPIx_SR_BUSY_Msk                    /*!< Flag that indicates if the SPIx is busy */

#define SPIx_SR_TX_NOT_FULL_Pos             (1U)
#define SPIx_SR_TX_NOT_FULL_Msk             (0x1UL << SPIx_SR_TX_NOT_FULL_Pos)  /*!< 0x00000002 */
#define SPIx_SR_TX_NOT_FULL                 SPIx_SR_TX_NOT_FULL_Msk             /*!< Flag that indicates the Transmit FIFO is not full */

#define SPIx_SR_TX_EMPTY_Pos                (2U)
#define SPIx_SR_TX_EMPTY_Msk                (0x1UL << SPIx_SR_TX_EMPTY_Pos)     /*!< 0x00000004 */
#define SPIx_SR_TX_EMPTY                    SPIx_SR_TX_EMPTY_Msk                /*!< Flag that indicates the Transmit FIFO is empty */

#define SPIx_SR_RX_NOT_FULL_Pos             (3U)
#define SPIx_SR_RX_NOT_FULL_Msk             (0x1UL << SPIx_SR_RX_NOT_FULL_Pos)  /*!< 0x00000008 */
#define SPIx_SR_RX_NOT_FULL                 SPIx_SR_RX_NOT_FULL_Msk             /*!< Flag that indicates the Receive FIFO is not full */


/******************************************************************************/
/*                                                                            */
/*                             SPI FLASH registers                            */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define SPIF_FCMD                           (AP_SPIF->fcmd)

/********************  Bit definition for FCMD register  **********************/
#define SPIF_FCMD_EXEC_Pos                  (0U)
#define SPIF_FCMD_EXEC_Msk                  (0x1UL << SPIF_FCMD_EXEC_Pos)       /*!< 0x00000001 */
#define SPIF_FCMD_EXEC                      SPIF_FCMD_EXEC_Msk                  /*!< SPIF exec flag, maybe? */

#define SPIF_FCMD_BUSY_Pos                  (1U)
#define SPIF_FCMD_BUSY_Msk                  (0x1UL << SPIF_FCMD_BUSY_Pos)       /*!< 0x00000002 */
#define SPIF_FCMD_BUSY                      SPIF_FCMD_BUSY_Msk                  /*!< SPIF Busy flag, maybe? */

#define SPIF_FCMD_WREN_Pos                  (15U)
#define SPIF_FCMD_WREN_Msk                  (0x1UL << SPIF_FCMD_WREN_Pos)       /*!< 0x0008000 */
#define SPIF_FCMD_WREN                      SPIF_FCMD_WREN_Msk                  /*!< SPIF Write enable flag? */

#define SPIF_FCMD_MBIT_Pos                  (18U)
#define SPIF_FCMD_MBIT_Msk                  (0x1UL << SPIF_FCMD_MBIT_Pos)       /*!< 0x00040000 */
#define SPIF_FCMD_MBIT                      SPIF_FCMD_MBIT_Msk                  /*!< SPIF MBIT flag? */

#define SPIF_FCMD_ADDREN_Pos                (19U)
#define SPIF_FCMD_ADDREN_Msk                (0x1UL << SPIF_FCMD_ADDREN_Pos)     /*!< 0x00080000 */
#define SPIF_FCMD_ADDREN                    SPIF_FCMD_ADDREN_Msk                /*!< SPIF Address enable flag? */

#define SPIF_FCMD_RDEN_Pos                  (23U)
#define SPIF_FCMD_RDEN_Msk                  (0x1UL << SPIF_FCMD_RDEN_Pos)       /*!< 0x00800000 */
#define SPIF_FCMD_RDEN                      SPIF_FCMD_RDEN_Msk                  /*!< SPIF Read enable flag? */

#define SPIF_FCMD_OPS_Pos                   (24U)

#define SPIF_CMD_RESET                      (0x99UL)
#define SPIF_CMD_ENRST                      (0x66UL)
#define SPIF_CMD_WREN                       (0x06UL)
#define SPIF_CMD_WRDIS                      (0x04UL)
#define SPIF_CMD_VSRWREN                    (0x50UL)
#define SPIF_CMD_CERASE                     (0x60UL)
#define SPIF_CMD_SERASE                     (0x20UL)
#define SPIF_CMD_BERASE32                   (0x52UL)
#define SPIF_CMD_BERASE64                   (0xD8UL)
#define SPIF_CMD_DPWRDN                     (0xB9UL)
#define SPIF_CMD_RLSDPD                     (0xABUL)
#define SPIF_CMD_WRST                       (0x01UL)
#define SPIF_CMD_RDID                       (0x9FUL)
#define SPIF_CMD_RDST                       (0x05UL)
#define SPIF_CMD_RDST_H                     (0x35UL)
#define SPIF_CMD_PPROG                      (0x02UL)
#define SPIF_CMD_READ                       (0x03UL)
#define SPIF_CMD_READF                      (0x0BUL)
#define SPIF_CMD_READDO                     (0x3BUL)
#define SPIF_CMD_READDIO                    (0xBBUL)
#define SPIF_CMD_READQO                     (0x6BUL)
#define SPIF_CMD_READQIO                    (0xeBUL)
#define SPIF_CMD_READQIOW                   (0xe7UL)

#define SPIF_FCMD_OP_RESET                  (SPIF_CMD_RESET << SPIF_FCMD_OPS_Pos)    /*!< 0x99000000: reset */
#define SPIF_FCMD_OP_ENRST                  (SPIF_CMD_ENRST << SPIF_FCMD_OPS_Pos)    /*!< 0x66000000: enable reset */
#define SPIF_FCMD_OP_WREN                   (SPIF_CMD_WREN << SPIF_FCMD_OPS_Pos)     /*!< 0x06000000: Write Enable */
#define SPIF_FCMD_OP_WRDIS                  (SPIF_CMD_WRDIS << SPIF_FCMD_OPS_Pos)    /*!< 0x04000000: write disable */
#define SPIF_FCMD_OP_VSRWREN                (SPIF_CMD_VSRWREN << SPIF_FCMD_OPS_Pos)  /*!< 0x50000000: Volatile SR Write Enable */
#define SPIF_FCMD_OP_CERASE                 (SPIF_CMD_CERASE << SPIF_FCMD_OPS_Pos)   /*!< 0x60000000: (or 0xC7)chip erase */
#define SPIF_FCMD_OP_SERASE                 (SPIF_CMD_SERASE << SPIF_FCMD_OPS_Pos)   /*!< 0x20000000: sector erase */
#define SPIF_FCMD_OP_BERASE32               (SPIF_CMD_BERASE32 << SPIF_FCMD_OPS_Pos) /*!< 0x52000000: block erease 32k */
#define SPIF_FCMD_OP_BERASE64               (SPIF_CMD_BERASE64 << SPIF_FCMD_OPS_Pos) /*!< 0xD8000000: block erease 64k */
#define SPIF_FCMD_OP_DPWRDN                 (SPIF_CMD_DPWRDN << SPIF_FCMD_OPS_Pos)   /*!< 0xB9000000: deep power down */
#define SPIF_FCMD_OP_RLSDPD                 (SPIF_CMD_RLSDPD << SPIF_FCMD_OPS_Pos)   /*!< 0xAB000000: release from powerdown (and read device id) */
#define SPIF_FCMD_OP_WRST                   (SPIF_CMD_WRST << SPIF_FCMD_OPS_Pos)     /*!< 0x01000000: Write Status */
#define SPIF_FCMD_OP_RDID                   (SPIF_CMD_RDID << SPIF_FCMD_OPS_Pos)     /*!< 0x9F000000: read ID */
#define SPIF_FCMD_OP_RDST                   (SPIF_CMD_RDST << SPIF_FCMD_OPS_Pos)     /*!< 0x05000000: read status */
#define SPIF_FCMD_OP_RDST_H                 (SPIF_CMD_RDST_H << SPIF_FCMD_OPS_Pos)   /*!< 0x35000000: read status high byte */
#define SPIF_FCMD_OP_PPROG                  (SPIF_CMD_PPROG << SPIF_FCMD_OPS_Pos)    /*!< 0x02000000: page program */
#define SPIF_FCMD_OP_READ                   (SPIF_CMD_READ << SPIF_FCMD_OPS_Pos)     /*!< 0x03000000: read */
#define SPIF_FCMD_OP_READF                  (SPIF_CMD_READF << SPIF_FCMD_OPS_Pos)    /*!< 0x0B000000: fast read */
#define SPIF_FCMD_OP_READDO                 (SPIF_CMD_READDO << SPIF_FCMD_OPS_Pos)   /*!< 0x3B000000: dual output fast read */
#define SPIF_FCMD_OP_READDIO                (SPIF_CMD_READDIO << SPIF_FCMD_OPS_Pos)  /*!< 0xBB000000: dual I/O fast read */
#define SPIF_FCMD_OP_READQO                 (SPIF_CMD_READQO << SPIF_FCMD_OPS_Pos)   /*!< 0x6B000000: quad output fast read */
#define SPIF_FCMD_OP_READQIO                (SPIF_CMD_READQIO << SPIF_FCMD_OPS_Pos)  /*!< 0xeB000000: quad I/O fast read */
#define SPIF_FCMD_OP_READQIOW               (SPIF_CMD_READQIOW << SPIF_FCMD_OPS_Pos) /*!< 0xe7000000: quad I/O fast read word */


/******************************************************************************/
/*                                                                            */
/*                              Real Time Clock                               */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define RTC_RTCCTL                          (AP_RTC->RTCCTL)

/*******************  Bit definition for RTCCTL register  *********************/
#define RTC_RTCCTL_RTC_Pos                  (0U)
#define RTC_RTCCTL_RTC_Msk                  (0x1UL << RTC_RTCCTL_RTC_Pos)       /*!< 0x00000001 */
#define RTC_RTCCTL_RTC                      RTC_RTCCTL_RTC_Msk                  /*!< RTC Run/Stop Control Flag */

#define RTC_RTCCTL_RTCCLR_Pos               (1U)
#define RTC_RTCCTL_RTCCLR_Msk               (0x1UL << RTC_RTCCTL_RTCCLR_Pos)    /*!< 0x00000002 */
#define RTC_RTCCTL_RTCCLR                   RTC_RTCCTL_RTCCLR_Msk               /*!< RTC Count Clear Flag */

#define RTC_RTCCTL_COMP0INT_Pos             (15U)
#define RTC_RTCCTL_COMP0INT_Msk             (0x1UL << RTC_RTCCTL_COMP0INT_Pos)  /*!< 0x0008000 */
#define RTC_RTCCTL_COMP0INT                 RTC_RTCCTL_COMP0INT_Msk             /*!< Enable Comparator 0 Interrupt */

#define RTC_RTCCTL_COUNTOVF_Pos             (18U)
#define RTC_RTCCTL_COUNTOVF_Msk             (0x1UL << RTC_RTCCTL_COUNTOVF_Pos)  /*!< 0x0040000 */
#define RTC_RTCCTL_COUNTOVF                 RTC_RTCCTL_COUNTOVF_Msk             /*!< Enable Counter Overflow Interrupt */

#define RTC_RTCCTL_COMP0EVT_Pos             (20U)
#define RTC_RTCCTL_COMP0EVT_Msk             (0x1UL << RTC_RTCCTL_COMP0EVT_Pos)  /*!< 0x0100000 */
#define RTC_RTCCTL_COMP0EVT                 RTC_RTCCTL_COMP0EVT_Msk             /*!< Enable Comparator 0 Event Flag */


/******************************************************************************/
/*                                                                            */
/*                        Inter-IC (I2C) registers                            */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define I2C0_CON                            (AP_I2C0->IC_CON)
#define I2C0_ENABLE                         (AP_I2C0->IC_ENABLE)
#define I2C0_RAW_INT_STAT                   (AP_I2C0->IC_RAW_INTR_STAT)
#define I2C0_DATA_CMD                       (AP_I2C0->IC_DATA_CMD)
#define I2C0_STATUS                         (AP_I2C0->IC_STATUS)

#define I2C1_CON                            (AP_I2C1->IC_CON)
#define I2C1_ENABLE                         (AP_I2C1->IC_ENABLE)
#define I2C1_RAW_INT_STAT                   (AP_I2C1->IC_RAW_INTR_STAT)
#define I2C1_DATA_CMD                       (AP_I2C1->IC_DATA_CMD)
#define I2C1_STATUS                         (AP_I2C1->IC_STATUS)

/******************  Bit definition for I2Cx_CON register  ********************/
#define I2Cx_CON_MASTER_Pos                 (0U)
#define I2Cx_CON_MASTER_Msk                 (0x1UL << I2Cx_CON_MASTER_Pos)     /*!< 0x0000001 */
#define I2Cx_CON_MASTER                     I2Cx_CON_MASTER_Msk                /*!< I2Cx master enable flag */

#define I2Cx_CON_SPEED_Pos                  (1U)
#define I2Cx_CON_SPEED_Msk                  (0x3UL << I2Cx_CON_SPEED_Pos)       /*!< 0x0000006 */
#define I2Cx_CON_SPEED_100kHz               (0x1UL << I2Cx_CON_SPEED_Pos)       /*!< I2Cx speed 100kHz */
#define I2Cx_CON_SPEED_400kHz               (0x2UL << I2Cx_CON_SPEED_Pos)       /*!< I2Cx speed 400kHz */

#define I2Cx_CON_10BSLAVE_Pos               (3U)
#define I2Cx_CON_10BSLAVE_Msk               (0x1UL << I2Cx_CON_10BSLAVE_Pos)    /*!< 0x0000008 */
#define I2Cx_CON_10BSLAVE                   I2Cx_CON_10BSLAVE_Msk               /*!< I2Cx 10-bit address for slave flag */

#define I2Cx_CON_10BMASTER_Pos              (4U)
#define I2Cx_CON_10BMASTER_Msk              (0x1UL << I2Cx_CON_RESTART_EN_Pos)  /*!< 0x0000010 */
#define I2Cx_CON_10BMASTER                  I2Cx_CON_10BMASTER_Msk              /*!< I2Cx 10-bit address for master flag */

#define I2Cx_CON_RESTART_EN_Pos             (5U)
#define I2Cx_CON_RESTART_EN_Msk             (0x1UL << I2Cx_CON_RESTART_EN_Pos)  /*!< 0x0000020 */
#define I2Cx_CON_RESTART_EN                 I2Cx_CON_RESTART_EN_Msk             /*!< I2Cx restart enable flag */

#define I2Cx_CON_SLAVE_DISABLE_Pos          (6U)
#define I2Cx_CON_SLAVE_DISABLE_Msk          (0x1UL << I2Cx_CON_SLAVE_DISABLE_Pos)/*!< 0x0000040 */
#define I2Cx_CON_SLAVE_DISABLE              I2Cx_CON_SLAVE_DISABLE_Msk          /*!< I2Cx slave disable flag */

/****************  Bit definition for I2Cx_ENABLE register  *******************/
#define I2Cx_ENABLE_ENABLE_Pos              (0U)
#define I2Cx_ENABLE_ENABLE_Msk              (0x1UL << I2Cx_ENABLE_ENABLE_Pos)  /*!< 0x0000001 */
#define I2Cx_ENABLE_ENABLE                  I2Cx_ENABLE_ENABLE_Msk             /*!< I2Cx enable flag */
#define I2Cx_ENABLE_DISABLE                 0UL                                /*!< I2Cx enable flag */

/***************  Bit definition for I2Cx_RAW_INT_STAT register  **************/
#define I2Cx_RAW_INT_STAT_RXUNDER_Pos       (0U)
#define I2Cx_RAW_INT_STAT_RXUNDER_Msk       (0x1UL << I2Cx_RAW_INT_STAT_RXUNDER_Pos)/*!< 0x0000001 */
#define I2Cx_RAW_INT_STAT_RXUNDER           I2Cx_RAW_INT_STAT_RXUNDER_Msk      /*!< I2Cx receive FIFO underflow? flag */

#define I2Cx_RAW_INT_STAT_RXOVER_Pos        (1U)
#define I2Cx_RAW_INT_STAT_RXOVER_Msk        (0x1UL << I2Cx_RAW_INT_STAT_RXOVER_Pos)/*!< 0x0000002 */
#define I2Cx_RAW_INT_STAT_RXOVER            I2Cx_RAW_INT_STAT_RXOVER_Msk       /*!< I2Cx receive FIFO overflow? flag */

#define I2Cx_RAW_INT_STAT_RXFULL_Pos        (2U)
#define I2Cx_RAW_INT_STAT_RXFULL_Msk        (0x1UL << I2Cx_RAW_INT_STAT_RXFULL_Pos)/*!< 0x0000004 */
#define I2Cx_RAW_INT_STAT_RXFULL            I2Cx_RAW_INT_STAT_RXFULL_Msk       /*!< I2Cx receive FIFO full? flag */

#define I2Cx_RAW_INT_STAT_TXOVER_Pos        (3U)
#define I2Cx_RAW_INT_STAT_TXOVER_Msk        (0x1UL << I2Cx_RAW_INT_STAT_TXOVER_Pos)/*!< 0x0000008 */
#define I2Cx_RAW_INT_STAT_TXOVER            I2Cx_RAW_INT_STAT_TXOVER_Msk       /*!< I2Cx transmit FIFO overflow? flag */

#define I2Cx_RAW_INT_STAT_TXEMPTY_Pos       (4U)
#define I2Cx_RAW_INT_STAT_TXEMPTY_Msk       (0x1UL << I2Cx_RAW_INT_STAT_TXEMPTY_Pos)/*!< 0x0000010 */
#define I2Cx_RAW_INT_STAT_TXEMPTY           I2Cx_RAW_INT_STAT_TXEMPTY_Msk      /*!< I2Cx transmit FIFO empty flag */

#define I2Cx_RAW_INT_STAT_RDREQ_Pos         (5U)
#define I2Cx_RAW_INT_STAT_RDREQ_Msk         (0x1UL << I2Cx_RAW_INT_STAT_RDREQ_Pos)/*!< 0x0000020 */
#define I2Cx_RAW_INT_STAT_RDREQ             I2Cx_RAW_INT_STAT_RDREQ_Msk        /*!< I2Cx read request? flag */

#define I2Cx_RAW_INT_STAT_TXABRT_Pos        (6U)
#define I2Cx_RAW_INT_STAT_TXABRT_Msk        (0x1UL << I2Cx_RAW_INT_STAT_TXABRT_Pos)/*!< 0x0000040 */
#define I2Cx_RAW_INT_STAT_TXABRT            I2Cx_RAW_INT_STAT_TXABRT_Msk       /*!< I2Cx transmit abort? flag */

#define I2Cx_RAW_INT_STAT_RXDONE_Pos        (7U)
#define I2Cx_RAW_INT_STAT_RXDONE_Msk        (0x1UL << I2Cx_RAW_INT_STAT_RXDONE_Pos)/*!< 0x0000080 */
#define I2Cx_RAW_INT_STAT_RXDONE            I2Cx_RAW_INT_STAT_RXDONE_Msk       /*!< I2Cx receive done? flag */

#define I2Cx_RAW_INT_STAT_ACTIVITY_Pos      (8U)
#define I2Cx_RAW_INT_STAT_ACTIVITY_Msk      (0x1UL << I2Cx_RAW_INT_STAT_ACTIVITY_Pos)/*!< 0x0000100 */
#define I2Cx_RAW_INT_STAT_ACTIVITY          I2Cx_RAW_INT_STAT_ACTIVITY_Msk     /*!< I2Cx activity? flag */

#define I2Cx_RAW_INT_STAT_STOP_DET_Pos      (9U)
#define I2Cx_RAW_INT_STAT_STOP_DET_Msk      (0x1UL << I2Cx_RAW_INT_STAT_STOP_DET_Pos)/*!< 0x0000200 */
#define I2Cx_RAW_INT_STAT_STOP_DET          I2Cx_RAW_INT_STAT_STOP_DET_Msk     /*!< I2Cx stop detect? flag */

#define I2Cx_RAW_INT_STAT_START_DET_Pos     (10U)
#define I2Cx_RAW_INT_STAT_START_DET_Msk     (0x1UL << I2Cx_INTR_STAT_START_DET_Pos)/*!< 0x0000400 */
#define I2Cx_RAW_INT_STAT_START_DET         I2Cx_RAW_INT_STAT_START_DET_Msk    /*!< I2Cx start detect? flag */

#define I2Cx_RAW_INT_STAT_GEN_CALL_Pos      (11U)
#define I2Cx_RAW_INT_STAT_GEN_CALL_Msk      (0x1UL << I2Cx_RAW_INT_STAT_GEN_CALL_Pos)/*!< 0x0000800 */
#define I2Cx_RAW_INT_STAT_GEN_CALL          I2Cx_RAW_INT_STAT_GEN_CALL_Msk     /*!< I2Cx general call? flag */

/*****************  Bit definition for I2Cx_DATA_CMD register  ****************/
#define I2Cx_DATA_CMD_CMD_Pos               (8U)
#define I2Cx_DATA_CMD_CMD_Msk               (0x1UL << I2Cx_DATA_CMD_CMD_Pos)   /*!< 0x0000100 */
#define I2Cx_DATA_CMD_CMD                   I2Cx_DATA_CMD_CMD_Msk              /*!< I2Cx command flag */
#define I2Cx_DATA_CMD_CMD_READ              (I2Cx_DATA_CMD_CMD)                /*!< 0x0000100 I2Cx read command */

/******************  Bit definition for I2Cx_STATUS register  *****************/
#define I2Cx_STATUS_ACT_Pos                 (0U)
#define I2Cx_STATUS_ACT_Msk                 (0x1UL << I2Cx_STATUS_ACT_Pos)     /*!< 0x0000001 */
#define I2Cx_STATUS_ACT                     I2Cx_STATUS_ACT_Msk                /*!< I2Cx activity flag */

#define I2Cx_STATUS_TFNE_Pos                (1U)
#define I2Cx_STATUS_TFNE_Msk                (0x1UL << I2Cx_STATUS_TFNE_Pos)    /*!< 0x0000002 */
#define I2Cx_STATUS_TFNE                    I2Cx_STATUS_TFNE_Msk               /*!< I2Cx TFNE? flag */

#define I2Cx_STATUS_TFE_Pos                 (2U)
#define I2Cx_STATUS_TFE_Msk                 (0x1UL << I2Cx_STATUS_TFE_Msk)     /*!< 0x0000004 */
#define I2Cx_STATUS_TFE                     I2Cx_STATUS_TFE_Msk                /*!< I2Cx TFE? flag */

#define I2Cx_STATUS_RFNE_Pos                (3U)
#define I2Cx_STATUS_RFNE_Msk                (0x1UL << I2Cx_STATUS_RFNE_Pos)    /*!< 0x0000008 */
#define I2Cx_STATUS_RFNE                    I2Cx_STATUS_RFNE_Msk               /*!< I2Cx RFNE? flag */

#define I2Cx_STATUS_RFF_Pos                 (4U)
#define I2Cx_STATUS_RFF_Msk                 (0x1UL << I2Cx_STATUS_RFF_Pos)     /*!< 0x0000010 */
#define I2Cx_STATUS_RFF                     I2Cx_STATUS_RFF_Msk                /*!< I2Cx RFF? flag */

#define I2Cx_STATUS_MST_ACT_Pos             (5U)
#define I2Cx_STATUS_MST_ACT_Msk             (0x1UL << I2Cx_STATUS_MST_ACT_Pos) /*!< 0x0000020 */
#define I2Cx_STATUS_MST_ACT                 I2Cx_STATUS_MST_ACT_Msk            /*!< I2Cx master activity flag */

#define I2Cx_STATUS_SLV_ACT_Pos             (6U)
#define I2Cx_STATUS_SLV_ACT_Msk             (0x1UL << I2Cx_STATUS_SLV_ACT_Pos) /*!< 0x0000040 */
#define I2Cx_STATUS_SLV_ACT                 I2Cx_STATUS_SLV_ACT_Msk            /*!< I2Cx slave activity flag */

/******************************************************************************/
/*                                                                            */
/*                        Communications register                             */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define COM_SPI_MS                          (AP_COM->PERI_MASTER_SELECT)

/****************  Bit definition for MASTER_SLAVE register  ******************/
#define COM_SPI_MS_SPI0A_Pos                (0U)
#define COM_SPI_MS_SPI0A_Msk                (0x1UL << COM_SPI_MS_SPI0A_Pos)     /*!< 0x0000001 */
#define COM_SPI_MS_SPI0A_MASTER             COM_SPI_MS_SPI0A_Msk                /*!< SPI0 Master flag A */
#define COM_SPI_MS_SPI0A_SLAVE              (0UL)                               /*!< SPI0 Slave */

#define COM_SPI_MS_SPI1A_Pos                (1U)
#define COM_SPI_MS_SPI1A_Msk                (0x1UL << COM_SPI_MS_SPI1A_Pos)     /*!< 0x0000002 */
#define COM_SPI_MS_SPI1A_MASTER             COM_SPI_MS_SPI1A_Msk                /*!< SPI1 Master flag A */
#define COM_SPI_MS_SPI1A_SLAVE              (0UL)                               /*!< SPI1 Slave */

#define COM_SPI_MS_SPI0B_Pos                (4U)
#define COM_SPI_MS_SPI0B_Msk                (0x1UL << COM_SPI_MS_SPI0B_Pos)     /*!< 0x0000010 */
#define COM_SPI_MS_SPI0B_MASTER             COM_SPI_MS_SPI0B_Msk                /*!< SPI0 Master flag B  */
#define COM_SPI_MS_SPI0B_SLAVE              (0UL)                               /*!< SPI0 Slave */

#define COM_SPI_MS_SPI1B_Pos                (5U)
#define COM_SPI_MS_SPI1B_Msk                (0x1UL << COM_SPI_MS_SPI1B_Pos)     /*!< 0x0000020 */
#define COM_SPI_MS_SPI1B_MASTER             COM_SPI_MS_SPI1B_Msk                /*!< SPI1 Master flag B  */
#define COM_SPI_MS_SPI1B_SLAVE              (0UL)                               /*!< SPI1 Slave */


/******************************************************************************/
/*                                                                            */
/*                               Power Control                                */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define PCRM_SLEEPR0                        (AP_PCRM->SLEEP_R[0])
#define PCRM_SLEEPR1                        (AP_PCRM->SLEEP_R[1])


/******************************************************************************/
/*                                                                            */
/*                              AON register                                  */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define AON_PWROFF                          (AP_AON->PWROFF)

#define AON_PMCTL0                          (AP_AON->PMCTL0)
#define AON_PMCTL2_0                        (AP_AON->PMCTL2_0)
#define AON_PMCTL2_1                        (AP_AON->PMCTL2_1)


/******************************************************************************/
/*                                                                            */
/*                          Clock gating for PCR                              */
/*                                                                            */
/******************************************************************************/

/*!< Endpoint-specific registers */
#define PCR_SWCLK                           (AP_PCR->SW_CLK)
#define PCR_SWCLK1                          (AP_PCR->SW_CLK1)
#define PCR_CACHE_CLOCK_GATE                (AP_PCR->CACHE_CLOCK_GATE)
#define PCR_SW_RESET0                       (AP_PCR->SW_RESET0)
#define PCR_SW_RESET1                       (AP_PCR->SW_RESET1)
#define PCR_SW_RESET2                       (AP_PCR->SW_RESET2)
#define PCR_CACHE_RST                       (AP_PCR->CACHE_RST)

/*******************  Bit definition for SW_CLK register  *********************/
#define PCR_SWCTL_CK802_Pos                 (0U)
#define PCR_SWCTL_CK802_Msk                 (0x1UL << PCR_SWCTL_CK802_Pos)      /*!< 0x00000001 */
#define PCR_SWCTL_CK802                     PCR_SWCTL_CK802_Msk                 /*!< Unknown CK802 CPU clock gate control  */

#define PCR_SWCTL_DMA_Pos                   (3U)
#define PCR_SWCTL_DMA_Msk                   (0x1UL << PCR_SWCTL_DMA_Pos)        /*!< 0x00000008 */
#define PCR_SWCTL_DMA                       PCR_SWCTL_DMA_Msk                   /*!< DMA clock gate control  */

#define PCR_SWCTL_AES_Pos                   (4U)
#define PCR_SWCTL_AES_Msk                   (0x1UL << PCR_SWCTL_AES_Pos)        /*!< 0x00000010 */
#define PCR_SWCTL_AES                       PCR_SWCTL_AES_Msk                   /*!< AES128 clock gate control  */

#define PCR_SWCTL_IOMUX_Pos                 (7U)
#define PCR_SWCTL_IOMUX_Msk                 (0x1UL << PCR_SWCTL_IOMUX_Pos)      /*!< 0x00000080 */
#define PCR_SWCTL_IOMUX                     PCR_SWCTL_IOMUX_Msk                 /*!< IOMUX clock gate control  */

#define PCR_SWCTL_UART0_Pos                 (8U)
#define PCR_SWCTL_UART0_Msk                 (0x1UL << PCR_SWCTL_UART0_Pos)      /*!< 0x00000100 */
#define PCR_SWCTL_UART0                     PCR_SWCTL_UART0_Msk                 /*!< UART0 clock gate control  */

#define PCR_SWCTL_I2C0_Pos                  (9U)
#define PCR_SWCTL_I2C0_Msk                  (0x1UL << PCR_SWCTL_I2C0_Pos)       /*!< 0x00000200 */
#define PCR_SWCTL_I2C0                      PCR_SWCTL_I2C0_Msk                  /*!< I2C0 clock gate control  */

#define PCR_SWCTL_I2C1_Pos                  (10U)
#define PCR_SWCTL_I2C1_Msk                  (0x1UL << PCR_SWCTL_I2C1_Pos)       /*!< 0x00000400 */
#define PCR_SWCTL_I2C1                      PCR_SWCTL_I2C1_Msk                  /*!< I2C1 clock gate control  */

#define PCR_SWCTL_SPI0_Pos                  (11U)
#define PCR_SWCTL_SPI0_Msk                  (0x1UL << PCR_SWCTL_SPI0_Pos)       /*!< 0x00000800 */
#define PCR_SWCTL_SPI0                      PCR_SWCTL_SPI0_Msk                  /*!< SPI0 clock gate control  */

#define PCR_SWCTL_SPI1_Pos                  (12U)
#define PCR_SWCTL_SPI1_Msk                  (0x1UL << PCR_SWCTL_SPI1_Pos)       /*!< 0x00001000 */
#define PCR_SWCTL_SPI1                      PCR_SWCTL_SPI1_Msk                  /*!< SPI1 clock gate control  */

#define PCR_SWCTL_GPIO_Pos                  (13U)
#define PCR_SWCTL_GPIO_Msk                  (0x1UL << PCR_SWCTL_GPIO_Pos)       /*!< 0x00002000 */
#define PCR_SWCTL_GPIO                      PCR_SWCTL_GPIO_Msk                  /*!< GPIO clock gate control  */

#define PCR_SWCTL_QDEC_Pos                  (15U)
#define PCR_SWCTL_QDEC_Msk                  (0x1UL << PCR_SWCTL_QDEC_Pos)       /*!< 0x00008000 */
#define PCR_SWCTL_QDEC                      PCR_SWCTL_QDEC_Msk                  /*!< QDEC clock gate control  */

#define PCR_SWCTL_ADCC_Pos                  (17U)
#define PCR_SWCTL_ADCC_Msk                  (0x1UL << PCR_SWCTL_ADCC_Pos)       /*!< 0x00020000 */
#define PCR_SWCTL_ADCC                      PCR_SWCTL_ADCC_Msk                  /*!< ADCC clock gate control  */

#define PCR_SWCTL_PWM_Pos                   (18U)
#define PCR_SWCTL_PWM_Msk                   (0x1UL << PCR_SWCTL_PWM_Pos)        /*!< 0x00040000 */
#define PCR_SWCTL_PWM                       PCR_SWCTL_PWM_Msk                   /*!< PWM clock gate control  */

#define PCR_SWCTL_SPIF_Pos                  (19U)
#define PCR_SWCTL_SPIF_Msk                  (0x1UL << PCR_SWCTL_SPIF_Pos)       /*!< 0x00080000 */
#define PCR_SWCTL_SPIF                      PCR_SWCTL_SPIF_Msk                  /*!< SPIF clock gate control  */

#define PCR_SWCTL_VOC_Pos                   (20U)
#define PCR_SWCTL_VOC_Msk                   (0x1UL << PCR_SWCTL_VOC_Pos)        /*!< 0x00100000 */
#define PCR_SWCTL_VOC                       PCR_SWCTL_VOC_Msk                   /*!< VOC clock gate control  */

#define PCR_SWCTL_TIM5_Pos                  (21U)
#define PCR_SWCTL_TIM5_Msk                  (0x1UL << PCR_SWCTL_TIM5_Pos)       /*!< 0x00200000 */
#define PCR_SWCTL_TIM5                      PCR_SWCTL_TIM5_Msk                  /*!< TIM5 clock gate control  */

#define PCR_SWCTL_TIM6_Pos                  (22U)
#define PCR_SWCTL_TIM6_Msk                  (0x1UL << PCR_SWCTL_TIM6_Pos)       /*!< 0x00400000 */
#define PCR_SWCTL_TIM6                      PCR_SWCTL_TIM6_Msk                  /*!< TIM6 clock gate control  */

#define PCR_SWCTL_UART1_Pos                 (25U)
#define PCR_SWCTL_UART1_Msk                 (0x1UL << PCR_SWCTL_UART1_Pos)      /*!< 0x02000000 */
#define PCR_SWCTL_UART1                     PCR_SWCTL_UART1_Msk                 /*!< UART1 clock gate control  */

/*******************  Bit definition for SW_CLK1 register  ********************/
// SW_CLK1 -->0x4000f014
#define _CLK_M0_CPU                         (BIT(0))
#define _CLK_BB                             (BIT(3))
#define _CLK_TIMER                          (BIT(4))
#define _CLK_WDT                            (BIT(5))
#define _CLK_COM                            (BIT(6))
#define _CLK_KSCAN                          (BIT(7))
#define _CLK_BBREG                          (BIT(9))
#define _CLK_TIMER1                         (BIT(21))
#define _CLK_TIMER2                         (BIT(22))
#define _CLK_TIMER3                         (BIT(23))
#define _CLK_TIMER4                         (BIT(24))

/**
  * @}
*/

/**
  * @}
*/

/** @addtogroup Exported_macro
  * @{
  */


/*********************************** AON **************************************/
#define RTC_CLEAR_RTC_COUNT                 (RTC_RTCCTL |= AON_RTCCTL_RTCCLR)
#define PCRM_CLEAR_XTAL_TRACKING_AND_CALIB  PCRM_SLEEPR1 = 0

/*********************************** WDT **************************************/
#define AP_WDT_ENABLE_STATE ((AP_WDT->CR & 0x01)) // 1:enable 0:disable
#define AP_WDT_FEED         \
    do                      \
    {                       \
        AP_WDT->CRR = 0x76; \
    } while (0)



/******************************** IRQ Prios ***********************************/
#define IRQ_PRIO_REALTIME               0 /*!< */
#define IRQ_PRIO_HIGH                   1 /*!< */
#define IRQ_PRIO_HAL                    2 /*!< */
#define IRQ_PRIO_THREAD                 3 /*!< */
#define IRQ_PRIO_APP                    3 /*!< */

    // #define ROM_SRAM_JUMPTABLE SRAM_BASE_ADDR
    // #define ROM_SRAM_GLOBALCFG (ROM_SRAM_JUMPTABLE + 0x400)
    // #define ROM_SRAM_JUMPTABLE_MIRROR 0x1fffd000
    // #define ROM_SRAM_GLOBALCFG_MIRROR (ROM_SRAM_JUMPTABLE_MIRROR + 0x400)
    // #define ROM_SRAM_HEAP 0x1fffe000
    // #define ROM_SRAM_HEAP_SIZE (1024 * 8)
    // #define ROM_SRAM_DWC_BUF 0x1ffffc00
    // #define APP_SRAM_START_ADDR 0x1fff2000

    // 0x4000f05C - [bit16] 16M [bit8:4] cnt [bit3] track_en_rc32k
    // 0x4000f064 - RC 32KHz tracking counter, calculate 16MHz ticks number per RC32KHz cycle
    // uint32_t  counter_tracking // 24bit tracking counter, read from 0x4000f064
    // counter_tracking = g_counter_traking_avg = STD_RC32_16_CYCLE_16MHZ_CYCLE; hal_rc32k_clk_tracking_init()
    // 0x4000f0C0 - SLEEP_R[0] flags =2 RSTC_OFF_MODE, =4 RSTC_WARM_NDWC
    // 0x4000f0C4 - SLEEP_R[1] bit7 - first wakeupinit, tracking flags
    // 0x4000f0C8 - SLEEP_R[2] использую для сохранения UTC счета времени при перезагрузке
    // 0x4000f0CС - SLEEP_R[3] использую для сохранения UTC счета времени при перезагрузке
/**
  * @}
  */

/**
  * @}
  */

/**
  * @}
  */


#ifdef __cplusplus
  }
#endif /* __cplusplus */

#endif /* __MCU_BUMBEE_M0__ */
