{
  "module_name": "qcom,gcc-mdm9607.h",
  "hash_id": "3c7fa8e25b0be5d127eb6b96405626a4e541521e659e6ccf847b437f34994b49",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-mdm9607.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_GCC_9607_H\n#define _DT_BINDINGS_CLK_MSM_GCC_9607_H\n\n#define GPLL0\t\t\t\t\t\t\t0\n#define GPLL0_EARLY\t\t\t\t\t\t1\n#define GPLL1\t\t\t\t\t\t\t2\n#define GPLL1_VOTE\t\t\t\t\t\t3\n#define GPLL2\t\t\t\t\t\t\t4\n#define GPLL2_EARLY\t\t\t\t\t\t5\n#define PCNOC_BFDCD_CLK_SRC\t\t\t\t6\n#define SYSTEM_NOC_BFDCD_CLK_SRC\t\t7\n#define GCC_SMMU_CFG_CLK\t\t\t\t8\n#define APSS_AHB_CLK_SRC\t\t\t\t9\n#define GCC_QDSS_DAP_CLK\t\t\t\t10\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t11\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t12\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t13\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t14\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t15\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t16\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t17\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t18\n#define BLSP1_QUP5_I2C_APPS_CLK_SRC\t\t19\n#define BLSP1_QUP5_SPI_APPS_CLK_SRC\t\t20\n#define BLSP1_QUP6_I2C_APPS_CLK_SRC\t\t21\n#define BLSP1_QUP6_SPI_APPS_CLK_SRC\t\t22\n#define BLSP1_UART1_APPS_CLK_SRC\t\t23\n#define BLSP1_UART2_APPS_CLK_SRC\t\t24\n#define CRYPTO_CLK_SRC\t\t\t\t\t25\n#define GP1_CLK_SRC\t\t\t\t\t\t26\n#define GP2_CLK_SRC\t\t\t\t\t\t27\n#define GP3_CLK_SRC\t\t\t\t\t\t28\n#define PDM2_CLK_SRC\t\t\t\t\t29\n#define SDCC1_APPS_CLK_SRC\t\t\t\t30\n#define SDCC2_APPS_CLK_SRC\t\t\t\t31\n#define APSS_TCU_CLK_SRC\t\t\t\t32\n#define USB_HS_SYSTEM_CLK_SRC\t\t\t33\n#define GCC_BLSP1_AHB_CLK\t\t\t\t34\n#define GCC_BLSP1_SLEEP_CLK\t\t\t\t35\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t36\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t37\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t38\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t39\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t40\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t41\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t42\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t43\n#define GCC_BLSP1_QUP5_I2C_APPS_CLK\t\t44\n#define GCC_BLSP1_QUP5_SPI_APPS_CLK\t\t45\n#define GCC_BLSP1_QUP6_I2C_APPS_CLK\t\t46\n#define GCC_BLSP1_QUP6_SPI_APPS_CLK\t\t47\n#define GCC_BLSP1_UART1_APPS_CLK\t\t48\n#define GCC_BLSP1_UART2_APPS_CLK\t\t49\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t50\n#define GCC_CRYPTO_AHB_CLK\t\t\t\t51\n#define GCC_CRYPTO_AXI_CLK\t\t\t\t52\n#define GCC_CRYPTO_CLK\t\t\t\t\t53\n#define GCC_GP1_CLK\t\t\t\t\t\t54\n#define GCC_GP2_CLK\t\t\t\t\t\t55\n#define GCC_GP3_CLK\t\t\t\t\t\t56\n#define GCC_MSS_CFG_AHB_CLK\t\t\t\t57\n#define GCC_PDM2_CLK\t\t\t\t\t58\n#define GCC_PDM_AHB_CLK\t\t\t\t\t59\n#define GCC_PRNG_AHB_CLK\t\t\t\t60\n#define GCC_SDCC1_AHB_CLK\t\t\t\t61\n#define GCC_SDCC1_APPS_CLK\t\t\t\t62\n#define GCC_SDCC2_AHB_CLK\t\t\t\t63\n#define GCC_SDCC2_APPS_CLK\t\t\t\t64\n#define GCC_USB2A_PHY_SLEEP_CLK\t\t\t65\n#define GCC_USB_HS_AHB_CLK\t\t\t\t66\n#define GCC_USB_HS_SYSTEM_CLK\t\t\t67\n#define GCC_APSS_TCU_CLK\t\t\t\t68\n#define GCC_MSS_Q6_BIMC_AXI_CLK\t\t\t69\n#define BIMC_PLL\t\t\t\t\t\t70\n#define BIMC_PLL_VOTE\t\t\t\t\t71\n#define BIMC_DDR_CLK_SRC\t\t\t\t72\n#define BLSP1_UART3_APPS_CLK_SRC\t\t73\n#define BLSP1_UART4_APPS_CLK_SRC\t\t74\n#define BLSP1_UART5_APPS_CLK_SRC\t\t75\n#define BLSP1_UART6_APPS_CLK_SRC\t\t76\n#define GCC_BLSP1_UART3_APPS_CLK\t\t77\n#define GCC_BLSP1_UART4_APPS_CLK\t\t78\n#define GCC_BLSP1_UART5_APPS_CLK\t\t79\n#define GCC_BLSP1_UART6_APPS_CLK\t\t80\n#define GCC_APSS_AHB_CLK\t\t\t\t81\n#define GCC_APSS_AXI_CLK\t\t\t\t82\n#define GCC_USB_HS_PHY_CFG_AHB_CLK\t\t\t83\n#define GCC_USB_HSIC_CLK_SRC\t\t\t84\n#define GCC_USB_HSIC_IO_CAL_CLK_SRC\t\t85\n#define GCC_USB_HSIC_SYSTEM_CLK_SRC\t\t86\n\n \n#define USB2_HS_PHY_ONLY_BCR\t\t\t0\n#define QUSB2_PHY_BCR\t\t\t\t\t1\n#define GCC_MSS_RESTART\t\t\t\t\t2\n#define USB_HS_HSIC_BCR\t\t\t\t\t3\n#define USB_HS_BCR\t\t\t\t\t\t4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}