// Seed: 2053822255
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input supply0 id_14,
    output tri id_15,
    input tri id_16,
    output tri0 id_17
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    inout wire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri id_13,
    output tri0 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14,
      id_10,
      id_5,
      id_3,
      id_11,
      id_4,
      id_14,
      id_11,
      id_14,
      id_8,
      id_6,
      id_10,
      id_4,
      id_1,
      id_12,
      id_6
  );
  assign modCall_1.id_10 = 0;
endmodule
