// Seed: 2759059198
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wand id_3
);
  assign id_3 = 1;
  assign module_1.type_8 = 0;
  always @('b0);
  assign id_3 = id_5;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  reg id_4 = 1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_0 = 1;
  initial begin : LABEL_0
    id_4 <= id_4;
  end
  genvar id_5;
  if (1) begin : LABEL_0
    assign id_4 = id_0++;
  end
  wire id_6;
endmodule
