Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Dec 23 16:51:05 2020
| Host             : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.200        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.031        |
| Device Static (W)        | 0.169        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.6         |
| Junction Temperature (C) | 50.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.134 |       12 |       --- |             --- |
| Slice Logic              |     0.016 |    77717 |       --- |             --- |
|   LUT as Logic           |     0.012 |    20794 |     53200 |           39.09 |
|   Register               |     0.002 |    39503 |    106400 |           37.13 |
|   CARRY4                 |     0.001 |     1155 |     13300 |            8.68 |
|   LUT as Shift Register  |     0.001 |     3894 |     17400 |           22.38 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       68 |     17400 |            0.39 |
|   F7/F8 Muxes            |    <0.001 |     1136 |     53200 |            2.14 |
|   Others                 |     0.000 |     4825 |       --- |             --- |
| Signals                  |     0.028 |    55918 |       --- |             --- |
| Block RAM                |     0.050 |     83.5 |       140 |           59.64 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| I/O                      |     0.149 |       37 |       125 |           29.60 |
| PS7                      |     1.549 |        1 |       --- |             --- |
| Static Power             |     0.169 |          |           |                 |
| Total                    |     2.200 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.249 |       0.227 |      0.022 |
| Vccaux    |       1.800 |     0.076 |       0.058 |      0.017 |
| Vcco33    |       3.300 |     0.045 |       0.044 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.003 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.773 |       0.737 |      0.037 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK0                         |            10.0 |
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| clk_fpga_1                                                                                 | cmos_xclk_o_0                                                        |            40.0 |
| clk_fpga_1                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]            |            40.0 |
| clk_fpga_2                                                                                 | cmos_xclk_o_1                                                        |            40.0 |
| clk_fpga_2                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]            |            40.0 |
| clk_out1_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                  |            13.5 |
| clk_out2_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                  |             2.7 |
| clkfbout_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                  |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     2.030 |
|   EMIO_IIC_0_tri_iobuf_0 |     0.003 |
|   EMIO_IIC_0_tri_iobuf_1 |     0.003 |
|   EMIO_IIC_0_tri_iobuf_2 |     0.003 |
|   EMIO_IIC_0_tri_iobuf_3 |     0.003 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   system_i               |     2.010 |
|     HDMI_TX_0            |     0.135 |
|       U0                 |     0.135 |
|     axi_interconnect_0   |     0.004 |
|       s00_couplers       |     0.003 |
|     axi_interconnect_1   |     0.002 |
|       m00_couplers       |     0.001 |
|       xbar               |     0.001 |
|     axi_interconnect_2   |     0.004 |
|       s00_couplers       |     0.003 |
|     axi_interconnect_3   |     0.003 |
|       m00_couplers       |     0.002 |
|       xbar               |     0.001 |
|     axi_vdma_0           |     0.008 |
|       U0                 |     0.008 |
|     axi_vdma_1           |     0.012 |
|       U0                 |     0.012 |
|     axi_vdma_2           |     0.007 |
|       U0                 |     0.007 |
|     axi_vdma_3           |     0.013 |
|       U0                 |     0.013 |
|     clk_wiz_0            |     0.105 |
|       inst               |     0.105 |
|     processing_system7_0 |     1.553 |
|       inst               |     1.553 |
|     system_ila_0         |     0.124 |
|       inst               |     0.124 |
|     system_ila_1         |     0.005 |
|       inst               |     0.005 |
|     system_ila_2         |     0.005 |
|       inst               |     0.005 |
|     system_ila_3         |     0.004 |
|       inst               |     0.004 |
|     system_ila_4         |     0.005 |
|       inst               |     0.005 |
|     system_ila_5         |     0.004 |
|       inst               |     0.004 |
|     system_ila_6         |     0.004 |
|       inst               |     0.004 |
|     v_axi4s_vid_out_0    |     0.004 |
|       inst               |     0.004 |
|     v_vid_in_axi4s_0     |     0.002 |
|       inst               |     0.002 |
|     v_vid_in_axi4s_1     |     0.002 |
|       inst               |     0.002 |
+--------------------------+-----------+


