
../repos/coreutils/src/dirname:     file format elf32-littlearm


Disassembly of section .init:

00010ae4 <.init>:
   10ae4:	push	{r3, lr}
   10ae8:	bl	10f74 <abort@plt+0x26c>
   10aec:	pop	{r3, pc}

Disassembly of section .plt:

00010af0 <calloc@plt-0x14>:
   10af0:	push	{lr}		; (str lr, [sp, #-4]!)
   10af4:	ldr	lr, [pc, #4]	; 10b00 <calloc@plt-0x4>
   10af8:	add	lr, pc, lr
   10afc:	ldr	pc, [lr, #8]!
   10b00:	andeq	r5, r1, r0, lsl #10

00010b04 <calloc@plt>:
   10b04:	add	ip, pc, #0, 12
   10b08:	add	ip, ip, #86016	; 0x15000
   10b0c:	ldr	pc, [ip, #1280]!	; 0x500

00010b10 <fputs_unlocked@plt>:
   10b10:	add	ip, pc, #0, 12
   10b14:	add	ip, ip, #86016	; 0x15000
   10b18:	ldr	pc, [ip, #1272]!	; 0x4f8

00010b1c <strcmp@plt>:
   10b1c:	add	ip, pc, #0, 12
   10b20:	add	ip, ip, #86016	; 0x15000
   10b24:	ldr	pc, [ip, #1264]!	; 0x4f0

00010b28 <fflush@plt>:
   10b28:	add	ip, pc, #0, 12
   10b2c:	add	ip, ip, #86016	; 0x15000
   10b30:	ldr	pc, [ip, #1256]!	; 0x4e8

00010b34 <free@plt>:
   10b34:	add	ip, pc, #0, 12
   10b38:	add	ip, ip, #86016	; 0x15000
   10b3c:	ldr	pc, [ip, #1248]!	; 0x4e0

00010b40 <_exit@plt>:
   10b40:	add	ip, pc, #0, 12
   10b44:	add	ip, ip, #86016	; 0x15000
   10b48:	ldr	pc, [ip, #1240]!	; 0x4d8

00010b4c <memcpy@plt>:
   10b4c:	add	ip, pc, #0, 12
   10b50:	add	ip, ip, #86016	; 0x15000
   10b54:	ldr	pc, [ip, #1232]!	; 0x4d0

00010b58 <mbsinit@plt>:
   10b58:	add	ip, pc, #0, 12
   10b5c:	add	ip, ip, #86016	; 0x15000
   10b60:	ldr	pc, [ip, #1224]!	; 0x4c8

00010b64 <fwrite_unlocked@plt>:
   10b64:	add	ip, pc, #0, 12
   10b68:	add	ip, ip, #86016	; 0x15000
   10b6c:	ldr	pc, [ip, #1216]!	; 0x4c0

00010b70 <memcmp@plt>:
   10b70:	add	ip, pc, #0, 12
   10b74:	add	ip, ip, #86016	; 0x15000
   10b78:	ldr	pc, [ip, #1208]!	; 0x4b8

00010b7c <fputc_unlocked@plt>:
   10b7c:	add	ip, pc, #0, 12
   10b80:	add	ip, ip, #86016	; 0x15000
   10b84:	ldr	pc, [ip, #1200]!	; 0x4b0

00010b88 <dcgettext@plt>:
   10b88:	add	ip, pc, #0, 12
   10b8c:	add	ip, ip, #86016	; 0x15000
   10b90:	ldr	pc, [ip, #1192]!	; 0x4a8

00010b94 <realloc@plt>:
   10b94:	add	ip, pc, #0, 12
   10b98:	add	ip, ip, #86016	; 0x15000
   10b9c:	ldr	pc, [ip, #1184]!	; 0x4a0

00010ba0 <textdomain@plt>:
   10ba0:	add	ip, pc, #0, 12
   10ba4:	add	ip, ip, #86016	; 0x15000
   10ba8:	ldr	pc, [ip, #1176]!	; 0x498

00010bac <iswprint@plt>:
   10bac:	add	ip, pc, #0, 12
   10bb0:	add	ip, ip, #86016	; 0x15000
   10bb4:	ldr	pc, [ip, #1168]!	; 0x490

00010bb8 <fwrite@plt>:
   10bb8:	add	ip, pc, #0, 12
   10bbc:	add	ip, ip, #86016	; 0x15000
   10bc0:	ldr	pc, [ip, #1160]!	; 0x488

00010bc4 <lseek64@plt>:
   10bc4:	add	ip, pc, #0, 12
   10bc8:	add	ip, ip, #86016	; 0x15000
   10bcc:	ldr	pc, [ip, #1152]!	; 0x480

00010bd0 <__ctype_get_mb_cur_max@plt>:
   10bd0:	add	ip, pc, #0, 12
   10bd4:	add	ip, ip, #86016	; 0x15000
   10bd8:	ldr	pc, [ip, #1144]!	; 0x478

00010bdc <__fpending@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #86016	; 0x15000
   10be4:	ldr	pc, [ip, #1136]!	; 0x470

00010be8 <mbrtowc@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #86016	; 0x15000
   10bf0:	ldr	pc, [ip, #1128]!	; 0x468

00010bf4 <error@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #86016	; 0x15000
   10bfc:	ldr	pc, [ip, #1120]!	; 0x460

00010c00 <malloc@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #86016	; 0x15000
   10c08:	ldr	pc, [ip, #1112]!	; 0x458

00010c0c <__libc_start_main@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #86016	; 0x15000
   10c14:	ldr	pc, [ip, #1104]!	; 0x450

00010c18 <__freading@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #86016	; 0x15000
   10c20:	ldr	pc, [ip, #1096]!	; 0x448

00010c24 <__gmon_start__@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #86016	; 0x15000
   10c2c:	ldr	pc, [ip, #1088]!	; 0x440

00010c30 <getopt_long@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #86016	; 0x15000
   10c38:	ldr	pc, [ip, #1080]!	; 0x438

00010c3c <__ctype_b_loc@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #86016	; 0x15000
   10c44:	ldr	pc, [ip, #1072]!	; 0x430

00010c48 <exit@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #86016	; 0x15000
   10c50:	ldr	pc, [ip, #1064]!	; 0x428

00010c54 <strlen@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #86016	; 0x15000
   10c5c:	ldr	pc, [ip, #1056]!	; 0x420

00010c60 <__errno_location@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #86016	; 0x15000
   10c68:	ldr	pc, [ip, #1048]!	; 0x418

00010c6c <__cxa_atexit@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #86016	; 0x15000
   10c74:	ldr	pc, [ip, #1040]!	; 0x410

00010c78 <memset@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #86016	; 0x15000
   10c80:	ldr	pc, [ip, #1032]!	; 0x408

00010c84 <__printf_chk@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #86016	; 0x15000
   10c8c:	ldr	pc, [ip, #1024]!	; 0x400

00010c90 <fileno@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #86016	; 0x15000
   10c98:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c9c <__fprintf_chk@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #86016	; 0x15000
   10ca4:	ldr	pc, [ip, #1008]!	; 0x3f0

00010ca8 <fclose@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #86016	; 0x15000
   10cb0:	ldr	pc, [ip, #1000]!	; 0x3e8

00010cb4 <fseeko64@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #86016	; 0x15000
   10cbc:	ldr	pc, [ip, #992]!	; 0x3e0

00010cc0 <__overflow@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #86016	; 0x15000
   10cc8:	ldr	pc, [ip, #984]!	; 0x3d8

00010ccc <setlocale@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #86016	; 0x15000
   10cd4:	ldr	pc, [ip, #976]!	; 0x3d0

00010cd8 <strrchr@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #86016	; 0x15000
   10ce0:	ldr	pc, [ip, #968]!	; 0x3c8

00010ce4 <nl_langinfo@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #86016	; 0x15000
   10cec:	ldr	pc, [ip, #960]!	; 0x3c0

00010cf0 <bindtextdomain@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #86016	; 0x15000
   10cf8:	ldr	pc, [ip, #952]!	; 0x3b8

00010cfc <strncmp@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #86016	; 0x15000
   10d04:	ldr	pc, [ip, #944]!	; 0x3b0

00010d08 <abort@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #86016	; 0x15000
   10d10:	ldr	pc, [ip, #936]!	; 0x3a8

Disassembly of section .text:

00010d14 <.text>:
   10d14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10d18:	mov	r5, r1
   10d1c:	movw	r4, #19860	; 0x4d94
   10d20:	movt	r4, #1
   10d24:	strd	r6, [sp, #8]
   10d28:	mov	r6, #0
   10d2c:	strd	r8, [sp, #16]
   10d30:	mov	r8, r0
   10d34:	mov	r7, r6
   10d38:	strd	sl, [sp, #24]
   10d3c:	str	lr, [sp, #32]
   10d40:	sub	sp, sp, #20
   10d44:	ldr	r0, [r1]
   10d48:	bl	1158c <abort@plt+0x884>
   10d4c:	movw	r1, #19360	; 0x4ba0
   10d50:	movt	r1, #1
   10d54:	ldr	r9, [pc, #472]	; 10f34 <abort@plt+0x22c>
   10d58:	mov	r0, #6
   10d5c:	bl	10ccc <setlocale@plt>
   10d60:	movw	r1, #19836	; 0x4d7c
   10d64:	movt	r1, #1
   10d68:	movw	r0, #19668	; 0x4cd4
   10d6c:	movt	r0, #1
   10d70:	bl	10cf0 <bindtextdomain@plt>
   10d74:	movw	r0, #19668	; 0x4cd4
   10d78:	movt	r0, #1
   10d7c:	bl	10ba0 <textdomain@plt>
   10d80:	movw	r0, #5036	; 0x13ac
   10d84:	movt	r0, #1
   10d88:	bl	149e4 <abort@plt+0x3cdc>
   10d8c:	mov	r3, r9
   10d90:	mov	r2, r4
   10d94:	str	r7, [sp]
   10d98:	mov	r1, r5
   10d9c:	mov	r0, r8
   10da0:	bl	10c30 <getopt_long@plt>
   10da4:	cmn	r0, #1
   10da8:	beq	10e1c <abort@plt+0x114>
   10dac:	cmn	r0, #2
   10db0:	beq	10f04 <abort@plt+0x1fc>
   10db4:	cmp	r0, #122	; 0x7a
   10db8:	mov	r6, #1
   10dbc:	beq	10d8c <abort@plt+0x84>
   10dc0:	cmn	r0, #3
   10dc4:	beq	10dd0 <abort@plt+0xc8>
   10dc8:	mov	r0, #1
   10dcc:	bl	11028 <abort@plt+0x320>
   10dd0:	movw	r1, #19864	; 0x4d98
   10dd4:	movt	r1, #1
   10dd8:	movw	r2, #19880	; 0x4da8
   10ddc:	movt	r2, #1
   10de0:	movw	r3, #24776	; 0x60c8
   10de4:	movt	r3, #2
   10de8:	movw	r0, #24868	; 0x6124
   10dec:	movt	r0, #2
   10df0:	str	r2, [sp]
   10df4:	movw	r2, #19664	; 0x4cd0
   10df8:	movt	r2, #1
   10dfc:	stmib	sp, {r1, r7}
   10e00:	movw	r1, #19072	; 0x4a80
   10e04:	movt	r1, #1
   10e08:	ldr	r0, [r0]
   10e0c:	ldr	r3, [r3]
   10e10:	bl	13d18 <abort@plt+0x3010>
   10e14:	mov	r0, #0
   10e18:	bl	10c48 <exit@plt>
   10e1c:	movw	r4, #24856	; 0x6118
   10e20:	movt	r4, #2
   10e24:	ldr	r3, [r4]
   10e28:	cmp	r3, r8
   10e2c:	bge	10f0c <abort@plt+0x204>
   10e30:	cmp	r6, #0
   10e34:	mov	r7, #46	; 0x2e
   10e38:	movne	sl, #0
   10e3c:	moveq	sl, #10
   10e40:	movw	r6, #24868	; 0x6124
   10e44:	movt	r6, #2
   10e48:	uxtb	r9, sl
   10e4c:	b	10ea0 <abort@plt+0x198>
   10e50:	ldr	r2, [r3, #20]
   10e54:	ldr	r1, [r3, #24]
   10e58:	cmp	r1, r2
   10e5c:	addhi	r1, r2, #1
   10e60:	strhi	r1, [r3, #20]
   10e64:	strbhi	r7, [r2]
   10e68:	bls	10ee8 <abort@plt+0x1e0>
   10e6c:	ldr	r0, [r6]
   10e70:	ldr	r3, [r0, #20]
   10e74:	ldr	r2, [r0, #24]
   10e78:	cmp	r3, r2
   10e7c:	addcc	r2, r3, #1
   10e80:	strcc	r2, [r0, #20]
   10e84:	strbcc	r9, [r3]
   10e88:	bcs	10ef8 <abort@plt+0x1f0>
   10e8c:	ldr	r3, [r4]
   10e90:	add	r3, r3, #1
   10e94:	cmp	r3, r8
   10e98:	str	r3, [r4]
   10e9c:	bge	10ec8 <abort@plt+0x1c0>
   10ea0:	ldr	fp, [r5, r3, lsl #2]
   10ea4:	mov	r0, fp
   10ea8:	bl	11498 <abort@plt+0x790>
   10eac:	subs	r2, r0, #0
   10eb0:	ldr	r3, [r6]
   10eb4:	beq	10e50 <abort@plt+0x148>
   10eb8:	mov	r0, fp
   10ebc:	mov	r1, #1
   10ec0:	bl	10b64 <fwrite_unlocked@plt>
   10ec4:	b	10e6c <abort@plt+0x164>
   10ec8:	mov	r0, #0
   10ecc:	add	sp, sp, #20
   10ed0:	ldrd	r4, [sp]
   10ed4:	ldrd	r6, [sp, #8]
   10ed8:	ldrd	r8, [sp, #16]
   10edc:	ldrd	sl, [sp, #24]
   10ee0:	add	sp, sp, #32
   10ee4:	pop	{pc}		; (ldr pc, [sp], #4)
   10ee8:	mov	r0, r3
   10eec:	mov	r1, #46	; 0x2e
   10ef0:	bl	10cc0 <__overflow@plt>
   10ef4:	b	10e6c <abort@plt+0x164>
   10ef8:	mov	r1, sl
   10efc:	bl	10cc0 <__overflow@plt>
   10f00:	b	10e8c <abort@plt+0x184>
   10f04:	mov	r0, #0
   10f08:	bl	11028 <abort@plt+0x320>
   10f0c:	mov	r2, #5
   10f10:	movw	r1, #19896	; 0x4db8
   10f14:	movt	r1, #1
   10f18:	mov	r0, #0
   10f1c:	bl	10b88 <dcgettext@plt>
   10f20:	mov	r1, #0
   10f24:	mov	r2, r0
   10f28:	mov	r0, r1
   10f2c:	bl	10bf4 <error@plt>
   10f30:	b	10dc8 <abort@plt+0xc0>
   10f34:	andeq	r4, r1, r0, asr #20
   10f38:	mov	fp, #0
   10f3c:	mov	lr, #0
   10f40:	pop	{r1}		; (ldr r1, [sp], #4)
   10f44:	mov	r2, sp
   10f48:	push	{r2}		; (str r2, [sp, #-4]!)
   10f4c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f50:	ldr	ip, [pc, #16]	; 10f68 <abort@plt+0x260>
   10f54:	push	{ip}		; (str ip, [sp, #-4]!)
   10f58:	ldr	r0, [pc, #12]	; 10f6c <abort@plt+0x264>
   10f5c:	ldr	r3, [pc, #12]	; 10f70 <abort@plt+0x268>
   10f60:	bl	10c0c <__libc_start_main@plt>
   10f64:	bl	10d08 <abort@plt>
   10f68:	andeq	r4, r1, r0, ror #19
   10f6c:	andeq	r0, r1, r4, lsl sp
   10f70:	andeq	r4, r1, r0, lsl #19
   10f74:	ldr	r3, [pc, #20]	; 10f90 <abort@plt+0x288>
   10f78:	ldr	r2, [pc, #20]	; 10f94 <abort@plt+0x28c>
   10f7c:	add	r3, pc, r3
   10f80:	ldr	r2, [r3, r2]
   10f84:	cmp	r2, #0
   10f88:	bxeq	lr
   10f8c:	b	10c24 <__gmon_start__@plt>
   10f90:	andeq	r5, r1, ip, ror r0
   10f94:	strheq	r0, [r0], -ip
   10f98:	ldr	r0, [pc, #24]	; 10fb8 <abort@plt+0x2b0>
   10f9c:	ldr	r3, [pc, #24]	; 10fbc <abort@plt+0x2b4>
   10fa0:	cmp	r3, r0
   10fa4:	bxeq	lr
   10fa8:	ldr	r3, [pc, #16]	; 10fc0 <abort@plt+0x2b8>
   10fac:	cmp	r3, #0
   10fb0:	bxeq	lr
   10fb4:	bx	r3
   10fb8:	andeq	r6, r2, r0, lsl r1
   10fbc:	andeq	r6, r2, r0, lsl r1
   10fc0:	andeq	r0, r0, r0
   10fc4:	ldr	r0, [pc, #36]	; 10ff0 <abort@plt+0x2e8>
   10fc8:	ldr	r1, [pc, #36]	; 10ff4 <abort@plt+0x2ec>
   10fcc:	sub	r1, r1, r0
   10fd0:	asr	r1, r1, #2
   10fd4:	add	r1, r1, r1, lsr #31
   10fd8:	asrs	r1, r1, #1
   10fdc:	bxeq	lr
   10fe0:	ldr	r3, [pc, #16]	; 10ff8 <abort@plt+0x2f0>
   10fe4:	cmp	r3, #0
   10fe8:	bxeq	lr
   10fec:	bx	r3
   10ff0:	andeq	r6, r2, r0, lsl r1
   10ff4:	andeq	r6, r2, r0, lsl r1
   10ff8:	andeq	r0, r0, r0
   10ffc:	push	{r4, lr}
   11000:	ldr	r4, [pc, #24]	; 11020 <abort@plt+0x318>
   11004:	ldrb	r3, [r4]
   11008:	cmp	r3, #0
   1100c:	popne	{r4, pc}
   11010:	bl	10f98 <abort@plt+0x290>
   11014:	mov	r3, #1
   11018:	strb	r3, [r4]
   1101c:	pop	{r4, pc}
   11020:	andeq	r6, r2, r8, lsr #2
   11024:	b	10fc4 <abort@plt+0x2bc>
   11028:	subs	r6, r0, #0
   1102c:	str	r7, [sp, #-8]!
   11030:	str	lr, [sp, #4]
   11034:	sub	sp, sp, #64	; 0x40
   11038:	beq	11080 <abort@plt+0x378>
   1103c:	movw	r3, #24864	; 0x6120
   11040:	movt	r3, #2
   11044:	ldr	r4, [r3]
   11048:	mov	r2, #5
   1104c:	movw	r1, #19080	; 0x4a88
   11050:	movt	r1, #1
   11054:	mov	r0, #0
   11058:	bl	10b88 <dcgettext@plt>
   1105c:	movw	r3, #24884	; 0x6134
   11060:	movt	r3, #2
   11064:	mov	r2, r0
   11068:	mov	r1, #1
   1106c:	ldr	r3, [r3]
   11070:	mov	r0, r4
   11074:	bl	10c9c <__fprintf_chk@plt>
   11078:	mov	r0, r6
   1107c:	bl	10c48 <exit@plt>
   11080:	mov	r2, #5
   11084:	movw	r1, #19120	; 0x4ab0
   11088:	movt	r1, #1
   1108c:	movw	r4, #24884	; 0x6134
   11090:	movt	r4, #2
   11094:	movw	r7, #24868	; 0x6124
   11098:	movt	r7, #2
   1109c:	bl	10b88 <dcgettext@plt>
   110a0:	mov	r1, r0
   110a4:	mov	r0, #1
   110a8:	ldr	r2, [r4]
   110ac:	bl	10c84 <__printf_chk@plt>
   110b0:	mov	r2, #5
   110b4:	movw	r1, #19148	; 0x4acc
   110b8:	movt	r1, #1
   110bc:	mov	r0, r6
   110c0:	bl	10b88 <dcgettext@plt>
   110c4:	ldr	r1, [r7]
   110c8:	bl	10b10 <fputs_unlocked@plt>
   110cc:	mov	r2, #5
   110d0:	movw	r1, #19300	; 0x4b64
   110d4:	movt	r1, #1
   110d8:	mov	r0, r6
   110dc:	bl	10b88 <dcgettext@plt>
   110e0:	ldr	r1, [r7]
   110e4:	bl	10b10 <fputs_unlocked@plt>
   110e8:	mov	r2, #5
   110ec:	movw	r1, #19364	; 0x4ba4
   110f0:	movt	r1, #1
   110f4:	mov	r0, r6
   110f8:	bl	10b88 <dcgettext@plt>
   110fc:	ldr	r1, [r7]
   11100:	bl	10b10 <fputs_unlocked@plt>
   11104:	mov	r2, #5
   11108:	movw	r1, #19412	; 0x4bd4
   1110c:	movt	r1, #1
   11110:	mov	r0, r6
   11114:	bl	10b88 <dcgettext@plt>
   11118:	ldr	r1, [r7]
   1111c:	bl	10b10 <fputs_unlocked@plt>
   11120:	mov	r2, #5
   11124:	movw	r1, #19468	; 0x4c0c
   11128:	movt	r1, #1
   1112c:	mov	r0, r6
   11130:	bl	10b88 <dcgettext@plt>
   11134:	ldr	ip, [r4]
   11138:	mov	r1, r0
   1113c:	mov	r0, #1
   11140:	mov	r3, ip
   11144:	mov	r2, ip
   11148:	str	ip, [sp]
   1114c:	bl	10c84 <__printf_chk@plt>
   11150:	movw	lr, #18952	; 0x4a08
   11154:	movt	lr, #1
   11158:	ldr	ip, [lr]
   1115c:	ldr	r4, [lr, #4]
   11160:	ldrd	r8, [lr, #8]
   11164:	subs	r1, ip, #0
   11168:	str	ip, [sp, #8]
   1116c:	ldrd	r2, [lr, #16]
   11170:	str	r4, [sp, #12]
   11174:	ldrd	r4, [lr, #24]
   11178:	strd	r8, [sp, #16]
   1117c:	ldrd	r8, [lr, #32]
   11180:	strd	r2, [sp, #24]
   11184:	ldrd	r2, [lr, #40]	; 0x28
   11188:	strd	r4, [sp, #32]
   1118c:	ldrd	r4, [lr, #48]	; 0x30
   11190:	strd	r8, [sp, #40]	; 0x28
   11194:	strd	r2, [sp, #48]	; 0x30
   11198:	strd	r4, [sp, #56]	; 0x38
   1119c:	movwne	r5, #19072	; 0x4a80
   111a0:	add	r4, sp, #8
   111a4:	movtne	r5, #1
   111a8:	bne	112a0 <abort@plt+0x598>
   111ac:	ldr	r4, [r4, #4]
   111b0:	movw	r1, #19600	; 0x4c90
   111b4:	movt	r1, #1
   111b8:	mov	r2, #5
   111bc:	cmp	r4, #0
   111c0:	beq	112b4 <abort@plt+0x5ac>
   111c4:	mov	r0, #0
   111c8:	bl	10b88 <dcgettext@plt>
   111cc:	mov	r1, r0
   111d0:	movw	r3, #19624	; 0x4ca8
   111d4:	movt	r3, #1
   111d8:	movw	r2, #19664	; 0x4cd0
   111dc:	movt	r2, #1
   111e0:	mov	r0, #1
   111e4:	bl	10c84 <__printf_chk@plt>
   111e8:	mov	r1, #0
   111ec:	mov	r0, #5
   111f0:	bl	10ccc <setlocale@plt>
   111f4:	cmp	r0, #0
   111f8:	movweq	r5, #19072	; 0x4a80
   111fc:	movteq	r5, #1
   11200:	beq	11224 <abort@plt+0x51c>
   11204:	movw	r1, #19680	; 0x4ce0
   11208:	movt	r1, #1
   1120c:	mov	r2, #3
   11210:	movw	r5, #19072	; 0x4a80
   11214:	movt	r5, #1
   11218:	bl	10cfc <strncmp@plt>
   1121c:	cmp	r0, #0
   11220:	bne	1136c <abort@plt+0x664>
   11224:	mov	r2, #5
   11228:	movw	r1, #19756	; 0x4d2c
   1122c:	movt	r1, #1
   11230:	mov	r0, #0
   11234:	bl	10b88 <dcgettext@plt>
   11238:	mov	r1, r0
   1123c:	movw	r3, #19072	; 0x4a80
   11240:	movt	r3, #1
   11244:	movw	r2, #19624	; 0x4ca8
   11248:	movt	r2, #1
   1124c:	mov	r0, #1
   11250:	bl	10c84 <__printf_chk@plt>
   11254:	mov	r2, #5
   11258:	movw	r1, #19784	; 0x4d48
   1125c:	movt	r1, #1
   11260:	mov	r0, #0
   11264:	bl	10b88 <dcgettext@plt>
   11268:	movw	r2, #19920	; 0x4dd0
   1126c:	movt	r2, #1
   11270:	cmp	r4, r5
   11274:	movw	r3, #19360	; 0x4ba0
   11278:	movt	r3, #1
   1127c:	mov	r1, r0
   11280:	moveq	r3, r2
   11284:	mov	r2, r4
   11288:	mov	r0, #1
   1128c:	bl	10c84 <__printf_chk@plt>
   11290:	b	11078 <abort@plt+0x370>
   11294:	ldr	r1, [r4, #8]!
   11298:	cmp	r1, #0
   1129c:	beq	111ac <abort@plt+0x4a4>
   112a0:	mov	r0, r5
   112a4:	bl	10b1c <strcmp@plt>
   112a8:	cmp	r0, #0
   112ac:	bne	11294 <abort@plt+0x58c>
   112b0:	b	111ac <abort@plt+0x4a4>
   112b4:	mov	r0, r4
   112b8:	bl	10b88 <dcgettext@plt>
   112bc:	mov	r1, r0
   112c0:	movw	r3, #19624	; 0x4ca8
   112c4:	movt	r3, #1
   112c8:	movw	r2, #19664	; 0x4cd0
   112cc:	movt	r2, #1
   112d0:	mov	r0, #1
   112d4:	bl	10c84 <__printf_chk@plt>
   112d8:	mov	r1, r4
   112dc:	mov	r0, #5
   112e0:	bl	10ccc <setlocale@plt>
   112e4:	cmp	r0, #0
   112e8:	beq	11304 <abort@plt+0x5fc>
   112ec:	movw	r1, #19680	; 0x4ce0
   112f0:	movt	r1, #1
   112f4:	mov	r2, #3
   112f8:	bl	10cfc <strncmp@plt>
   112fc:	cmp	r0, #0
   11300:	bne	11360 <abort@plt+0x658>
   11304:	mov	r2, #5
   11308:	movw	r1, #19756	; 0x4d2c
   1130c:	movt	r1, #1
   11310:	mov	r0, #0
   11314:	bl	10b88 <dcgettext@plt>
   11318:	mov	r1, r0
   1131c:	movw	r3, #19072	; 0x4a80
   11320:	movt	r3, #1
   11324:	movw	r2, #19624	; 0x4ca8
   11328:	movt	r2, #1
   1132c:	mov	r0, #1
   11330:	bl	10c84 <__printf_chk@plt>
   11334:	movw	r1, #19784	; 0x4d48
   11338:	movt	r1, #1
   1133c:	mov	r2, #5
   11340:	mov	r0, #0
   11344:	bl	10b88 <dcgettext@plt>
   11348:	movw	r4, #19072	; 0x4a80
   1134c:	movt	r4, #1
   11350:	movw	r3, #19920	; 0x4dd0
   11354:	movt	r3, #1
   11358:	mov	r1, r0
   1135c:	b	11284 <abort@plt+0x57c>
   11360:	movw	r5, #19072	; 0x4a80
   11364:	movt	r5, #1
   11368:	mov	r4, r5
   1136c:	mov	r2, #5
   11370:	movw	r1, #19684	; 0x4ce4
   11374:	movt	r1, #1
   11378:	mov	r0, #0
   1137c:	bl	10b88 <dcgettext@plt>
   11380:	ldr	r1, [r7]
   11384:	bl	10b10 <fputs_unlocked@plt>
   11388:	b	11224 <abort@plt+0x51c>
   1138c:	movw	r3, #24876	; 0x612c
   11390:	movt	r3, #2
   11394:	str	r0, [r3]
   11398:	bx	lr
   1139c:	movw	r3, #24876	; 0x612c
   113a0:	movt	r3, #2
   113a4:	strb	r0, [r3, #4]
   113a8:	bx	lr
   113ac:	movw	r3, #24868	; 0x6124
   113b0:	movt	r3, #2
   113b4:	strd	r4, [sp, #-16]!
   113b8:	ldr	r0, [r3]
   113bc:	str	r6, [sp, #8]
   113c0:	str	lr, [sp, #12]
   113c4:	sub	sp, sp, #8
   113c8:	bl	144a4 <abort@plt+0x379c>
   113cc:	cmp	r0, #0
   113d0:	beq	113fc <abort@plt+0x6f4>
   113d4:	movw	r4, #24876	; 0x612c
   113d8:	movt	r4, #2
   113dc:	ldrb	r6, [r4, #4]
   113e0:	bl	10c60 <__errno_location@plt>
   113e4:	mov	r5, r0
   113e8:	cmp	r6, #0
   113ec:	beq	11428 <abort@plt+0x720>
   113f0:	ldr	r3, [r0]
   113f4:	cmp	r3, #32
   113f8:	bne	11428 <abort@plt+0x720>
   113fc:	movw	r3, #24864	; 0x6120
   11400:	movt	r3, #2
   11404:	ldr	r0, [r3]
   11408:	bl	144a4 <abort@plt+0x379c>
   1140c:	cmp	r0, #0
   11410:	bne	11470 <abort@plt+0x768>
   11414:	add	sp, sp, #8
   11418:	ldrd	r4, [sp]
   1141c:	ldr	r6, [sp, #8]
   11420:	add	sp, sp, #12
   11424:	pop	{pc}		; (ldr pc, [sp], #4)
   11428:	movw	r1, #20060	; 0x4e5c
   1142c:	movt	r1, #1
   11430:	mov	r2, #5
   11434:	mov	r0, #0
   11438:	bl	10b88 <dcgettext@plt>
   1143c:	mov	r6, r0
   11440:	ldr	r0, [r4]
   11444:	cmp	r0, #0
   11448:	beq	11480 <abort@plt+0x778>
   1144c:	ldr	r4, [r5]
   11450:	bl	13690 <abort@plt+0x2988>
   11454:	mov	r3, r0
   11458:	movw	r2, #20072	; 0x4e68
   1145c:	movt	r2, #1
   11460:	mov	r0, #0
   11464:	str	r6, [sp]
   11468:	mov	r1, r4
   1146c:	bl	10bf4 <error@plt>
   11470:	movw	r3, #24780	; 0x60cc
   11474:	movt	r3, #2
   11478:	ldr	r0, [r3]
   1147c:	bl	10b40 <_exit@plt>
   11480:	mov	r3, r6
   11484:	movw	r2, #20076	; 0x4e6c
   11488:	movt	r2, #1
   1148c:	ldr	r1, [r5]
   11490:	bl	10bf4 <error@plt>
   11494:	b	11470 <abort@plt+0x768>
   11498:	strd	r4, [sp, #-16]!
   1149c:	mov	r4, r0
   114a0:	str	r6, [sp, #8]
   114a4:	str	lr, [sp, #12]
   114a8:	ldrb	ip, [r0]
   114ac:	sub	r5, ip, #47	; 0x2f
   114b0:	clz	r5, r5
   114b4:	bl	143ec <abort@plt+0x36e4>
   114b8:	lsr	r5, r5, #5
   114bc:	sub	r0, r0, r4
   114c0:	cmp	r0, r5
   114c4:	bls	11508 <abort@plt+0x800>
   114c8:	add	r3, r4, r0
   114cc:	ldrb	r3, [r3, #-1]
   114d0:	cmp	r3, #47	; 0x2f
   114d4:	bne	11508 <abort@plt+0x800>
   114d8:	sub	r0, r0, #2
   114dc:	sub	ip, r4, #1
   114e0:	add	r3, r4, r0
   114e4:	add	ip, ip, r5
   114e8:	rsb	r2, r4, #1
   114ec:	b	114fc <abort@plt+0x7f4>
   114f0:	ldrb	r1, [r3], #-1
   114f4:	cmp	r1, #47	; 0x2f
   114f8:	bne	11508 <abort@plt+0x800>
   114fc:	cmp	r3, ip
   11500:	add	r0, r2, r3
   11504:	bne	114f0 <abort@plt+0x7e8>
   11508:	ldrd	r4, [sp]
   1150c:	ldr	r6, [sp, #8]
   11510:	add	sp, sp, #12
   11514:	pop	{pc}		; (ldr pc, [sp], #4)
   11518:	strd	r4, [sp, #-16]!
   1151c:	str	r6, [sp, #8]
   11520:	mov	r6, r0
   11524:	str	lr, [sp, #12]
   11528:	bl	11498 <abort@plt+0x790>
   1152c:	add	r3, r0, #1
   11530:	mov	r4, r0
   11534:	cmp	r0, #0
   11538:	movne	r0, r3
   1153c:	addeq	r0, r3, #1
   11540:	bl	14358 <abort@plt+0x3650>
   11544:	subs	r5, r0, #0
   11548:	beq	11568 <abort@plt+0x860>
   1154c:	mov	r1, r6
   11550:	mov	r2, r4
   11554:	bl	10b4c <memcpy@plt>
   11558:	cmp	r4, #0
   1155c:	beq	1157c <abort@plt+0x874>
   11560:	mov	r3, #0
   11564:	strb	r3, [r5, r4]
   11568:	mov	r0, r5
   1156c:	ldrd	r4, [sp]
   11570:	ldr	r6, [sp, #8]
   11574:	add	sp, sp, #12
   11578:	pop	{pc}		; (ldr pc, [sp], #4)
   1157c:	mov	r3, #46	; 0x2e
   11580:	mov	r4, #1
   11584:	strb	r3, [r5]
   11588:	b	11560 <abort@plt+0x858>
   1158c:	strd	r4, [sp, #-16]!
   11590:	subs	r4, r0, #0
   11594:	str	r6, [sp, #8]
   11598:	str	lr, [sp, #12]
   1159c:	beq	11634 <abort@plt+0x92c>
   115a0:	mov	r1, #47	; 0x2f
   115a4:	bl	10cd8 <strrchr@plt>
   115a8:	subs	r5, r0, #0
   115ac:	beq	1160c <abort@plt+0x904>
   115b0:	add	r6, r5, #1
   115b4:	sub	r3, r6, r4
   115b8:	cmp	r3, #6
   115bc:	ble	1160c <abort@plt+0x904>
   115c0:	movw	r1, #20136	; 0x4ea8
   115c4:	movt	r1, #1
   115c8:	mov	r2, #7
   115cc:	sub	r0, r5, #6
   115d0:	bl	10cfc <strncmp@plt>
   115d4:	cmp	r0, #0
   115d8:	bne	1160c <abort@plt+0x904>
   115dc:	movw	r1, #20144	; 0x4eb0
   115e0:	movt	r1, #1
   115e4:	mov	r2, #3
   115e8:	mov	r0, r6
   115ec:	bl	10cfc <strncmp@plt>
   115f0:	cmp	r0, #0
   115f4:	movne	r4, r6
   115f8:	bne	1160c <abort@plt+0x904>
   115fc:	add	r4, r5, #4
   11600:	movw	r3, #24848	; 0x6110
   11604:	movt	r3, #2
   11608:	str	r4, [r3]
   1160c:	movw	r2, #24884	; 0x6134
   11610:	movt	r2, #2
   11614:	ldr	r6, [sp, #8]
   11618:	movw	r3, #24852	; 0x6114
   1161c:	movt	r3, #2
   11620:	str	r4, [r2]
   11624:	str	r4, [r3]
   11628:	ldrd	r4, [sp]
   1162c:	add	sp, sp, #12
   11630:	pop	{pc}		; (ldr pc, [sp], #4)
   11634:	movw	r3, #24864	; 0x6120
   11638:	movt	r3, #2
   1163c:	movw	r0, #20080	; 0x4e70
   11640:	movt	r0, #1
   11644:	ldr	r3, [r3]
   11648:	mov	r2, #55	; 0x37
   1164c:	mov	r1, #1
   11650:	bl	10bb8 <fwrite@plt>
   11654:	bl	10d08 <abort@plt>
   11658:	strd	r4, [sp, #-16]!
   1165c:	mov	r4, #0
   11660:	mov	r5, #0
   11664:	cmp	r1, #10
   11668:	str	r6, [sp, #8]
   1166c:	strd	r4, [r0]
   11670:	strd	r4, [r0, #8]
   11674:	str	lr, [sp, #12]
   11678:	strd	r4, [r0, #16]
   1167c:	strd	r4, [r0, #24]
   11680:	strd	r4, [r0, #32]
   11684:	strd	r4, [r0, #40]	; 0x28
   11688:	beq	116a0 <abort@plt+0x998>
   1168c:	ldrd	r4, [sp]
   11690:	str	r1, [r0]
   11694:	ldr	r6, [sp, #8]
   11698:	add	sp, sp, #12
   1169c:	pop	{pc}		; (ldr pc, [sp], #4)
   116a0:	bl	10d08 <abort@plt>
   116a4:	mov	r2, #5
   116a8:	strd	r4, [sp, #-16]!
   116ac:	mov	r5, r0
   116b0:	str	r6, [sp, #8]
   116b4:	mov	r6, r1
   116b8:	mov	r1, r0
   116bc:	mov	r0, #0
   116c0:	str	lr, [sp, #12]
   116c4:	bl	10b88 <dcgettext@plt>
   116c8:	cmp	r5, r0
   116cc:	mov	r4, r0
   116d0:	beq	116e8 <abort@plt+0x9e0>
   116d4:	mov	r0, r4
   116d8:	ldrd	r4, [sp]
   116dc:	ldr	r6, [sp, #8]
   116e0:	add	sp, sp, #12
   116e4:	pop	{pc}		; (ldr pc, [sp], #4)
   116e8:	bl	14770 <abort@plt+0x3a68>
   116ec:	ldrb	r3, [r0]
   116f0:	bic	r3, r3, #32
   116f4:	cmp	r3, #85	; 0x55
   116f8:	bne	11760 <abort@plt+0xa58>
   116fc:	ldrb	r3, [r0, #1]
   11700:	bic	r3, r3, #32
   11704:	cmp	r3, #84	; 0x54
   11708:	bne	117e0 <abort@plt+0xad8>
   1170c:	ldrb	r3, [r0, #2]
   11710:	bic	r3, r3, #32
   11714:	cmp	r3, #70	; 0x46
   11718:	bne	117e0 <abort@plt+0xad8>
   1171c:	ldrb	r3, [r0, #3]
   11720:	cmp	r3, #45	; 0x2d
   11724:	bne	117e0 <abort@plt+0xad8>
   11728:	ldrb	r3, [r0, #4]
   1172c:	cmp	r3, #56	; 0x38
   11730:	bne	117e0 <abort@plt+0xad8>
   11734:	ldrb	r3, [r0, #5]
   11738:	cmp	r3, #0
   1173c:	bne	117e0 <abort@plt+0xad8>
   11740:	ldrb	r2, [r4]
   11744:	movw	r3, #20236	; 0x4f0c
   11748:	movt	r3, #1
   1174c:	movw	r4, #20248	; 0x4f18
   11750:	movt	r4, #1
   11754:	cmp	r2, #96	; 0x60
   11758:	movne	r4, r3
   1175c:	b	116d4 <abort@plt+0x9cc>
   11760:	cmp	r3, #71	; 0x47
   11764:	bne	117e0 <abort@plt+0xad8>
   11768:	ldrb	r3, [r0, #1]
   1176c:	bic	r3, r3, #32
   11770:	cmp	r3, #66	; 0x42
   11774:	bne	117e0 <abort@plt+0xad8>
   11778:	ldrb	r3, [r0, #2]
   1177c:	cmp	r3, #49	; 0x31
   11780:	bne	117e0 <abort@plt+0xad8>
   11784:	ldrb	r3, [r0, #3]
   11788:	cmp	r3, #56	; 0x38
   1178c:	bne	117e0 <abort@plt+0xad8>
   11790:	ldrb	r3, [r0, #4]
   11794:	cmp	r3, #48	; 0x30
   11798:	bne	117e0 <abort@plt+0xad8>
   1179c:	ldrb	r3, [r0, #5]
   117a0:	cmp	r3, #51	; 0x33
   117a4:	bne	117e0 <abort@plt+0xad8>
   117a8:	ldrb	r3, [r0, #6]
   117ac:	cmp	r3, #48	; 0x30
   117b0:	bne	117e0 <abort@plt+0xad8>
   117b4:	ldrb	r3, [r0, #7]
   117b8:	cmp	r3, #0
   117bc:	bne	117e0 <abort@plt+0xad8>
   117c0:	ldrb	r2, [r4]
   117c4:	movw	r3, #20240	; 0x4f10
   117c8:	movt	r3, #1
   117cc:	movw	r4, #20244	; 0x4f14
   117d0:	movt	r4, #1
   117d4:	cmp	r2, #96	; 0x60
   117d8:	movne	r4, r3
   117dc:	b	116d4 <abort@plt+0x9cc>
   117e0:	movw	r3, #20252	; 0x4f1c
   117e4:	movt	r3, #1
   117e8:	cmp	r6, #9
   117ec:	movw	r4, #20232	; 0x4f08
   117f0:	movt	r4, #1
   117f4:	movne	r4, r3
   117f8:	b	116d4 <abort@plt+0x9cc>
   117fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11800:	strd	r6, [sp, #8]
   11804:	strd	r8, [sp, #16]
   11808:	strd	sl, [sp, #24]
   1180c:	mov	fp, r0
   11810:	mov	sl, r1
   11814:	str	lr, [sp, #32]
   11818:	sub	sp, sp, #116	; 0x74
   1181c:	ldr	r8, [sp, #152]	; 0x98
   11820:	str	r3, [sp, #28]
   11824:	ldr	r3, [sp, #156]	; 0x9c
   11828:	str	r2, [sp, #32]
   1182c:	and	r4, r3, #2
   11830:	ubfx	r3, r3, #1, #1
   11834:	str	r3, [sp, #44]	; 0x2c
   11838:	bl	10bd0 <__ctype_get_mb_cur_max@plt>
   1183c:	str	r0, [sp, #64]	; 0x40
   11840:	cmp	r8, #10
   11844:	ldrls	pc, [pc, r8, lsl #2]
   11848:	b	12fb8 <abort@plt+0x22b0>
   1184c:	andeq	r1, r1, r0, asr ip
   11850:	andeq	r1, r1, ip, ror #25
   11854:	andeq	r2, r1, r8, asr #5
   11858:	andeq	r1, r1, ip, lsl #26
   1185c:			; <UNDEFINED> instruction: 0x00011bb4
   11860:	andeq	r1, r1, r0, lsl #24
   11864:	andeq	r1, r1, r0, lsl #25
   11868:			; <UNDEFINED> instruction: 0x00011cbc
   1186c:	andeq	r1, r1, r8, ror r8
   11870:	andeq	r1, r1, r8, ror r8
   11874:	andeq	r1, r1, r8, ror r8
   11878:	cmp	r8, #10
   1187c:	beq	118a8 <abort@plt+0xba0>
   11880:	mov	r1, r8
   11884:	movw	r0, #20256	; 0x4f20
   11888:	movt	r0, #1
   1188c:	bl	116a4 <abort@plt+0x99c>
   11890:	mov	r1, r8
   11894:	str	r0, [sp, #164]	; 0xa4
   11898:	movw	r0, #20252	; 0x4f1c
   1189c:	movt	r0, #1
   118a0:	bl	116a4 <abort@plt+0x99c>
   118a4:	str	r0, [sp, #168]	; 0xa8
   118a8:	cmp	r4, #0
   118ac:	movne	r4, #0
   118b0:	beq	12c94 <abort@plt+0x1f8c>
   118b4:	mov	r3, #1
   118b8:	mov	r5, #0
   118bc:	ldr	r0, [sp, #168]	; 0xa8
   118c0:	str	r3, [sp, #36]	; 0x24
   118c4:	str	r3, [sp, #40]	; 0x28
   118c8:	str	r5, [sp, #68]	; 0x44
   118cc:	bl	10c54 <strlen@plt>
   118d0:	ldr	r3, [sp, #168]	; 0xa8
   118d4:	str	r5, [sp, #48]	; 0x30
   118d8:	str	r0, [sp, #56]	; 0x38
   118dc:	str	r3, [sp, #60]	; 0x3c
   118e0:	str	r5, [sp, #72]	; 0x48
   118e4:	str	r8, [sp, #152]	; 0x98
   118e8:	mov	r8, fp
   118ec:	mov	r9, #0
   118f0:	ldr	fp, [sp, #152]	; 0x98
   118f4:	ldr	r3, [sp, #28]
   118f8:	cmn	r3, #1
   118fc:	beq	11e5c <abort@plt+0x1154>
   11900:	ldr	r3, [sp, #28]
   11904:	subs	r6, r3, r9
   11908:	movne	r6, #1
   1190c:	cmp	r6, #0
   11910:	beq	11e74 <abort@plt+0x116c>
   11914:	ldr	r0, [sp, #32]
   11918:	ldr	r7, [sp, #40]	; 0x28
   1191c:	add	r3, r0, r9
   11920:	cmp	fp, #2
   11924:	moveq	r7, #0
   11928:	andne	r7, r7, #1
   1192c:	str	r3, [sp, #52]	; 0x34
   11930:	cmp	r7, #0
   11934:	beq	12310 <abort@plt+0x1608>
   11938:	ldr	r2, [sp, #56]	; 0x38
   1193c:	cmp	r2, #0
   11940:	beq	125ac <abort@plt+0x18a4>
   11944:	ldr	r1, [sp, #28]
   11948:	cmp	r2, #1
   1194c:	mov	r3, r2
   11950:	movls	r3, #0
   11954:	movhi	r3, #1
   11958:	add	r5, r9, r2
   1195c:	cmn	r1, #1
   11960:	movne	r3, #0
   11964:	cmp	r3, #0
   11968:	beq	11974 <abort@plt+0xc6c>
   1196c:	bl	10c54 <strlen@plt>
   11970:	str	r0, [sp, #28]
   11974:	ldr	r3, [sp, #28]
   11978:	cmp	r5, r3
   1197c:	bhi	125ac <abort@plt+0x18a4>
   11980:	ldr	r0, [sp, #52]	; 0x34
   11984:	ldr	r2, [sp, #56]	; 0x38
   11988:	ldr	r1, [sp, #60]	; 0x3c
   1198c:	bl	10b70 <memcmp@plt>
   11990:	cmp	r0, #0
   11994:	bne	125ac <abort@plt+0x18a4>
   11998:	ldr	r3, [sp, #44]	; 0x2c
   1199c:	cmp	r3, #0
   119a0:	bne	12edc <abort@plt+0x21d4>
   119a4:	ldr	r3, [sp, #52]	; 0x34
   119a8:	ldrb	r5, [r3]
   119ac:	cmp	r5, #126	; 0x7e
   119b0:	ldrls	pc, [pc, r5, lsl #2]
   119b4:	b	1226c <abort@plt+0x1564>
   119b8:	andeq	r2, r1, r0, ror r1
   119bc:	andeq	r2, r1, ip, ror #4
   119c0:	andeq	r2, r1, ip, ror #4
   119c4:	andeq	r2, r1, ip, ror #4
   119c8:	andeq	r2, r1, ip, ror #4
   119cc:	andeq	r2, r1, ip, ror #4
   119d0:	andeq	r2, r1, ip, ror #4
   119d4:	andeq	r2, r1, r4, asr #2
   119d8:	andeq	r2, r1, ip, lsr r1
   119dc:	andeq	r2, r1, r4, lsl #1
   119e0:	andeq	r2, r1, r0, lsr r1
   119e4:	andeq	r2, r1, ip, ror r0
   119e8:	andeq	r2, r1, ip, lsl #2
   119ec:	andeq	r2, r1, r8, asr r1
   119f0:	andeq	r2, r1, ip, ror #4
   119f4:	andeq	r2, r1, ip, ror #4
   119f8:	andeq	r2, r1, ip, ror #4
   119fc:	andeq	r2, r1, ip, ror #4
   11a00:	andeq	r2, r1, ip, ror #4
   11a04:	andeq	r2, r1, ip, ror #4
   11a08:	andeq	r2, r1, ip, ror #4
   11a0c:	andeq	r2, r1, ip, ror #4
   11a10:	andeq	r2, r1, ip, ror #4
   11a14:	andeq	r2, r1, ip, ror #4
   11a18:	andeq	r2, r1, ip, ror #4
   11a1c:	andeq	r2, r1, ip, ror #4
   11a20:	andeq	r2, r1, ip, ror #4
   11a24:	andeq	r2, r1, ip, ror #4
   11a28:	andeq	r2, r1, ip, ror #4
   11a2c:	andeq	r2, r1, ip, ror #4
   11a30:	andeq	r2, r1, ip, ror #4
   11a34:	andeq	r2, r1, ip, ror #4
   11a38:	andeq	r2, r1, r8, asr #4
   11a3c:	andeq	r2, r1, r0, asr r1
   11a40:	andeq	r2, r1, r0, asr r1
   11a44:	andeq	r2, r1, ip, lsr #4
   11a48:	andeq	r2, r1, r0, asr r1
   11a4c:	andeq	r2, r1, r0, ror #4
   11a50:	andeq	r2, r1, r0, asr r1
   11a54:	andeq	r1, r1, ip, lsr #31
   11a58:	andeq	r2, r1, r0, asr r1
   11a5c:	andeq	r2, r1, r0, asr r1
   11a60:	andeq	r2, r1, r0, asr r1
   11a64:	andeq	r2, r1, r0, ror #4
   11a68:	andeq	r2, r1, r0, ror #4
   11a6c:	andeq	r2, r1, r0, ror #4
   11a70:	andeq	r2, r1, r0, ror #4
   11a74:	andeq	r2, r1, r0, ror #4
   11a78:	andeq	r2, r1, r0, ror #4
   11a7c:	andeq	r2, r1, r0, ror #4
   11a80:	andeq	r2, r1, r0, ror #4
   11a84:	andeq	r2, r1, r0, ror #4
   11a88:	andeq	r2, r1, r0, ror #4
   11a8c:	andeq	r2, r1, r0, ror #4
   11a90:	andeq	r2, r1, r0, ror #4
   11a94:	andeq	r2, r1, r0, ror #4
   11a98:	andeq	r2, r1, r0, ror #4
   11a9c:	andeq	r2, r1, r0, ror #4
   11aa0:	andeq	r2, r1, r0, ror #4
   11aa4:	andeq	r2, r1, r0, asr r1
   11aa8:	andeq	r2, r1, r0, asr r1
   11aac:	andeq	r2, r1, r0, asr r1
   11ab0:	andeq	r2, r1, r0, asr r1
   11ab4:	andeq	r1, r1, r0, lsl #31
   11ab8:	andeq	r2, r1, ip, ror #4
   11abc:	andeq	r2, r1, r0, ror #4
   11ac0:	andeq	r2, r1, r0, ror #4
   11ac4:	andeq	r2, r1, r0, ror #4
   11ac8:	andeq	r2, r1, r0, ror #4
   11acc:	andeq	r2, r1, r0, ror #4
   11ad0:	andeq	r2, r1, r0, ror #4
   11ad4:	andeq	r2, r1, r0, ror #4
   11ad8:	andeq	r2, r1, r0, ror #4
   11adc:	andeq	r2, r1, r0, ror #4
   11ae0:	andeq	r2, r1, r0, ror #4
   11ae4:	andeq	r2, r1, r0, ror #4
   11ae8:	andeq	r2, r1, r0, ror #4
   11aec:	andeq	r2, r1, r0, ror #4
   11af0:	andeq	r2, r1, r0, ror #4
   11af4:	andeq	r2, r1, r0, ror #4
   11af8:	andeq	r2, r1, r0, ror #4
   11afc:	andeq	r2, r1, r0, ror #4
   11b00:	andeq	r2, r1, r0, ror #4
   11b04:	andeq	r2, r1, r0, ror #4
   11b08:	andeq	r2, r1, r0, ror #4
   11b0c:	andeq	r2, r1, r0, ror #4
   11b10:	andeq	r2, r1, r0, ror #4
   11b14:	andeq	r2, r1, r0, ror #4
   11b18:	andeq	r2, r1, r0, ror #4
   11b1c:	andeq	r2, r1, r0, ror #4
   11b20:	andeq	r2, r1, r0, ror #4
   11b24:	andeq	r2, r1, r0, asr r1
   11b28:	andeq	r1, r1, r8, lsr #30
   11b2c:	andeq	r2, r1, r0, ror #4
   11b30:	andeq	r2, r1, r0, asr r1
   11b34:	andeq	r2, r1, r0, ror #4
   11b38:	andeq	r2, r1, r0, asr r1
   11b3c:	andeq	r2, r1, r0, ror #4
   11b40:	andeq	r2, r1, r0, ror #4
   11b44:	andeq	r2, r1, r0, ror #4
   11b48:	andeq	r2, r1, r0, ror #4
   11b4c:	andeq	r2, r1, r0, ror #4
   11b50:	andeq	r2, r1, r0, ror #4
   11b54:	andeq	r2, r1, r0, ror #4
   11b58:	andeq	r2, r1, r0, ror #4
   11b5c:	andeq	r2, r1, r0, ror #4
   11b60:	andeq	r2, r1, r0, ror #4
   11b64:	andeq	r2, r1, r0, ror #4
   11b68:	andeq	r2, r1, r0, ror #4
   11b6c:	andeq	r2, r1, r0, ror #4
   11b70:	andeq	r2, r1, r0, ror #4
   11b74:	andeq	r2, r1, r0, ror #4
   11b78:	andeq	r2, r1, r0, ror #4
   11b7c:	andeq	r2, r1, r0, ror #4
   11b80:	andeq	r2, r1, r0, ror #4
   11b84:	andeq	r2, r1, r0, ror #4
   11b88:	andeq	r2, r1, r0, ror #4
   11b8c:	andeq	r2, r1, r0, ror #4
   11b90:	andeq	r2, r1, r0, ror #4
   11b94:	andeq	r2, r1, r0, ror #4
   11b98:	andeq	r2, r1, r0, ror #4
   11b9c:	andeq	r2, r1, r0, ror #4
   11ba0:	andeq	r2, r1, r0, ror #4
   11ba4:	andeq	r1, r1, ip, asr #26
   11ba8:	andeq	r2, r1, r0, asr r1
   11bac:	andeq	r1, r1, ip, asr #26
   11bb0:	andeq	r2, r1, ip, lsr #4
   11bb4:	cmp	r4, #0
   11bb8:	moveq	r3, #1
   11bbc:	streq	r3, [sp, #40]	; 0x28
   11bc0:	beq	122d4 <abort@plt+0x15cc>
   11bc4:	mov	r3, #0
   11bc8:	mov	r2, #1
   11bcc:	mov	r4, r3
   11bd0:	str	r2, [sp, #36]	; 0x24
   11bd4:	str	r2, [sp, #44]	; 0x2c
   11bd8:	str	r2, [sp, #56]	; 0x38
   11bdc:	str	r3, [sp, #68]	; 0x44
   11be0:	movw	r3, #20252	; 0x4f1c
   11be4:	movt	r3, #1
   11be8:	str	r4, [sp, #40]	; 0x28
   11bec:	mov	r8, #2
   11bf0:	str	r4, [sp, #48]	; 0x30
   11bf4:	str	r3, [sp, #60]	; 0x3c
   11bf8:	str	r4, [sp, #72]	; 0x48
   11bfc:	b	118e4 <abort@plt+0xbdc>
   11c00:	cmp	r4, #0
   11c04:	bne	12e50 <abort@plt+0x2148>
   11c08:	cmp	sl, #0
   11c0c:	beq	12c10 <abort@plt+0x1f08>
   11c10:	mov	r3, #34	; 0x22
   11c14:	mov	r1, r4
   11c18:	mov	r2, #1
   11c1c:	strb	r3, [fp]
   11c20:	movw	r3, #20232	; 0x4f08
   11c24:	movt	r3, #1
   11c28:	mov	r4, r2
   11c2c:	str	r2, [sp, #36]	; 0x24
   11c30:	str	r2, [sp, #40]	; 0x28
   11c34:	str	r1, [sp, #44]	; 0x2c
   11c38:	str	r1, [sp, #48]	; 0x30
   11c3c:	str	r2, [sp, #56]	; 0x38
   11c40:	str	r3, [sp, #60]	; 0x3c
   11c44:	str	r1, [sp, #68]	; 0x44
   11c48:	str	r1, [sp, #72]	; 0x48
   11c4c:	b	118e4 <abort@plt+0xbdc>
   11c50:	mov	r3, #0
   11c54:	mov	r4, r8
   11c58:	str	r3, [sp, #40]	; 0x28
   11c5c:	str	r3, [sp, #44]	; 0x2c
   11c60:	str	r3, [sp, #48]	; 0x30
   11c64:	str	r8, [sp, #56]	; 0x38
   11c68:	str	r3, [sp, #60]	; 0x3c
   11c6c:	str	r3, [sp, #68]	; 0x44
   11c70:	mov	r3, #1
   11c74:	str	r3, [sp, #36]	; 0x24
   11c78:	str	r8, [sp, #72]	; 0x48
   11c7c:	b	118e4 <abort@plt+0xbdc>
   11c80:	mov	r3, #1
   11c84:	mov	r2, #0
   11c88:	mov	r4, r2
   11c8c:	mov	r8, #5
   11c90:	str	r3, [sp, #36]	; 0x24
   11c94:	str	r3, [sp, #40]	; 0x28
   11c98:	str	r3, [sp, #44]	; 0x2c
   11c9c:	str	r2, [sp, #48]	; 0x30
   11ca0:	str	r3, [sp, #56]	; 0x38
   11ca4:	movw	r3, #20232	; 0x4f08
   11ca8:	movt	r3, #1
   11cac:	str	r3, [sp, #60]	; 0x3c
   11cb0:	str	r2, [sp, #68]	; 0x44
   11cb4:	str	r2, [sp, #72]	; 0x48
   11cb8:	b	118e4 <abort@plt+0xbdc>
   11cbc:	mov	r3, #0
   11cc0:	mov	r2, #1
   11cc4:	mov	r4, r3
   11cc8:	str	r2, [sp, #36]	; 0x24
   11ccc:	str	r2, [sp, #40]	; 0x28
   11cd0:	str	r3, [sp, #44]	; 0x2c
   11cd4:	str	r3, [sp, #48]	; 0x30
   11cd8:	str	r3, [sp, #56]	; 0x38
   11cdc:	str	r3, [sp, #60]	; 0x3c
   11ce0:	str	r3, [sp, #68]	; 0x44
   11ce4:	str	r3, [sp, #72]	; 0x48
   11ce8:	b	118e4 <abort@plt+0xbdc>
   11cec:	mov	r2, #1
   11cf0:	mov	r3, #0
   11cf4:	mov	r4, r3
   11cf8:	str	r2, [sp, #36]	; 0x24
   11cfc:	str	r2, [sp, #44]	; 0x2c
   11d00:	str	r8, [sp, #56]	; 0x38
   11d04:	str	r3, [sp, #68]	; 0x44
   11d08:	b	11be0 <abort@plt+0xed8>
   11d0c:	mov	r3, #1
   11d10:	mov	r2, #0
   11d14:	mov	r4, r2
   11d18:	mov	r8, #2
   11d1c:	str	r3, [sp, #36]	; 0x24
   11d20:	str	r3, [sp, #40]	; 0x28
   11d24:	str	r3, [sp, #44]	; 0x2c
   11d28:	str	r2, [sp, #48]	; 0x30
   11d2c:	str	r3, [sp, #56]	; 0x38
   11d30:	movw	r3, #20252	; 0x4f1c
   11d34:	movt	r3, #1
   11d38:	str	r3, [sp, #60]	; 0x3c
   11d3c:	str	r2, [sp, #68]	; 0x44
   11d40:	str	r2, [sp, #72]	; 0x48
   11d44:	b	118e4 <abort@plt+0xbdc>
   11d48:	mov	r7, #0
   11d4c:	ldr	r3, [sp, #28]
   11d50:	cmn	r3, #1
   11d54:	beq	1282c <abort@plt+0x1b24>
   11d58:	ldr	r3, [sp, #28]
   11d5c:	subs	r2, r3, #1
   11d60:	movne	r2, #1
   11d64:	sub	r3, fp, #2
   11d68:	cmp	r2, #0
   11d6c:	clz	r3, r3
   11d70:	lsr	r3, r3, #5
   11d74:	bne	11d80 <abort@plt+0x1078>
   11d78:	cmp	r9, #0
   11d7c:	beq	1258c <abort@plt+0x1884>
   11d80:	mov	r6, #0
   11d84:	ldr	r2, [sp, #40]	; 0x28
   11d88:	eor	r2, r2, #1
   11d8c:	orrs	r3, r3, r2
   11d90:	bne	11f68 <abort@plt+0x1260>
   11d94:	ldr	r2, [sp, #160]	; 0xa0
   11d98:	cmp	r2, #0
   11d9c:	beq	11dbc <abort@plt+0x10b4>
   11da0:	ldr	r0, [sp, #160]	; 0xa0
   11da4:	ubfx	r1, r5, #5, #8
   11da8:	and	r2, r5, #31
   11dac:	ldr	r1, [r0, r1, lsl #2]
   11db0:	lsr	r2, r1, r2
   11db4:	tst	r2, #1
   11db8:	bne	11dc4 <abort@plt+0x10bc>
   11dbc:	cmp	r7, #0
   11dc0:	beq	12034 <abort@plt+0x132c>
   11dc4:	ldr	r2, [sp, #44]	; 0x2c
   11dc8:	sub	r3, fp, #2
   11dcc:	clz	r3, r3
   11dd0:	lsr	r3, r3, #5
   11dd4:	cmp	r2, #0
   11dd8:	bne	12b80 <abort@plt+0x1e78>
   11ddc:	ldr	r2, [sp, #48]	; 0x30
   11de0:	eor	r2, r2, #1
   11de4:	ands	r3, r3, r2
   11de8:	beq	11e20 <abort@plt+0x1118>
   11dec:	cmp	sl, r4
   11df0:	str	r3, [sp, #48]	; 0x30
   11df4:	movhi	r2, #39	; 0x27
   11df8:	strbhi	r2, [r8, r4]
   11dfc:	add	r2, r4, #1
   11e00:	cmp	sl, r2
   11e04:	movhi	r1, #36	; 0x24
   11e08:	strbhi	r1, [r8, r2]
   11e0c:	add	r2, r4, #2
   11e10:	add	r4, r4, #3
   11e14:	cmp	sl, r2
   11e18:	movhi	r1, #39	; 0x27
   11e1c:	strbhi	r1, [r8, r2]
   11e20:	cmp	r4, sl
   11e24:	add	r9, r9, #1
   11e28:	movcc	r3, #92	; 0x5c
   11e2c:	strbcc	r3, [r8, r4]
   11e30:	add	r4, r4, #1
   11e34:	cmp	r4, sl
   11e38:	ldr	r3, [sp, #36]	; 0x24
   11e3c:	strbcc	r5, [r8, r4]
   11e40:	cmp	r6, #0
   11e44:	add	r4, r4, #1
   11e48:	moveq	r3, #0
   11e4c:	str	r3, [sp, #36]	; 0x24
   11e50:	ldr	r3, [sp, #28]
   11e54:	cmn	r3, #1
   11e58:	bne	11900 <abort@plt+0xbf8>
   11e5c:	ldr	r3, [sp, #32]
   11e60:	ldrb	r6, [r3, r9]
   11e64:	adds	r6, r6, #0
   11e68:	movne	r6, #1
   11e6c:	cmp	r6, #0
   11e70:	bne	11914 <abort@plt+0xc0c>
   11e74:	str	fp, [sp, #152]	; 0x98
   11e78:	mov	fp, r8
   11e7c:	cmp	r4, #0
   11e80:	ldr	r1, [sp, #44]	; 0x2c
   11e84:	movne	r3, #0
   11e88:	ldr	r8, [sp, #152]	; 0x98
   11e8c:	sub	r2, r8, #2
   11e90:	clz	r2, r2
   11e94:	lsr	r2, r2, #5
   11e98:	andeq	r3, r2, r1
   11e9c:	cmp	r3, #0
   11ea0:	bne	12f5c <abort@plt+0x2254>
   11ea4:	eor	r3, r1, #1
   11ea8:	ands	r2, r2, r3
   11eac:	beq	12e88 <abort@plt+0x2180>
   11eb0:	ldr	r3, [sp, #68]	; 0x44
   11eb4:	cmp	r3, #0
   11eb8:	beq	12e8c <abort@plt+0x2184>
   11ebc:	ldr	r3, [sp, #36]	; 0x24
   11ec0:	cmp	r3, #0
   11ec4:	bne	12f18 <abort@plt+0x2210>
   11ec8:	ldr	r3, [sp, #72]	; 0x48
   11ecc:	adds	r3, r3, #0
   11ed0:	movne	r3, #1
   11ed4:	cmp	sl, #0
   11ed8:	movne	r3, #0
   11edc:	cmp	r3, #0
   11ee0:	ldreq	r2, [sp, #68]	; 0x44
   11ee4:	beq	12e8c <abort@plt+0x2184>
   11ee8:	ldr	r2, [sp, #72]	; 0x48
   11eec:	str	r3, [sp, #68]	; 0x44
   11ef0:	movw	r3, #20252	; 0x4f1c
   11ef4:	movt	r3, #1
   11ef8:	mov	r1, #39	; 0x27
   11efc:	mov	r4, #1
   11f00:	ldr	sl, [sp, #72]	; 0x48
   11f04:	mov	r8, #2
   11f08:	str	r3, [sp, #60]	; 0x3c
   11f0c:	mov	r3, #0
   11f10:	strb	r1, [fp]
   11f14:	str	r3, [sp, #44]	; 0x2c
   11f18:	str	r4, [sp, #56]	; 0x38
   11f1c:	str	r2, [sp, #72]	; 0x48
   11f20:	b	118e4 <abort@plt+0xbdc>
   11f24:	mov	r7, #0
   11f28:	cmp	fp, #2
   11f2c:	beq	1280c <abort@plt+0x1b04>
   11f30:	ldr	r2, [sp, #40]	; 0x28
   11f34:	ldr	r3, [sp, #56]	; 0x38
   11f38:	ldr	r1, [sp, #44]	; 0x2c
   11f3c:	cmp	r3, #0
   11f40:	moveq	r3, #0
   11f44:	andne	r3, r2, r1
   11f48:	cmp	r3, #0
   11f4c:	moveq	r5, #92	; 0x5c
   11f50:	moveq	r3, r5
   11f54:	bne	12818 <abort@plt+0x1b10>
   11f58:	ldr	r2, [sp, #40]	; 0x28
   11f5c:	cmp	r2, #0
   11f60:	bne	12c54 <abort@plt+0x1f4c>
   11f64:	mov	r6, #0
   11f68:	ldr	r3, [sp, #44]	; 0x2c
   11f6c:	cmp	r3, #0
   11f70:	beq	12804 <abort@plt+0x1afc>
   11f74:	mov	r3, #0
   11f78:	b	11d94 <abort@plt+0x108c>
   11f7c:	mov	r7, #0
   11f80:	cmp	fp, #2
   11f84:	beq	1287c <abort@plt+0x1b74>
   11f88:	cmp	fp, #5
   11f8c:	beq	12840 <abort@plt+0x1b38>
   11f90:	sub	r3, fp, #2
   11f94:	mov	r6, #0
   11f98:	clz	r3, r3
   11f9c:	mov	r5, #63	; 0x3f
   11fa0:	lsr	r3, r3, #5
   11fa4:	b	11d84 <abort@plt+0x107c>
   11fa8:	mov	r7, #0
   11fac:	cmp	fp, #2
   11fb0:	movne	r3, #0
   11fb4:	movne	r5, #39	; 0x27
   11fb8:	strne	r6, [sp, #68]	; 0x44
   11fbc:	bne	11d84 <abort@plt+0x107c>
   11fc0:	ldr	r3, [sp, #44]	; 0x2c
   11fc4:	cmp	r3, #0
   11fc8:	bne	12c84 <abort@plt+0x1f7c>
   11fcc:	ldr	r3, [sp, #72]	; 0x48
   11fd0:	cmp	sl, #0
   11fd4:	clz	r3, r3
   11fd8:	lsr	r3, r3, #5
   11fdc:	moveq	r3, #0
   11fe0:	cmp	r3, #0
   11fe4:	bne	12bb0 <abort@plt+0x1ea8>
   11fe8:	cmp	sl, r4
   11fec:	movhi	r3, #39	; 0x27
   11ff0:	strbhi	r3, [r8, r4]
   11ff4:	add	r3, r4, #1
   11ff8:	cmp	sl, r3
   11ffc:	movhi	r2, #92	; 0x5c
   12000:	strbhi	r2, [r8, r3]
   12004:	add	r3, r4, #2
   12008:	cmp	sl, r3
   1200c:	bls	12018 <abort@plt+0x1310>
   12010:	mov	r2, #39	; 0x27
   12014:	strb	r2, [r8, r3]
   12018:	mov	r3, #0
   1201c:	cmp	r7, #0
   12020:	add	r4, r4, #3
   12024:	mov	r5, #39	; 0x27
   12028:	str	r3, [sp, #48]	; 0x30
   1202c:	str	r6, [sp, #68]	; 0x44
   12030:	bne	11dc4 <abort@plt+0x10bc>
   12034:	ldr	r2, [sp, #48]	; 0x30
   12038:	eor	r3, r3, #1
   1203c:	add	r9, r9, #1
   12040:	and	r3, r3, r2
   12044:	uxtb	r3, r3
   12048:	cmp	r3, #0
   1204c:	beq	11e34 <abort@plt+0x112c>
   12050:	cmp	sl, r4
   12054:	movhi	r3, #39	; 0x27
   12058:	strbhi	r3, [r8, r4]
   1205c:	add	r3, r4, #1
   12060:	add	r4, r4, #2
   12064:	cmp	sl, r3
   12068:	movhi	r2, #39	; 0x27
   1206c:	strbhi	r2, [r8, r3]
   12070:	mov	r3, #0
   12074:	str	r3, [sp, #48]	; 0x30
   12078:	b	11e34 <abort@plt+0x112c>
   1207c:	mov	r3, #118	; 0x76
   12080:	b	11f58 <abort@plt+0x1250>
   12084:	mov	r3, #116	; 0x74
   12088:	ldr	r2, [sp, #44]	; 0x2c
   1208c:	cmp	fp, #2
   12090:	movne	r2, #0
   12094:	andeq	r2, r2, #1
   12098:	cmp	r2, #0
   1209c:	beq	11f58 <abort@plt+0x1250>
   120a0:	mov	fp, r8
   120a4:	mov	r8, #2
   120a8:	ldr	r3, [sp, #40]	; 0x28
   120ac:	cmp	r3, #0
   120b0:	movne	r8, #4
   120b4:	mov	lr, #0
   120b8:	mov	r0, fp
   120bc:	ldr	r2, [sp, #32]
   120c0:	ldr	r3, [sp, #156]	; 0x9c
   120c4:	ldr	r1, [sp, #164]	; 0xa4
   120c8:	bic	ip, r3, #2
   120cc:	ldr	r3, [sp, #28]
   120d0:	stm	sp, {r8, ip, lr}
   120d4:	ldr	ip, [sp, #168]	; 0xa8
   120d8:	str	r1, [sp, #12]
   120dc:	mov	r1, sl
   120e0:	str	ip, [sp, #16]
   120e4:	bl	117fc <abort@plt+0xaf4>
   120e8:	mov	r4, r0
   120ec:	mov	r0, r4
   120f0:	add	sp, sp, #116	; 0x74
   120f4:	ldrd	r4, [sp]
   120f8:	ldrd	r6, [sp, #8]
   120fc:	ldrd	r8, [sp, #16]
   12100:	ldrd	sl, [sp, #24]
   12104:	add	sp, sp, #32
   12108:	pop	{pc}		; (ldr pc, [sp], #4)
   1210c:	mov	r5, #102	; 0x66
   12110:	ldr	r2, [sp, #44]	; 0x2c
   12114:	sub	r3, fp, #2
   12118:	clz	r3, r3
   1211c:	lsr	r3, r3, #5
   12120:	cmp	r2, #0
   12124:	bne	12b80 <abort@plt+0x1e78>
   12128:	mov	r6, r2
   1212c:	b	11e20 <abort@plt+0x1118>
   12130:	mov	r5, #110	; 0x6e
   12134:	mov	r6, #0
   12138:	b	11dc4 <abort@plt+0x10bc>
   1213c:	mov	r5, #98	; 0x62
   12140:	b	12110 <abort@plt+0x1408>
   12144:	mov	r5, #97	; 0x61
   12148:	b	12110 <abort@plt+0x1408>
   1214c:	mov	r7, #0
   12150:	mov	r6, #0
   12154:	b	11f74 <abort@plt+0x126c>
   12158:	mov	r5, #114	; 0x72
   1215c:	b	12134 <abort@plt+0x142c>
   12160:	ldr	r3, [sp, #44]	; 0x2c
   12164:	cmp	r3, #0
   12168:	bne	12ef8 <abort@plt+0x21f0>
   1216c:	mov	r7, r3
   12170:	ldr	r3, [sp, #48]	; 0x30
   12174:	sub	r2, fp, #2
   12178:	clz	r2, r2
   1217c:	lsr	r2, r2, #5
   12180:	eor	r3, r3, #1
   12184:	ands	r3, r2, r3
   12188:	beq	12b9c <abort@plt+0x1e94>
   1218c:	cmp	sl, r4
   12190:	movhi	r1, #39	; 0x27
   12194:	strbhi	r1, [r8, r4]
   12198:	add	r1, r4, #1
   1219c:	cmp	sl, r1
   121a0:	movhi	r0, #36	; 0x24
   121a4:	strbhi	r0, [r8, r1]
   121a8:	add	r1, r4, #2
   121ac:	cmp	sl, r1
   121b0:	movhi	r0, #39	; 0x27
   121b4:	strbhi	r0, [r8, r1]
   121b8:	add	r1, r4, #3
   121bc:	cmp	sl, r1
   121c0:	bls	12bf4 <abort@plt+0x1eec>
   121c4:	mov	r4, r1
   121c8:	mov	r1, #92	; 0x5c
   121cc:	mov	r0, r4
   121d0:	str	r3, [sp, #48]	; 0x30
   121d4:	strb	r1, [r8, r4]
   121d8:	cmp	fp, #2
   121dc:	add	r4, r4, #1
   121e0:	beq	12c44 <abort@plt+0x1f3c>
   121e4:	ldr	r1, [sp, #28]
   121e8:	add	r3, r9, #1
   121ec:	cmp	r3, r1
   121f0:	bcs	12208 <abort@plt+0x1500>
   121f4:	ldr	r1, [sp, #32]
   121f8:	ldrb	r3, [r1, r3]
   121fc:	sub	r3, r3, #48	; 0x30
   12200:	cmp	r3, #9
   12204:	bls	12c5c <abort@plt+0x1f54>
   12208:	mov	r5, #48	; 0x30
   1220c:	ldr	r3, [sp, #40]	; 0x28
   12210:	eor	r3, r3, #1
   12214:	orrs	r2, r2, r3
   12218:	mov	r3, r6
   1221c:	moveq	r6, r2
   12220:	beq	11d94 <abort@plt+0x108c>
   12224:	mov	r6, #0
   12228:	b	11dbc <abort@plt+0x10b4>
   1222c:	cmp	r9, #0
   12230:	mov	r2, r7
   12234:	bne	127d4 <abort@plt+0x1acc>
   12238:	mov	r6, r7
   1223c:	mov	r3, r9
   12240:	mov	r7, r2
   12244:	b	11d84 <abort@plt+0x107c>
   12248:	mov	r2, r7
   1224c:	mov	r6, r7
   12250:	mov	r3, #0
   12254:	mov	r7, r2
   12258:	mov	r5, #32
   1225c:	b	11d84 <abort@plt+0x107c>
   12260:	mov	r6, r7
   12264:	b	11f74 <abort@plt+0x126c>
   12268:	mov	r7, #0
   1226c:	ldr	r3, [sp, #64]	; 0x40
   12270:	cmp	r3, #1
   12274:	bne	12894 <abort@plt+0x1b8c>
   12278:	bl	10c3c <__ctype_b_loc@plt>
   1227c:	ldr	r2, [r0]
   12280:	sxth	r3, r5
   12284:	lsl	r3, r3, #1
   12288:	ldr	r1, [sp, #64]	; 0x40
   1228c:	ldrh	r3, [r2, r3]
   12290:	mov	ip, r1
   12294:	and	r3, r3, #16384	; 0x4000
   12298:	cmp	r3, #0
   1229c:	ldr	r3, [sp, #40]	; 0x28
   122a0:	movne	r6, #1
   122a4:	moveq	r6, #0
   122a8:	movne	r2, #0
   122ac:	andeq	r2, r3, #1
   122b0:	cmp	r2, #0
   122b4:	bne	12bdc <abort@plt+0x1ed4>
   122b8:	sub	r3, fp, #2
   122bc:	clz	r3, r3
   122c0:	lsr	r3, r3, #5
   122c4:	b	11d84 <abort@plt+0x107c>
   122c8:	cmp	r4, #0
   122cc:	bne	12f6c <abort@plt+0x2264>
   122d0:	str	r4, [sp, #40]	; 0x28
   122d4:	cmp	sl, #0
   122d8:	bne	12f9c <abort@plt+0x2294>
   122dc:	mov	r3, #1
   122e0:	movw	r2, #20252	; 0x4f1c
   122e4:	movt	r2, #1
   122e8:	mov	r4, r3
   122ec:	mov	r8, #2
   122f0:	str	r3, [sp, #36]	; 0x24
   122f4:	str	sl, [sp, #44]	; 0x2c
   122f8:	str	sl, [sp, #48]	; 0x30
   122fc:	str	r3, [sp, #56]	; 0x38
   12300:	str	r2, [sp, #60]	; 0x3c
   12304:	str	sl, [sp, #68]	; 0x44
   12308:	str	sl, [sp, #72]	; 0x48
   1230c:	b	118e4 <abort@plt+0xbdc>
   12310:	ldr	r3, [sp, #32]
   12314:	ldrb	r5, [r3, r9]
   12318:	cmp	r5, #126	; 0x7e
   1231c:	ldrls	pc, [pc, r5, lsl #2]
   12320:	b	1226c <abort@plt+0x1564>
   12324:	andeq	r2, r1, r8, asr #10
   12328:	andeq	r2, r1, ip, ror #4
   1232c:	andeq	r2, r1, ip, ror #4
   12330:	andeq	r2, r1, ip, ror #4
   12334:	andeq	r2, r1, ip, ror #4
   12338:	andeq	r2, r1, ip, ror #4
   1233c:	andeq	r2, r1, ip, ror #4
   12340:	andeq	r2, r1, r0, asr #10
   12344:	andeq	r2, r1, r8, lsr r5
   12348:	andeq	r2, r1, r4, lsl #1
   1234c:	andeq	r2, r1, r0, lsr r5
   12350:	andeq	r2, r1, ip, ror r0
   12354:	andeq	r2, r1, r8, lsr #10
   12358:	andeq	r2, r1, r0, lsr #10
   1235c:	andeq	r2, r1, ip, ror #4
   12360:	andeq	r2, r1, ip, ror #4
   12364:	andeq	r2, r1, ip, ror #4
   12368:	andeq	r2, r1, ip, ror #4
   1236c:	andeq	r2, r1, ip, ror #4
   12370:	andeq	r2, r1, ip, ror #4
   12374:	andeq	r2, r1, ip, ror #4
   12378:	andeq	r2, r1, ip, ror #4
   1237c:	andeq	r2, r1, ip, ror #4
   12380:	andeq	r2, r1, ip, ror #4
   12384:	andeq	r2, r1, ip, ror #4
   12388:	andeq	r2, r1, ip, ror #4
   1238c:	andeq	r2, r1, ip, ror #4
   12390:	andeq	r2, r1, ip, ror #4
   12394:	andeq	r2, r1, ip, ror #4
   12398:	andeq	r2, r1, ip, ror #4
   1239c:	andeq	r2, r1, ip, ror #4
   123a0:	andeq	r2, r1, ip, ror #4
   123a4:	muleq	r1, ip, r5
   123a8:	andeq	r2, r1, ip, ror r5
   123ac:	andeq	r2, r1, ip, ror r5
   123b0:	andeq	r2, r1, ip, ror #10
   123b4:	andeq	r2, r1, ip, ror r5
   123b8:			; <UNDEFINED> instruction: 0x000122b8
   123bc:	andeq	r2, r1, ip, ror r5
   123c0:	andeq	r1, r1, ip, lsr #31
   123c4:	andeq	r2, r1, ip, ror r5
   123c8:	andeq	r2, r1, ip, ror r5
   123cc:	andeq	r2, r1, ip, ror r5
   123d0:			; <UNDEFINED> instruction: 0x000122b8
   123d4:			; <UNDEFINED> instruction: 0x000122b8
   123d8:			; <UNDEFINED> instruction: 0x000122b8
   123dc:			; <UNDEFINED> instruction: 0x000122b8
   123e0:			; <UNDEFINED> instruction: 0x000122b8
   123e4:			; <UNDEFINED> instruction: 0x000122b8
   123e8:			; <UNDEFINED> instruction: 0x000122b8
   123ec:			; <UNDEFINED> instruction: 0x000122b8
   123f0:			; <UNDEFINED> instruction: 0x000122b8
   123f4:			; <UNDEFINED> instruction: 0x000122b8
   123f8:			; <UNDEFINED> instruction: 0x000122b8
   123fc:			; <UNDEFINED> instruction: 0x000122b8
   12400:			; <UNDEFINED> instruction: 0x000122b8
   12404:			; <UNDEFINED> instruction: 0x000122b8
   12408:			; <UNDEFINED> instruction: 0x000122b8
   1240c:			; <UNDEFINED> instruction: 0x000122b8
   12410:	andeq	r2, r1, ip, ror r5
   12414:	andeq	r2, r1, ip, ror r5
   12418:	andeq	r2, r1, ip, ror r5
   1241c:	andeq	r2, r1, ip, ror r5
   12420:	andeq	r1, r1, r0, lsl #31
   12424:	andeq	r2, r1, ip, ror #4
   12428:			; <UNDEFINED> instruction: 0x000122b8
   1242c:			; <UNDEFINED> instruction: 0x000122b8
   12430:			; <UNDEFINED> instruction: 0x000122b8
   12434:			; <UNDEFINED> instruction: 0x000122b8
   12438:			; <UNDEFINED> instruction: 0x000122b8
   1243c:			; <UNDEFINED> instruction: 0x000122b8
   12440:			; <UNDEFINED> instruction: 0x000122b8
   12444:			; <UNDEFINED> instruction: 0x000122b8
   12448:			; <UNDEFINED> instruction: 0x000122b8
   1244c:			; <UNDEFINED> instruction: 0x000122b8
   12450:			; <UNDEFINED> instruction: 0x000122b8
   12454:			; <UNDEFINED> instruction: 0x000122b8
   12458:			; <UNDEFINED> instruction: 0x000122b8
   1245c:			; <UNDEFINED> instruction: 0x000122b8
   12460:			; <UNDEFINED> instruction: 0x000122b8
   12464:			; <UNDEFINED> instruction: 0x000122b8
   12468:			; <UNDEFINED> instruction: 0x000122b8
   1246c:			; <UNDEFINED> instruction: 0x000122b8
   12470:			; <UNDEFINED> instruction: 0x000122b8
   12474:			; <UNDEFINED> instruction: 0x000122b8
   12478:			; <UNDEFINED> instruction: 0x000122b8
   1247c:			; <UNDEFINED> instruction: 0x000122b8
   12480:			; <UNDEFINED> instruction: 0x000122b8
   12484:			; <UNDEFINED> instruction: 0x000122b8
   12488:			; <UNDEFINED> instruction: 0x000122b8
   1248c:			; <UNDEFINED> instruction: 0x000122b8
   12490:	andeq	r2, r1, ip, ror r5
   12494:	andeq	r1, r1, r8, lsr #30
   12498:			; <UNDEFINED> instruction: 0x000122b8
   1249c:	andeq	r2, r1, ip, ror r5
   124a0:			; <UNDEFINED> instruction: 0x000122b8
   124a4:	andeq	r2, r1, ip, ror r5
   124a8:			; <UNDEFINED> instruction: 0x000122b8
   124ac:			; <UNDEFINED> instruction: 0x000122b8
   124b0:			; <UNDEFINED> instruction: 0x000122b8
   124b4:			; <UNDEFINED> instruction: 0x000122b8
   124b8:			; <UNDEFINED> instruction: 0x000122b8
   124bc:			; <UNDEFINED> instruction: 0x000122b8
   124c0:			; <UNDEFINED> instruction: 0x000122b8
   124c4:			; <UNDEFINED> instruction: 0x000122b8
   124c8:			; <UNDEFINED> instruction: 0x000122b8
   124cc:			; <UNDEFINED> instruction: 0x000122b8
   124d0:			; <UNDEFINED> instruction: 0x000122b8
   124d4:			; <UNDEFINED> instruction: 0x000122b8
   124d8:			; <UNDEFINED> instruction: 0x000122b8
   124dc:			; <UNDEFINED> instruction: 0x000122b8
   124e0:			; <UNDEFINED> instruction: 0x000122b8
   124e4:			; <UNDEFINED> instruction: 0x000122b8
   124e8:			; <UNDEFINED> instruction: 0x000122b8
   124ec:			; <UNDEFINED> instruction: 0x000122b8
   124f0:			; <UNDEFINED> instruction: 0x000122b8
   124f4:			; <UNDEFINED> instruction: 0x000122b8
   124f8:			; <UNDEFINED> instruction: 0x000122b8
   124fc:			; <UNDEFINED> instruction: 0x000122b8
   12500:			; <UNDEFINED> instruction: 0x000122b8
   12504:			; <UNDEFINED> instruction: 0x000122b8
   12508:			; <UNDEFINED> instruction: 0x000122b8
   1250c:			; <UNDEFINED> instruction: 0x000122b8
   12510:	andeq	r1, r1, ip, asr #26
   12514:	andeq	r2, r1, ip, ror r5
   12518:	andeq	r1, r1, ip, asr #26
   1251c:	andeq	r2, r1, ip, ror #10
   12520:	mov	r3, #114	; 0x72
   12524:	b	12088 <abort@plt+0x1380>
   12528:	mov	r3, #102	; 0x66
   1252c:	b	11f58 <abort@plt+0x1250>
   12530:	mov	r3, #110	; 0x6e
   12534:	b	12088 <abort@plt+0x1380>
   12538:	mov	r3, #98	; 0x62
   1253c:	b	11f58 <abort@plt+0x1250>
   12540:	mov	r3, #97	; 0x61
   12544:	b	11f58 <abort@plt+0x1250>
   12548:	ldr	r3, [sp, #40]	; 0x28
   1254c:	cmp	r3, #0
   12550:	bne	12160 <abort@plt+0x1458>
   12554:	ldr	r3, [sp, #156]	; 0x9c
   12558:	tst	r3, #1
   1255c:	addne	r9, r9, #1
   12560:	bne	118f4 <abort@plt+0xbec>
   12564:	ldr	r7, [sp, #40]	; 0x28
   12568:	b	11f64 <abort@plt+0x125c>
   1256c:	sub	r3, fp, #2
   12570:	clz	r3, r3
   12574:	lsr	r3, r3, #5
   12578:	b	11d78 <abort@plt+0x1070>
   1257c:	sub	r3, fp, #2
   12580:	mov	r6, #0
   12584:	clz	r3, r3
   12588:	lsr	r3, r3, #5
   1258c:	ldr	r2, [sp, #44]	; 0x2c
   12590:	tst	r2, r3
   12594:	beq	11d84 <abort@plt+0x107c>
   12598:	b	120a0 <abort@plt+0x1398>
   1259c:	sub	r3, fp, #2
   125a0:	clz	r3, r3
   125a4:	lsr	r3, r3, #5
   125a8:	b	1258c <abort@plt+0x1884>
   125ac:	ldr	r3, [sp, #52]	; 0x34
   125b0:	ldrb	r5, [r3]
   125b4:	cmp	r5, #126	; 0x7e
   125b8:	ldrls	pc, [pc, r5, lsl #2]
   125bc:	b	12268 <abort@plt+0x1560>
   125c0:	andeq	r2, r1, r0, ror #2
   125c4:	andeq	r2, r1, r8, ror #4
   125c8:	andeq	r2, r1, r8, ror #4
   125cc:	andeq	r2, r1, r8, ror #4
   125d0:	andeq	r2, r1, r8, ror #4
   125d4:	andeq	r2, r1, r8, ror #4
   125d8:	andeq	r2, r1, r8, ror #4
   125dc:	andeq	r2, r1, r4, asr #2
   125e0:	andeq	r2, r1, ip, lsr r1
   125e4:	strdeq	r2, [r1], -r8
   125e8:	andeq	r2, r1, r0, lsr r1
   125ec:	andeq	r2, r1, ip, ror #15
   125f0:	andeq	r2, r1, ip, lsl #2
   125f4:	andeq	r2, r1, r8, asr r1
   125f8:	andeq	r2, r1, r8, ror #4
   125fc:	andeq	r2, r1, r8, ror #4
   12600:	andeq	r2, r1, r8, ror #4
   12604:	andeq	r2, r1, r8, ror #4
   12608:	andeq	r2, r1, r8, ror #4
   1260c:	andeq	r2, r1, r8, ror #4
   12610:	andeq	r2, r1, r8, ror #4
   12614:	andeq	r2, r1, r8, ror #4
   12618:	andeq	r2, r1, r8, ror #4
   1261c:	andeq	r2, r1, r8, ror #4
   12620:	andeq	r2, r1, r8, ror #4
   12624:	andeq	r2, r1, r8, ror #4
   12628:	andeq	r2, r1, r8, ror #4
   1262c:	andeq	r2, r1, r8, ror #4
   12630:	andeq	r2, r1, r8, ror #4
   12634:	andeq	r2, r1, r8, ror #4
   12638:	andeq	r2, r1, r8, ror #4
   1263c:	andeq	r2, r1, r8, ror #4
   12640:	andeq	r2, r1, r4, ror #15
   12644:	andeq	r2, r1, ip, asr #2
   12648:	andeq	r2, r1, ip, asr #2
   1264c:	andeq	r2, r1, r8, asr #15
   12650:	andeq	r2, r1, ip, asr #2
   12654:			; <UNDEFINED> instruction: 0x000127bc
   12658:	andeq	r2, r1, ip, asr #2
   1265c:	andeq	r1, r1, r8, lsr #31
   12660:	andeq	r2, r1, ip, asr #2
   12664:	andeq	r2, r1, ip, asr #2
   12668:	andeq	r2, r1, ip, asr #2
   1266c:			; <UNDEFINED> instruction: 0x000127bc
   12670:			; <UNDEFINED> instruction: 0x000127bc
   12674:			; <UNDEFINED> instruction: 0x000127bc
   12678:			; <UNDEFINED> instruction: 0x000127bc
   1267c:			; <UNDEFINED> instruction: 0x000127bc
   12680:			; <UNDEFINED> instruction: 0x000127bc
   12684:			; <UNDEFINED> instruction: 0x000127bc
   12688:			; <UNDEFINED> instruction: 0x000127bc
   1268c:			; <UNDEFINED> instruction: 0x000127bc
   12690:			; <UNDEFINED> instruction: 0x000127bc
   12694:			; <UNDEFINED> instruction: 0x000127bc
   12698:			; <UNDEFINED> instruction: 0x000127bc
   1269c:			; <UNDEFINED> instruction: 0x000127bc
   126a0:			; <UNDEFINED> instruction: 0x000127bc
   126a4:			; <UNDEFINED> instruction: 0x000127bc
   126a8:			; <UNDEFINED> instruction: 0x000127bc
   126ac:	andeq	r2, r1, ip, asr #2
   126b0:	andeq	r2, r1, ip, asr #2
   126b4:	andeq	r2, r1, ip, asr #2
   126b8:	andeq	r2, r1, ip, asr #2
   126bc:	andeq	r1, r1, ip, ror pc
   126c0:	andeq	r2, r1, r8, ror #4
   126c4:			; <UNDEFINED> instruction: 0x000127bc
   126c8:			; <UNDEFINED> instruction: 0x000127bc
   126cc:			; <UNDEFINED> instruction: 0x000127bc
   126d0:			; <UNDEFINED> instruction: 0x000127bc
   126d4:			; <UNDEFINED> instruction: 0x000127bc
   126d8:			; <UNDEFINED> instruction: 0x000127bc
   126dc:			; <UNDEFINED> instruction: 0x000127bc
   126e0:			; <UNDEFINED> instruction: 0x000127bc
   126e4:			; <UNDEFINED> instruction: 0x000127bc
   126e8:			; <UNDEFINED> instruction: 0x000127bc
   126ec:			; <UNDEFINED> instruction: 0x000127bc
   126f0:			; <UNDEFINED> instruction: 0x000127bc
   126f4:			; <UNDEFINED> instruction: 0x000127bc
   126f8:			; <UNDEFINED> instruction: 0x000127bc
   126fc:			; <UNDEFINED> instruction: 0x000127bc
   12700:			; <UNDEFINED> instruction: 0x000127bc
   12704:			; <UNDEFINED> instruction: 0x000127bc
   12708:			; <UNDEFINED> instruction: 0x000127bc
   1270c:			; <UNDEFINED> instruction: 0x000127bc
   12710:			; <UNDEFINED> instruction: 0x000127bc
   12714:			; <UNDEFINED> instruction: 0x000127bc
   12718:			; <UNDEFINED> instruction: 0x000127bc
   1271c:			; <UNDEFINED> instruction: 0x000127bc
   12720:			; <UNDEFINED> instruction: 0x000127bc
   12724:			; <UNDEFINED> instruction: 0x000127bc
   12728:			; <UNDEFINED> instruction: 0x000127bc
   1272c:	andeq	r2, r1, ip, asr #2
   12730:	andeq	r1, r1, r4, lsr #30
   12734:			; <UNDEFINED> instruction: 0x000127bc
   12738:	andeq	r2, r1, ip, asr #2
   1273c:			; <UNDEFINED> instruction: 0x000127bc
   12740:	andeq	r2, r1, ip, asr #2
   12744:			; <UNDEFINED> instruction: 0x000127bc
   12748:			; <UNDEFINED> instruction: 0x000127bc
   1274c:			; <UNDEFINED> instruction: 0x000127bc
   12750:			; <UNDEFINED> instruction: 0x000127bc
   12754:			; <UNDEFINED> instruction: 0x000127bc
   12758:			; <UNDEFINED> instruction: 0x000127bc
   1275c:			; <UNDEFINED> instruction: 0x000127bc
   12760:			; <UNDEFINED> instruction: 0x000127bc
   12764:			; <UNDEFINED> instruction: 0x000127bc
   12768:			; <UNDEFINED> instruction: 0x000127bc
   1276c:			; <UNDEFINED> instruction: 0x000127bc
   12770:			; <UNDEFINED> instruction: 0x000127bc
   12774:			; <UNDEFINED> instruction: 0x000127bc
   12778:			; <UNDEFINED> instruction: 0x000127bc
   1277c:			; <UNDEFINED> instruction: 0x000127bc
   12780:			; <UNDEFINED> instruction: 0x000127bc
   12784:			; <UNDEFINED> instruction: 0x000127bc
   12788:			; <UNDEFINED> instruction: 0x000127bc
   1278c:			; <UNDEFINED> instruction: 0x000127bc
   12790:			; <UNDEFINED> instruction: 0x000127bc
   12794:			; <UNDEFINED> instruction: 0x000127bc
   12798:			; <UNDEFINED> instruction: 0x000127bc
   1279c:			; <UNDEFINED> instruction: 0x000127bc
   127a0:			; <UNDEFINED> instruction: 0x000127bc
   127a4:			; <UNDEFINED> instruction: 0x000127bc
   127a8:			; <UNDEFINED> instruction: 0x000127bc
   127ac:	andeq	r1, r1, r8, asr #26
   127b0:	andeq	r2, r1, ip, asr #2
   127b4:	andeq	r1, r1, r8, asr #26
   127b8:	andeq	r2, r1, r8, asr #15
   127bc:	mov	r6, r7
   127c0:	mov	r7, #0
   127c4:	b	11f74 <abort@plt+0x126c>
   127c8:	cmp	r9, #0
   127cc:	mov	r2, #0
   127d0:	beq	12238 <abort@plt+0x1530>
   127d4:	mov	r6, #0
   127d8:	mov	r7, r2
   127dc:	mov	r3, r6
   127e0:	b	11d94 <abort@plt+0x108c>
   127e4:	mov	r2, #0
   127e8:	b	1224c <abort@plt+0x1544>
   127ec:	mov	r7, #0
   127f0:	mov	r3, #118	; 0x76
   127f4:	b	11f58 <abort@plt+0x1250>
   127f8:	mov	r7, #0
   127fc:	mov	r3, #116	; 0x74
   12800:	b	12088 <abort@plt+0x1380>
   12804:	ldr	r3, [sp, #44]	; 0x2c
   12808:	b	11dbc <abort@plt+0x10b4>
   1280c:	ldr	r3, [sp, #44]	; 0x2c
   12810:	cmp	r3, #0
   12814:	bne	12c84 <abort@plt+0x1f7c>
   12818:	add	r9, r9, #1
   1281c:	mov	r6, #0
   12820:	ldr	r3, [sp, #48]	; 0x30
   12824:	mov	r5, #92	; 0x5c
   12828:	b	12048 <abort@plt+0x1340>
   1282c:	ldr	r3, [sp, #32]
   12830:	ldrb	r2, [r3, #1]
   12834:	adds	r2, r2, #0
   12838:	movne	r2, #1
   1283c:	b	11d64 <abort@plt+0x105c>
   12840:	ldr	r3, [sp, #156]	; 0x9c
   12844:	ands	r3, r3, #4
   12848:	beq	12870 <abort@plt+0x1b68>
   1284c:	ldr	r2, [sp, #28]
   12850:	add	r3, r9, #2
   12854:	cmp	r3, r2
   12858:	bcs	1286c <abort@plt+0x1b64>
   1285c:	ldr	r2, [sp, #52]	; 0x34
   12860:	ldrb	r5, [r2, #1]
   12864:	cmp	r5, #63	; 0x3f
   12868:	beq	12ce8 <abort@plt+0x1fe0>
   1286c:	mov	r3, #0
   12870:	mov	r5, #63	; 0x3f
   12874:	mov	r6, r3
   12878:	b	11d84 <abort@plt+0x107c>
   1287c:	ldr	r3, [sp, #44]	; 0x2c
   12880:	cmp	r3, #0
   12884:	bne	12c84 <abort@plt+0x1f7c>
   12888:	mov	r6, r3
   1288c:	mov	r5, #63	; 0x3f
   12890:	b	11dbc <abort@plt+0x10b4>
   12894:	ldr	r1, [sp, #28]
   12898:	mov	r2, #0
   1289c:	mov	r3, #0
   128a0:	strd	r2, [sp, #104]	; 0x68
   128a4:	cmn	r1, #1
   128a8:	bne	128b8 <abort@plt+0x1bb0>
   128ac:	ldr	r0, [sp, #32]
   128b0:	bl	10c54 <strlen@plt>
   128b4:	str	r0, [sp, #28]
   128b8:	str	r8, [sp, #76]	; 0x4c
   128bc:	mov	r3, #0
   128c0:	str	sl, [sp, #80]	; 0x50
   128c4:	ldr	sl, [sp, #32]
   128c8:	str	r5, [sp, #84]	; 0x54
   128cc:	mov	r5, r3
   128d0:	ldr	r8, [sp, #44]	; 0x2c
   128d4:	str	r7, [sp, #88]	; 0x58
   128d8:	str	r4, [sp, #92]	; 0x5c
   128dc:	ldr	r2, [sp, #28]
   128e0:	add	r4, r9, r5
   128e4:	add	r3, sp, #104	; 0x68
   128e8:	add	r7, sl, r4
   128ec:	add	r0, sp, #100	; 0x64
   128f0:	mov	r1, r7
   128f4:	sub	r2, r2, r4
   128f8:	bl	147bc <abort@plt+0x3ab4>
   128fc:	subs	r1, r0, #0
   12900:	beq	1294c <abort@plt+0x1c44>
   12904:	cmn	r1, #1
   12908:	beq	12cc4 <abort@plt+0x1fbc>
   1290c:	cmn	r1, #2
   12910:	beq	12de4 <abort@plt+0x20dc>
   12914:	cmp	fp, #2
   12918:	movne	r3, #0
   1291c:	andeq	r3, r8, #1
   12920:	cmp	r3, #0
   12924:	bne	12ab0 <abort@plt+0x1da8>
   12928:	ldr	r0, [sp, #100]	; 0x64
   1292c:	add	r5, r5, r1
   12930:	bl	10bac <iswprint@plt>
   12934:	cmp	r0, #0
   12938:	add	r0, sp, #104	; 0x68
   1293c:	moveq	r6, #0
   12940:	bl	10b58 <mbsinit@plt>
   12944:	cmp	r0, #0
   12948:	beq	128dc <abort@plt+0x1bd4>
   1294c:	ldr	r3, [sp, #40]	; 0x28
   12950:	mov	ip, r5
   12954:	eor	r2, r6, #1
   12958:	ldr	r8, [sp, #76]	; 0x4c
   1295c:	ldr	sl, [sp, #80]	; 0x50
   12960:	and	r2, r2, r3
   12964:	ldr	r5, [sp, #84]	; 0x54
   12968:	ldr	r7, [sp, #88]	; 0x58
   1296c:	ldr	r4, [sp, #92]	; 0x5c
   12970:	cmp	ip, #1
   12974:	bls	122b0 <abort@plt+0x15a8>
   12978:	add	r1, ip, r9
   1297c:	mov	r0, #39	; 0x27
   12980:	ldr	lr, [sp, #52]	; 0x34
   12984:	mov	ip, #0
   12988:	str	r6, [sp, #52]	; 0x34
   1298c:	ldr	r6, [sp, #48]	; 0x30
   12990:	b	12a4c <abort@plt+0x1d44>
   12994:	ldr	ip, [sp, #44]	; 0x2c
   12998:	sub	r3, fp, #2
   1299c:	clz	r3, r3
   129a0:	lsr	r3, r3, #5
   129a4:	cmp	ip, #0
   129a8:	bne	12bbc <abort@plt+0x1eb4>
   129ac:	eor	ip, r6, #1
   129b0:	ands	r3, r3, ip
   129b4:	beq	129e4 <abort@plt+0x1cdc>
   129b8:	cmp	sl, r4
   129bc:	add	ip, r4, #1
   129c0:	strbhi	r0, [r8, r4]
   129c4:	cmp	sl, ip
   129c8:	movhi	r6, #36	; 0x24
   129cc:	strbhi	r6, [r8, ip]
   129d0:	add	ip, r4, #2
   129d4:	mov	r6, r3
   129d8:	cmp	sl, ip
   129dc:	add	r4, r4, #3
   129e0:	strbhi	r0, [r8, ip]
   129e4:	cmp	sl, r4
   129e8:	movhi	r3, #92	; 0x5c
   129ec:	strbhi	r3, [r8, r4]
   129f0:	add	r3, r4, #1
   129f4:	cmp	sl, r3
   129f8:	bls	12a08 <abort@plt+0x1d00>
   129fc:	lsr	ip, r5, #6
   12a00:	add	ip, ip, #48	; 0x30
   12a04:	strb	ip, [r8, r3]
   12a08:	add	r3, r4, #2
   12a0c:	cmp	sl, r3
   12a10:	bls	12a20 <abort@plt+0x1d18>
   12a14:	ubfx	ip, r5, #3, #3
   12a18:	add	ip, ip, #48	; 0x30
   12a1c:	strb	ip, [r8, r3]
   12a20:	add	r9, r9, #1
   12a24:	and	r5, r5, #7
   12a28:	cmp	r9, r1
   12a2c:	add	r5, r5, #48	; 0x30
   12a30:	add	r4, r4, #3
   12a34:	bcs	12be8 <abort@plt+0x1ee0>
   12a38:	mov	ip, r2
   12a3c:	cmp	sl, r4
   12a40:	strbhi	r5, [r8, r4]
   12a44:	add	r4, r4, #1
   12a48:	ldrb	r5, [lr, #1]!
   12a4c:	cmp	r2, #0
   12a50:	bne	12994 <abort@plt+0x1c8c>
   12a54:	eor	r3, ip, #1
   12a58:	cmp	r7, #0
   12a5c:	and	r3, r3, r6
   12a60:	uxtb	r3, r3
   12a64:	beq	12a78 <abort@plt+0x1d70>
   12a68:	cmp	sl, r4
   12a6c:	movhi	r7, #92	; 0x5c
   12a70:	strbhi	r7, [r8, r4]
   12a74:	add	r4, r4, #1
   12a78:	add	r9, r9, #1
   12a7c:	cmp	r9, r1
   12a80:	bcs	12bd0 <abort@plt+0x1ec8>
   12a84:	cmp	r3, #0
   12a88:	beq	12c08 <abort@plt+0x1f00>
   12a8c:	cmp	sl, r4
   12a90:	add	r3, r4, #1
   12a94:	mov	r7, #0
   12a98:	strbhi	r0, [r8, r4]
   12a9c:	cmp	sl, r3
   12aa0:	add	r4, r4, #2
   12aa4:	mov	r6, r7
   12aa8:	strbhi	r0, [r8, r3]
   12aac:	b	12a3c <abort@plt+0x1d34>
   12ab0:	cmp	r1, #1
   12ab4:	beq	12928 <abort@plt+0x1c20>
   12ab8:	add	r2, r4, #1
   12abc:	add	r3, sl, r1
   12ac0:	add	r2, sl, r2
   12ac4:	add	r4, r3, r4
   12ac8:	ldrb	r3, [r2], #1
   12acc:	sub	r3, r3, #91	; 0x5b
   12ad0:	cmp	r3, #33	; 0x21
   12ad4:	ldrls	pc, [pc, r3, lsl #2]
   12ad8:	b	12b64 <abort@plt+0x1e5c>
   12adc:	andeq	r2, r1, r0, ror fp
   12ae0:	andeq	r2, r1, r0, ror fp
   12ae4:	andeq	r2, r1, r4, ror #22
   12ae8:	andeq	r2, r1, r0, ror fp
   12aec:	andeq	r2, r1, r4, ror #22
   12af0:	andeq	r2, r1, r0, ror fp
   12af4:	andeq	r2, r1, r4, ror #22
   12af8:	andeq	r2, r1, r4, ror #22
   12afc:	andeq	r2, r1, r4, ror #22
   12b00:	andeq	r2, r1, r4, ror #22
   12b04:	andeq	r2, r1, r4, ror #22
   12b08:	andeq	r2, r1, r4, ror #22
   12b0c:	andeq	r2, r1, r4, ror #22
   12b10:	andeq	r2, r1, r4, ror #22
   12b14:	andeq	r2, r1, r4, ror #22
   12b18:	andeq	r2, r1, r4, ror #22
   12b1c:	andeq	r2, r1, r4, ror #22
   12b20:	andeq	r2, r1, r4, ror #22
   12b24:	andeq	r2, r1, r4, ror #22
   12b28:	andeq	r2, r1, r4, ror #22
   12b2c:	andeq	r2, r1, r4, ror #22
   12b30:	andeq	r2, r1, r4, ror #22
   12b34:	andeq	r2, r1, r4, ror #22
   12b38:	andeq	r2, r1, r4, ror #22
   12b3c:	andeq	r2, r1, r4, ror #22
   12b40:	andeq	r2, r1, r4, ror #22
   12b44:	andeq	r2, r1, r4, ror #22
   12b48:	andeq	r2, r1, r4, ror #22
   12b4c:	andeq	r2, r1, r4, ror #22
   12b50:	andeq	r2, r1, r4, ror #22
   12b54:	andeq	r2, r1, r4, ror #22
   12b58:	andeq	r2, r1, r4, ror #22
   12b5c:	andeq	r2, r1, r4, ror #22
   12b60:	andeq	r2, r1, r0, ror fp
   12b64:	cmp	r4, r2
   12b68:	bne	12ac8 <abort@plt+0x1dc0>
   12b6c:	b	12928 <abort@plt+0x1c20>
   12b70:	mov	r8, #2
   12b74:	ldr	fp, [sp, #76]	; 0x4c
   12b78:	ldr	sl, [sp, #80]	; 0x50
   12b7c:	b	120a8 <abort@plt+0x13a0>
   12b80:	ldr	r2, [sp, #40]	; 0x28
   12b84:	str	fp, [sp, #152]	; 0x98
   12b88:	mov	fp, r8
   12b8c:	ldr	r8, [sp, #152]	; 0x98
   12b90:	and	r2, r2, r3
   12b94:	str	r2, [sp, #40]	; 0x28
   12b98:	b	120a8 <abort@plt+0x13a0>
   12b9c:	cmp	sl, r4
   12ba0:	movls	r0, r4
   12ba4:	bls	121d8 <abort@plt+0x14d0>
   12ba8:	ldr	r3, [sp, #48]	; 0x30
   12bac:	b	121c8 <abort@plt+0x14c0>
   12bb0:	str	sl, [sp, #72]	; 0x48
   12bb4:	ldr	sl, [sp, #44]	; 0x2c
   12bb8:	b	12018 <abort@plt+0x1310>
   12bbc:	str	r3, [sp, #40]	; 0x28
   12bc0:	str	fp, [sp, #152]	; 0x98
   12bc4:	mov	fp, r8
   12bc8:	ldr	r8, [sp, #152]	; 0x98
   12bcc:	b	120a8 <abort@plt+0x13a0>
   12bd0:	str	r6, [sp, #48]	; 0x30
   12bd4:	ldr	r6, [sp, #52]	; 0x34
   12bd8:	b	12048 <abort@plt+0x1340>
   12bdc:	mov	r6, #0
   12be0:	ldr	r2, [sp, #40]	; 0x28
   12be4:	b	12978 <abort@plt+0x1c70>
   12be8:	str	r6, [sp, #48]	; 0x30
   12bec:	ldr	r6, [sp, #52]	; 0x34
   12bf0:	b	11e34 <abort@plt+0x112c>
   12bf4:	add	r4, r4, #4
   12bf8:	mov	r6, #0
   12bfc:	str	r3, [sp, #48]	; 0x30
   12c00:	mov	r5, #48	; 0x30
   12c04:	b	11dbc <abort@plt+0x10b4>
   12c08:	mov	r7, r3
   12c0c:	b	12a3c <abort@plt+0x1d34>
   12c10:	mov	r3, #1
   12c14:	movw	r2, #20232	; 0x4f08
   12c18:	movt	r2, #1
   12c1c:	mov	r4, r3
   12c20:	str	r3, [sp, #36]	; 0x24
   12c24:	str	r3, [sp, #40]	; 0x28
   12c28:	str	sl, [sp, #44]	; 0x2c
   12c2c:	str	sl, [sp, #48]	; 0x30
   12c30:	str	r3, [sp, #56]	; 0x38
   12c34:	str	r2, [sp, #60]	; 0x3c
   12c38:	str	sl, [sp, #68]	; 0x44
   12c3c:	str	sl, [sp, #72]	; 0x48
   12c40:	b	118e4 <abort@plt+0xbdc>
   12c44:	mov	r3, r6
   12c48:	mov	r5, #48	; 0x30
   12c4c:	mov	r6, #0
   12c50:	b	11dbc <abort@plt+0x10b4>
   12c54:	mov	r5, r3
   12c58:	b	12134 <abort@plt+0x142c>
   12c5c:	cmp	sl, r4
   12c60:	mov	r5, #48	; 0x30
   12c64:	movhi	r3, #48	; 0x30
   12c68:	strbhi	r3, [r8, r4]
   12c6c:	add	r3, r0, #2
   12c70:	add	r4, r0, #3
   12c74:	cmp	sl, r3
   12c78:	movhi	r1, #48	; 0x30
   12c7c:	strbhi	r1, [r8, r3]
   12c80:	b	1220c <abort@plt+0x1504>
   12c84:	str	fp, [sp, #152]	; 0x98
   12c88:	mov	fp, r8
   12c8c:	ldr	r8, [sp, #152]	; 0x98
   12c90:	b	120a8 <abort@plt+0x13a0>
   12c94:	ldr	r3, [sp, #164]	; 0xa4
   12c98:	ldrb	r3, [r3]
   12c9c:	cmp	r3, #0
   12ca0:	beq	118b4 <abort@plt+0xbac>
   12ca4:	ldr	r2, [sp, #164]	; 0xa4
   12ca8:	cmp	sl, r4
   12cac:	strbhi	r3, [fp, r4]
   12cb0:	add	r4, r4, #1
   12cb4:	ldrb	r3, [r2, #1]!
   12cb8:	cmp	r3, #0
   12cbc:	bne	12ca8 <abort@plt+0x1fa0>
   12cc0:	b	118b4 <abort@plt+0xbac>
   12cc4:	mov	ip, r5
   12cc8:	mov	r6, #0
   12ccc:	ldr	r2, [sp, #40]	; 0x28
   12cd0:	ldr	r8, [sp, #76]	; 0x4c
   12cd4:	ldr	sl, [sp, #80]	; 0x50
   12cd8:	ldr	r5, [sp, #84]	; 0x54
   12cdc:	ldr	r7, [sp, #88]	; 0x58
   12ce0:	ldr	r4, [sp, #92]	; 0x5c
   12ce4:	b	12970 <abort@plt+0x1c68>
   12ce8:	ldr	r2, [sp, #32]
   12cec:	ldrb	r1, [r2, r3]
   12cf0:	sub	r2, r1, #33	; 0x21
   12cf4:	cmp	r2, #29
   12cf8:	ldrls	pc, [pc, r2, lsl #2]
   12cfc:	b	12dd8 <abort@plt+0x20d0>
   12d00:	andeq	r2, r1, r8, ror sp
   12d04:	ldrdeq	r2, [r1], -r8
   12d08:	ldrdeq	r2, [r1], -r8
   12d0c:	ldrdeq	r2, [r1], -r8
   12d10:	ldrdeq	r2, [r1], -r8
   12d14:	ldrdeq	r2, [r1], -r8
   12d18:	andeq	r2, r1, r8, ror sp
   12d1c:	andeq	r2, r1, r8, ror sp
   12d20:	andeq	r2, r1, r8, ror sp
   12d24:	ldrdeq	r2, [r1], -r8
   12d28:	ldrdeq	r2, [r1], -r8
   12d2c:	ldrdeq	r2, [r1], -r8
   12d30:	andeq	r2, r1, r8, ror sp
   12d34:	ldrdeq	r2, [r1], -r8
   12d38:	andeq	r2, r1, r8, ror sp
   12d3c:	ldrdeq	r2, [r1], -r8
   12d40:	ldrdeq	r2, [r1], -r8
   12d44:	ldrdeq	r2, [r1], -r8
   12d48:	ldrdeq	r2, [r1], -r8
   12d4c:	ldrdeq	r2, [r1], -r8
   12d50:	ldrdeq	r2, [r1], -r8
   12d54:	ldrdeq	r2, [r1], -r8
   12d58:	ldrdeq	r2, [r1], -r8
   12d5c:	ldrdeq	r2, [r1], -r8
   12d60:	ldrdeq	r2, [r1], -r8
   12d64:	ldrdeq	r2, [r1], -r8
   12d68:	ldrdeq	r2, [r1], -r8
   12d6c:	andeq	r2, r1, r8, ror sp
   12d70:	andeq	r2, r1, r8, ror sp
   12d74:	andeq	r2, r1, r8, ror sp
   12d78:	ldr	r2, [sp, #44]	; 0x2c
   12d7c:	cmp	r2, #0
   12d80:	bne	12edc <abort@plt+0x21d4>
   12d84:	cmp	sl, r4
   12d88:	mov	r5, r1
   12d8c:	movhi	r2, #63	; 0x3f
   12d90:	mov	r9, r3
   12d94:	strbhi	r2, [r8, r4]
   12d98:	add	r2, r4, #1
   12d9c:	cmp	sl, r2
   12da0:	movhi	r0, #34	; 0x22
   12da4:	strbhi	r0, [r8, r2]
   12da8:	add	r2, r4, #2
   12dac:	cmp	sl, r2
   12db0:	movhi	r0, #34	; 0x22
   12db4:	strbhi	r0, [r8, r2]
   12db8:	add	r2, r4, #3
   12dbc:	add	r4, r4, #4
   12dc0:	cmp	sl, r2
   12dc4:	movhi	r0, #63	; 0x3f
   12dc8:	strbhi	r0, [r8, r2]
   12dcc:	mov	r2, #0
   12dd0:	mov	r6, r2
   12dd4:	b	1220c <abort@plt+0x1504>
   12dd8:	mov	r3, #0
   12ddc:	mov	r6, r3
   12de0:	b	11d84 <abort@plt+0x107c>
   12de4:	ldr	r0, [sp, #28]
   12de8:	mov	r1, r4
   12dec:	mov	r2, r7
   12df0:	mov	r3, r5
   12df4:	mov	ip, r5
   12df8:	ldr	r8, [sp, #76]	; 0x4c
   12dfc:	ldr	sl, [sp, #80]	; 0x50
   12e00:	cmp	r1, r0
   12e04:	ldr	r5, [sp, #84]	; 0x54
   12e08:	ldr	r7, [sp, #88]	; 0x58
   12e0c:	ldr	r4, [sp, #92]	; 0x5c
   12e10:	bcs	12e44 <abort@plt+0x213c>
   12e14:	ldrb	r6, [r2]
   12e18:	cmp	r6, #0
   12e1c:	bne	12e30 <abort@plt+0x2128>
   12e20:	b	12f64 <abort@plt+0x225c>
   12e24:	ldrb	r6, [r2, #1]!
   12e28:	cmp	r6, #0
   12e2c:	beq	12eec <abort@plt+0x21e4>
   12e30:	add	r3, r3, #1
   12e34:	add	r1, r9, r3
   12e38:	cmp	r1, r0
   12e3c:	bcc	12e24 <abort@plt+0x211c>
   12e40:	mov	ip, r3
   12e44:	mov	r6, #0
   12e48:	ldr	r2, [sp, #40]	; 0x28
   12e4c:	b	12970 <abort@plt+0x1c68>
   12e50:	mov	r3, #1
   12e54:	mov	r2, #0
   12e58:	mov	r4, r2
   12e5c:	str	r3, [sp, #36]	; 0x24
   12e60:	str	r3, [sp, #40]	; 0x28
   12e64:	str	r3, [sp, #44]	; 0x2c
   12e68:	str	r2, [sp, #48]	; 0x30
   12e6c:	str	r3, [sp, #56]	; 0x38
   12e70:	movw	r3, #20232	; 0x4f08
   12e74:	movt	r3, #1
   12e78:	str	r3, [sp, #60]	; 0x3c
   12e7c:	str	r2, [sp, #68]	; 0x44
   12e80:	str	r2, [sp, #72]	; 0x48
   12e84:	b	118e4 <abort@plt+0xbdc>
   12e88:	mov	r2, r3
   12e8c:	ldr	r3, [sp, #60]	; 0x3c
   12e90:	cmp	r3, #0
   12e94:	moveq	r2, #0
   12e98:	andne	r2, r2, #1
   12e9c:	cmp	r2, #0
   12ea0:	beq	12ecc <abort@plt+0x21c4>
   12ea4:	mov	r2, r3
   12ea8:	ldrb	r3, [r3]
   12eac:	cmp	r3, #0
   12eb0:	beq	12ecc <abort@plt+0x21c4>
   12eb4:	cmp	sl, r4
   12eb8:	strbhi	r3, [fp, r4]
   12ebc:	add	r4, r4, #1
   12ec0:	ldrb	r3, [r2, #1]!
   12ec4:	cmp	r3, #0
   12ec8:	bne	12eb4 <abort@plt+0x21ac>
   12ecc:	cmp	sl, r4
   12ed0:	movhi	r3, #0
   12ed4:	strbhi	r3, [fp, r4]
   12ed8:	b	120ec <abort@plt+0x13e4>
   12edc:	str	fp, [sp, #152]	; 0x98
   12ee0:	mov	fp, r8
   12ee4:	ldr	r8, [sp, #152]	; 0x98
   12ee8:	b	120b4 <abort@plt+0x13ac>
   12eec:	mov	ip, r3
   12ef0:	ldr	r2, [sp, #40]	; 0x28
   12ef4:	b	12970 <abort@plt+0x1c68>
   12ef8:	str	fp, [sp, #152]	; 0x98
   12efc:	mov	fp, r8
   12f00:	ldr	r8, [sp, #152]	; 0x98
   12f04:	sub	r3, r8, #2
   12f08:	clz	r3, r3
   12f0c:	lsr	r3, r3, #5
   12f10:	str	r3, [sp, #40]	; 0x28
   12f14:	b	120a8 <abort@plt+0x13a0>
   12f18:	mov	ip, #5
   12f1c:	ldr	r3, [sp, #28]
   12f20:	str	ip, [sp]
   12f24:	ldr	r2, [sp, #156]	; 0x9c
   12f28:	ldr	ip, [sp, #164]	; 0xa4
   12f2c:	ldr	r0, [sp, #160]	; 0xa0
   12f30:	str	r2, [sp, #4]
   12f34:	ldr	r2, [sp, #32]
   12f38:	ldr	r1, [sp, #72]	; 0x48
   12f3c:	str	ip, [sp, #12]
   12f40:	ldr	ip, [sp, #168]	; 0xa8
   12f44:	str	r0, [sp, #8]
   12f48:	mov	r0, fp
   12f4c:	str	ip, [sp, #16]
   12f50:	bl	117fc <abort@plt+0xaf4>
   12f54:	mov	r4, r0
   12f58:	b	120ec <abort@plt+0x13e4>
   12f5c:	mov	r8, #2
   12f60:	b	120a8 <abort@plt+0x13a0>
   12f64:	ldr	r2, [sp, #40]	; 0x28
   12f68:	b	12970 <abort@plt+0x1c68>
   12f6c:	mov	r3, #0
   12f70:	mov	r2, #1
   12f74:	mov	r4, r3
   12f78:	strd	r2, [sp, #36]	; 0x24
   12f7c:	strd	r2, [sp, #44]	; 0x2c
   12f80:	str	r2, [sp, #56]	; 0x38
   12f84:	str	r3, [sp, #68]	; 0x44
   12f88:	str	r3, [sp, #72]	; 0x48
   12f8c:	movw	r3, #20252	; 0x4f1c
   12f90:	movt	r3, #1
   12f94:	str	r3, [sp, #60]	; 0x3c
   12f98:	b	118e4 <abort@plt+0xbdc>
   12f9c:	mov	r3, #0
   12fa0:	mov	r1, #1
   12fa4:	mov	r2, r3
   12fa8:	str	r1, [sp, #36]	; 0x24
   12fac:	str	r3, [sp, #48]	; 0x30
   12fb0:	str	sl, [sp, #72]	; 0x48
   12fb4:	b	11eec <abort@plt+0x11e4>
   12fb8:	bl	10d08 <abort@plt>
   12fbc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12fc0:	mov	r4, r0
   12fc4:	mov	r5, r3
   12fc8:	strd	r6, [sp, #8]
   12fcc:	movw	r7, #24784	; 0x60d0
   12fd0:	movt	r7, #2
   12fd4:	strd	r8, [sp, #16]
   12fd8:	strd	sl, [sp, #24]
   12fdc:	mov	sl, r1
   12fe0:	mov	fp, r2
   12fe4:	str	lr, [sp, #32]
   12fe8:	sub	sp, sp, #60	; 0x3c
   12fec:	bl	10c60 <__errno_location@plt>
   12ff0:	mov	r8, r0
   12ff4:	cmn	r4, #-2147483647	; 0x80000001
   12ff8:	ldr	r6, [r7]
   12ffc:	movne	r0, #0
   13000:	moveq	r0, #1
   13004:	ldr	r3, [r8]
   13008:	orrs	r0, r0, r4, lsr #31
   1300c:	str	r3, [sp, #28]
   13010:	bne	131a0 <abort@plt+0x2498>
   13014:	ldr	r3, [r7, #4]
   13018:	cmp	r3, r4
   1301c:	bgt	1307c <abort@plt+0x2374>
   13020:	add	r1, r7, #8
   13024:	sub	r2, r4, r3
   13028:	str	r3, [sp, #52]	; 0x34
   1302c:	cmp	r6, r1
   13030:	add	r2, r2, #1
   13034:	beq	13178 <abort@plt+0x2470>
   13038:	mov	r1, #8
   1303c:	mov	r0, r6
   13040:	mvn	r3, #-2147483648	; 0x80000000
   13044:	str	r1, [sp]
   13048:	add	r1, sp, #52	; 0x34
   1304c:	bl	14020 <abort@plt+0x3318>
   13050:	mov	r6, r0
   13054:	str	r0, [r7]
   13058:	ldr	r0, [r7, #4]
   1305c:	mov	r1, #0
   13060:	ldr	r2, [sp, #52]	; 0x34
   13064:	sub	r2, r2, r0
   13068:	add	r0, r6, r0, lsl #3
   1306c:	lsl	r2, r2, #3
   13070:	bl	10c78 <memset@plt>
   13074:	ldr	r3, [sp, #52]	; 0x34
   13078:	str	r3, [r7, #4]
   1307c:	ldr	r1, [r5, #4]
   13080:	add	r0, r6, r4, lsl #3
   13084:	add	ip, r5, #8
   13088:	mov	r3, fp
   1308c:	mov	r2, sl
   13090:	ldr	r7, [r0, #4]
   13094:	str	r0, [sp, #36]	; 0x24
   13098:	str	ip, [sp, #40]	; 0x28
   1309c:	orr	r0, r1, #1
   130a0:	ldr	r9, [r6, r4, lsl #3]
   130a4:	str	ip, [sp, #8]
   130a8:	ldr	lr, [r5, #44]	; 0x2c
   130ac:	str	r0, [sp, #4]
   130b0:	ldr	ip, [r5]
   130b4:	mov	r1, r9
   130b8:	str	ip, [sp, #32]
   130bc:	ldr	ip, [r5, #40]	; 0x28
   130c0:	str	ip, [sp, #12]
   130c4:	ldr	ip, [sp, #32]
   130c8:	str	lr, [sp, #16]
   130cc:	str	r0, [sp, #44]	; 0x2c
   130d0:	mov	r0, r7
   130d4:	str	ip, [sp]
   130d8:	bl	117fc <abort@plt+0xaf4>
   130dc:	cmp	r9, r0
   130e0:	bhi	13150 <abort@plt+0x2448>
   130e4:	add	r9, r0, #1
   130e8:	movw	r3, #24888	; 0x6138
   130ec:	movt	r3, #2
   130f0:	cmp	r7, r3
   130f4:	str	r9, [r6, r4, lsl #3]
   130f8:	beq	13104 <abort@plt+0x23fc>
   130fc:	mov	r0, r7
   13100:	bl	14640 <abort@plt+0x3938>
   13104:	mov	r0, r9
   13108:	bl	13e70 <abort@plt+0x3168>
   1310c:	ldr	ip, [r5]
   13110:	mov	r3, fp
   13114:	mov	r2, sl
   13118:	mov	r1, r9
   1311c:	mov	r7, r0
   13120:	ldr	lr, [sp, #36]	; 0x24
   13124:	ldr	r4, [r5, #40]	; 0x28
   13128:	str	r0, [lr, #4]
   1312c:	ldr	lr, [r5, #44]	; 0x2c
   13130:	str	ip, [sp]
   13134:	ldr	ip, [sp, #44]	; 0x2c
   13138:	str	ip, [sp, #4]
   1313c:	ldr	ip, [sp, #40]	; 0x28
   13140:	str	r4, [sp, #12]
   13144:	str	lr, [sp, #16]
   13148:	str	ip, [sp, #8]
   1314c:	bl	117fc <abort@plt+0xaf4>
   13150:	ldr	r3, [sp, #28]
   13154:	mov	r0, r7
   13158:	str	r3, [r8]
   1315c:	add	sp, sp, #60	; 0x3c
   13160:	ldrd	r4, [sp]
   13164:	ldrd	r6, [sp, #8]
   13168:	ldrd	r8, [sp, #16]
   1316c:	ldrd	sl, [sp, #24]
   13170:	add	sp, sp, #32
   13174:	pop	{pc}		; (ldr pc, [sp], #4)
   13178:	mov	r1, #8
   1317c:	mvn	r3, #-2147483648	; 0x80000000
   13180:	str	r1, [sp]
   13184:	add	r1, sp, #52	; 0x34
   13188:	bl	14020 <abort@plt+0x3318>
   1318c:	ldrd	r2, [r7, #8]
   13190:	mov	r6, r0
   13194:	str	r0, [r7]
   13198:	strd	r2, [r0]
   1319c:	b	13058 <abort@plt+0x2350>
   131a0:	bl	10d08 <abort@plt>
   131a4:	strd	r4, [sp, #-16]!
   131a8:	mov	r5, r0
   131ac:	str	r6, [sp, #8]
   131b0:	str	lr, [sp, #12]
   131b4:	bl	10c60 <__errno_location@plt>
   131b8:	mov	r4, r0
   131bc:	cmp	r5, #0
   131c0:	ldr	r0, [pc, #32]	; 131e8 <abort@plt+0x24e0>
   131c4:	mov	r1, #48	; 0x30
   131c8:	movne	r0, r5
   131cc:	ldr	r6, [r4]
   131d0:	bl	14198 <abort@plt+0x3490>
   131d4:	str	r6, [r4]
   131d8:	ldrd	r4, [sp]
   131dc:	ldr	r6, [sp, #8]
   131e0:	add	sp, sp, #12
   131e4:	pop	{pc}		; (ldr pc, [sp], #4)
   131e8:	andeq	r6, r2, r8, lsr r2
   131ec:	ldr	r3, [pc, #12]	; 13200 <abort@plt+0x24f8>
   131f0:	cmp	r0, #0
   131f4:	moveq	r0, r3
   131f8:	ldr	r0, [r0]
   131fc:	bx	lr
   13200:	andeq	r6, r2, r8, lsr r2
   13204:	ldr	r3, [pc, #12]	; 13218 <abort@plt+0x2510>
   13208:	cmp	r0, #0
   1320c:	moveq	r0, r3
   13210:	str	r1, [r0]
   13214:	bx	lr
   13218:	andeq	r6, r2, r8, lsr r2
   1321c:	ldr	r3, [pc, #52]	; 13258 <abort@plt+0x2550>
   13220:	cmp	r0, #0
   13224:	push	{lr}		; (str lr, [sp, #-4]!)
   13228:	lsr	lr, r1, #5
   1322c:	and	r1, r1, #31
   13230:	moveq	r0, r3
   13234:	add	r3, r0, #8
   13238:	ldr	ip, [r3, lr, lsl #2]
   1323c:	lsr	r0, ip, r1
   13240:	eor	r2, r2, r0
   13244:	and	r0, r0, #1
   13248:	and	r2, r2, #1
   1324c:	eor	r1, ip, r2, lsl r1
   13250:	str	r1, [r3, lr, lsl #2]
   13254:	pop	{pc}		; (ldr pc, [sp], #4)
   13258:	andeq	r6, r2, r8, lsr r2
   1325c:	ldr	r3, [pc, #16]	; 13274 <abort@plt+0x256c>
   13260:	cmp	r0, #0
   13264:	movne	r3, r0
   13268:	ldr	r0, [r3, #4]
   1326c:	str	r1, [r3, #4]
   13270:	bx	lr
   13274:	andeq	r6, r2, r8, lsr r2
   13278:	ldr	r3, [pc, #48]	; 132b0 <abort@plt+0x25a8>
   1327c:	cmp	r0, #0
   13280:	mov	ip, #10
   13284:	moveq	r0, r3
   13288:	cmp	r2, #0
   1328c:	cmpne	r1, #0
   13290:	str	ip, [r0]
   13294:	beq	132a4 <abort@plt+0x259c>
   13298:	str	r1, [r0, #40]	; 0x28
   1329c:	str	r2, [r0, #44]	; 0x2c
   132a0:	bx	lr
   132a4:	str	r4, [sp, #-8]!
   132a8:	str	lr, [sp, #4]
   132ac:	bl	10d08 <abort@plt>
   132b0:	andeq	r6, r2, r8, lsr r2
   132b4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   132b8:	strd	r6, [sp, #8]
   132bc:	mov	r7, r0
   132c0:	mov	r6, r1
   132c4:	strd	r8, [sp, #16]
   132c8:	mov	r8, r2
   132cc:	mov	r9, r3
   132d0:	str	lr, [sp, #24]
   132d4:	sub	sp, sp, #28
   132d8:	ldr	r4, [sp, #56]	; 0x38
   132dc:	ldr	ip, [pc, #104]	; 1334c <abort@plt+0x2644>
   132e0:	cmp	r4, #0
   132e4:	moveq	r4, ip
   132e8:	bl	10c60 <__errno_location@plt>
   132ec:	ldr	ip, [r4, #44]	; 0x2c
   132f0:	mov	r5, r0
   132f4:	mov	r1, r6
   132f8:	add	lr, r4, #8
   132fc:	mov	r3, r9
   13300:	ldr	r6, [r5]
   13304:	mov	r2, r8
   13308:	mov	r0, r7
   1330c:	str	ip, [sp, #16]
   13310:	ldr	ip, [r4, #40]	; 0x28
   13314:	str	lr, [sp, #8]
   13318:	str	ip, [sp, #12]
   1331c:	ldr	ip, [r4, #4]
   13320:	str	ip, [sp, #4]
   13324:	ldr	ip, [r4]
   13328:	str	ip, [sp]
   1332c:	bl	117fc <abort@plt+0xaf4>
   13330:	str	r6, [r5]
   13334:	add	sp, sp, #28
   13338:	ldrd	r4, [sp]
   1333c:	ldrd	r6, [sp, #8]
   13340:	ldrd	r8, [sp, #16]
   13344:	add	sp, sp, #24
   13348:	pop	{pc}		; (ldr pc, [sp], #4)
   1334c:	andeq	r6, r2, r8, lsr r2
   13350:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13354:	cmp	r3, #0
   13358:	ldr	r4, [pc, #220]	; 1343c <abort@plt+0x2734>
   1335c:	movne	r4, r3
   13360:	strd	r6, [sp, #8]
   13364:	mov	r6, r2
   13368:	strd	r8, [sp, #16]
   1336c:	mov	r9, r0
   13370:	strd	sl, [sp, #24]
   13374:	mov	sl, r1
   13378:	str	lr, [sp, #32]
   1337c:	sub	sp, sp, #44	; 0x2c
   13380:	bl	10c60 <__errno_location@plt>
   13384:	ldr	r5, [r4, #4]
   13388:	mov	r7, r0
   1338c:	mov	r1, #0
   13390:	add	r8, r4, #8
   13394:	mov	r3, sl
   13398:	ldr	ip, [r4, #44]	; 0x2c
   1339c:	mov	r2, r9
   133a0:	mov	r0, r1
   133a4:	ldr	lr, [r7]
   133a8:	cmp	r6, r1
   133ac:	orreq	r5, r5, #1
   133b0:	str	ip, [sp, #16]
   133b4:	ldr	ip, [r4, #40]	; 0x28
   133b8:	stmib	sp, {r5, r8, ip}
   133bc:	ldr	ip, [r4]
   133c0:	str	lr, [sp, #28]
   133c4:	str	ip, [sp]
   133c8:	bl	117fc <abort@plt+0xaf4>
   133cc:	add	r1, r0, #1
   133d0:	mov	fp, r0
   133d4:	mov	r0, r1
   133d8:	str	r1, [sp, #36]	; 0x24
   133dc:	bl	13e70 <abort@plt+0x3168>
   133e0:	ldr	ip, [r4, #44]	; 0x2c
   133e4:	mov	r3, sl
   133e8:	mov	r2, r9
   133ec:	ldr	r1, [sp, #36]	; 0x24
   133f0:	str	ip, [sp, #16]
   133f4:	ldr	ip, [r4, #40]	; 0x28
   133f8:	str	r0, [sp, #32]
   133fc:	stmib	sp, {r5, r8, ip}
   13400:	ldr	ip, [r4]
   13404:	str	ip, [sp]
   13408:	bl	117fc <abort@plt+0xaf4>
   1340c:	ldr	lr, [sp, #28]
   13410:	cmp	r6, #0
   13414:	ldr	r0, [sp, #32]
   13418:	str	lr, [r7]
   1341c:	strne	fp, [r6]
   13420:	add	sp, sp, #44	; 0x2c
   13424:	ldrd	r4, [sp]
   13428:	ldrd	r6, [sp, #8]
   1342c:	ldrd	r8, [sp, #16]
   13430:	ldrd	sl, [sp, #24]
   13434:	add	sp, sp, #32
   13438:	pop	{pc}		; (ldr pc, [sp], #4)
   1343c:	andeq	r6, r2, r8, lsr r2
   13440:	mov	r3, r2
   13444:	mov	r2, #0
   13448:	b	13350 <abort@plt+0x2648>
   1344c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13450:	movw	r5, #24784	; 0x60d0
   13454:	movt	r5, #2
   13458:	ldr	r3, [r5, #4]
   1345c:	strd	r6, [sp, #8]
   13460:	str	r8, [sp, #16]
   13464:	str	lr, [sp, #20]
   13468:	ldr	r7, [r5]
   1346c:	cmp	r3, #1
   13470:	ble	13494 <abort@plt+0x278c>
   13474:	mov	r4, #1
   13478:	add	r6, r7, #4
   1347c:	ldr	r0, [r6, r4, lsl #3]
   13480:	add	r4, r4, #1
   13484:	bl	14640 <abort@plt+0x3938>
   13488:	ldr	r3, [r5, #4]
   1348c:	cmp	r3, r4
   13490:	bgt	1347c <abort@plt+0x2774>
   13494:	ldr	r0, [r7, #4]
   13498:	movw	r4, #24888	; 0x6138
   1349c:	movt	r4, #2
   134a0:	cmp	r0, r4
   134a4:	beq	134b8 <abort@plt+0x27b0>
   134a8:	bl	14640 <abort@plt+0x3938>
   134ac:	mov	r3, #256	; 0x100
   134b0:	str	r3, [r5, #8]
   134b4:	str	r4, [r5, #12]
   134b8:	ldr	r4, [pc, #44]	; 134ec <abort@plt+0x27e4>
   134bc:	cmp	r7, r4
   134c0:	beq	134d0 <abort@plt+0x27c8>
   134c4:	mov	r0, r7
   134c8:	bl	14640 <abort@plt+0x3938>
   134cc:	str	r4, [r5]
   134d0:	mov	r3, #1
   134d4:	ldrd	r6, [sp, #8]
   134d8:	str	r3, [r5, #4]
   134dc:	ldrd	r4, [sp]
   134e0:	ldr	r8, [sp, #16]
   134e4:	add	sp, sp, #20
   134e8:	pop	{pc}		; (ldr pc, [sp], #4)
   134ec:	ldrdeq	r6, [r2], -r8
   134f0:	ldr	r3, [pc, #4]	; 134fc <abort@plt+0x27f4>
   134f4:	mvn	r2, #0
   134f8:	b	12fbc <abort@plt+0x22b4>
   134fc:	andeq	r6, r2, r8, lsr r2
   13500:	ldr	r3, [pc]	; 13508 <abort@plt+0x2800>
   13504:	b	12fbc <abort@plt+0x22b4>
   13508:	andeq	r6, r2, r8, lsr r2
   1350c:	mov	r1, r0
   13510:	ldr	r3, [pc, #8]	; 13520 <abort@plt+0x2818>
   13514:	mvn	r2, #0
   13518:	mov	r0, #0
   1351c:	b	12fbc <abort@plt+0x22b4>
   13520:	andeq	r6, r2, r8, lsr r2
   13524:	mov	r2, r1
   13528:	ldr	r3, [pc, #8]	; 13538 <abort@plt+0x2830>
   1352c:	mov	r1, r0
   13530:	mov	r0, #0
   13534:	b	12fbc <abort@plt+0x22b4>
   13538:	andeq	r6, r2, r8, lsr r2
   1353c:	strd	r4, [sp, #-12]!
   13540:	mov	r5, r2
   13544:	mov	r4, r0
   13548:	str	lr, [sp, #8]
   1354c:	sub	sp, sp, #52	; 0x34
   13550:	mov	r0, sp
   13554:	bl	11658 <abort@plt+0x950>
   13558:	mov	r3, sp
   1355c:	mov	r1, r5
   13560:	mov	r0, r4
   13564:	mvn	r2, #0
   13568:	bl	12fbc <abort@plt+0x22b4>
   1356c:	add	sp, sp, #52	; 0x34
   13570:	ldrd	r4, [sp]
   13574:	add	sp, sp, #8
   13578:	pop	{pc}		; (ldr pc, [sp], #4)
   1357c:	strd	r4, [sp, #-16]!
   13580:	mov	r5, r2
   13584:	mov	r4, r0
   13588:	str	r6, [sp, #8]
   1358c:	mov	r6, r3
   13590:	str	lr, [sp, #12]
   13594:	sub	sp, sp, #48	; 0x30
   13598:	mov	r0, sp
   1359c:	bl	11658 <abort@plt+0x950>
   135a0:	mov	r3, sp
   135a4:	mov	r2, r6
   135a8:	mov	r1, r5
   135ac:	mov	r0, r4
   135b0:	bl	12fbc <abort@plt+0x22b4>
   135b4:	add	sp, sp, #48	; 0x30
   135b8:	ldrd	r4, [sp]
   135bc:	ldr	r6, [sp, #8]
   135c0:	add	sp, sp, #12
   135c4:	pop	{pc}		; (ldr pc, [sp], #4)
   135c8:	mov	r2, r1
   135cc:	mov	r1, r0
   135d0:	mov	r0, #0
   135d4:	b	1353c <abort@plt+0x2834>
   135d8:	mov	r3, r2
   135dc:	mov	r2, r1
   135e0:	mov	r1, r0
   135e4:	mov	r0, #0
   135e8:	b	1357c <abort@plt+0x2874>
   135ec:	ldr	ip, [pc, #140]	; 13680 <abort@plt+0x2978>
   135f0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   135f4:	ldrd	r4, [ip]
   135f8:	strd	r6, [sp, #8]
   135fc:	ldrd	r6, [ip, #8]
   13600:	strd	r8, [sp, #16]
   13604:	lsr	r9, r2, #5
   13608:	str	lr, [sp, #24]
   1360c:	sub	sp, sp, #52	; 0x34
   13610:	and	lr, r2, #31
   13614:	add	r8, sp, #8
   13618:	mov	r2, r1
   1361c:	strd	r4, [sp]
   13620:	mov	r1, r0
   13624:	mov	r3, sp
   13628:	strd	r6, [sp, #8]
   1362c:	mov	r0, #0
   13630:	ldrd	r4, [ip, #16]
   13634:	ldrd	r6, [ip, #24]
   13638:	strd	r4, [sp, #16]
   1363c:	ldrd	r4, [ip, #32]
   13640:	strd	r6, [sp, #24]
   13644:	ldrd	r6, [ip, #40]	; 0x28
   13648:	strd	r4, [sp, #32]
   1364c:	strd	r6, [sp, #40]	; 0x28
   13650:	ldr	ip, [r8, r9, lsl #2]
   13654:	mvn	r4, ip, lsr lr
   13658:	and	r4, r4, #1
   1365c:	eor	lr, ip, r4, lsl lr
   13660:	str	lr, [r8, r9, lsl #2]
   13664:	bl	12fbc <abort@plt+0x22b4>
   13668:	add	sp, sp, #52	; 0x34
   1366c:	ldrd	r4, [sp]
   13670:	ldrd	r6, [sp, #8]
   13674:	ldrd	r8, [sp, #16]
   13678:	add	sp, sp, #24
   1367c:	pop	{pc}		; (ldr pc, [sp], #4)
   13680:	andeq	r6, r2, r8, lsr r2
   13684:	mov	r2, r1
   13688:	mvn	r1, #0
   1368c:	b	135ec <abort@plt+0x28e4>
   13690:	mov	r2, #58	; 0x3a
   13694:	mvn	r1, #0
   13698:	b	135ec <abort@plt+0x28e4>
   1369c:	mov	r2, #58	; 0x3a
   136a0:	b	135ec <abort@plt+0x28e4>
   136a4:	strd	r4, [sp, #-20]!	; 0xffffffec
   136a8:	strd	r6, [sp, #8]
   136ac:	mov	r6, r0
   136b0:	mov	r7, r2
   136b4:	str	lr, [sp, #16]
   136b8:	sub	sp, sp, #100	; 0x64
   136bc:	mov	r0, sp
   136c0:	bl	11658 <abort@plt+0x950>
   136c4:	ldrd	r4, [sp, #8]
   136c8:	mov	r1, r7
   136cc:	mov	r0, r6
   136d0:	add	r3, sp, #48	; 0x30
   136d4:	mvn	r2, #0
   136d8:	ldrd	r6, [sp]
   136dc:	strd	r4, [sp, #56]	; 0x38
   136e0:	ldrd	r4, [sp, #16]
   136e4:	strd	r6, [sp, #48]	; 0x30
   136e8:	ldrd	r6, [sp, #32]
   136ec:	ldr	lr, [sp, #60]	; 0x3c
   136f0:	strd	r4, [sp, #64]	; 0x40
   136f4:	ldrd	r4, [sp, #24]
   136f8:	mvn	ip, lr
   136fc:	and	ip, ip, #67108864	; 0x4000000
   13700:	strd	r4, [sp, #72]	; 0x48
   13704:	eor	ip, ip, lr
   13708:	ldrd	r4, [sp, #40]	; 0x28
   1370c:	str	ip, [sp, #60]	; 0x3c
   13710:	strd	r6, [sp, #80]	; 0x50
   13714:	strd	r4, [sp, #88]	; 0x58
   13718:	bl	12fbc <abort@plt+0x22b4>
   1371c:	add	sp, sp, #100	; 0x64
   13720:	ldrd	r4, [sp]
   13724:	ldrd	r6, [sp, #8]
   13728:	add	sp, sp, #16
   1372c:	pop	{pc}		; (ldr pc, [sp], #4)
   13730:	ldr	ip, [pc, #156]	; 137d4 <abort@plt+0x2acc>
   13734:	cmp	r2, #0
   13738:	cmpne	r1, #0
   1373c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   13740:	strd	r6, [sp, #8]
   13744:	mov	r6, r2
   13748:	str	r8, [sp, #16]
   1374c:	mov	r8, r3
   13750:	strd	sl, [sp, #20]
   13754:	ldrd	r4, [ip]
   13758:	str	lr, [sp, #28]
   1375c:	sub	sp, sp, #48	; 0x30
   13760:	mov	lr, #10
   13764:	ldrd	r2, [ip, #8]
   13768:	ldrd	sl, [ip, #16]
   1376c:	strd	r4, [sp]
   13770:	ldrd	r4, [ip, #32]
   13774:	str	lr, [sp]
   13778:	strd	r2, [sp, #8]
   1377c:	strd	sl, [sp, #16]
   13780:	ldrd	r2, [ip, #24]
   13784:	ldrd	sl, [ip, #40]	; 0x28
   13788:	strd	r2, [sp, #24]
   1378c:	strd	r4, [sp, #32]
   13790:	strd	sl, [sp, #40]	; 0x28
   13794:	beq	137d0 <abort@plt+0x2ac8>
   13798:	ldr	r2, [sp, #80]	; 0x50
   1379c:	mov	r7, r1
   137a0:	mov	r3, sp
   137a4:	mov	r1, r8
   137a8:	str	r7, [sp, #40]	; 0x28
   137ac:	str	r6, [sp, #44]	; 0x2c
   137b0:	bl	12fbc <abort@plt+0x22b4>
   137b4:	add	sp, sp, #48	; 0x30
   137b8:	ldrd	r4, [sp]
   137bc:	ldrd	r6, [sp, #8]
   137c0:	ldr	r8, [sp, #16]
   137c4:	ldrd	sl, [sp, #20]
   137c8:	add	sp, sp, #28
   137cc:	pop	{pc}		; (ldr pc, [sp], #4)
   137d0:	bl	10d08 <abort@plt>
   137d4:	andeq	r6, r2, r8, lsr r2
   137d8:	mvn	ip, #0
   137dc:	push	{lr}		; (str lr, [sp, #-4]!)
   137e0:	sub	sp, sp, #12
   137e4:	str	ip, [sp]
   137e8:	bl	13730 <abort@plt+0x2a28>
   137ec:	add	sp, sp, #12
   137f0:	pop	{pc}		; (ldr pc, [sp], #4)
   137f4:	mvn	ip, #0
   137f8:	push	{lr}		; (str lr, [sp, #-4]!)
   137fc:	sub	sp, sp, #12
   13800:	mov	r3, r2
   13804:	mov	r2, r1
   13808:	mov	r1, r0
   1380c:	mov	r0, #0
   13810:	str	ip, [sp]
   13814:	bl	13730 <abort@plt+0x2a28>
   13818:	add	sp, sp, #12
   1381c:	pop	{pc}		; (ldr pc, [sp], #4)
   13820:	push	{lr}		; (str lr, [sp, #-4]!)
   13824:	sub	sp, sp, #12
   13828:	str	r3, [sp]
   1382c:	mov	r3, r2
   13830:	mov	r2, r1
   13834:	mov	r1, r0
   13838:	mov	r0, #0
   1383c:	bl	13730 <abort@plt+0x2a28>
   13840:	add	sp, sp, #12
   13844:	pop	{pc}		; (ldr pc, [sp], #4)
   13848:	ldr	r3, [pc]	; 13850 <abort@plt+0x2b48>
   1384c:	b	12fbc <abort@plt+0x22b4>
   13850:	andeq	r6, r2, r0, ror #1
   13854:	mov	r2, r1
   13858:	ldr	r3, [pc, #8]	; 13868 <abort@plt+0x2b60>
   1385c:	mov	r1, r0
   13860:	mov	r0, #0
   13864:	b	12fbc <abort@plt+0x22b4>
   13868:	andeq	r6, r2, r0, ror #1
   1386c:	ldr	r3, [pc, #4]	; 13878 <abort@plt+0x2b70>
   13870:	mvn	r2, #0
   13874:	b	12fbc <abort@plt+0x22b4>
   13878:	andeq	r6, r2, r0, ror #1
   1387c:	mov	r1, r0
   13880:	ldr	r3, [pc, #8]	; 13890 <abort@plt+0x2b88>
   13884:	mvn	r2, #0
   13888:	mov	r0, #0
   1388c:	b	12fbc <abort@plt+0x22b4>
   13890:	andeq	r6, r2, r0, ror #1
   13894:	cmp	r1, #0
   13898:	strd	r4, [sp, #-16]!
   1389c:	mov	ip, r3
   138a0:	str	r6, [sp, #8]
   138a4:	mov	r4, r0
   138a8:	str	lr, [sp, #12]
   138ac:	sub	sp, sp, #32
   138b0:	ldr	r5, [sp, #48]	; 0x30
   138b4:	ldr	r6, [sp, #52]	; 0x34
   138b8:	beq	139fc <abort@plt+0x2cf4>
   138bc:	mov	r3, r1
   138c0:	mov	r1, #1
   138c4:	stm	sp, {r2, ip}
   138c8:	movw	r2, #20364	; 0x4f8c
   138cc:	movt	r2, #1
   138d0:	bl	10c9c <__fprintf_chk@plt>
   138d4:	mov	r2, #5
   138d8:	movw	r1, #20384	; 0x4fa0
   138dc:	movt	r1, #1
   138e0:	mov	r0, #0
   138e4:	bl	10b88 <dcgettext@plt>
   138e8:	movw	ip, #2022	; 0x7e6
   138ec:	mov	r3, r0
   138f0:	mov	r1, #1
   138f4:	movw	r2, #21112	; 0x5278
   138f8:	movt	r2, #1
   138fc:	mov	r0, r4
   13900:	str	ip, [sp]
   13904:	bl	10c9c <__fprintf_chk@plt>
   13908:	mov	r1, r4
   1390c:	mov	r0, #10
   13910:	bl	10b7c <fputc_unlocked@plt>
   13914:	mov	r2, #5
   13918:	movw	r1, #20388	; 0x4fa4
   1391c:	movt	r1, #1
   13920:	mov	r0, #0
   13924:	bl	10b88 <dcgettext@plt>
   13928:	mov	r2, r0
   1392c:	mov	r1, #1
   13930:	movw	r3, #20560	; 0x5050
   13934:	movt	r3, #1
   13938:	mov	r0, r4
   1393c:	bl	10c9c <__fprintf_chk@plt>
   13940:	mov	r1, r4
   13944:	mov	r0, #10
   13948:	bl	10b7c <fputc_unlocked@plt>
   1394c:	cmp	r6, #9
   13950:	ldrls	pc, [pc, r6, lsl #2]
   13954:	b	13c68 <abort@plt+0x2f60>
   13958:	andeq	r3, r1, r8, ror #19
   1395c:	andeq	r3, r1, r8, lsl sl
   13960:	andeq	r3, r1, r4, asr sl
   13964:	muleq	r1, r4, sl
   13968:	ldrdeq	r3, [r1], -ip
   1396c:	andeq	r3, r1, r4, lsl fp
   13970:	andeq	r3, r1, ip, asr fp
   13974:			; <UNDEFINED> instruction: 0x00013bb0
   13978:	andeq	r3, r1, r8, lsl #24
   1397c:	andeq	r3, r1, r0, lsl #19
   13980:	movw	r1, #20864	; 0x5180
   13984:	movt	r1, #1
   13988:	mov	r2, #5
   1398c:	mov	r0, #0
   13990:	bl	10b88 <dcgettext@plt>
   13994:	ldr	lr, [r5, #4]
   13998:	mov	r2, r0
   1399c:	mov	r1, #1
   139a0:	mov	r0, r4
   139a4:	ldr	r3, [r5, #8]
   139a8:	ldr	ip, [r5, #32]
   139ac:	str	lr, [sp]
   139b0:	ldr	lr, [r5, #12]
   139b4:	str	ip, [sp, #28]
   139b8:	ldr	ip, [r5, #28]
   139bc:	str	r3, [sp, #4]
   139c0:	ldr	r3, [r5, #16]
   139c4:	str	lr, [sp, #8]
   139c8:	ldr	lr, [r5, #20]
   139cc:	str	ip, [sp, #24]
   139d0:	ldr	ip, [r5, #24]
   139d4:	str	r3, [sp, #12]
   139d8:	ldr	r3, [r5]
   139dc:	str	lr, [sp, #16]
   139e0:	str	ip, [sp, #20]
   139e4:	bl	10c9c <__fprintf_chk@plt>
   139e8:	add	sp, sp, #32
   139ec:	ldrd	r4, [sp]
   139f0:	ldr	r6, [sp, #8]
   139f4:	add	sp, sp, #12
   139f8:	pop	{pc}		; (ldr pc, [sp], #4)
   139fc:	mov	r3, r2
   13a00:	mov	r1, #1
   13a04:	str	ip, [sp]
   13a08:	movw	r2, #20376	; 0x4f98
   13a0c:	movt	r2, #1
   13a10:	bl	10c9c <__fprintf_chk@plt>
   13a14:	b	138d4 <abort@plt+0x2bcc>
   13a18:	mov	r2, #5
   13a1c:	movw	r1, #20596	; 0x5074
   13a20:	movt	r1, #1
   13a24:	mov	r0, #0
   13a28:	bl	10b88 <dcgettext@plt>
   13a2c:	ldr	r3, [r5]
   13a30:	mov	r2, r0
   13a34:	mov	r1, #1
   13a38:	mov	r0, r4
   13a3c:	add	sp, sp, #32
   13a40:	ldrd	r4, [sp]
   13a44:	ldr	r6, [sp, #8]
   13a48:	ldr	lr, [sp, #12]
   13a4c:	add	sp, sp, #16
   13a50:	b	10c9c <__fprintf_chk@plt>
   13a54:	mov	r2, #5
   13a58:	movw	r1, #20612	; 0x5084
   13a5c:	movt	r1, #1
   13a60:	mov	r0, #0
   13a64:	bl	10b88 <dcgettext@plt>
   13a68:	ldm	r5, {r3, ip}
   13a6c:	mov	r2, r0
   13a70:	mov	r1, #1
   13a74:	mov	r0, r4
   13a78:	str	ip, [sp, #48]	; 0x30
   13a7c:	add	sp, sp, #32
   13a80:	ldrd	r4, [sp]
   13a84:	ldr	r6, [sp, #8]
   13a88:	ldr	lr, [sp, #12]
   13a8c:	add	sp, sp, #16
   13a90:	b	10c9c <__fprintf_chk@plt>
   13a94:	mov	r2, #5
   13a98:	movw	r1, #20636	; 0x509c
   13a9c:	movt	r1, #1
   13aa0:	mov	r0, #0
   13aa4:	bl	10b88 <dcgettext@plt>
   13aa8:	ldm	r5, {r3, lr}
   13aac:	mov	r2, r0
   13ab0:	mov	r1, #1
   13ab4:	mov	r0, r4
   13ab8:	ldr	ip, [r5, #8]
   13abc:	str	lr, [sp, #48]	; 0x30
   13ac0:	str	ip, [sp, #52]	; 0x34
   13ac4:	add	sp, sp, #32
   13ac8:	ldrd	r4, [sp]
   13acc:	ldr	r6, [sp, #8]
   13ad0:	ldr	lr, [sp, #12]
   13ad4:	add	sp, sp, #16
   13ad8:	b	10c9c <__fprintf_chk@plt>
   13adc:	mov	r2, #5
   13ae0:	movw	r1, #20664	; 0x50b8
   13ae4:	movt	r1, #1
   13ae8:	mov	r0, #0
   13aec:	bl	10b88 <dcgettext@plt>
   13af0:	ldmib	r5, {r3, ip, lr}
   13af4:	mov	r2, r0
   13af8:	mov	r1, #1
   13afc:	mov	r0, r4
   13b00:	str	r3, [sp]
   13b04:	ldr	r3, [r5]
   13b08:	stmib	sp, {ip, lr}
   13b0c:	bl	10c9c <__fprintf_chk@plt>
   13b10:	b	139e8 <abort@plt+0x2ce0>
   13b14:	mov	r2, #5
   13b18:	movw	r1, #20696	; 0x50d8
   13b1c:	movt	r1, #1
   13b20:	mov	r0, #0
   13b24:	bl	10b88 <dcgettext@plt>
   13b28:	ldmib	r5, {ip, lr}
   13b2c:	mov	r2, r0
   13b30:	mov	r1, #1
   13b34:	mov	r0, r4
   13b38:	ldr	r3, [r5, #16]
   13b3c:	str	ip, [sp]
   13b40:	ldr	ip, [r5, #12]
   13b44:	str	r3, [sp, #12]
   13b48:	ldr	r3, [r5]
   13b4c:	str	lr, [sp, #4]
   13b50:	str	ip, [sp, #8]
   13b54:	bl	10c9c <__fprintf_chk@plt>
   13b58:	b	139e8 <abort@plt+0x2ce0>
   13b5c:	mov	r2, #5
   13b60:	movw	r1, #20732	; 0x50fc
   13b64:	movt	r1, #1
   13b68:	mov	r0, #0
   13b6c:	bl	10b88 <dcgettext@plt>
   13b70:	ldr	lr, [r5, #4]
   13b74:	mov	r2, r0
   13b78:	mov	r1, #1
   13b7c:	mov	r0, r4
   13b80:	ldr	r3, [r5, #8]
   13b84:	ldr	ip, [r5, #20]
   13b88:	str	lr, [sp]
   13b8c:	ldr	lr, [r5, #12]
   13b90:	str	ip, [sp, #16]
   13b94:	ldr	ip, [r5, #16]
   13b98:	str	r3, [sp, #4]
   13b9c:	ldr	r3, [r5]
   13ba0:	str	lr, [sp, #8]
   13ba4:	str	ip, [sp, #12]
   13ba8:	bl	10c9c <__fprintf_chk@plt>
   13bac:	b	139e8 <abort@plt+0x2ce0>
   13bb0:	mov	r2, #5
   13bb4:	movw	r1, #20772	; 0x5124
   13bb8:	movt	r1, #1
   13bbc:	mov	r0, #0
   13bc0:	bl	10b88 <dcgettext@plt>
   13bc4:	ldmib	r5, {r3, ip}
   13bc8:	mov	r2, r0
   13bcc:	mov	r1, #1
   13bd0:	mov	r0, r4
   13bd4:	ldr	lr, [r5, #24]
   13bd8:	str	r3, [sp]
   13bdc:	ldr	r3, [r5, #12]
   13be0:	str	lr, [sp, #20]
   13be4:	ldr	lr, [r5, #20]
   13be8:	str	ip, [sp, #4]
   13bec:	ldr	ip, [r5, #16]
   13bf0:	str	r3, [sp, #8]
   13bf4:	ldr	r3, [r5]
   13bf8:	str	ip, [sp, #12]
   13bfc:	str	lr, [sp, #16]
   13c00:	bl	10c9c <__fprintf_chk@plt>
   13c04:	b	139e8 <abort@plt+0x2ce0>
   13c08:	mov	r2, #5
   13c0c:	movw	r1, #20816	; 0x5150
   13c10:	movt	r1, #1
   13c14:	mov	r0, #0
   13c18:	bl	10b88 <dcgettext@plt>
   13c1c:	ldmib	r5, {ip, lr}
   13c20:	mov	r2, r0
   13c24:	mov	r1, #1
   13c28:	mov	r0, r4
   13c2c:	ldr	r3, [r5, #28]
   13c30:	str	ip, [sp]
   13c34:	ldr	ip, [r5, #12]
   13c38:	str	r3, [sp, #24]
   13c3c:	ldr	r3, [r5, #24]
   13c40:	str	lr, [sp, #4]
   13c44:	ldr	lr, [r5, #16]
   13c48:	str	ip, [sp, #8]
   13c4c:	ldr	ip, [r5, #20]
   13c50:	str	r3, [sp, #20]
   13c54:	ldr	r3, [r5]
   13c58:	str	lr, [sp, #12]
   13c5c:	str	ip, [sp, #16]
   13c60:	bl	10c9c <__fprintf_chk@plt>
   13c64:	b	139e8 <abort@plt+0x2ce0>
   13c68:	movw	r1, #20916	; 0x51b4
   13c6c:	movt	r1, #1
   13c70:	b	13988 <abort@plt+0x2c80>
   13c74:	strd	r4, [sp, #-12]!
   13c78:	str	lr, [sp, #8]
   13c7c:	sub	sp, sp, #12
   13c80:	ldr	r5, [sp, #24]
   13c84:	ldr	ip, [r5]
   13c88:	cmp	ip, #0
   13c8c:	beq	13ca8 <abort@plt+0x2fa0>
   13c90:	mov	lr, r5
   13c94:	mov	ip, #0
   13c98:	ldr	r4, [lr, #4]!
   13c9c:	add	ip, ip, #1
   13ca0:	cmp	r4, #0
   13ca4:	bne	13c98 <abort@plt+0x2f90>
   13ca8:	stm	sp, {r5, ip}
   13cac:	bl	13894 <abort@plt+0x2b8c>
   13cb0:	add	sp, sp, #12
   13cb4:	ldrd	r4, [sp]
   13cb8:	add	sp, sp, #8
   13cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   13cc0:	strd	r4, [sp, #-16]!
   13cc4:	mov	ip, #0
   13cc8:	str	r6, [sp, #8]
   13ccc:	str	lr, [sp, #12]
   13cd0:	sub	sp, sp, #48	; 0x30
   13cd4:	ldr	r5, [sp, #64]	; 0x40
   13cd8:	add	r6, sp, #8
   13cdc:	mov	r4, r6
   13ce0:	ldr	lr, [r5], #4
   13ce4:	cmp	lr, #0
   13ce8:	str	lr, [r4], #4
   13cec:	beq	13cfc <abort@plt+0x2ff4>
   13cf0:	add	ip, ip, #1
   13cf4:	cmp	ip, #10
   13cf8:	bne	13ce0 <abort@plt+0x2fd8>
   13cfc:	stm	sp, {r6, ip}
   13d00:	bl	13894 <abort@plt+0x2b8c>
   13d04:	add	sp, sp, #48	; 0x30
   13d08:	ldrd	r4, [sp]
   13d0c:	ldr	r6, [sp, #8]
   13d10:	add	sp, sp, #12
   13d14:	pop	{pc}		; (ldr pc, [sp], #4)
   13d18:	push	{r3}		; (str r3, [sp, #-4]!)
   13d1c:	mov	ip, #0
   13d20:	strd	r4, [sp, #-12]!
   13d24:	str	lr, [sp, #8]
   13d28:	sub	sp, sp, #56	; 0x38
   13d2c:	add	r3, sp, #72	; 0x48
   13d30:	add	r5, sp, #16
   13d34:	mov	r4, r3
   13d38:	mov	lr, r5
   13d3c:	str	r3, [sp, #12]
   13d40:	ldr	r3, [r4], #4
   13d44:	cmp	r3, #0
   13d48:	str	r3, [lr], #4
   13d4c:	beq	13d5c <abort@plt+0x3054>
   13d50:	add	ip, ip, #1
   13d54:	cmp	ip, #10
   13d58:	bne	13d40 <abort@plt+0x3038>
   13d5c:	ldr	r3, [sp, #68]	; 0x44
   13d60:	stm	sp, {r5, ip}
   13d64:	bl	13894 <abort@plt+0x2b8c>
   13d68:	add	sp, sp, #56	; 0x38
   13d6c:	ldrd	r4, [sp]
   13d70:	ldr	lr, [sp, #8]
   13d74:	add	sp, sp, #12
   13d78:	add	sp, sp, #4
   13d7c:	bx	lr
   13d80:	movw	r3, #24868	; 0x6124
   13d84:	movt	r3, #2
   13d88:	str	r4, [sp, #-8]!
   13d8c:	mov	r0, #10
   13d90:	ldr	r1, [r3]
   13d94:	str	lr, [sp, #4]
   13d98:	bl	10b7c <fputc_unlocked@plt>
   13d9c:	mov	r2, #5
   13da0:	movw	r1, #20976	; 0x51f0
   13da4:	movt	r1, #1
   13da8:	mov	r0, #0
   13dac:	bl	10b88 <dcgettext@plt>
   13db0:	mov	r1, r0
   13db4:	movw	r2, #20996	; 0x5204
   13db8:	movt	r2, #1
   13dbc:	mov	r0, #1
   13dc0:	bl	10c84 <__printf_chk@plt>
   13dc4:	mov	r2, #5
   13dc8:	movw	r1, #21020	; 0x521c
   13dcc:	movt	r1, #1
   13dd0:	mov	r0, #0
   13dd4:	bl	10b88 <dcgettext@plt>
   13dd8:	mov	r1, r0
   13ddc:	movw	r3, #19624	; 0x4ca8
   13de0:	movt	r3, #1
   13de4:	movw	r2, #19664	; 0x4cd0
   13de8:	movt	r2, #1
   13dec:	mov	r0, #1
   13df0:	bl	10c84 <__printf_chk@plt>
   13df4:	mov	r2, #5
   13df8:	movw	r1, #21040	; 0x5230
   13dfc:	movt	r1, #1
   13e00:	mov	r0, #0
   13e04:	bl	10b88 <dcgettext@plt>
   13e08:	mov	r1, r0
   13e0c:	movw	r2, #21080	; 0x5258
   13e10:	movt	r2, #1
   13e14:	mov	r0, #1
   13e18:	ldr	r4, [sp]
   13e1c:	ldr	lr, [sp, #4]
   13e20:	add	sp, sp, #8
   13e24:	b	10c84 <__printf_chk@plt>
   13e28:	str	r4, [sp, #-8]!
   13e2c:	str	lr, [sp, #4]
   13e30:	bl	14358 <abort@plt+0x3650>
   13e34:	cmp	r0, #0
   13e38:	beq	13e48 <abort@plt+0x3140>
   13e3c:	ldr	r4, [sp]
   13e40:	add	sp, sp, #4
   13e44:	pop	{pc}		; (ldr pc, [sp], #4)
   13e48:	bl	142a0 <abort@plt+0x3598>
   13e4c:	str	r4, [sp, #-8]!
   13e50:	str	lr, [sp, #4]
   13e54:	bl	14358 <abort@plt+0x3650>
   13e58:	cmp	r0, #0
   13e5c:	beq	13e6c <abort@plt+0x3164>
   13e60:	ldr	r4, [sp]
   13e64:	add	sp, sp, #4
   13e68:	pop	{pc}		; (ldr pc, [sp], #4)
   13e6c:	bl	142a0 <abort@plt+0x3598>
   13e70:	str	r4, [sp, #-8]!
   13e74:	str	lr, [sp, #4]
   13e78:	bl	14358 <abort@plt+0x3650>
   13e7c:	cmp	r0, #0
   13e80:	beq	13e90 <abort@plt+0x3188>
   13e84:	ldr	r4, [sp]
   13e88:	add	sp, sp, #4
   13e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   13e90:	bl	142a0 <abort@plt+0x3598>
   13e94:	strd	r4, [sp, #-16]!
   13e98:	mov	r5, r0
   13e9c:	mov	r4, r1
   13ea0:	str	r6, [sp, #8]
   13ea4:	str	lr, [sp, #12]
   13ea8:	bl	14394 <abort@plt+0x368c>
   13eac:	cmp	r0, #0
   13eb0:	beq	13ec4 <abort@plt+0x31bc>
   13eb4:	ldrd	r4, [sp]
   13eb8:	ldr	r6, [sp, #8]
   13ebc:	add	sp, sp, #12
   13ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ec4:	adds	r4, r4, #0
   13ec8:	movne	r4, #1
   13ecc:	cmp	r5, #0
   13ed0:	moveq	r4, #1
   13ed4:	cmp	r4, #0
   13ed8:	beq	13eb4 <abort@plt+0x31ac>
   13edc:	bl	142a0 <abort@plt+0x3598>
   13ee0:	cmp	r1, #0
   13ee4:	orreq	r1, r1, #1
   13ee8:	str	r4, [sp, #-8]!
   13eec:	str	lr, [sp, #4]
   13ef0:	bl	14394 <abort@plt+0x368c>
   13ef4:	cmp	r0, #0
   13ef8:	beq	13f08 <abort@plt+0x3200>
   13efc:	ldr	r4, [sp]
   13f00:	add	sp, sp, #4
   13f04:	pop	{pc}		; (ldr pc, [sp], #4)
   13f08:	bl	142a0 <abort@plt+0x3598>
   13f0c:	strd	r4, [sp, #-16]!
   13f10:	mov	r4, r0
   13f14:	mov	r5, r2
   13f18:	str	r6, [sp, #8]
   13f1c:	mov	r6, r1
   13f20:	str	lr, [sp, #12]
   13f24:	bl	1482c <abort@plt+0x3b24>
   13f28:	cmp	r0, #0
   13f2c:	beq	13f40 <abort@plt+0x3238>
   13f30:	ldrd	r4, [sp]
   13f34:	ldr	r6, [sp, #8]
   13f38:	add	sp, sp, #12
   13f3c:	pop	{pc}		; (ldr pc, [sp], #4)
   13f40:	cmp	r4, #0
   13f44:	beq	13f54 <abort@plt+0x324c>
   13f48:	cmp	r6, #0
   13f4c:	cmpne	r5, #0
   13f50:	beq	13f30 <abort@plt+0x3228>
   13f54:	bl	142a0 <abort@plt+0x3598>
   13f58:	b	13f0c <abort@plt+0x3204>
   13f5c:	cmp	r2, #0
   13f60:	cmpne	r1, #0
   13f64:	str	r4, [sp, #-8]!
   13f68:	moveq	r2, #1
   13f6c:	str	lr, [sp, #4]
   13f70:	moveq	r1, r2
   13f74:	bl	1482c <abort@plt+0x3b24>
   13f78:	cmp	r0, #0
   13f7c:	beq	13f8c <abort@plt+0x3284>
   13f80:	ldr	r4, [sp]
   13f84:	add	sp, sp, #4
   13f88:	pop	{pc}		; (ldr pc, [sp], #4)
   13f8c:	bl	142a0 <abort@plt+0x3598>
   13f90:	mov	r2, r1
   13f94:	mov	r1, r0
   13f98:	mov	r0, #0
   13f9c:	b	13f0c <abort@plt+0x3204>
   13fa0:	mov	r2, r1
   13fa4:	mov	r1, r0
   13fa8:	mov	r0, #0
   13fac:	b	13f5c <abort@plt+0x3254>
   13fb0:	cmp	r0, #0
   13fb4:	strd	r4, [sp, #-16]!
   13fb8:	mov	r5, r1
   13fbc:	ldr	r4, [r1]
   13fc0:	str	r6, [sp, #8]
   13fc4:	str	lr, [sp, #12]
   13fc8:	beq	13ff8 <abort@plt+0x32f0>
   13fcc:	lsr	r3, r4, #1
   13fd0:	add	r3, r3, #1
   13fd4:	adds	r4, r4, r3
   13fd8:	bcs	14014 <abort@plt+0x330c>
   13fdc:	mov	r1, r4
   13fe0:	bl	13f0c <abort@plt+0x3204>
   13fe4:	ldr	r6, [sp, #8]
   13fe8:	str	r4, [r5]
   13fec:	ldrd	r4, [sp]
   13ff0:	add	sp, sp, #12
   13ff4:	pop	{pc}		; (ldr pc, [sp], #4)
   13ff8:	cmp	r4, #0
   13ffc:	bne	13fdc <abort@plt+0x32d4>
   14000:	mov	r4, #64	; 0x40
   14004:	udiv	r4, r4, r2
   14008:	cmp	r2, #64	; 0x40
   1400c:	addhi	r4, r4, #1
   14010:	b	13fdc <abort@plt+0x32d4>
   14014:	bl	142a0 <abort@plt+0x3598>
   14018:	mov	r2, #1
   1401c:	b	13fb0 <abort@plt+0x32a8>
   14020:	ldr	ip, [r1]
   14024:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14028:	mov	r5, r1
   1402c:	strd	r6, [sp, #8]
   14030:	str	lr, [sp, #28]
   14034:	strd	r8, [sp, #16]
   14038:	asr	lr, ip, #1
   1403c:	ldr	r8, [sp, #32]
   14040:	str	sl, [sp, #24]
   14044:	adds	r4, ip, lr
   14048:	mvn	lr, r3
   1404c:	lsr	lr, lr, #31
   14050:	mvnvs	r4, #-2147483648	; 0x80000000
   14054:	cmp	r3, r4
   14058:	movge	r1, #0
   1405c:	andlt	r1, lr, #1
   14060:	cmp	r1, #0
   14064:	movne	r4, r3
   14068:	smull	r6, r7, r4, r8
   1406c:	cmp	r7, r6, asr #31
   14070:	bne	140f8 <abort@plt+0x33f0>
   14074:	cmp	r6, #63	; 0x3f
   14078:	mov	r1, r6
   1407c:	ble	140e0 <abort@plt+0x33d8>
   14080:	cmp	r0, #0
   14084:	sub	r6, r4, ip
   14088:	streq	r0, [r5]
   1408c:	cmp	r6, r2
   14090:	bge	140c0 <abort@plt+0x33b8>
   14094:	adds	r4, ip, r2
   14098:	bvs	140f4 <abort@plt+0x33ec>
   1409c:	cmp	r4, r3
   140a0:	movle	r3, #0
   140a4:	andgt	r3, lr, #1
   140a8:	cmp	r3, #0
   140ac:	bne	140f4 <abort@plt+0x33ec>
   140b0:	smull	r8, r9, r4, r8
   140b4:	cmp	r9, r8, asr #31
   140b8:	mov	r1, r8
   140bc:	bne	140f4 <abort@plt+0x33ec>
   140c0:	bl	13e94 <abort@plt+0x318c>
   140c4:	ldrd	r6, [sp, #8]
   140c8:	ldrd	r8, [sp, #16]
   140cc:	ldr	sl, [sp, #24]
   140d0:	str	r4, [r5]
   140d4:	ldrd	r4, [sp]
   140d8:	add	sp, sp, #28
   140dc:	pop	{pc}		; (ldr pc, [sp], #4)
   140e0:	mov	r6, #64	; 0x40
   140e4:	sdiv	r4, r6, r8
   140e8:	mls	r1, r8, r4, r6
   140ec:	sub	r1, r6, r1
   140f0:	b	14080 <abort@plt+0x3378>
   140f4:	bl	142a0 <abort@plt+0x3598>
   140f8:	mvn	r6, #-2147483648	; 0x80000000
   140fc:	b	140e4 <abort@plt+0x33dc>
   14100:	mov	r1, #1
   14104:	str	r4, [sp, #-8]!
   14108:	str	lr, [sp, #4]
   1410c:	bl	142e4 <abort@plt+0x35dc>
   14110:	cmp	r0, #0
   14114:	beq	14124 <abort@plt+0x341c>
   14118:	ldr	r4, [sp]
   1411c:	add	sp, sp, #4
   14120:	pop	{pc}		; (ldr pc, [sp], #4)
   14124:	bl	142a0 <abort@plt+0x3598>
   14128:	mov	r1, #1
   1412c:	str	r4, [sp, #-8]!
   14130:	str	lr, [sp, #4]
   14134:	bl	142e4 <abort@plt+0x35dc>
   14138:	cmp	r0, #0
   1413c:	beq	1414c <abort@plt+0x3444>
   14140:	ldr	r4, [sp]
   14144:	add	sp, sp, #4
   14148:	pop	{pc}		; (ldr pc, [sp], #4)
   1414c:	bl	142a0 <abort@plt+0x3598>
   14150:	str	r4, [sp, #-8]!
   14154:	str	lr, [sp, #4]
   14158:	bl	142e4 <abort@plt+0x35dc>
   1415c:	cmp	r0, #0
   14160:	beq	14170 <abort@plt+0x3468>
   14164:	ldr	r4, [sp]
   14168:	add	sp, sp, #4
   1416c:	pop	{pc}		; (ldr pc, [sp], #4)
   14170:	bl	142a0 <abort@plt+0x3598>
   14174:	str	r4, [sp, #-8]!
   14178:	str	lr, [sp, #4]
   1417c:	bl	142e4 <abort@plt+0x35dc>
   14180:	cmp	r0, #0
   14184:	beq	14194 <abort@plt+0x348c>
   14188:	ldr	r4, [sp]
   1418c:	add	sp, sp, #4
   14190:	pop	{pc}		; (ldr pc, [sp], #4)
   14194:	bl	142a0 <abort@plt+0x3598>
   14198:	strd	r4, [sp, #-16]!
   1419c:	mov	r4, r1
   141a0:	str	r6, [sp, #8]
   141a4:	mov	r6, r0
   141a8:	mov	r0, r1
   141ac:	str	lr, [sp, #12]
   141b0:	bl	14358 <abort@plt+0x3650>
   141b4:	subs	r5, r0, #0
   141b8:	beq	141dc <abort@plt+0x34d4>
   141bc:	mov	r2, r4
   141c0:	mov	r1, r6
   141c4:	bl	10b4c <memcpy@plt>
   141c8:	mov	r0, r5
   141cc:	ldrd	r4, [sp]
   141d0:	ldr	r6, [sp, #8]
   141d4:	add	sp, sp, #12
   141d8:	pop	{pc}		; (ldr pc, [sp], #4)
   141dc:	bl	142a0 <abort@plt+0x3598>
   141e0:	strd	r4, [sp, #-16]!
   141e4:	mov	r4, r1
   141e8:	str	r6, [sp, #8]
   141ec:	mov	r6, r0
   141f0:	mov	r0, r1
   141f4:	str	lr, [sp, #12]
   141f8:	bl	14358 <abort@plt+0x3650>
   141fc:	subs	r5, r0, #0
   14200:	beq	14224 <abort@plt+0x351c>
   14204:	mov	r2, r4
   14208:	mov	r1, r6
   1420c:	bl	10b4c <memcpy@plt>
   14210:	mov	r0, r5
   14214:	ldrd	r4, [sp]
   14218:	ldr	r6, [sp, #8]
   1421c:	add	sp, sp, #12
   14220:	pop	{pc}		; (ldr pc, [sp], #4)
   14224:	bl	142a0 <abort@plt+0x3598>
   14228:	strd	r4, [sp, #-16]!
   1422c:	mov	r4, r1
   14230:	str	r6, [sp, #8]
   14234:	mov	r6, r0
   14238:	add	r0, r1, #1
   1423c:	str	lr, [sp, #12]
   14240:	bl	14358 <abort@plt+0x3650>
   14244:	subs	r5, r0, #0
   14248:	beq	14274 <abort@plt+0x356c>
   1424c:	mov	r3, #0
   14250:	mov	r1, r6
   14254:	mov	r2, r4
   14258:	strb	r3, [r5, r4]
   1425c:	bl	10b4c <memcpy@plt>
   14260:	mov	r0, r5
   14264:	ldrd	r4, [sp]
   14268:	ldr	r6, [sp, #8]
   1426c:	add	sp, sp, #12
   14270:	pop	{pc}		; (ldr pc, [sp], #4)
   14274:	bl	142a0 <abort@plt+0x3598>
   14278:	str	r4, [sp, #-8]!
   1427c:	mov	r4, r0
   14280:	str	lr, [sp, #4]
   14284:	bl	10c54 <strlen@plt>
   14288:	add	r1, r0, #1
   1428c:	mov	r0, r4
   14290:	ldr	r4, [sp]
   14294:	ldr	lr, [sp, #4]
   14298:	add	sp, sp, #8
   1429c:	b	14198 <abort@plt+0x3490>
   142a0:	movw	r3, #24780	; 0x60cc
   142a4:	movt	r3, #2
   142a8:	str	r4, [sp, #-8]!
   142ac:	ldr	r4, [r3]
   142b0:	mov	r2, #5
   142b4:	movw	r1, #21160	; 0x52a8
   142b8:	movt	r1, #1
   142bc:	mov	r0, #0
   142c0:	str	lr, [sp, #4]
   142c4:	bl	10b88 <dcgettext@plt>
   142c8:	mov	r3, r0
   142cc:	movw	r2, #20076	; 0x4e6c
   142d0:	movt	r2, #1
   142d4:	mov	r1, #0
   142d8:	mov	r0, r4
   142dc:	bl	10bf4 <error@plt>
   142e0:	bl	10d08 <abort@plt>
   142e4:	cmp	r1, #0
   142e8:	cmpne	r0, #0
   142ec:	beq	14338 <abort@plt+0x3630>
   142f0:	strd	r4, [sp, #-16]!
   142f4:	umull	r4, r5, r0, r1
   142f8:	str	r6, [sp, #8]
   142fc:	str	lr, [sp, #12]
   14300:	adds	r3, r5, #0
   14304:	movne	r3, #1
   14308:	cmp	r4, #0
   1430c:	blt	14318 <abort@plt+0x3610>
   14310:	cmp	r3, #0
   14314:	beq	14344 <abort@plt+0x363c>
   14318:	bl	10c60 <__errno_location@plt>
   1431c:	mov	r3, #12
   14320:	ldrd	r4, [sp]
   14324:	ldr	r6, [sp, #8]
   14328:	add	sp, sp, #12
   1432c:	str	r3, [r0]
   14330:	mov	r0, #0
   14334:	pop	{pc}		; (ldr pc, [sp], #4)
   14338:	mov	r1, #1
   1433c:	mov	r0, r1
   14340:	b	10b04 <calloc@plt>
   14344:	ldrd	r4, [sp]
   14348:	ldr	r6, [sp, #8]
   1434c:	ldr	lr, [sp, #12]
   14350:	add	sp, sp, #16
   14354:	b	10b04 <calloc@plt>
   14358:	cmp	r0, #0
   1435c:	beq	14368 <abort@plt+0x3660>
   14360:	blt	14370 <abort@plt+0x3668>
   14364:	b	10c00 <malloc@plt>
   14368:	mov	r0, #1
   1436c:	b	10c00 <malloc@plt>
   14370:	str	r4, [sp, #-8]!
   14374:	str	lr, [sp, #4]
   14378:	bl	10c60 <__errno_location@plt>
   1437c:	mov	r3, #12
   14380:	ldr	r4, [sp]
   14384:	add	sp, sp, #4
   14388:	str	r3, [r0]
   1438c:	mov	r0, #0
   14390:	pop	{pc}		; (ldr pc, [sp], #4)
   14394:	cmp	r0, #0
   14398:	beq	143c0 <abort@plt+0x36b8>
   1439c:	cmp	r1, #0
   143a0:	str	r4, [sp, #-8]!
   143a4:	str	lr, [sp, #4]
   143a8:	beq	143c8 <abort@plt+0x36c0>
   143ac:	blt	143dc <abort@plt+0x36d4>
   143b0:	ldr	r4, [sp]
   143b4:	ldr	lr, [sp, #4]
   143b8:	add	sp, sp, #8
   143bc:	b	10b94 <realloc@plt>
   143c0:	mov	r0, r1
   143c4:	b	14358 <abort@plt+0x3650>
   143c8:	bl	14640 <abort@plt+0x3938>
   143cc:	ldr	r4, [sp]
   143d0:	add	sp, sp, #4
   143d4:	mov	r0, #0
   143d8:	pop	{pc}		; (ldr pc, [sp], #4)
   143dc:	bl	10c60 <__errno_location@plt>
   143e0:	mov	r3, #12
   143e4:	str	r3, [r0]
   143e8:	b	143cc <abort@plt+0x36c4>
   143ec:	ldrb	r3, [r0]
   143f0:	cmp	r3, #47	; 0x2f
   143f4:	bne	14404 <abort@plt+0x36fc>
   143f8:	ldrb	r3, [r0, #1]!
   143fc:	cmp	r3, #47	; 0x2f
   14400:	beq	143f8 <abort@plt+0x36f0>
   14404:	cmp	r3, #0
   14408:	beq	14438 <abort@plt+0x3730>
   1440c:	mov	r2, r0
   14410:	mov	r1, #0
   14414:	cmp	r3, #47	; 0x2f
   14418:	moveq	r1, #1
   1441c:	beq	1442c <abort@plt+0x3724>
   14420:	cmp	r1, #0
   14424:	movne	r0, r2
   14428:	movne	r1, #0
   1442c:	ldrb	r3, [r2, #1]!
   14430:	cmp	r3, #0
   14434:	bne	14414 <abort@plt+0x370c>
   14438:	bx	lr
   1443c:	str	r4, [sp, #-8]!
   14440:	mov	r4, r0
   14444:	str	lr, [sp, #4]
   14448:	bl	10c54 <strlen@plt>
   1444c:	cmp	r0, #1
   14450:	bls	14474 <abort@plt+0x376c>
   14454:	add	r2, r4, r0
   14458:	mov	r3, r0
   1445c:	ldrb	r2, [r2, #-1]
   14460:	cmp	r2, #47	; 0x2f
   14464:	subeq	r3, r0, #2
   14468:	rsbeq	r1, r4, #1
   1446c:	addeq	r3, r4, r3
   14470:	beq	14480 <abort@plt+0x3778>
   14474:	ldr	r4, [sp]
   14478:	add	sp, sp, #4
   1447c:	pop	{pc}		; (ldr pc, [sp], #4)
   14480:	cmp	r3, r4
   14484:	add	r0, r1, r3
   14488:	beq	14474 <abort@plt+0x376c>
   1448c:	ldrb	r2, [r3], #-1
   14490:	cmp	r2, #47	; 0x2f
   14494:	beq	14480 <abort@plt+0x3778>
   14498:	ldr	r4, [sp]
   1449c:	add	sp, sp, #4
   144a0:	pop	{pc}		; (ldr pc, [sp], #4)
   144a4:	strd	r4, [sp, #-16]!
   144a8:	mov	r4, r0
   144ac:	str	r6, [sp, #8]
   144b0:	str	lr, [sp, #12]
   144b4:	bl	10bdc <__fpending@plt>
   144b8:	ldr	r5, [r4]
   144bc:	mov	r6, r0
   144c0:	mov	r0, r4
   144c4:	bl	1452c <abort@plt+0x3824>
   144c8:	mov	r4, r0
   144cc:	and	r5, r5, #32
   144d0:	cmp	r5, #0
   144d4:	bne	1450c <abort@plt+0x3804>
   144d8:	cmp	r0, #0
   144dc:	beq	144f8 <abort@plt+0x37f0>
   144e0:	cmp	r6, #0
   144e4:	bne	14524 <abort@plt+0x381c>
   144e8:	bl	10c60 <__errno_location@plt>
   144ec:	ldr	r4, [r0]
   144f0:	subs	r4, r4, #9
   144f4:	mvnne	r4, #0
   144f8:	mov	r0, r4
   144fc:	ldrd	r4, [sp]
   14500:	ldr	r6, [sp, #8]
   14504:	add	sp, sp, #12
   14508:	pop	{pc}		; (ldr pc, [sp], #4)
   1450c:	cmp	r0, #0
   14510:	bne	14524 <abort@plt+0x381c>
   14514:	bl	10c60 <__errno_location@plt>
   14518:	str	r4, [r0]
   1451c:	mvn	r4, #0
   14520:	b	144f8 <abort@plt+0x37f0>
   14524:	mvn	r4, #0
   14528:	b	144f8 <abort@plt+0x37f0>
   1452c:	strd	r4, [sp, #-12]!
   14530:	mov	r4, r0
   14534:	str	lr, [sp, #8]
   14538:	sub	sp, sp, #12
   1453c:	bl	10c90 <fileno@plt>
   14540:	cmp	r0, #0
   14544:	mov	r0, r4
   14548:	blt	145cc <abort@plt+0x38c4>
   1454c:	bl	10c18 <__freading@plt>
   14550:	cmp	r0, #0
   14554:	bne	14598 <abort@plt+0x3890>
   14558:	mov	r0, r4
   1455c:	bl	145e0 <abort@plt+0x38d8>
   14560:	cmp	r0, #0
   14564:	beq	145c8 <abort@plt+0x38c0>
   14568:	bl	10c60 <__errno_location@plt>
   1456c:	mov	r5, r0
   14570:	mov	r0, r4
   14574:	ldr	r4, [r5]
   14578:	bl	10ca8 <fclose@plt>
   1457c:	cmp	r4, #0
   14580:	mvnne	r0, #0
   14584:	strne	r4, [r5]
   14588:	add	sp, sp, #12
   1458c:	ldrd	r4, [sp]
   14590:	add	sp, sp, #8
   14594:	pop	{pc}		; (ldr pc, [sp], #4)
   14598:	mov	r0, r4
   1459c:	bl	10c90 <fileno@plt>
   145a0:	mov	r1, #1
   145a4:	mov	r2, #0
   145a8:	mov	r3, #0
   145ac:	str	r1, [sp]
   145b0:	bl	10bc4 <lseek64@plt>
   145b4:	mvn	r3, #0
   145b8:	mvn	r2, #0
   145bc:	cmp	r1, r3
   145c0:	cmpeq	r0, r2
   145c4:	bne	14558 <abort@plt+0x3850>
   145c8:	mov	r0, r4
   145cc:	add	sp, sp, #12
   145d0:	ldrd	r4, [sp]
   145d4:	ldr	lr, [sp, #8]
   145d8:	add	sp, sp, #12
   145dc:	b	10ca8 <fclose@plt>
   145e0:	str	r4, [sp, #-8]!
   145e4:	subs	r4, r0, #0
   145e8:	str	lr, [sp, #4]
   145ec:	sub	sp, sp, #8
   145f0:	beq	1460c <abort@plt+0x3904>
   145f4:	bl	10c18 <__freading@plt>
   145f8:	cmp	r0, #0
   145fc:	beq	1460c <abort@plt+0x3904>
   14600:	ldr	r3, [r4]
   14604:	tst	r3, #256	; 0x100
   14608:	bne	14624 <abort@plt+0x391c>
   1460c:	mov	r0, r4
   14610:	add	sp, sp, #8
   14614:	ldr	r4, [sp]
   14618:	ldr	lr, [sp, #4]
   1461c:	add	sp, sp, #8
   14620:	b	10b28 <fflush@plt>
   14624:	mov	r1, #1
   14628:	mov	r2, #0
   1462c:	mov	r3, #0
   14630:	mov	r0, r4
   14634:	str	r1, [sp]
   14638:	bl	146a0 <abort@plt+0x3998>
   1463c:	b	1460c <abort@plt+0x3904>
   14640:	strd	r4, [sp, #-12]!
   14644:	mov	r5, r0
   14648:	str	lr, [sp, #8]
   1464c:	sub	sp, sp, #12
   14650:	bl	10c60 <__errno_location@plt>
   14654:	mov	r4, r0
   14658:	mov	r2, #0
   1465c:	ldr	r3, [r4]
   14660:	mov	r0, r5
   14664:	str	r2, [r4]
   14668:	str	r3, [sp]
   1466c:	str	r3, [sp, #4]
   14670:	bl	10b34 <free@plt>
   14674:	ldr	r3, [r4]
   14678:	add	r2, sp, #8
   1467c:	clz	r3, r3
   14680:	lsr	r3, r3, #5
   14684:	add	r3, r2, r3, lsl #2
   14688:	ldr	r3, [r3, #-8]
   1468c:	str	r3, [r4]
   14690:	add	sp, sp, #12
   14694:	ldrd	r4, [sp]
   14698:	add	sp, sp, #8
   1469c:	pop	{pc}		; (ldr pc, [sp], #4)
   146a0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   146a4:	mov	r4, r0
   146a8:	ldr	ip, [r0, #4]
   146ac:	strd	r6, [sp, #8]
   146b0:	str	lr, [sp, #20]
   146b4:	ldr	lr, [r0, #8]
   146b8:	str	r8, [sp, #16]
   146bc:	sub	sp, sp, #8
   146c0:	ldr	r5, [sp, #32]
   146c4:	cmp	lr, ip
   146c8:	beq	146f0 <abort@plt+0x39e8>
   146cc:	mov	r0, r4
   146d0:	str	r5, [sp, #32]
   146d4:	add	sp, sp, #8
   146d8:	ldrd	r4, [sp]
   146dc:	ldrd	r6, [sp, #8]
   146e0:	ldr	r8, [sp, #16]
   146e4:	ldr	lr, [sp, #20]
   146e8:	add	sp, sp, #24
   146ec:	b	10cb4 <fseeko64@plt>
   146f0:	ldr	ip, [r0, #16]
   146f4:	ldr	lr, [r0, #20]
   146f8:	cmp	lr, ip
   146fc:	bne	146cc <abort@plt+0x39c4>
   14700:	ldr	r8, [r0, #36]	; 0x24
   14704:	cmp	r8, #0
   14708:	bne	146cc <abort@plt+0x39c4>
   1470c:	mov	r6, r2
   14710:	mov	r7, r3
   14714:	bl	10c90 <fileno@plt>
   14718:	mov	r2, r6
   1471c:	mov	r3, r7
   14720:	str	r5, [sp]
   14724:	bl	10bc4 <lseek64@plt>
   14728:	mvn	r3, #0
   1472c:	mvn	r2, #0
   14730:	cmp	r1, r3
   14734:	cmpeq	r0, r2
   14738:	beq	14768 <abort@plt+0x3a60>
   1473c:	ldr	r3, [r4]
   14740:	strd	r0, [r4, #80]	; 0x50
   14744:	bic	r3, r3, #16
   14748:	str	r3, [r4]
   1474c:	mov	r0, r8
   14750:	add	sp, sp, #8
   14754:	ldrd	r4, [sp]
   14758:	ldrd	r6, [sp, #8]
   1475c:	ldr	r8, [sp, #16]
   14760:	add	sp, sp, #20
   14764:	pop	{pc}		; (ldr pc, [sp], #4)
   14768:	mvn	r8, #0
   1476c:	b	1474c <abort@plt+0x3a44>
   14770:	mov	r0, #14
   14774:	str	r4, [sp, #-8]!
   14778:	str	lr, [sp, #4]
   1477c:	bl	10ce4 <nl_langinfo@plt>
   14780:	cmp	r0, #0
   14784:	beq	147a8 <abort@plt+0x3aa0>
   14788:	ldrb	r2, [r0]
   1478c:	movw	r3, #21180	; 0x52bc
   14790:	movt	r3, #1
   14794:	ldr	r4, [sp]
   14798:	add	sp, sp, #4
   1479c:	cmp	r2, #0
   147a0:	moveq	r0, r3
   147a4:	pop	{pc}		; (ldr pc, [sp], #4)
   147a8:	ldr	r4, [sp]
   147ac:	add	sp, sp, #4
   147b0:	movw	r0, #21180	; 0x52bc
   147b4:	movt	r0, #1
   147b8:	pop	{pc}		; (ldr pc, [sp], #4)
   147bc:	strd	r4, [sp, #-20]!	; 0xffffffec
   147c0:	mov	r5, r2
   147c4:	strd	r6, [sp, #8]
   147c8:	subs	r6, r0, #0
   147cc:	mov	r7, r1
   147d0:	str	lr, [sp, #16]
   147d4:	sub	sp, sp, #12
   147d8:	addeq	r6, sp, #4
   147dc:	mov	r0, r6
   147e0:	bl	10be8 <mbrtowc@plt>
   147e4:	cmp	r5, #0
   147e8:	cmnne	r0, #3
   147ec:	mov	r4, r0
   147f0:	bhi	1480c <abort@plt+0x3b04>
   147f4:	mov	r0, r4
   147f8:	add	sp, sp, #12
   147fc:	ldrd	r4, [sp]
   14800:	ldrd	r6, [sp, #8]
   14804:	add	sp, sp, #16
   14808:	pop	{pc}		; (ldr pc, [sp], #4)
   1480c:	mov	r0, #0
   14810:	bl	14864 <abort@plt+0x3b5c>
   14814:	cmp	r0, #0
   14818:	bne	147f4 <abort@plt+0x3aec>
   1481c:	ldrb	r3, [r7]
   14820:	mov	r4, #1
   14824:	str	r3, [r6]
   14828:	b	147f4 <abort@plt+0x3aec>
   1482c:	umull	r2, r3, r1, r2
   14830:	cmp	r3, #0
   14834:	bne	14840 <abort@plt+0x3b38>
   14838:	mov	r1, r2
   1483c:	b	14394 <abort@plt+0x368c>
   14840:	str	r4, [sp, #-8]!
   14844:	str	lr, [sp, #4]
   14848:	bl	10c60 <__errno_location@plt>
   1484c:	mov	r3, #12
   14850:	ldr	r4, [sp]
   14854:	add	sp, sp, #4
   14858:	str	r3, [r0]
   1485c:	mov	r0, #0
   14860:	pop	{pc}		; (ldr pc, [sp], #4)
   14864:	push	{lr}		; (str lr, [sp, #-4]!)
   14868:	sub	sp, sp, #268	; 0x10c
   1486c:	movw	r2, #257	; 0x101
   14870:	add	r1, sp, #4
   14874:	bl	148bc <abort@plt+0x3bb4>
   14878:	cmp	r0, #0
   1487c:	movne	r0, #0
   14880:	bne	148b4 <abort@plt+0x3bac>
   14884:	movw	r1, #21188	; 0x52c4
   14888:	movt	r1, #1
   1488c:	add	r0, sp, #4
   14890:	bl	10b1c <strcmp@plt>
   14894:	cmp	r0, #0
   14898:	beq	148b4 <abort@plt+0x3bac>
   1489c:	add	r0, sp, #4
   148a0:	movw	r1, #21192	; 0x52c8
   148a4:	movt	r1, #1
   148a8:	bl	10b1c <strcmp@plt>
   148ac:	adds	r0, r0, #0
   148b0:	movne	r0, #1
   148b4:	add	sp, sp, #268	; 0x10c
   148b8:	pop	{pc}		; (ldr pc, [sp], #4)
   148bc:	strd	r4, [sp, #-16]!
   148c0:	mov	r5, r1
   148c4:	mov	r1, #0
   148c8:	mov	r4, r2
   148cc:	str	r6, [sp, #8]
   148d0:	str	lr, [sp, #12]
   148d4:	bl	10ccc <setlocale@plt>
   148d8:	subs	r6, r0, #0
   148dc:	beq	1495c <abort@plt+0x3c54>
   148e0:	bl	10c54 <strlen@plt>
   148e4:	cmp	r4, r0
   148e8:	bhi	14908 <abort@plt+0x3c00>
   148ec:	cmp	r4, #0
   148f0:	moveq	r0, #34	; 0x22
   148f4:	bne	1492c <abort@plt+0x3c24>
   148f8:	ldrd	r4, [sp]
   148fc:	ldr	r6, [sp, #8]
   14900:	add	sp, sp, #12
   14904:	pop	{pc}		; (ldr pc, [sp], #4)
   14908:	add	r2, r0, #1
   1490c:	mov	r1, r6
   14910:	mov	r0, r5
   14914:	bl	10b4c <memcpy@plt>
   14918:	ldrd	r4, [sp]
   1491c:	mov	r0, #0
   14920:	ldr	r6, [sp, #8]
   14924:	add	sp, sp, #12
   14928:	pop	{pc}		; (ldr pc, [sp], #4)
   1492c:	sub	r4, r4, #1
   14930:	mov	r1, r6
   14934:	mov	r2, r4
   14938:	mov	r0, r5
   1493c:	bl	10b4c <memcpy@plt>
   14940:	mov	r3, #0
   14944:	mov	r0, #34	; 0x22
   14948:	strb	r3, [r5, r4]
   1494c:	ldrd	r4, [sp]
   14950:	ldr	r6, [sp, #8]
   14954:	add	sp, sp, #12
   14958:	pop	{pc}		; (ldr pc, [sp], #4)
   1495c:	cmp	r4, #0
   14960:	mov	r0, #22
   14964:	strbne	r6, [r5]
   14968:	ldrd	r4, [sp]
   1496c:	ldr	r6, [sp, #8]
   14970:	add	sp, sp, #12
   14974:	pop	{pc}		; (ldr pc, [sp], #4)
   14978:	mov	r1, #0
   1497c:	b	10ccc <setlocale@plt>
   14980:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14984:	mov	r7, r0
   14988:	ldr	r6, [pc, #72]	; 149d8 <abort@plt+0x3cd0>
   1498c:	ldr	r5, [pc, #72]	; 149dc <abort@plt+0x3cd4>
   14990:	add	r6, pc, r6
   14994:	add	r5, pc, r5
   14998:	sub	r6, r6, r5
   1499c:	mov	r8, r1
   149a0:	mov	r9, r2
   149a4:	bl	10ae4 <calloc@plt-0x20>
   149a8:	asrs	r6, r6, #2
   149ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   149b0:	mov	r4, #0
   149b4:	add	r4, r4, #1
   149b8:	ldr	r3, [r5], #4
   149bc:	mov	r2, r9
   149c0:	mov	r1, r8
   149c4:	mov	r0, r7
   149c8:	blx	r3
   149cc:	cmp	r6, r4
   149d0:	bne	149b4 <abort@plt+0x3cac>
   149d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   149d8:	andeq	r1, r1, ip, ror r5
   149dc:	andeq	r1, r1, r4, ror r5
   149e0:	bx	lr
   149e4:	ldr	r3, [pc, #12]	; 149f8 <abort@plt+0x3cf0>
   149e8:	mov	r1, #0
   149ec:	add	r3, pc, r3
   149f0:	ldr	r2, [r3]
   149f4:	b	10c6c <__cxa_atexit@plt>
   149f8:	ldrdeq	r1, [r1], -r0

Disassembly of section .fini:

000149fc <.fini>:
   149fc:	push	{r3, lr}
   14a00:	pop	{r3, pc}
