$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 )! clk $end
  $var wire 1 *! rst_n $end
  $scope module top $end
   $var wire 1 )! clk $end
   $var wire 1 *! rst_n $end
   $var wire 32 # pc [31:0] $end
   $var wire 32 $ pc_plus4 [31:0] $end
   $var wire 32 % instr [31:0] $end
   $var wire 7 & opcode [6:0] $end
   $var wire 3 ' funct3 [2:0] $end
   $var wire 7 ( funct7 [6:0] $end
   $var wire 5 ) rs1_addr [4:0] $end
   $var wire 5 * rs2_addr [4:0] $end
   $var wire 5 + rd_addr [4:0] $end
   $var wire 32 , imm_out [31:0] $end
   $var wire 32 - alu_a [31:0] $end
   $var wire 32 . alu_b [31:0] $end
   $var wire 32 / alu_result [31:0] $end
   $var wire 32 0 rs1_data [31:0] $end
   $var wire 32 1 rs2_data [31:0] $end
   $var wire 32 2 wb_data [31:0] $end
   $var wire 1 3 branch_taken $end
   $var wire 1 4 PCsel $end
   $var wire 3 5 o_mem_read [2:0] $end
   $var wire 2 6 o_mem_write [1:0] $end
   $var wire 2 7 o_Wb_sel [1:0] $end
   $var wire 1 8 ALU_a_source $end
   $var wire 1 9 ALU_b_source $end
   $var wire 3 : imm_type [2:0] $end
   $var wire 5 ; alu_code [4:0] $end
   $var wire 1 < flag_beq $end
   $var wire 1 = flag_bne $end
   $var wire 1 > flag_blt $end
   $var wire 1 ? flag_bge $end
   $var wire 1 @ flag_bltu $end
   $var wire 1 A flag_bgeu $end
   $var wire 1 B regfile_write_enable $end
   $var wire 32 C mem_read_data [31:0] $end
   $scope module ALU_A_MUX $end
    $var wire 32 +! WIDTH [31:0] $end
    $var wire 32 0 in0 [31:0] $end
    $var wire 32 # in1 [31:0] $end
    $var wire 1 8 sel $end
    $var wire 32 - out [31:0] $end
   $upscope $end
   $scope module ALU_B_MUX $end
    $var wire 32 +! WIDTH [31:0] $end
    $var wire 32 1 in0 [31:0] $end
    $var wire 32 , in1 [31:0] $end
    $var wire 1 9 sel $end
    $var wire 32 . out [31:0] $end
   $upscope $end
   $scope module ALU_UNIT $end
    $var wire 5 ; alu_code [4:0] $end
    $var wire 32 - operand_a [31:0] $end
    $var wire 32 . operand_b [31:0] $end
    $var wire 32 / alu_result [31:0] $end
   $upscope $end
   $scope module BRU $end
    $var wire 32 0 rs1_data [31:0] $end
    $var wire 32 1 rs2_data [31:0] $end
    $var wire 1 < flag_beq $end
    $var wire 1 ? flag_bge $end
    $var wire 1 > flag_blt $end
    $var wire 1 = flag_bne $end
    $var wire 1 A flag_bgeu $end
    $var wire 1 @ flag_bltu $end
    $var wire 1 3 branch_taken $end
   $upscope $end
   $scope module CTRL $end
    $var wire 7 & opcode [6:0] $end
    $var wire 3 ' funct3 [2:0] $end
    $var wire 7 ( funct7 [6:0] $end
    $var wire 1 3 branch_taken $end
    $var wire 3 5 o_mem_read [2:0] $end
    $var wire 2 6 o_mem_write [1:0] $end
    $var wire 2 7 o_Wb_sel [1:0] $end
    $var wire 1 8 ALU_a_source $end
    $var wire 1 9 ALU_b_source $end
    $var wire 3 : imm_type [2:0] $end
    $var wire 5 ; alu_code [4:0] $end
    $var wire 1 < flag_beq $end
    $var wire 1 = flag_bne $end
    $var wire 1 > flag_blt $end
    $var wire 1 ? flag_bge $end
    $var wire 1 @ flag_bltu $end
    $var wire 1 A flag_bgeu $end
    $var wire 1 B regfile_write_enable $end
    $var wire 1 4 PCsel $end
   $upscope $end
   $scope module DMEM_UNIT $end
    $var wire 1 )! clk $end
    $var wire 1 *! rst_n $end
    $var wire 32 / addr [31:0] $end
    $var wire 32 1 write_data [31:0] $end
    $var wire 3 5 mem_read [2:0] $end
    $var wire 2 6 mem_write [1:0] $end
    $var wire 32 C read_data [31:0] $end
    $var wire 8 D memory[0] [7:0] $end
    $var wire 8 E memory[1] [7:0] $end
    $var wire 8 F memory[2] [7:0] $end
    $var wire 8 G memory[3] [7:0] $end
    $var wire 8 H memory[4] [7:0] $end
    $var wire 8 I memory[5] [7:0] $end
    $var wire 8 J memory[6] [7:0] $end
    $var wire 8 K memory[7] [7:0] $end
    $var wire 8 L memory[8] [7:0] $end
    $var wire 8 M memory[9] [7:0] $end
    $var wire 8 N memory[10] [7:0] $end
    $var wire 8 O memory[11] [7:0] $end
    $var wire 8 P memory[12] [7:0] $end
    $var wire 8 Q memory[13] [7:0] $end
    $var wire 8 R memory[14] [7:0] $end
    $var wire 8 S memory[15] [7:0] $end
    $var wire 8 T memory[16] [7:0] $end
    $var wire 8 U memory[17] [7:0] $end
    $var wire 8 V memory[18] [7:0] $end
    $var wire 8 W memory[19] [7:0] $end
    $var wire 8 X memory[20] [7:0] $end
    $var wire 8 Y memory[21] [7:0] $end
    $var wire 8 Z memory[22] [7:0] $end
    $var wire 8 [ memory[23] [7:0] $end
    $var wire 8 \ memory[24] [7:0] $end
    $var wire 8 ] memory[25] [7:0] $end
    $var wire 8 ^ memory[26] [7:0] $end
    $var wire 8 _ memory[27] [7:0] $end
    $var wire 8 ` memory[28] [7:0] $end
    $var wire 8 a memory[29] [7:0] $end
    $var wire 8 b memory[30] [7:0] $end
    $var wire 8 c memory[31] [7:0] $end
    $var wire 32 d i [31:0] $end
   $upscope $end
   $scope module IDU $end
    $var wire 32 % instr [31:0] $end
    $var wire 7 & o_opcode [6:0] $end
    $var wire 3 ' funct3 [2:0] $end
    $var wire 7 ( funct7 [6:0] $end
    $var wire 5 ) o_rs1_addr [4:0] $end
    $var wire 5 * o_rs2_addr [4:0] $end
    $var wire 5 + o_rd_addr [4:0] $end
   $upscope $end
   $scope module IFU $end
    $var wire 1 )! clk $end
    $var wire 1 *! rst_n $end
    $var wire 1 4 PCsel $end
    $var wire 32 / pc_branch [31:0] $end
    $var wire 32 $ pc_plus4 [31:0] $end
    $var wire 32 # pc [31:0] $end
    $var wire 32 e next_pc [31:0] $end
    $scope module pc_mux $end
     $var wire 32 +! WIDTH [31:0] $end
     $var wire 32 $ in0 [31:0] $end
     $var wire 32 / in1 [31:0] $end
     $var wire 1 4 sel $end
     $var wire 32 e out [31:0] $end
    $upscope $end
    $scope module pc_reg $end
     $var wire 32 +! DFF_width [31:0] $end
     $var wire 32 ,! DFF_init [31:0] $end
     $var wire 1 )! clk $end
     $var wire 1 *! rst_n $end
     $var wire 32 e d [31:0] $end
     $var wire 32 # q [31:0] $end
    $upscope $end
   $upscope $end
   $scope module IMM_GEN $end
    $var wire 32 % instr [31:0] $end
    $var wire 3 : imm_type [2:0] $end
    $var wire 32 , imm_out [31:0] $end
   $upscope $end
   $scope module ITCM $end
    $var wire 1 )! clk $end
    $var wire 1 *! rst_n $end
    $var wire 32 # pc [31:0] $end
    $var wire 32 % instr [31:0] $end
   $upscope $end
   $scope module RF $end
    $var wire 1 )! clk $end
    $var wire 1 *! rst_n $end
    $var wire 5 ) read_addr1 [4:0] $end
    $var wire 5 * read_addr2 [4:0] $end
    $var wire 5 + write_addr [4:0] $end
    $var wire 32 2 write_data [31:0] $end
    $var wire 1 B we $end
    $var wire 32 0 read_data1 [31:0] $end
    $var wire 32 1 read_data2 [31:0] $end
    $var wire 32 f registers[0] [31:0] $end
    $var wire 32 g registers[1] [31:0] $end
    $var wire 32 h registers[2] [31:0] $end
    $var wire 32 i registers[3] [31:0] $end
    $var wire 32 j registers[4] [31:0] $end
    $var wire 32 k registers[5] [31:0] $end
    $var wire 32 l registers[6] [31:0] $end
    $var wire 32 m registers[7] [31:0] $end
    $var wire 32 n registers[8] [31:0] $end
    $var wire 32 o registers[9] [31:0] $end
    $var wire 32 p registers[10] [31:0] $end
    $var wire 32 q registers[11] [31:0] $end
    $var wire 32 r registers[12] [31:0] $end
    $var wire 32 s registers[13] [31:0] $end
    $var wire 32 t registers[14] [31:0] $end
    $var wire 32 u registers[15] [31:0] $end
    $var wire 32 v registers[16] [31:0] $end
    $var wire 32 w registers[17] [31:0] $end
    $var wire 32 x registers[18] [31:0] $end
    $var wire 32 y registers[19] [31:0] $end
    $var wire 32 z registers[20] [31:0] $end
    $var wire 32 { registers[21] [31:0] $end
    $var wire 32 | registers[22] [31:0] $end
    $var wire 32 } registers[23] [31:0] $end
    $var wire 32 ~ registers[24] [31:0] $end
    $var wire 32 !! registers[25] [31:0] $end
    $var wire 32 "! registers[26] [31:0] $end
    $var wire 32 #! registers[27] [31:0] $end
    $var wire 32 $! registers[28] [31:0] $end
    $var wire 32 %! registers[29] [31:0] $end
    $var wire 32 &! registers[30] [31:0] $end
    $var wire 32 '! registers[31] [31:0] $end
    $var wire 32 (! i [31:0] $end
   $upscope $end
   $scope module WB_MUX $end
    $var wire 32 +! WIDTH [31:0] $end
    $var wire 32 / in0 [31:0] $end
    $var wire 32 C in1 [31:0] $end
    $var wire 32 $ in2 [31:0] $end
    $var wire 2 7 sel [1:0] $end
    $var wire 32 2 out [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000100 $
b00000000000000000001011010010111 %
b0010111 &
b001 '
b0000000 (
b00000 )
b00000 *
b01101 +
b00000000000000000001000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000001000000000000 .
b00000000000000000001000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000001000000000000 2
03
04
b000 5
b00 6
b00 7
18
19
b100 :
b00000 ;
0<
0=
0>
0?
0@
0A
1B
b00000000000000000000000000000000 C
b00000000 D
b00000000 E
b00000000 F
b00000000 G
b00000000 H
b00000000 I
b00000000 J
b00000000 K
b00000000 L
b00000000 M
b00000000 N
b00000000 O
b00000000 P
b00000000 Q
b00000000 R
b00000000 S
b00000000 T
b00000000 U
b00000000 V
b00000000 W
b00000000 X
b00000000 Y
b00000000 Z
b00000000 [
b00000000 \
b00000000 ]
b00000000 ^
b00000000 _
b00000000 `
b00000000 a
b00000000 b
b00000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000100 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 !!
b00000000000000000000000000000000 "!
b00000000000000000000000000000000 #!
b00000000000000000000000000000000 $!
b00000000000000000000000000000000 %!
b00000000000000000000000000000000 &!
b00000000000000000000000000000000 '!
b00000000000000000000000000000000 (!
1)!
0*!
b00000000000000000000000000100000 +!
b00000000000000000000000000000000 ,!
#1
0)!
#2
b00000000000000000000000000100000 d
b00000000000000000000000000000101 (!
1)!
#3
0)!
1*!
#4
b00000000000000000000000000000100 #
b00000000000000000000000000001000 $
b00010010001101000101011000110111 %
b0110111 &
b101 '
b0001001 (
b01000 )
b00011 *
b01100 +
b00010010001101000101000000000000 ,
b00010010001101000101000000000000 .
b00010010001101000101000000000000 /
b00010010001101000101000000000000 2
08
b10001 ;
b00000000000000000000000000001000 e
b00000000000000000001000000000000 s
1)!
#5
0)!
#6
b00000000000000000000000000001000 #
b00000000000000000000000000001100 $
b00000000100000000000000011101111 %
b1101111 &
b000 '
b0000000 (
b00000 )
b01000 *
b00001 +
b00000000000000000000000000001000 ,
b00000000000000000000000000001000 -
b00000000000000000000000000001000 .
b00000000000000000000000000010000 /
b00000000000000000000000000001100 2
14
b10 7
18
b101 :
b00000 ;
b00000000000000000000000000010000 e
b00010010001101000101000000000000 r
1)!
#7
0)!
#8
b00000000000000000000000000010000 #
b00000000000000000000000000010100 $
b00010001000100000000010100010011 %
b0010011 &
b0001000 (
b10001 *
b01010 +
b00000000000000000000000100010001 ,
b00000000000000000000000000000000 -
b00000000000000000000000100010001 .
b00000000000000000000000100010001 /
b00000000000000000000000100010001 2
04
b00 7
08
b001 :
b00000000000000000000000000010100 e
b00000000000000000000000000001100 g
1)!
#9
0)!
#10
b00000000000000000000000000010100 #
b00000000000000000000000000011000 $
b00000000000000001000000001100111 %
b1100111 &
b0000000 (
b00001 )
b00000 *
b00000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000001100 -
b00000000000000000000000000000000 .
b00000000000000000000000000001100 /
b00000000000000000000000000001100 0
b00000000000000000000000000011000 2
14
b10 7
b10000 ;
b00000000000000000000000000001100 e
b00000000000000000000000100010001 p
1)!
#11
0)!
#12
b00000000000000000000000000001100 #
b00000000000000000000000000010000 $
b00000101010100000000010100010011 %
b0010011 &
b0000010 (
b00000 )
b10101 *
b01010 +
b00000000000000000000000001010101 ,
b00000000000000000000000000000000 -
b00000000000000000000000001010101 .
b00000000000000000000000001010101 /
b00000000000000000000000000000000 0
b00000000000000000000000001010101 2
04
b00 7
b00000 ;
b00000000000000000000000000010000 e
1)!
#13
0)!
#14
b00000000000000000000000000010000 #
b00000000000000000000000000010100 $
b00010001000100000000010100010011 %
b0001000 (
b10001 *
b00000000000000000000000100010001 ,
b00000000000000000000000100010001 .
b00000000000000000000000100010001 /
b00000000000000000000000100010001 2
b00000000000000000000000000010100 e
b00000000000000000000000001010101 p
1)!
#15
0)!
#16
b00000000000000000000000000010100 #
b00000000000000000000000000011000 $
b00000000000000001000000001100111 %
b1100111 &
b0000000 (
b00001 )
b00000 *
b00000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000001100 -
b00000000000000000000000000000000 .
b00000000000000000000000000001100 /
b00000000000000000000000000001100 0
b00000000000000000000000000011000 2
14
b10 7
b10000 ;
b00000000000000000000000000001100 e
b00000000000000000000000100010001 p
1)!
#17
0)!
#18
b00000000000000000000000000001100 #
b00000000000000000000000000010000 $
b00000101010100000000010100010011 %
b0010011 &
b0000010 (
b00000 )
b10101 *
b01010 +
b00000000000000000000000001010101 ,
b00000000000000000000000000000000 -
b00000000000000000000000001010101 .
b00000000000000000000000001010101 /
b00000000000000000000000000000000 0
b00000000000000000000000001010101 2
04
b00 7
b00000 ;
b00000000000000000000000000010000 e
1)!
#19
0)!
#20
b00000000000000000000000000010000 #
b00000000000000000000000000010100 $
b00010001000100000000010100010011 %
b0001000 (
b10001 *
b00000000000000000000000100010001 ,
b00000000000000000000000100010001 .
b00000000000000000000000100010001 /
b00000000000000000000000100010001 2
b00000000000000000000000000010100 e
b00000000000000000000000001010101 p
1)!
#21
0)!
#22
b00000000000000000000000000010100 #
b00000000000000000000000000011000 $
b00000000000000001000000001100111 %
b1100111 &
b0000000 (
b00001 )
b00000 *
b00000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000001100 -
b00000000000000000000000000000000 .
b00000000000000000000000000001100 /
b00000000000000000000000000001100 0
b00000000000000000000000000011000 2
14
b10 7
b10000 ;
b00000000000000000000000000001100 e
b00000000000000000000000100010001 p
1)!
#23
0)!
#24
b00000000000000000000000000001100 #
b00000000000000000000000000010000 $
b00000101010100000000010100010011 %
b0010011 &
b0000010 (
b00000 )
b10101 *
b01010 +
b00000000000000000000000001010101 ,
b00000000000000000000000000000000 -
b00000000000000000000000001010101 .
b00000000000000000000000001010101 /
b00000000000000000000000000000000 0
b00000000000000000000000001010101 2
04
b00 7
b00000 ;
b00000000000000000000000000010000 e
1)!
#25
0)!
#26
b00000000000000000000000000010000 #
b00000000000000000000000000010100 $
b00010001000100000000010100010011 %
b0001000 (
b10001 *
b00000000000000000000000100010001 ,
b00000000000000000000000100010001 .
b00000000000000000000000100010001 /
b00000000000000000000000100010001 2
b00000000000000000000000000010100 e
b00000000000000000000000001010101 p
1)!
#27
0)!
#28
b00000000000000000000000000010100 #
b00000000000000000000000000011000 $
b00000000000000001000000001100111 %
b1100111 &
b0000000 (
b00001 )
b00000 *
b00000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000001100 -
b00000000000000000000000000000000 .
b00000000000000000000000000001100 /
b00000000000000000000000000001100 0
b00000000000000000000000000011000 2
14
b10 7
b10000 ;
b00000000000000000000000000001100 e
b00000000000000000000000100010001 p
1)!
#29
0)!
