$date
	Sun Jan 29 12:08:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_edgedetect $end
$var wire 1 ! fle $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 ! fle $end
$var wire 1 $ rst $end
$var wire 1 % fallingedge $end
$var reg 2 & pipe [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
1$
x#
0"
0!
$end
#2000
1"
#4000
0"
#6000
1"
#8000
0"
#10000
1"
#12000
0"
#14000
1"
#16000
0"
#18000
1"
#20000
x!
x%
0"
1#
0$
#22000
0!
0%
bx1 &
1"
#24000
0"
#26000
b11 &
1"
#28000
0"
#30000
1"
#32000
0"
#34000
1"
#36000
0"
#38000
1"
#40000
0"
#42000
1"
#44000
0"
#46000
1"
#48000
0"
#50000
1"
#52000
0"
#54000
1"
#56000
0"
#58000
1!
1%
b10 &
1"
0#
#60000
0"
#62000
0!
0%
b0 &
1"
#64000
0"
#66000
1"
#68000
0"
#70000
1"
#72000
0"
#74000
1"
#76000
0"
#78000
1"
#80000
0"
#82000
1"
#84000
0"
#86000
1"
#88000
0"
#90000
1"
#92000
0"
#94000
1"
#96000
0"
#98000
b1 &
1"
1#
#100000
0"
#102000
b11 &
1"
#104000
0"
#106000
1"
#108000
0"
#110000
1"
#112000
0"
#114000
1"
#116000
0"
#118000
1"
#120000
0"
