# do cosim.modelsim.scr
# 
#     set fl [open ".exit.err" w]
#     puts $fl "Elaboration errors in executing modelsim simulator"
#     close $fl
#     quit
# 
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap -c -modelsimini D:/ProgramData/Xilinx/XLib10.7/modelsim.ini 
# Copying D:/ProgramData/Xilinx/XLib10.7/modelsim.ini to modelsim.ini
# ** Warning: Copied D:/ProgramData/Xilinx/XLib10.7/modelsim.ini to modelsim.ini.
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fadd_3_full_dsp_32
# -- Compiling architecture Conv_ap_fadd_3_full_dsp_32_arch of Conv_ap_fadd_3_full_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fcmp_0_no_dsp_32
# -- Compiling architecture Conv_ap_fcmp_0_no_dsp_32_arch of Conv_ap_fcmp_0_no_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fmul_2_max_dsp_32
# -- Compiling architecture Conv_ap_fmul_2_max_dsp_32_arch of Conv_ap_fmul_2_max_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work AESL_axi_master_gmem.v 
# -- Compiling module AESL_axi_master_gmem
# 
# Top level modules:
# 	AESL_axi_master_gmem
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work AESL_axi_slave_AXILiteS.v 
# -- Compiling module AESL_axi_slave_AXILiteS
# 
# Top level modules:
# 	AESL_axi_slave_AXILiteS
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv.autotb.v 
# -- Compiling module apatb_Conv_top
# 
# Top level modules:
# 	apatb_Conv_top
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv.v 
# -- Compiling module Conv
# 
# Top level modules:
# 	Conv
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_AXILiteS_s_axi.v 
# -- Compiling module Conv_AXILiteS_s_axi
# 
# Top level modules:
# 	Conv_AXILiteS_s_axi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fadd_32ns_32bkb.v 
# -- Compiling module Conv_fadd_32ns_32bkb
# 
# Top level modules:
# 	Conv_fadd_32ns_32bkb
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fcmp_32ns_32dEe.v 
# -- Compiling module Conv_fcmp_32ns_32dEe
# 
# Top level modules:
# 	Conv_fcmp_32ns_32dEe
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fmul_32ns_32cud.v 
# -- Compiling module Conv_fmul_32ns_32cud
# 
# Top level modules:
# 	Conv_fmul_32ns_32cud
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_gmem_m_axi.v 
# -- Compiling module Conv_gmem_m_axi
# -- Compiling module Conv_gmem_m_axi_reg_slice
# -- Compiling module Conv_gmem_m_axi_fifo
# -- Compiling module Conv_gmem_m_axi_buffer
# -- Compiling module Conv_gmem_m_axi_decoder
# -- Compiling module Conv_gmem_m_axi_throttl
# -- Compiling module Conv_gmem_m_axi_read
# -- Compiling module Conv_gmem_m_axi_write
# 
# Top level modules:
# 	Conv_gmem_m_axi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mac_muladd_1hbi.v 
# -- Compiling module Conv_mac_muladd_1hbi_DSP48_2
# -- Compiling module Conv_mac_muladd_1hbi
# 
# Top level modules:
# 	Conv_mac_muladd_1hbi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mul_mul_16nsfYi.v 
# -- Compiling module Conv_mul_mul_16nsfYi_DSP48_0
# -- Compiling module Conv_mul_mul_16nsfYi
# 
# Top level modules:
# 	Conv_mul_mul_16nsfYi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mul_mul_16nsg8j.v 
# -- Compiling module Conv_mul_mul_16nsg8j_DSP48_1
# -- Compiling module Conv_mul_mul_16nsg8j
# 
# Top level modules:
# 	Conv_mul_mul_16nsg8j
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_sdiv_19s_9nseOg.v 
# -- Compiling module Conv_sdiv_19s_9nseOg_div_u
# -- Compiling module Conv_sdiv_19s_9nseOg_div
# -- Compiling module Conv_sdiv_19s_9nseOg
# 
# Top level modules:
# 	Conv_sdiv_19s_9nseOg
# End time: 17:50:09 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugDB -t 10ps -voptargs=""+acc"" -L xil_defaultlib -L work -L unisims_ver apatb_Conv_top glbl -suppress 6630 -wlf Conv.wlf 
# Start time: 17:50:09 on Aug 20,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Conv_AXILiteS_s_axi(fast)".
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=35, depth=256, type=RAM at location Conv_gmem_m_axi.v:555
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=36, depth=256, type=RAM at location Conv_gmem_m_axi.v:555
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv_gmem_m_axi_reg_slice(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv_gmem_m_axi_reg_slice(fast)".
# ** Fatal: Unexpected signal: 11.
###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): END OF FILE
# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.
# ** Fatal: Unexpected signal: 11.
###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): END OF FILE
# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.
# Error loading design
# Error: Error loading design
#        Executing onElabError command(s): 
#     set fl [open ".exit.err" w]
#     puts $fl "Elaboration errors in executing modelsim simulator"
#     close $fl
#     quit
# 
# End time: 17:50:16 on Aug 20,2020, Elapsed time: 0:00:07
# Errors: 2, Warnings: 0
