<profile>

<section name = "Vitis HLS Report for 'forward_fcc'" level="0">
<item name = "Date">Fri Apr 29 11:31:28 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">forward_fcc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Lread_w">?, ?, 4 ~ ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_29_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- LOOP1">?, ?, 3 ~ ?, -, -, ?, no</column>
<column name=" + LOOP2">5, ?, 6, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 5">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 693, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 0, 1107, 1281, -</column>
<column name="Memory">18, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 558, -</column>
<column name="Register">-, -, 1276, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">7, ~0, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 264, 424, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
<column name="mul_31s_31s_31_2_1_U1">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_32s_32s_32_2_1_U3">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_7ns_8ns_14_1_1_U2">mul_7ns_8ns_14_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_7ns_8ns_14_1_1_U4">mul_7ns_8ns_14_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_23ns_23_4_1_U5">mac_muladd_16s_16s_23ns_23_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="wbuf_V_U">wbuf_V, 16, 0, 0, 0, 10000, 16, 1, 160000</column>
<column name="ybuf_V_U">ybuf_V, 1, 0, 0, 0, 100, 16, 1, 1600</column>
<column name="bbuf_V_U">ybuf_V, 1, 0, 0, 0, 100, 16, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1116_fu_671_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln28_fu_393_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln29_fu_463_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln30_fu_482_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln39_fu_603_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln43_fu_652_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_28_fu_438_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_32_fu_514_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_35_fu_565_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_41_fu_704_p2">+, 0, 0, 70, 63, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state37_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state58_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state63">and, 0, 0, 2, 1, 1</column>
<column name="cmp2257_fu_383_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="exitcond5_fu_710_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="exitcond878_fu_571_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="exitcond889_fu_520_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln28_fu_399_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln29_fu_473_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln36_fu_417_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln37_fu_537_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln39_fu_609_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln43_fu_662_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter5">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_rhs_phi_fu_365_p4">9, 2, 16, 32</column>
<column name="bbuf_V_address0">14, 3, 7, 21</column>
<column name="gmem_ARADDR">25, 5, 32, 160</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_339">9, 2, 32, 64</column>
<column name="i_reg_295">9, 2, 32, 64</column>
<column name="j_1_reg_350">9, 2, 31, 62</column>
<column name="j_reg_306">9, 2, 31, 62</column>
<column name="loop_index72_reg_328">9, 2, 63, 126</column>
<column name="loop_index78_reg_317">9, 2, 63, 126</column>
<column name="loop_index_reg_372">9, 2, 63, 126</column>
<column name="rhs_reg_361">9, 2, 16, 32</column>
<column name="wbuf_V_address0">20, 4, 14, 56</column>
<column name="wbuf_V_d0">14, 3, 16, 48</column>
<column name="ybuf_V_address0">14, 3, 7, 21</column>
<column name="ybuf_V_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1116_reg_966">14, 0, 14, 0</column>
<column name="add_ln28_reg_783">32, 0, 32, 0</column>
<column name="add_ln30_reg_830">14, 0, 14, 0</column>
<column name="add_ln30_reg_830_pp0_iter1_reg">14, 0, 14, 0</column>
<column name="add_ln39_reg_918">32, 0, 32, 0</column>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="b_read_reg_753">32, 0, 32, 0</column>
<column name="bbuf_V_load_reg_952">16, 0, 16, 0</column>
<column name="cmp2257_reg_774">1, 0, 1, 0</column>
<column name="empty_25_reg_791">7, 0, 7, 0</column>
<column name="empty_27_reg_805">31, 0, 31, 0</column>
<column name="empty_34_reg_861">7, 0, 7, 0</column>
<column name="empty_34_reg_861_pp1_iter1_reg">7, 0, 7, 0</column>
<column name="empty_37_reg_902">14, 0, 14, 0</column>
<column name="empty_37_reg_902_pp2_iter1_reg">14, 0, 14, 0</column>
<column name="empty_reg_778">31, 0, 31, 0</column>
<column name="exitcond5_reg_1006">1, 0, 1, 0</column>
<column name="exitcond5_reg_1006_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond878_reg_898">1, 0, 1, 0</column>
<column name="exitcond878_reg_898_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond889_reg_857">1, 0, 1, 0</column>
<column name="exitcond889_reg_857_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_835">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_815">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_907">16, 0, 16, 0</column>
<column name="gmem_addr_3_read_reg_976">16, 0, 16, 0</column>
<column name="gmem_addr_3_reg_912">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_941">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_866">16, 0, 16, 0</column>
<column name="i_1_reg_339">32, 0, 32, 0</column>
<column name="i_reg_295">32, 0, 32, 0</column>
<column name="icmp_ln29_reg_826">1, 0, 1, 0</column>
<column name="icmp_ln29_reg_826_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_801">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_878">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_962">1, 0, 1, 0</column>
<column name="j_1_reg_350">31, 0, 31, 0</column>
<column name="j_reg_306">31, 0, 31, 0</column>
<column name="loop_index72_reg_328">63, 0, 63, 0</column>
<column name="loop_index78_reg_317">63, 0, 63, 0</column>
<column name="loop_index_reg_372">63, 0, 63, 0</column>
<column name="mul_ln1116_reg_947">14, 0, 14, 0</column>
<column name="mul_ln30_reg_810">14, 0, 14, 0</column>
<column name="mul_ln37_reg_871">32, 0, 32, 0</column>
<column name="rhs_reg_361">16, 0, 16, 0</column>
<column name="sext_ln36_reg_840">63, 0, 63, 0</column>
<column name="sext_ln37_reg_882">63, 0, 63, 0</column>
<column name="trunc_ln41_reg_926">7, 0, 7, 0</column>
<column name="w_read_reg_763">32, 0, 32, 0</column>
<column name="x_read_reg_769">32, 0, 32, 0</column>
<column name="xdim_read_reg_744">32, 0, 32, 0</column>
<column name="y_read_reg_758">32, 0, 32, 0</column>
<column name="ybuf_V_addr_reg_936">7, 0, 7, 0</column>
<column name="ybuf_V_load_reg_1015">16, 0, 16, 0</column>
<column name="ydim_read_reg_733">32, 0, 32, 0</column>
<column name="icmp_ln43_reg_962">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, forward_fcc, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
