set tool_name "Active-HDL (SystemVerilog)"
set corner_file_list {
    {{"Slow -7 1.2V 85 Model"} {LAB7_7_1200mv_85c_slow.svo LAB7_7_1200mv_85c_v_slow.sdo}}
    {{"Slow -7 1.2V 0 Model"} {LAB7_7_1200mv_0c_slow.svo LAB7_7_1200mv_0c_v_slow.sdo}}
    {{"Fast -M 1.2V 0 Model"} {LAB7_min_1200mv_0c_fast.svo LAB7_min_1200mv_0c_v_fast.sdo}}
}
