--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y19.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.276ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      8.276ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.X       Tilo                  0.643   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y17.G2      net (fanout=2)        0.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y17.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y10.G1      net (fanout=1)        0.701   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y10.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y19.F1      net (fanout=1)        0.985   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y19.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (4.149ns logic, 4.127ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y20.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.941ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.X       Tilo                  0.643   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y20.BY      net (fanout=2)        0.475   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y20.CLK     Tdick                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (1.759ns logic, 2.182ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y20.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      3.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.CLK     Tfck                  0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.452ns logic, 1.707ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y20.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.415ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.365   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.CLK     Tckf        (-Th)    -0.466   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (1.050ns logic, 1.365ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y20.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.016ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.365   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.X       Tilo                  0.514   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y20.BY      net (fanout=2)        0.380   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y20.CLK     Tckdi       (-Th)    -0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.271ns logic, 1.745ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y19.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      6.484ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.484ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.YQ       Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y20.F1      net (fanout=1)        1.365   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y20.X       Tilo                  0.514   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y17.G2      net (fanout=2)        0.587   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y17.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y10.G1      net (fanout=1)        0.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y10.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y19.F1      net (fanout=1)        0.788   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y19.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (3.183ns logic, 3.301ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y31.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.733ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.733ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X20Y31.G2      net (fanout=5)        1.460   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X20Y31.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y24.G1      net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y24.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y31.CLK      net (fanout=4)        2.212   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (2.090ns logic, 4.643ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.468ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.468ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X20Y31.G1      net (fanout=5)        1.240   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X20Y31.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y24.G1      net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y24.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y31.CLK      net (fanout=4)        2.212   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (2.045ns logic, 4.423ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.193ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.193ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X21Y27.F1      net (fanout=10)       1.360   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X21Y27.X       Tilo                  0.643   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X16Y24.G2      net (fanout=1)        0.640   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X16Y24.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y31.CLK      net (fanout=4)        2.212   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (1.981ns logic, 4.212ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.805ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y29.BY      net (fanout=7)        1.743   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y29.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (1.062ns logic, 1.743ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.108ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y29.BY      net (fanout=7)        1.394   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y29.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.714ns logic, 1.394ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8490 paths analyzed, 1169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.750ns.
--------------------------------------------------------------------------------

Paths for end point ilx_instance/flag_sel_clok (SLICE_X7Y31.CE), 202 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_4 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      9.765ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.945 - 1.055)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_4 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_INTCLOCK<5>
                                                       fpga_spi_instance/FPGA_INTCLOCK_4
    SLICE_X1Y23.F1       net (fanout=3)        1.663   fpga_spi_instance/FPGA_INTCLOCK<4>
    SLICE_X1Y23.COUT     Topcyf                1.195   ilx_instance/_sub0000<4>
                                                       ilx_instance/Msub__sub0000_lut<4>_INV_0
                                                       ilx_instance/Msub__sub0000_cy<4>
                                                       ilx_instance/Msub__sub0000_cy<5>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<5>
    SLICE_X1Y24.COUT     Tbyp                  0.130   ilx_instance/_sub0000<6>
                                                       ilx_instance/Msub__sub0000_cy<6>
                                                       ilx_instance/Msub__sub0000_cy<7>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<7>
    SLICE_X1Y25.Y        Tciny                 0.864   ilx_instance/_sub0000<8>
                                                       ilx_instance/Msub__sub0000_cy<8>
                                                       ilx_instance/Msub__sub0000_xor<9>
    SLICE_X0Y27.F1       net (fanout=1)        0.755   ilx_instance/_sub0000<9>
    SLICE_X0Y27.COUT     Topcyf                1.305   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<4>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<4>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
    SLICE_X0Y28.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
    SLICE_X0Y28.COUT     Tbyp                  0.156   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.XB       Tcinxb                0.428   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.F2       net (fanout=1)        0.994   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CE       net (fanout=1)        0.645   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      9.765ns (5.708ns logic, 4.057ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_4 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      9.709ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.945 - 1.055)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_4 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_INTCLOCK<5>
                                                       fpga_spi_instance/FPGA_INTCLOCK_4
    SLICE_X1Y23.F1       net (fanout=3)        1.663   fpga_spi_instance/FPGA_INTCLOCK<4>
    SLICE_X1Y23.Y        Topy                  1.853   ilx_instance/_sub0000<4>
                                                       ilx_instance/Msub__sub0000_lut<4>_INV_0
                                                       ilx_instance/Msub__sub0000_cy<4>
                                                       ilx_instance/Msub__sub0000_xor<5>
    SLICE_X0Y26.F3       net (fanout=1)        0.879   ilx_instance/_sub0000<5>
    SLICE_X0Y26.COUT     Topcyf                1.305   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<3>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<2>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<2>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<3>
    SLICE_X0Y27.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<3>
    SLICE_X0Y27.COUT     Tbyp                  0.156   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<4>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
    SLICE_X0Y28.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<5>
    SLICE_X0Y28.COUT     Tbyp                  0.156   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.XB       Tcinxb                0.428   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.F2       net (fanout=1)        0.994   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CE       net (fanout=1)        0.645   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      9.709ns (5.528ns logic, 4.181ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_4 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      9.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.945 - 1.055)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_4 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_INTCLOCK<5>
                                                       fpga_spi_instance/FPGA_INTCLOCK_4
    SLICE_X1Y23.F1       net (fanout=3)        1.663   fpga_spi_instance/FPGA_INTCLOCK<4>
    SLICE_X1Y23.COUT     Topcyf                1.195   ilx_instance/_sub0000<4>
                                                       ilx_instance/Msub__sub0000_lut<4>_INV_0
                                                       ilx_instance/Msub__sub0000_cy<4>
                                                       ilx_instance/Msub__sub0000_cy<5>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<5>
    SLICE_X1Y24.COUT     Tbyp                  0.130   ilx_instance/_sub0000<6>
                                                       ilx_instance/Msub__sub0000_cy<6>
                                                       ilx_instance/Msub__sub0000_cy<7>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<7>
    SLICE_X1Y25.COUT     Tbyp                  0.130   ilx_instance/_sub0000<8>
                                                       ilx_instance/Msub__sub0000_cy<8>
                                                       ilx_instance/Msub__sub0000_cy<9>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<9>
    SLICE_X1Y26.COUT     Tbyp                  0.130   ilx_instance/_sub0000<10>
                                                       ilx_instance/Msub__sub0000_cy<10>
                                                       ilx_instance/Msub__sub0000_cy<11>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<11>
    SLICE_X1Y27.Y        Tciny                 0.864   ilx_instance/_sub0000<12>
                                                       ilx_instance/Msub__sub0000_cy<12>
                                                       ilx_instance/Msub__sub0000_xor<13>
    SLICE_X0Y28.F3       net (fanout=1)        0.327   ilx_instance/_sub0000<13>
    SLICE_X0Y28.COUT     Topcyf                1.305   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X0Y29.XB       Tcinxb                0.428   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.F2       net (fanout=1)        0.994   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X7Y26.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CE       net (fanout=1)        0.645   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y31.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      9.441ns (5.812ns logic, 3.629ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point ilx_instance/integ_done (SLICE_X6Y26.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_6 (FF)
  Destination:          ilx_instance/integ_done (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.940 - 1.050)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_6 to ilx_instance/integ_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_INTCLOCK<7>
                                                       fpga_spi_instance/FPGA_INTCLOCK_6
    SLICE_X2Y21.G4       net (fanout=3)        1.559   fpga_spi_instance/FPGA_INTCLOCK<6>
    SLICE_X2Y21.COUT     Topcyg                1.296   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.G4       net (fanout=1)        1.190   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.Y        Tilo                  0.707   ilx_instance/integ_done_not0001
                                                       ilx_instance/integ_done_not00011
    SLICE_X6Y26.CE       net (fanout=1)        0.369   ilx_instance/integ_done_not0001
    SLICE_X6Y26.CLK      Tceck                 0.311   ilx_instance/integ_done
                                                       ilx_instance/integ_done
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (3.302ns logic, 3.118ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_3 (FF)
  Destination:          ilx_instance/integ_done (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.940 - 1.068)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_3 to ilx_instance/integ_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.XQ       Tcko                  0.591   fpga_spi_instance/FPGA_INTCLOCK<3>
                                                       fpga_spi_instance/FPGA_INTCLOCK_3
    SLICE_X2Y20.G4       net (fanout=3)        1.320   fpga_spi_instance/FPGA_INTCLOCK<3>
    SLICE_X2Y20.COUT     Topcyg                1.296   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<1>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<1>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<1>
    SLICE_X2Y21.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<1>
    SLICE_X2Y21.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<2>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.G4       net (fanout=1)        1.190   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.Y        Tilo                  0.707   ilx_instance/integ_done_not0001
                                                       ilx_instance/integ_done_not00011
    SLICE_X6Y26.CE       net (fanout=1)        0.369   ilx_instance/integ_done_not0001
    SLICE_X6Y26.CLK      Tceck                 0.311   ilx_instance/integ_done
                                                       ilx_instance/integ_done
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (3.373ns logic, 2.879ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_5 (FF)
  Destination:          ilx_instance/integ_done (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.161ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.940 - 1.055)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_5 to ilx_instance/integ_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_INTCLOCK<5>
                                                       fpga_spi_instance/FPGA_INTCLOCK_5
    SLICE_X2Y21.F3       net (fanout=3)        1.336   fpga_spi_instance/FPGA_INTCLOCK<5>
    SLICE_X2Y21.COUT     Topcyf                1.305   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<2>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<2>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X2Y22.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X2Y23.COUT     Tbyp                  0.156   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.G4       net (fanout=1)        1.190   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X6Y27.Y        Tilo                  0.707   ilx_instance/integ_done_not0001
                                                       ilx_instance/integ_done_not00011
    SLICE_X6Y26.CE       net (fanout=1)        0.369   ilx_instance/integ_done_not0001
    SLICE_X6Y26.CLK      Tceck                 0.311   ilx_instance/integ_done
                                                       ilx_instance/integ_done
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (3.266ns logic, 2.895ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q1_1 (SLICE_X19Y0.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_14 (FF)
  Destination:          ad7621_instance/div_instance/q1_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.940 - 1.049)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_14 to ad7621_instance/div_instance/q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.YQ      Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_14
    SLICE_X11Y9.F3       net (fanout=3)        0.931   fpga_spi_instance/FPGA_MAXSATVALUE<14>
    SLICE_X11Y9.X        Tilo                  0.643   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.G4       net (fanout=1)        0.629   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.Y        Tilo                  0.648   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X11Y7.F4       net (fanout=2)        0.086   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X11Y7.X        Tilo                  0.643   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CE       net (fanout=11)       1.785   ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<1>
                                                       ad7621_instance/div_instance/q1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (2.921ns logic, 3.431ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_15 (FF)
  Destination:          ad7621_instance/div_instance/q1_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.940 - 1.049)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_15 to ad7621_instance/div_instance/q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.XQ      Tcko                  0.631   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_15
    SLICE_X11Y9.F2       net (fanout=3)        0.715   fpga_spi_instance/FPGA_MAXSATVALUE<15>
    SLICE_X11Y9.X        Tilo                  0.643   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.G4       net (fanout=1)        0.629   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.Y        Tilo                  0.648   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X11Y7.F4       net (fanout=2)        0.086   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X11Y7.X        Tilo                  0.643   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CE       net (fanout=11)       1.785   ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<1>
                                                       ad7621_instance/div_instance/q1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (2.876ns logic, 3.215ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_12 (FF)
  Destination:          ad7621_instance/div_instance/q1_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.940 - 1.057)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_12 to ad7621_instance/div_instance/q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.YQ       Tcko                  0.580   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_12
    SLICE_X11Y9.F4       net (fanout=3)        0.728   fpga_spi_instance/FPGA_MAXSATVALUE<12>
    SLICE_X11Y9.X        Tilo                  0.643   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.G4       net (fanout=1)        0.629   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X11Y7.Y        Tilo                  0.648   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X11Y7.F4       net (fanout=2)        0.086   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X11Y7.X        Tilo                  0.643   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CE       net (fanout=11)       1.785   ad7621_instance/div_instance/q1_not0001
    SLICE_X19Y0.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<1>
                                                       ad7621_instance/div_instance/q1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.825ns logic, 3.228ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_5 (SLICE_X7Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_11 (FF)
  Destination:          ad7621_instance/div_instance/y1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (1.186 - 0.879)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_11 to ad7621_instance/div_instance/y1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.XQ        Tcko                  0.505   fpga_spi_instance/FPGA_MAXSATVALUE<11>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_11
    SLICE_X7Y5.BX        net (fanout=3)        0.381   fpga_spi_instance/FPGA_MAXSATVALUE<11>
    SLICE_X7Y5.CLK       Tckdi       (-Th)    -0.089   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/y1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.594ns logic, 0.381ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_4 (SLICE_X7Y5.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_10 (FF)
  Destination:          ad7621_instance/div_instance/y1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (1.186 - 0.879)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_10 to ad7621_instance/div_instance/y1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.YQ        Tcko                  0.541   fpga_spi_instance/FPGA_MAXSATVALUE<11>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_10
    SLICE_X7Y5.BY        net (fanout=3)        0.414   fpga_spi_instance/FPGA_MAXSATVALUE<10>
    SLICE_X7Y5.CLK       Tckdi       (-Th)    -0.140   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/y1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.681ns logic, 0.414ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_7 (SLICE_X7Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_13 (FF)
  Destination:          ad7621_instance/div_instance/y1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (1.171 - 0.850)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_13 to ad7621_instance/div_instance/y1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.XQ       Tcko                  0.473   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_13
    SLICE_X7Y6.BX        net (fanout=3)        0.637   fpga_spi_instance/FPGA_MAXSATVALUE<13>
    SLICE_X7Y6.CLK       Tckdi       (-Th)    -0.089   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/y1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.562ns logic, 0.637ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_empty/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/SR
  Location pin: SLICE_X2Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3660 paths analyzed, 940 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.030ns.
--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/transmit_data_14 (SLICE_X12Y11.F2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_4 (FF)
  Destination:          fpga_spi_instance/transmit_data_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      8.010ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_4 to fpga_spi_instance/transmit_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.YQ       Tcko                  0.580   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_4
    SLICE_X9Y11.G3       net (fanout=28)       1.255   fpga_spi_instance/fpga_addr<4>
    SLICE_X9Y11.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<8>26
                                                       fpga_spi_instance/transmit_data_mux0000<0>141
    SLICE_X10Y16.F3      net (fanout=16)       1.127   fpga_spi_instance/N28
    SLICE_X10Y16.X       Tilo                  0.692   fpga_spi_instance/transmit_data_mux0000<2>26
                                                       fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.F2       net (fanout=1)        1.049   fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<2>38
                                                       fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.F2      net (fanout=1)        1.214   fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<14>
                                                       fpga_spi_instance/transmit_data_mux0000<2>47
                                                       fpga_spi_instance/transmit_data_14
    -------------------------------------------------  ---------------------------
    Total                                      8.010ns (3.365ns logic, 4.645ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_4 (FF)
  Destination:          fpga_spi_instance/transmit_data_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.893ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_4 to fpga_spi_instance/transmit_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.YQ       Tcko                  0.580   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_4
    SLICE_X8Y10.G2       net (fanout=28)       1.301   fpga_spi_instance/fpga_addr<4>
    SLICE_X8Y10.Y        Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<9>26
                                                       fpga_spi_instance/transmit_data_mux0000<0>131
    SLICE_X10Y16.F2      net (fanout=15)       0.905   fpga_spi_instance/N27
    SLICE_X10Y16.X       Tilo                  0.692   fpga_spi_instance/transmit_data_mux0000<2>26
                                                       fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.F2       net (fanout=1)        1.049   fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<2>38
                                                       fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.F2      net (fanout=1)        1.214   fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<14>
                                                       fpga_spi_instance/transmit_data_mux0000<2>47
                                                       fpga_spi_instance/transmit_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.424ns logic, 4.469ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_5 (FF)
  Destination:          fpga_spi_instance/transmit_data_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_5 to fpga_spi_instance/transmit_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.XQ       Tcko                  0.591   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_5
    SLICE_X9Y11.G4       net (fanout=25)       1.041   fpga_spi_instance/fpga_addr<5>
    SLICE_X9Y11.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<8>26
                                                       fpga_spi_instance/transmit_data_mux0000<0>141
    SLICE_X10Y16.F3      net (fanout=16)       1.127   fpga_spi_instance/N28
    SLICE_X10Y16.X       Tilo                  0.692   fpga_spi_instance/transmit_data_mux0000<2>26
                                                       fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.F2       net (fanout=1)        1.049   fpga_spi_instance/transmit_data_mux0000<2>26
    SLICE_X5Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<2>38
                                                       fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.F2      net (fanout=1)        1.214   fpga_spi_instance/transmit_data_mux0000<2>38
    SLICE_X12Y11.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<14>
                                                       fpga_spi_instance/transmit_data_mux0000<2>47
                                                       fpga_spi_instance/transmit_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (3.376ns logic, 4.431ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/transmit_data_13 (SLICE_X12Y10.F2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_4 (FF)
  Destination:          fpga_spi_instance/transmit_data_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_4 to fpga_spi_instance/transmit_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.YQ       Tcko                  0.580   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_4
    SLICE_X1Y10.F3       net (fanout=28)       1.577   fpga_spi_instance/fpga_addr<4>
    SLICE_X1Y10.X        Tilo                  0.643   fpga_spi_instance/N30
                                                       fpga_spi_instance/transmit_data_mux0000<0>151
    SLICE_X9Y16.G1       net (fanout=15)       1.859   fpga_spi_instance/N30
    SLICE_X9Y16.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<3>38
                                                       fpga_spi_instance/transmit_data_mux0000<3>15
    SLICE_X9Y16.F3       net (fanout=1)        0.043   fpga_spi_instance/transmit_data_mux0000<3>15/O
    SLICE_X9Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<3>38
                                                       fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.F2      net (fanout=1)        0.895   fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<13>
                                                       fpga_spi_instance/transmit_data_mux0000<3>47
                                                       fpga_spi_instance/transmit_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (3.316ns logic, 4.374ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_5 (FF)
  Destination:          fpga_spi_instance/transmit_data_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_5 to fpga_spi_instance/transmit_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.XQ       Tcko                  0.591   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_5
    SLICE_X1Y10.F2       net (fanout=25)       1.070   fpga_spi_instance/fpga_addr<5>
    SLICE_X1Y10.X        Tilo                  0.643   fpga_spi_instance/N30
                                                       fpga_spi_instance/transmit_data_mux0000<0>151
    SLICE_X9Y16.G1       net (fanout=15)       1.859   fpga_spi_instance/N30
    SLICE_X9Y16.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<3>38
                                                       fpga_spi_instance/transmit_data_mux0000<3>15
    SLICE_X9Y16.F3       net (fanout=1)        0.043   fpga_spi_instance/transmit_data_mux0000<3>15/O
    SLICE_X9Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<3>38
                                                       fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.F2      net (fanout=1)        0.895   fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<13>
                                                       fpga_spi_instance/transmit_data_mux0000<3>47
                                                       fpga_spi_instance/transmit_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (3.327ns logic, 3.867ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_4 (FF)
  Destination:          fpga_spi_instance/transmit_data_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.255 - 0.275)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_4 to fpga_spi_instance/transmit_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.YQ       Tcko                  0.580   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_4
    SLICE_X9Y11.G3       net (fanout=28)       1.255   fpga_spi_instance/fpga_addr<4>
    SLICE_X9Y11.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<8>26
                                                       fpga_spi_instance/transmit_data_mux0000<0>141
    SLICE_X10Y17.G3      net (fanout=16)       1.128   fpga_spi_instance/N28
    SLICE_X10Y17.Y       Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<4>26
                                                       fpga_spi_instance/transmit_data_mux0000<3>26
    SLICE_X9Y16.F2       net (fanout=1)        0.430   fpga_spi_instance/transmit_data_mux0000<3>26
    SLICE_X9Y16.X        Tilo                  0.643   fpga_spi_instance/transmit_data_mux0000<3>38
                                                       fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.F2      net (fanout=1)        0.895   fpga_spi_instance/transmit_data_mux0000<3>38
    SLICE_X12Y10.CLK     Tfck                  0.802   fpga_spi_instance/transmit_data<13>
                                                       fpga_spi_instance/transmit_data_mux0000<3>47
                                                       fpga_spi_instance/transmit_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (3.380ns logic, 3.708ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_OFFSETVALUE_9 (SLICE_X13Y13.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/Rx_Done (FF)
  Destination:          fpga_spi_instance/FPGA_OFFSETVALUE_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.236 - 0.263)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/Rx_Done to fpga_spi_instance/FPGA_OFFSETVALUE_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.676   fpga_spi_instance/Rx_Done
                                                       fpga_spi_instance/Rx_Done
    SLICE_X9Y19.F2       net (fanout=1)        0.443   fpga_spi_instance/Rx_Done
    SLICE_X9Y19.X        Tilo                  0.643   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000181
    SLICE_X11Y12.G3      net (fanout=3)        0.914   fpga_spi_instance/FPGA_COUNTBASE_not0001_bdd8
    SLICE_X11Y12.Y       Tilo                  0.648   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_not000121
    SLICE_X11Y12.F1      net (fanout=2)        0.898   fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0
    SLICE_X11Y12.X       Tilo                  0.643   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_not000111
    SLICE_X13Y13.CE      net (fanout=8)        2.257   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
    SLICE_X13Y13.CLK     Tceck                 0.311   fpga_spi_instance/FPGA_OFFSETVALUE<9>
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_9
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (2.921ns logic, 4.512ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/wr_or_rd (FF)
  Destination:          fpga_spi_instance/FPGA_OFFSETVALUE_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.236 - 0.263)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/wr_or_rd to fpga_spi_instance/FPGA_OFFSETVALUE_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y19.YQ       Tcko                  0.580   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/wr_or_rd
    SLICE_X9Y19.F1       net (fanout=1)        0.471   fpga_spi_instance/wr_or_rd
    SLICE_X9Y19.X        Tilo                  0.643   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000181
    SLICE_X11Y12.G3      net (fanout=3)        0.914   fpga_spi_instance/FPGA_COUNTBASE_not0001_bdd8
    SLICE_X11Y12.Y       Tilo                  0.648   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_not000121
    SLICE_X11Y12.F1      net (fanout=2)        0.898   fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0
    SLICE_X11Y12.X       Tilo                  0.643   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_not000111
    SLICE_X13Y13.CE      net (fanout=8)        2.257   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
    SLICE_X13Y13.CLK     Tceck                 0.311   fpga_spi_instance/FPGA_OFFSETVALUE<9>
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_9
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.825ns logic, 4.540ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/receive_data_22 (FF)
  Destination:          fpga_spi_instance/FPGA_OFFSETVALUE_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.236 - 0.261)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/receive_data_22 to fpga_spi_instance/FPGA_OFFSETVALUE_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.YQ      Tcko                  0.676   fpga_spi_instance/receive_data<23>
                                                       fpga_spi_instance/receive_data_22
    SLICE_X11Y12.G1      net (fanout=4)        0.591   fpga_spi_instance/receive_data<22>
    SLICE_X11Y12.Y       Tilo                  0.648   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_not000121
    SLICE_X11Y12.F1      net (fanout=2)        0.898   fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0
    SLICE_X11Y12.X       Tilo                  0.643   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_not000111
    SLICE_X13Y13.CE      net (fanout=8)        2.257   fpga_spi_instance/FPGA_OFFSETVALUE_not0001
    SLICE_X13Y13.CLK     Tceck                 0.311   fpga_spi_instance/FPGA_OFFSETVALUE<9>
                                                       fpga_spi_instance/FPGA_OFFSETVALUE_9
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (2.278ns logic, 3.746ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.284 - 0.255)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.XQ      Tcko                  0.473   U_ila_pro_0/U0/iTRIG_IN<5>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ
    SLICE_X14Y10.BX      net (fanout=2)        0.376   U_ila_pro_0/U0/iTRIG_IN<5>
    SLICE_X14Y10.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.327ns logic, 0.376ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.284 - 0.255)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.YQ      Tcko                  0.464   U_ila_pro_0/U0/iTRIG_IN<5>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ
    SLICE_X14Y10.BY      net (fanout=2)        0.384   U_ila_pro_0/U0/iTRIG_IN<4>
    SLICE_X14Y10.CLK     Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.338ns logic, 0.384ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y5.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.083 - 0.060)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.YQ       Tcko                  0.464   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    SLICE_X12Y5.BY       net (fanout=2)        0.563   U_ila_pro_0/U0/iTRIG_IN<2>
    SLICE_X12Y5.CLK      Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.338ns logic, 0.563ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X14Y13.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X14Y13.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR
  Location pin: SLICE_X14Y13.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     39.500ns|            0|            0|            0|        12150|
| TS_clk_wizard_instance_CLK2X_B|     41.666ns|     19.750ns|          N/A|            0|            0|         8490|            0|
| UF                            |             |             |             |             |             |             |             |
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|      8.030ns|          N/A|            0|            0|         3660|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   11.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12165 paths, 0 nets, and 3570 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   2.805ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 16 07:43:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



