// Generated by CIRCT unknown git version
module writeback(	// file.cleaned.mlir:2:3
  input  [31:0] ALUoutW,	// file.cleaned.mlir:2:27
                ReadDataW,	// file.cleaned.mlir:2:46
  input         MemtoRegW,	// file.cleaned.mlir:2:67
  output [31:0] resultW	// file.cleaned.mlir:2:88
);

  assign resultW = MemtoRegW ? ReadDataW : ALUoutW;	// file.cleaned.mlir:3:10, :4:5
endmodule

