
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 21 60 80  	csrr	sp, 2054
80000020: 13 02 00 00  	li	tp, 0

80000024 <.Lpcrel_hi1>:
80000024: 17 35 00 00  	auipc	a0, 3
80000028: 13 05 45 fe  	addi	a0, a0, -28

8000002c <.Lpcrel_hi2>:
8000002c: 17 36 00 00  	auipc	a2, 3
80000030: 13 06 c6 fd  	addi	a2, a2, -36
80000034: 63 08 c5 00  	beq	a0, a2, 0x80000044 <.Ltmp0>

80000038 <.Ltmp1>:
80000038: 23 20 05 00  	sw	zero, 0(a0)
8000003c: 13 05 45 00  	addi	a0, a0, 4
80000040: e3 6c c5 fe  	bltu	a0, a2, 0x80000038 <.Ltmp1>

80000044 <.Ltmp0>:
80000044: f3 22 30 80  	csrr	t0, 2051
80000048: 03 a3 02 00  	lw	t1, 0(t0)
8000004c: 03 a5 42 00  	lw	a0, 4(t0)
80000050: 83 a3 02 03  	lw	t2, 48(t0)
80000054: 03 ae 42 03  	lw	t3, 52(t0)

80000058 <.Lpcrel_hi3>:
80000058: 97 3e 00 00  	auipc	t4, 3
8000005c: 93 8e 8e fa  	addi	t4, t4, -88

80000060 <.Lpcrel_hi4>:
80000060: 17 3f 00 00  	auipc	t5, 3
80000064: 13 0f 4f fa  	addi	t5, t5, -92
80000068: 23 a0 7e 00  	sw	t2, 0(t4)
8000006c: 23 20 cf 01  	sw	t3, 0(t5)

80000070 <.Lpcrel_hi5>:
80000070: 97 0f 00 00  	auipc	t6, 0
80000074: 93 8f 8f 01  	addi	t6, t6, 24
80000078: 73 90 5f 30  	csrw	mtvec, t6
8000007c: e7 00 03 00  	jalr	t1              // t1=x[6]
80000080: 0b 40 00 00  	endprg	x0, x0, x0
80000084: 6f 00 40 00  	j	0x80000088 <spike_end>

80000088 <spike_end>:
80000088: 13 03 10 00  	li	t1, 1

8000008c <.Lpcrel_hi6>:
8000008c: 97 12 00 00  	auipc	t0, 1
80000090: 93 82 42 f7  	addi	t0, t0, -140
80000094: 23 a0 62 00  	sw	t1, 0(t0)

80000098 <matadd>:
80000098: 13 01 01 01  	addi	sp, sp, 16
8000009c: 13 02 82 00  	addi	tp, tp, 8
800000a0: 0b 20 10 00  	regext	zero, zero, 1
800000a4: 57 60 02 42  	vmv.v.x	v0, tp
800000a8: 23 28 11 fe  	sw	ra, -16(sp)
800000ac: 83 22 85 00  	lw	t0, 8(a0)
800000b0: 23 2a 51 fe  	sw	t0, -12(sp)
800000b4: 83 22 45 00  	lw	t0, 4(a0)
800000b8: 23 2c 51 fe  	sw	t0, -8(sp)
800000bc: 83 22 05 00  	lw	t0, 0(a0)
800000c0: 23 2e 51 fe  	sw	t0, -4(sp)
800000c4: 57 60 00 42  	vmv.v.x	v0, zero
800000c8: ef 00 c0 0d  	jal	0x800001a4 <_Z13get_global_idj>
800000cc: 0b 20 10 00  	regext	zero, zero, 1
800000d0: d7 40 00 02  	vadd.vx	v1, v0, zero
800000d4: 93 02 10 00  	li	t0, 1
800000d8: 57 e0 02 42  	vmv.v.x	v0, t0
800000dc: ef 00 80 0c  	jal	0x800001a4 <_Z13get_global_idj>
800000e0: 0b 20 10 00  	regext	zero, zero, 1
800000e4: 57 41 00 02  	vadd.vx	v2, v0, zero
800000e8: 57 60 00 42  	vmv.v.x	v0, zero
800000ec: ef 00 80 04  	jal	0x80000134 <_Z15get_global_sizej>
800000f0: 0b 20 80 04  	regext	zero, zero, 72
800000f4: 57 20 11 a6  	vmadd.vv	v0, v2, v1
800000f8: 57 30 01 96  	vsll.vi	v0, v0, 2
800000fc: 03 23 c1 ff  	lw	t1, -4(sp)
80000100: d7 40 03 02  	vadd.vx	v1, v0, t1
80000104: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000108: 83 22 81 ff  	lw	t0, -8(sp)
8000010c: 57 c1 02 02  	vadd.vx	v2, v0, t0
80000110: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000114: d7 10 11 02  	vfadd.vv	v1, v1, v2
80000118: 83 22 41 ff  	lw	t0, -12(sp)
8000011c: 57 c0 02 02  	vadd.vx	v0, v0, t0
80000120: 7b 60 10 00  	vsw12.v	v1, 0(v0)
80000124: 83 20 01 ff  	lw	ra, -16(sp)
80000128: 13 01 01 ff  	addi	sp, sp, -16
8000012c: 13 02 82 ff  	addi	tp, tp, -8
80000130: 67 80 00 00  	ret

80000134 <_Z15get_global_sizej>:
80000134: 13 01 41 00  	addi	sp, sp, 4
80000138: 23 2e 11 fe  	sw	ra, -4(sp)
8000013c: d7 40 00 02  	vadd.vx	v1, v0, zero
80000140: 93 02 20 00  	li	t0, 2
80000144: 57 e0 02 42  	vmv.v.x	v0, t0

80000148 <.Lpcrel_hi0>:
80000148: 17 03 00 00  	auipc	t1, 0
8000014c: 5b 30 c3 04  	setrpc	zero, t1, 76
80000150: 5b 0c 10 02  	vbeq	v1, v0, 0x80000188 <.LBB0_4>
80000154: 93 02 10 00  	li	t0, 1
80000158: 57 e0 02 42  	vmv.v.x	v0, t0

8000015c <.Lpcrel_hi1>:
8000015c: 17 03 00 00  	auipc	t1, 0
80000160: 5b 30 83 03  	setrpc	zero, t1, 56
80000164: 5b 06 10 02  	vbeq	v1, v0, 0x80000190 <.LBB0_5>
80000168: 57 61 00 42  	vmv.v.x	v2, zero
8000016c: 93 02 10 00  	li	t0, 1
80000170: 57 e0 02 42  	vmv.v.x	v0, t0

80000174 <.Lpcrel_hi2>:
80000174: 17 03 00 00  	auipc	t1, 0
80000178: 5b 30 03 02  	setrpc	zero, t1, 32
8000017c: 5b 1c 11 00  	vbne	v1, v2, 0x80000194 <.LBB0_6>
80000180: ef 00 40 26  	jal	0x800003e4 <__builtin_riscv_global_size_x>
80000184: 6f 00 00 01  	j	0x80000194 <.LBB0_6>

80000188 <.LBB0_4>:
80000188: ef 00 c0 27  	jal	0x80000404 <__builtin_riscv_global_size_z>
8000018c: 6f 00 80 00  	j	0x80000194 <.LBB0_6>

80000190 <.LBB0_5>:
80000190: ef 00 40 26  	jal	0x800003f4 <__builtin_riscv_global_size_y>

80000194 <.LBB0_6>:
80000194: 5b 20 00 00  	join	zero, zero, 0
80000198: 83 20 c1 ff  	lw	ra, -4(sp)
8000019c: 13 01 c1 ff  	addi	sp, sp, -4
800001a0: 67 80 00 00  	ret

800001a4 <_Z13get_global_idj>:
800001a4: 13 01 41 00  	addi	sp, sp, 4
800001a8: 23 2e 11 fe  	sw	ra, -4(sp)
800001ac: 93 02 20 00  	li	t0, 2
800001b0: d7 e0 02 42  	vmv.v.x	v1, t0

800001b4 <.Lpcrel_hi0>:
800001b4: 17 03 00 00  	auipc	t1, 0
800001b8: 5b 30 c3 04  	setrpc	zero, t1, 76
800001bc: 5b 88 00 02  	vbeq	v0, v1, 0x800001ec <.LBB0_4>
800001c0: 93 02 10 00  	li	t0, 1
800001c4: d7 e0 02 42  	vmv.v.x	v1, t0

800001c8 <.Lpcrel_hi1>:
800001c8: 17 03 00 00  	auipc	t1, 0
800001cc: 5b 30 83 03  	setrpc	zero, t1, 56
800001d0: 5b 82 00 02  	vbeq	v0, v1, 0x800001f4 <.LBB0_5>
800001d4: d7 60 00 42  	vmv.v.x	v1, zero

800001d8 <.Lpcrel_hi2>:
800001d8: 17 03 00 00  	auipc	t1, 0
800001dc: 5b 30 83 02  	setrpc	zero, t1, 40
800001e0: 5b 9e 00 00  	vbne	v0, v1, 0x800001fc <.LBB0_6>
800001e4: ef 00 00 15  	jal	0x80000334 <__builtin_riscv_global_id_x>
800001e8: 6f 00 80 01  	j	0x80000200 <.LBB0_7>

800001ec <.LBB0_4>:
800001ec: ef 00 c0 19  	jal	0x80000388 <__builtin_riscv_global_id_z>
800001f0: 6f 00 00 01  	j	0x80000200 <.LBB0_7>

800001f4 <.LBB0_5>:
800001f4: ef 00 c0 16  	jal	0x80000360 <__builtin_riscv_global_id_y>
800001f8: 6f 00 80 00  	j	0x80000200 <.LBB0_7>

800001fc <.LBB0_6>:
800001fc: 57 60 00 42  	vmv.v.x	v0, zero

80000200 <.LBB0_7>:
80000200: 5b 20 00 00  	join	zero, zero, 0
80000204: 83 20 c1 ff  	lw	ra, -4(sp)
80000208: 13 01 c1 ff  	addi	sp, sp, -4
8000020c: 67 80 00 00  	ret

80000210 <__builtin_riscv_workitem_linear_id>:
80000210: 73 25 30 80  	csrr	a0, 2051
80000214: 73 23 00 80  	csrr	t1, 2048
80000218: 57 a1 08 52  	vid.v	v2
8000021c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000220: 67 80 00 00  	ret

80000224 <__builtin_riscv_global_linear_id>:
80000224: f3 26 30 80  	csrr	a3, 2051
80000228: 83 a2 86 00  	lw	t0, 8(a3)
8000022c: ef 00 80 10  	jal	0x80000334 <__builtin_riscv_global_id_x>
80000230: 83 ae 46 02  	lw	t4, 36(a3)
80000234: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000238: 13 0f 10 00  	li	t5, 1
8000023c: 63 82 e2 05  	beq	t0, t5, 0x80000280 <.GLR>

80000240 <.GL_2DIM>:
80000240: ef 00 00 12  	jal	0x80000360 <__builtin_riscv_global_id_y>
80000244: 83 af c6 00  	lw	t6, 12(a3)
80000248: 03 af 06 01  	lw	t5, 16(a3)
8000024c: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000250: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000254: d7 02 53 02  	vadd.vv	v5, v5, v6
80000258: 13 0f 20 00  	li	t5, 2
8000025c: 63 82 e2 03  	beq	t0, t5, 0x80000280 <.GLR>

80000260 <.GL_3DIM>:
80000260: ef 00 80 12  	jal	0x80000388 <__builtin_riscv_global_id_z>
80000264: 83 af c6 00  	lw	t6, 12(a3)
80000268: 03 a3 06 01  	lw	t1, 16(a3)
8000026c: 03 af c6 02  	lw	t5, 44(a3)
80000270: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000274: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000278: 57 63 63 96  	vmul.vx	v6, v6, t1
8000027c: d7 02 53 02  	vadd.vv	v5, v5, v6

80000280 <.GLR>:
80000280: 57 40 50 02  	vadd.vx	v0, v5, zero
80000284: 67 80 00 00  	ret

80000288 <__builtin_riscv_workgroup_id_x>:
80000288: 73 25 80 80  	csrr	a0, 2056
8000028c: 57 60 05 42  	vmv.v.x	v0, a0
80000290: 67 80 00 00  	ret

80000294 <__builtin_riscv_workgroup_id_y>:
80000294: 73 25 90 80  	csrr	a0, 2057
80000298: 57 60 05 42  	vmv.v.x	v0, a0
8000029c: 67 80 00 00  	ret

800002a0 <__builtin_riscv_workgroup_id_z>:
800002a0: 73 25 a0 80  	csrr	a0, 2058
800002a4: 57 60 05 42  	vmv.v.x	v0, a0
800002a8: 67 80 00 00  	ret

800002ac <__builtin_riscv_workitem_id_x>:
800002ac: 73 25 30 80  	csrr	a0, 2051
800002b0: 83 22 85 00  	lw	t0, 8(a0)
800002b4: 73 23 00 80  	csrr	t1, 2048
800002b8: 57 a1 08 52  	vid.v	v2
800002bc: 57 40 23 02  	vadd.vx	v0, v2, t1
800002c0: 93 03 10 00  	li	t2, 1
800002c4: 63 86 72 00  	beq	t0, t2, 0x800002d0 <.WIXR>
800002c8: 03 2e 85 01  	lw	t3, 24(a0)
800002cc: 57 60 0e 8a  	vremu.vx	v0, v0, t3

800002d0 <.WIXR>:
800002d0: 67 80 00 00  	ret

800002d4 <__builtin_riscv_workitem_id_y>:
800002d4: 73 25 30 80  	csrr	a0, 2051
800002d8: 83 22 85 00  	lw	t0, 8(a0)
800002dc: 73 23 00 80  	csrr	t1, 2048
800002e0: 57 a1 08 52  	vid.v	v2
800002e4: 57 40 23 02  	vadd.vx	v0, v2, t1
800002e8: 03 2e 85 01  	lw	t3, 24(a0)
800002ec: 93 03 30 00  	li	t2, 3
800002f0: 63 86 72 00  	beq	t0, t2, 0x800002fc <.WIY3>

800002f4 <.WIY2>:
800002f4: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800002f8: 67 80 00 00  	ret

800002fc <.WIY3>:
800002fc: 83 2e c5 01  	lw	t4, 28(a0)
80000300: b3 8e ce 03  	mul	t4, t4, t3
80000304: 57 e0 0e 8a  	vremu.vx	v0, v0, t4
80000308: 57 60 0e 82  	vdivu.vx	v0, v0, t3
8000030c: 67 80 00 00  	ret

80000310 <__builtin_riscv_workitem_id_z>:
80000310: 73 25 30 80  	csrr	a0, 2051
80000314: 73 23 00 80  	csrr	t1, 2048
80000318: 57 a1 08 52  	vid.v	v2
8000031c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000320: 03 2e 85 01  	lw	t3, 24(a0)
80000324: 83 2e c5 01  	lw	t4, 28(a0)
80000328: b3 8e ce 03  	mul	t4, t4, t3
8000032c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000330: 67 80 00 00  	ret

80000334 <__builtin_riscv_global_id_x>:
80000334: 13 01 41 00  	addi	sp, sp, 4
80000338: 23 2e 11 fe  	sw	ra, -4(sp)
8000033c: ef f0 1f f7  	jal	0x800002ac <__builtin_riscv_workitem_id_x>
80000340: 73 25 30 80  	csrr	a0, 2051
80000344: 73 23 80 80  	csrr	t1, 2056
80000348: 03 2e 85 01  	lw	t3, 24(a0)
8000034c: b3 0f c3 03  	mul	t6, t1, t3
80000350: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000354: 83 20 c1 ff  	lw	ra, -4(sp)
80000358: 13 01 c1 ff  	addi	sp, sp, -4
8000035c: 67 80 00 00  	ret

80000360 <__builtin_riscv_global_id_y>:
80000360: 13 01 41 00  	addi	sp, sp, 4
80000364: 23 2e 11 fe  	sw	ra, -4(sp)
80000368: ef f0 df f6  	jal	0x800002d4 <__builtin_riscv_workitem_id_y>
8000036c: 73 23 90 80  	csrr	t1, 2057
80000370: 83 23 c5 01  	lw	t2, 28(a0)
80000374: 33 0e 73 02  	mul	t3, t1, t2
80000378: 57 40 0e 02  	vadd.vx	v0, v0, t3
8000037c: 83 20 c1 ff  	lw	ra, -4(sp)
80000380: 13 01 c1 ff  	addi	sp, sp, -4
80000384: 67 80 00 00  	ret

80000388 <__builtin_riscv_global_id_z>:
80000388: 13 01 41 00  	addi	sp, sp, 4
8000038c: 23 2e 11 fe  	sw	ra, -4(sp)
80000390: ef f0 1f f8  	jal	0x80000310 <__builtin_riscv_workitem_id_z>
80000394: 73 25 30 80  	csrr	a0, 2051
80000398: 73 23 a0 80  	csrr	t1, 2058
8000039c: 83 23 05 02  	lw	t2, 32(a0)
800003a0: b3 83 63 02  	mul	t2, t2, t1
800003a4: 57 c0 03 02  	vadd.vx	v0, v0, t2
800003a8: 83 20 c1 ff  	lw	ra, -4(sp)
800003ac: 13 01 c1 ff  	addi	sp, sp, -4
800003b0: 67 80 00 00  	ret

800003b4 <__builtin_riscv_local_size_x>:
800003b4: 73 25 30 80  	csrr	a0, 2051
800003b8: 83 22 85 01  	lw	t0, 24(a0)
800003bc: 57 e0 02 42  	vmv.v.x	v0, t0
800003c0: 67 80 00 00  	ret

800003c4 <__builtin_riscv_local_size_y>:
800003c4: 73 25 30 80  	csrr	a0, 2051
800003c8: 83 22 c5 01  	lw	t0, 28(a0)
800003cc: 57 e0 02 42  	vmv.v.x	v0, t0
800003d0: 67 80 00 00  	ret

800003d4 <__builtin_riscv_local_size_z>:
800003d4: 73 25 30 80  	csrr	a0, 2051
800003d8: 83 22 05 02  	lw	t0, 32(a0)
800003dc: 57 e0 02 42  	vmv.v.x	v0, t0
800003e0: 67 80 00 00  	ret

800003e4 <__builtin_riscv_global_size_x>:
800003e4: 73 25 30 80  	csrr	a0, 2051
800003e8: 83 22 c5 00  	lw	t0, 12(a0)
800003ec: 57 e0 02 42  	vmv.v.x	v0, t0
800003f0: 67 80 00 00  	ret

800003f4 <__builtin_riscv_global_size_y>:
800003f4: 73 25 30 80  	csrr	a0, 2051
800003f8: 83 22 05 01  	lw	t0, 16(a0)
800003fc: 57 e0 02 42  	vmv.v.x	v0, t0
80000400: 67 80 00 00  	ret

80000404 <__builtin_riscv_global_size_z>:
80000404: 73 25 30 80  	csrr	a0, 2051
80000408: 83 22 45 01  	lw	t0, 20(a0)
8000040c: 57 e0 02 42  	vmv.v.x	v0, t0
80000410: 67 80 00 00  	ret

80000414 <__builtin_riscv_global_offset_x>:
80000414: 73 25 30 80  	csrr	a0, 2051
80000418: 83 22 45 02  	lw	t0, 36(a0)
8000041c: 57 e0 02 42  	vmv.v.x	v0, t0
80000420: 67 80 00 00  	ret

80000424 <__builtin_riscv_global_offset_y>:
80000424: 73 25 30 80  	csrr	a0, 2051
80000428: 83 22 85 02  	lw	t0, 40(a0)
8000042c: 57 e0 02 42  	vmv.v.x	v0, t0
80000430: 67 80 00 00  	ret

80000434 <__builtin_riscv_global_offset_z>:
80000434: 73 25 30 80  	csrr	a0, 2051
80000438: 83 22 c5 02  	lw	t0, 44(a0)
8000043c: 57 e0 02 42  	vmv.v.x	v0, t0
80000440: 67 80 00 00  	ret

80000444 <__builtin_riscv_num_groups_x>:
80000444: 73 25 30 80  	csrr	a0, 2051
80000448: 03 23 c5 00  	lw	t1, 12(a0)
8000044c: 83 22 85 01  	lw	t0, 24(a0)
80000450: 33 53 53 02  	divu	t1, t1, t0
80000454: 57 60 03 42  	vmv.v.x	v0, t1
80000458: 67 80 00 00  	ret

8000045c <__builtin_riscv_num_groups_y>:
8000045c: 73 25 30 80  	csrr	a0, 2051
80000460: 03 23 05 01  	lw	t1, 16(a0)
80000464: 83 22 c5 01  	lw	t0, 28(a0)
80000468: 33 53 53 02  	divu	t1, t1, t0
8000046c: 57 60 03 42  	vmv.v.x	v0, t1
80000470: 67 80 00 00  	ret

80000474 <__builtin_riscv_num_groups_z>:
80000474: 73 25 30 80  	csrr	a0, 2051
80000478: 03 23 45 01  	lw	t1, 20(a0)
8000047c: 83 23 05 02  	lw	t2, 32(a0)
80000480: 33 53 73 02  	divu	t1, t1, t2
80000484: 57 60 03 42  	vmv.v.x	v0, t1
80000488: 67 80 00 00  	ret

8000048c <__builtin_riscv_work_dim>:
8000048c: 73 25 30 80  	csrr	a0, 2051
80000490: 83 22 85 00  	lw	t0, 8(a0)
80000494: 57 e0 02 42  	vmv.v.x	v0, t0
80000498: 67 80 00 00  	ret
