$date
	Mon Mar 17 20:04:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_4b_not $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var wire 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 $
b0 #
b0 "
b1111 !
$end
#10
b1 !
b1 $
b1110 "
b1110 #
#20
