
009_System_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b684  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  0800b814  0800b814  0001b814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be6c  0800be6c  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800be6c  0800be6c  0001be6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be74  0800be74  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be74  0800be74  0001be74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be78  0800be78  0001be78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800be7c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00002928  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200029b8  200029b8  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015e39  00000000  00000000  00020103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000030f3  00000000  00000000  00035f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001440  00000000  00000000  00039030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000fcb  00000000  00000000  0003a470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025427  00000000  00000000  0003b43b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b220  00000000  00000000  00060862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000de5f5  00000000  00000000  0007ba82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005d00  00000000  00000000  0015a078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0015fd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b7fc 	.word	0x0800b7fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800b7fc 	.word	0x0800b7fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b970 	b.w	8000e90 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	460d      	mov	r5, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	460f      	mov	r7, r1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d14a      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4694      	mov	ip, r2
 8000bdc:	d965      	bls.n	8000caa <__udivmoddi4+0xe2>
 8000bde:	fab2 f382 	clz	r3, r2
 8000be2:	b143      	cbz	r3, 8000bf6 <__udivmoddi4+0x2e>
 8000be4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000be8:	f1c3 0220 	rsb	r2, r3, #32
 8000bec:	409f      	lsls	r7, r3
 8000bee:	fa20 f202 	lsr.w	r2, r0, r2
 8000bf2:	4317      	orrs	r7, r2
 8000bf4:	409c      	lsls	r4, r3
 8000bf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bfa:	fa1f f58c 	uxth.w	r5, ip
 8000bfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c02:	0c22      	lsrs	r2, r4, #16
 8000c04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c0c:	fb01 f005 	mul.w	r0, r1, r5
 8000c10:	4290      	cmp	r0, r2
 8000c12:	d90a      	bls.n	8000c2a <__udivmoddi4+0x62>
 8000c14:	eb1c 0202 	adds.w	r2, ip, r2
 8000c18:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c1c:	f080 811c 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c20:	4290      	cmp	r0, r2
 8000c22:	f240 8119 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c26:	3902      	subs	r1, #2
 8000c28:	4462      	add	r2, ip
 8000c2a:	1a12      	subs	r2, r2, r0
 8000c2c:	b2a4      	uxth	r4, r4
 8000c2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c3a:	fb00 f505 	mul.w	r5, r0, r5
 8000c3e:	42a5      	cmp	r5, r4
 8000c40:	d90a      	bls.n	8000c58 <__udivmoddi4+0x90>
 8000c42:	eb1c 0404 	adds.w	r4, ip, r4
 8000c46:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c4a:	f080 8107 	bcs.w	8000e5c <__udivmoddi4+0x294>
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	f240 8104 	bls.w	8000e5c <__udivmoddi4+0x294>
 8000c54:	4464      	add	r4, ip
 8000c56:	3802      	subs	r0, #2
 8000c58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c5c:	1b64      	subs	r4, r4, r5
 8000c5e:	2100      	movs	r1, #0
 8000c60:	b11e      	cbz	r6, 8000c6a <__udivmoddi4+0xa2>
 8000c62:	40dc      	lsrs	r4, r3
 8000c64:	2300      	movs	r3, #0
 8000c66:	e9c6 4300 	strd	r4, r3, [r6]
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0xbc>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80ed 	beq.w	8000e52 <__udivmoddi4+0x28a>
 8000c78:	2100      	movs	r1, #0
 8000c7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c7e:	4608      	mov	r0, r1
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	fab3 f183 	clz	r1, r3
 8000c88:	2900      	cmp	r1, #0
 8000c8a:	d149      	bne.n	8000d20 <__udivmoddi4+0x158>
 8000c8c:	42ab      	cmp	r3, r5
 8000c8e:	d302      	bcc.n	8000c96 <__udivmoddi4+0xce>
 8000c90:	4282      	cmp	r2, r0
 8000c92:	f200 80f8 	bhi.w	8000e86 <__udivmoddi4+0x2be>
 8000c96:	1a84      	subs	r4, r0, r2
 8000c98:	eb65 0203 	sbc.w	r2, r5, r3
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	4617      	mov	r7, r2
 8000ca0:	2e00      	cmp	r6, #0
 8000ca2:	d0e2      	beq.n	8000c6a <__udivmoddi4+0xa2>
 8000ca4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ca8:	e7df      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000caa:	b902      	cbnz	r2, 8000cae <__udivmoddi4+0xe6>
 8000cac:	deff      	udf	#255	; 0xff
 8000cae:	fab2 f382 	clz	r3, r2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f040 8090 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cb8:	1a8a      	subs	r2, r1, r2
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f fe8c 	uxth.w	lr, ip
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ccc:	0c22      	lsrs	r2, r4, #16
 8000cce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cd2:	fb0e f005 	mul.w	r0, lr, r5
 8000cd6:	4290      	cmp	r0, r2
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cda:	eb1c 0202 	adds.w	r2, ip, r2
 8000cde:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4290      	cmp	r0, r2
 8000ce6:	f200 80cb 	bhi.w	8000e80 <__udivmoddi4+0x2b8>
 8000cea:	4645      	mov	r5, r8
 8000cec:	1a12      	subs	r2, r2, r0
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cf4:	fb07 2210 	mls	r2, r7, r0, r2
 8000cf8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x14e>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x14c>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	f200 80bb 	bhi.w	8000e8a <__udivmoddi4+0x2c2>
 8000d14:	4610      	mov	r0, r2
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d1e:	e79f      	b.n	8000c60 <__udivmoddi4+0x98>
 8000d20:	f1c1 0720 	rsb	r7, r1, #32
 8000d24:	408b      	lsls	r3, r1
 8000d26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d32:	fa20 f307 	lsr.w	r3, r0, r7
 8000d36:	40fd      	lsrs	r5, r7
 8000d38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3c:	4323      	orrs	r3, r4
 8000d3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d42:	fa1f fe8c 	uxth.w	lr, ip
 8000d46:	fb09 5518 	mls	r5, r9, r8, r5
 8000d4a:	0c1c      	lsrs	r4, r3, #16
 8000d4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d50:	fb08 f50e 	mul.w	r5, r8, lr
 8000d54:	42a5      	cmp	r5, r4
 8000d56:	fa02 f201 	lsl.w	r2, r2, r1
 8000d5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2b4>
 8000d6c:	42a5      	cmp	r5, r4
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2b4>
 8000d72:	f1a8 0802 	sub.w	r8, r8, #2
 8000d76:	4464      	add	r4, ip
 8000d78:	1b64      	subs	r4, r4, r5
 8000d7a:	b29d      	uxth	r5, r3
 8000d7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d80:	fb09 4413 	mls	r4, r9, r3, r4
 8000d84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d98:	d26c      	bcs.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	d96a      	bls.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9e:	3b02      	subs	r3, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000da6:	fba3 9502 	umull	r9, r5, r3, r2
 8000daa:	eba4 040e 	sub.w	r4, r4, lr
 8000dae:	42ac      	cmp	r4, r5
 8000db0:	46c8      	mov	r8, r9
 8000db2:	46ae      	mov	lr, r5
 8000db4:	d356      	bcc.n	8000e64 <__udivmoddi4+0x29c>
 8000db6:	d053      	beq.n	8000e60 <__udivmoddi4+0x298>
 8000db8:	b156      	cbz	r6, 8000dd0 <__udivmoddi4+0x208>
 8000dba:	ebb0 0208 	subs.w	r2, r0, r8
 8000dbe:	eb64 040e 	sbc.w	r4, r4, lr
 8000dc2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dc6:	40ca      	lsrs	r2, r1
 8000dc8:	40cc      	lsrs	r4, r1
 8000dca:	4317      	orrs	r7, r2
 8000dcc:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd8:	f1c3 0120 	rsb	r1, r3, #32
 8000ddc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000de0:	fa20 f201 	lsr.w	r2, r0, r1
 8000de4:	fa25 f101 	lsr.w	r1, r5, r1
 8000de8:	409d      	lsls	r5, r3
 8000dea:	432a      	orrs	r2, r5
 8000dec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000df8:	fb07 1510 	mls	r5, r7, r0, r1
 8000dfc:	0c11      	lsrs	r1, r2, #16
 8000dfe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e02:	fb00 f50e 	mul.w	r5, r0, lr
 8000e06:	428d      	cmp	r5, r1
 8000e08:	fa04 f403 	lsl.w	r4, r4, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x258>
 8000e0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e16:	d22f      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e18:	428d      	cmp	r5, r1
 8000e1a:	d92d      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	1b49      	subs	r1, r1, r5
 8000e22:	b292      	uxth	r2, r2
 8000e24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e28:	fb07 1115 	mls	r1, r7, r5, r1
 8000e2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e30:	fb05 f10e 	mul.w	r1, r5, lr
 8000e34:	4291      	cmp	r1, r2
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x282>
 8000e38:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e40:	d216      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000e42:	4291      	cmp	r1, r2
 8000e44:	d914      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000e46:	3d02      	subs	r5, #2
 8000e48:	4462      	add	r2, ip
 8000e4a:	1a52      	subs	r2, r2, r1
 8000e4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e50:	e738      	b.n	8000cc4 <__udivmoddi4+0xfc>
 8000e52:	4631      	mov	r1, r6
 8000e54:	4630      	mov	r0, r6
 8000e56:	e708      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000e58:	4639      	mov	r1, r7
 8000e5a:	e6e6      	b.n	8000c2a <__udivmoddi4+0x62>
 8000e5c:	4610      	mov	r0, r2
 8000e5e:	e6fb      	b.n	8000c58 <__udivmoddi4+0x90>
 8000e60:	4548      	cmp	r0, r9
 8000e62:	d2a9      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e64:	ebb9 0802 	subs.w	r8, r9, r2
 8000e68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	e7a3      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e70:	4645      	mov	r5, r8
 8000e72:	e7ea      	b.n	8000e4a <__udivmoddi4+0x282>
 8000e74:	462b      	mov	r3, r5
 8000e76:	e794      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e78:	4640      	mov	r0, r8
 8000e7a:	e7d1      	b.n	8000e20 <__udivmoddi4+0x258>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e80:	3d02      	subs	r5, #2
 8000e82:	4462      	add	r2, ip
 8000e84:	e732      	b.n	8000cec <__udivmoddi4+0x124>
 8000e86:	4608      	mov	r0, r1
 8000e88:	e70a      	b.n	8000ca0 <__udivmoddi4+0xd8>
 8000e8a:	4464      	add	r4, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e742      	b.n	8000d16 <__udivmoddi4+0x14e>

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2140      	movs	r1, #64	; 0x40
 8000e9c:	4803      	ldr	r0, [pc, #12]	; (8000eac <SELECT+0x18>)
 8000e9e:	f004 f8c7 	bl	8005030 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f002 fce0 	bl	8003868 <HAL_Delay>
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40020400 	.word	0x40020400

08000eb0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2140      	movs	r1, #64	; 0x40
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <DESELECT+0x18>)
 8000eba:	f004 f8b9 	bl	8005030 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f002 fcd2 	bl	8003868 <HAL_Delay>
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020400 	.word	0x40020400

08000ecc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ed6:	bf00      	nop
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <SPI_TxByte+0x30>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d1f8      	bne.n	8000ed8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000ee6:	1df9      	adds	r1, r7, #7
 8000ee8:	2364      	movs	r3, #100	; 0x64
 8000eea:	2201      	movs	r2, #1
 8000eec:	4803      	ldr	r0, [pc, #12]	; (8000efc <SPI_TxByte+0x30>)
 8000eee:	f004 fdda 	bl	8005aa6 <HAL_SPI_Transmit>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200000b4 	.word	0x200000b4

08000f00 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f0c:	bf00      	nop
 8000f0e:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <SPI_TxBuffer+0x30>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	f003 0302 	and.w	r3, r3, #2
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d1f8      	bne.n	8000f0e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000f1c:	887a      	ldrh	r2, [r7, #2]
 8000f1e:	2364      	movs	r3, #100	; 0x64
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4803      	ldr	r0, [pc, #12]	; (8000f30 <SPI_TxBuffer+0x30>)
 8000f24:	f004 fdbf 	bl	8005aa6 <HAL_SPI_Transmit>
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	200000b4 	.word	0x200000b4

08000f34 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000f3a:	23ff      	movs	r3, #255	; 0xff
 8000f3c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f3e:	bf00      	nop
 8000f40:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <SPI_RxByte+0x34>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d1f8      	bne.n	8000f40 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f4e:	1dba      	adds	r2, r7, #6
 8000f50:	1df9      	adds	r1, r7, #7
 8000f52:	2364      	movs	r3, #100	; 0x64
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	2301      	movs	r3, #1
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <SPI_RxByte+0x34>)
 8000f5a:	f004 fee7 	bl	8005d2c <HAL_SPI_TransmitReceive>

	return data;
 8000f5e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200000b4 	.word	0x200000b4

08000f6c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000f74:	f7ff ffde 	bl	8000f34 <SPI_RxByte>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	701a      	strb	r2, [r3, #0]
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <SD_ReadyWait+0x30>)
 8000f90:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f94:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000f96:	f7ff ffcd 	bl	8000f34 <SPI_RxByte>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2bff      	cmp	r3, #255	; 0xff
 8000fa2:	d003      	beq.n	8000fac <SD_ReadyWait+0x24>
 8000fa4:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <SD_ReadyWait+0x30>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1f4      	bne.n	8000f96 <SD_ReadyWait+0xe>

	return res;
 8000fac:	79fb      	ldrb	r3, [r7, #7]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200000ae 	.word	0x200000ae

08000fbc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000fc2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000fc6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000fc8:	f7ff ff72 	bl	8000eb0 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	e005      	b.n	8000fde <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000fd2:	20ff      	movs	r0, #255	; 0xff
 8000fd4:	f7ff ff7a 	bl	8000ecc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b09      	cmp	r3, #9
 8000fe2:	ddf6      	ble.n	8000fd2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000fe4:	f7ff ff56 	bl	8000e94 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000fe8:	2340      	movs	r3, #64	; 0x40
 8000fea:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000ffc:	2395      	movs	r3, #149	; 0x95
 8000ffe:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001000:	463b      	mov	r3, r7
 8001002:	2106      	movs	r1, #6
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff7b 	bl	8000f00 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800100a:	e002      	b.n	8001012 <SD_PowerOn+0x56>
	{
		cnt--;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	3b01      	subs	r3, #1
 8001010:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001012:	f7ff ff8f 	bl	8000f34 <SPI_RxByte>
 8001016:	4603      	mov	r3, r0
 8001018:	2b01      	cmp	r3, #1
 800101a:	d002      	beq.n	8001022 <SD_PowerOn+0x66>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1f4      	bne.n	800100c <SD_PowerOn+0x50>
	}

	DESELECT();
 8001022:	f7ff ff45 	bl	8000eb0 <DESELECT>
	SPI_TxByte(0XFF);
 8001026:	20ff      	movs	r0, #255	; 0xff
 8001028:	f7ff ff50 	bl	8000ecc <SPI_TxByte>

	PowerFlag = 1;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <SD_PowerOn+0x80>)
 800102e:	2201      	movs	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200000b1 	.word	0x200000b1

08001040 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <SD_PowerOff+0x14>)
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	200000b1 	.word	0x200000b1

08001058 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800105c:	4b03      	ldr	r3, [pc, #12]	; (800106c <SD_CheckPower+0x14>)
 800105e:	781b      	ldrb	r3, [r3, #0]
}
 8001060:	4618      	mov	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	200000b1 	.word	0x200000b1

08001070 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <SD_RxDataBlock+0x58>)
 800107c:	22c8      	movs	r2, #200	; 0xc8
 800107e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001080:	f7ff ff58 	bl	8000f34 <SPI_RxByte>
 8001084:	4603      	mov	r3, r0
 8001086:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	2bff      	cmp	r3, #255	; 0xff
 800108c:	d103      	bne.n	8001096 <SD_RxDataBlock+0x26>
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <SD_RxDataBlock+0x58>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f4      	bne.n	8001080 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	2bfe      	cmp	r3, #254	; 0xfe
 800109a:	d001      	beq.n	80010a0 <SD_RxDataBlock+0x30>
 800109c:	2300      	movs	r3, #0
 800109e:	e00f      	b.n	80010c0 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ff60 	bl	8000f6c <SPI_RxBytePtr>
	} while(len--);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	1e5a      	subs	r2, r3, #1
 80010b0:	603a      	str	r2, [r7, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f4      	bne.n	80010a0 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80010b6:	f7ff ff3d 	bl	8000f34 <SPI_RxByte>
	SPI_RxByte();
 80010ba:	f7ff ff3b 	bl	8000f34 <SPI_RxByte>

	return TRUE;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200000ac 	.word	0x200000ac

080010cc <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80010dc:	f7ff ff54 	bl	8000f88 <SD_ReadyWait>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2bff      	cmp	r3, #255	; 0xff
 80010e4:	d001      	beq.n	80010ea <SD_TxDataBlock+0x1e>
 80010e6:	2300      	movs	r3, #0
 80010e8:	e02f      	b.n	800114a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80010ea:	78fb      	ldrb	r3, [r7, #3]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff feed 	bl	8000ecc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80010f2:	78fb      	ldrb	r3, [r7, #3]
 80010f4:	2bfd      	cmp	r3, #253	; 0xfd
 80010f6:	d020      	beq.n	800113a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80010f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff feff 	bl	8000f00 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001102:	f7ff ff17 	bl	8000f34 <SPI_RxByte>
		SPI_RxByte();
 8001106:	f7ff ff15 	bl	8000f34 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800110a:	e00b      	b.n	8001124 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800110c:	f7ff ff12 	bl	8000f34 <SPI_RxByte>
 8001110:	4603      	mov	r3, r0
 8001112:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	f003 031f 	and.w	r3, r3, #31
 800111a:	2b05      	cmp	r3, #5
 800111c:	d006      	beq.n	800112c <SD_TxDataBlock+0x60>
			i++;
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	3301      	adds	r3, #1
 8001122:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	2b40      	cmp	r3, #64	; 0x40
 8001128:	d9f0      	bls.n	800110c <SD_TxDataBlock+0x40>
 800112a:	e000      	b.n	800112e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800112c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800112e:	bf00      	nop
 8001130:	f7ff ff00 	bl	8000f34 <SPI_RxByte>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0fa      	beq.n	8001130 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	f003 031f 	and.w	r3, r3, #31
 8001140:	2b05      	cmp	r3, #5
 8001142:	d101      	bne.n	8001148 <SD_TxDataBlock+0x7c>
 8001144:	2301      	movs	r3, #1
 8001146:	e000      	b.n	800114a <SD_TxDataBlock+0x7e>

	return FALSE;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	6039      	str	r1, [r7, #0]
 800115c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800115e:	f7ff ff13 	bl	8000f88 <SD_ReadyWait>
 8001162:	4603      	mov	r3, r0
 8001164:	2bff      	cmp	r3, #255	; 0xff
 8001166:	d001      	beq.n	800116c <SD_SendCmd+0x1a>
 8001168:	23ff      	movs	r3, #255	; 0xff
 800116a:	e042      	b.n	80011f2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff feac 	bl	8000ecc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	0e1b      	lsrs	r3, r3, #24
 8001178:	b2db      	uxtb	r3, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fea6 	bl	8000ecc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	0c1b      	lsrs	r3, r3, #16
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fea0 	bl	8000ecc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fe9a 	bl	8000ecc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fe95 	bl	8000ecc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	2b40      	cmp	r3, #64	; 0x40
 80011a6:	d102      	bne.n	80011ae <SD_SendCmd+0x5c>
 80011a8:	2395      	movs	r3, #149	; 0x95
 80011aa:	73fb      	strb	r3, [r7, #15]
 80011ac:	e007      	b.n	80011be <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2b48      	cmp	r3, #72	; 0x48
 80011b2:	d102      	bne.n	80011ba <SD_SendCmd+0x68>
 80011b4:	2387      	movs	r3, #135	; 0x87
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e001      	b.n	80011be <SD_SendCmd+0x6c>
	else crc = 1;
 80011ba:	2301      	movs	r3, #1
 80011bc:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fe83 	bl	8000ecc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	2b4c      	cmp	r3, #76	; 0x4c
 80011ca:	d101      	bne.n	80011d0 <SD_SendCmd+0x7e>
 80011cc:	f7ff feb2 	bl	8000f34 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80011d0:	230a      	movs	r3, #10
 80011d2:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80011d4:	f7ff feae 	bl	8000f34 <SPI_RxByte>
 80011d8:	4603      	mov	r3, r0
 80011da:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80011dc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	da05      	bge.n	80011f0 <SD_SendCmd+0x9e>
 80011e4:	7bbb      	ldrb	r3, [r7, #14]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	73bb      	strb	r3, [r7, #14]
 80011ea:	7bbb      	ldrb	r3, [r7, #14]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f1      	bne.n	80011d4 <SD_SendCmd+0x82>

	return res;
 80011f0:	7b7b      	ldrb	r3, [r7, #13]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <SD_disk_initialize+0x14>
 800120c:	2301      	movs	r3, #1
 800120e:	e0d1      	b.n	80013b4 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001210:	4b6a      	ldr	r3, [pc, #424]	; (80013bc <SD_disk_initialize+0x1c0>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <SD_disk_initialize+0x2a>
 800121e:	4b67      	ldr	r3, [pc, #412]	; (80013bc <SD_disk_initialize+0x1c0>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	e0c6      	b.n	80013b4 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8001226:	f7ff fec9 	bl	8000fbc <SD_PowerOn>

	/* slave select */
	SELECT();
 800122a:	f7ff fe33 	bl	8000e94 <SELECT>

	/* check disk type */
	type = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8001232:	2100      	movs	r1, #0
 8001234:	2040      	movs	r0, #64	; 0x40
 8001236:	f7ff ff8c 	bl	8001152 <SD_SendCmd>
 800123a:	4603      	mov	r3, r0
 800123c:	2b01      	cmp	r3, #1
 800123e:	f040 80a1 	bne.w	8001384 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001242:	4b5f      	ldr	r3, [pc, #380]	; (80013c0 <SD_disk_initialize+0x1c4>)
 8001244:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001248:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800124a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800124e:	2048      	movs	r0, #72	; 0x48
 8001250:	f7ff ff7f 	bl	8001152 <SD_SendCmd>
 8001254:	4603      	mov	r3, r0
 8001256:	2b01      	cmp	r3, #1
 8001258:	d155      	bne.n	8001306 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800125a:	2300      	movs	r3, #0
 800125c:	73fb      	strb	r3, [r7, #15]
 800125e:	e00c      	b.n	800127a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001260:	7bfc      	ldrb	r4, [r7, #15]
 8001262:	f7ff fe67 	bl	8000f34 <SPI_RxByte>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	f104 0310 	add.w	r3, r4, #16
 800126e:	443b      	add	r3, r7
 8001270:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	3301      	adds	r3, #1
 8001278:	73fb      	strb	r3, [r7, #15]
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	2b03      	cmp	r3, #3
 800127e:	d9ef      	bls.n	8001260 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001280:	7abb      	ldrb	r3, [r7, #10]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d17e      	bne.n	8001384 <SD_disk_initialize+0x188>
 8001286:	7afb      	ldrb	r3, [r7, #11]
 8001288:	2baa      	cmp	r3, #170	; 0xaa
 800128a:	d17b      	bne.n	8001384 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800128c:	2100      	movs	r1, #0
 800128e:	2077      	movs	r0, #119	; 0x77
 8001290:	f7ff ff5f 	bl	8001152 <SD_SendCmd>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d807      	bhi.n	80012aa <SD_disk_initialize+0xae>
 800129a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800129e:	2069      	movs	r0, #105	; 0x69
 80012a0:	f7ff ff57 	bl	8001152 <SD_SendCmd>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d004      	beq.n	80012b4 <SD_disk_initialize+0xb8>
				} while (Timer1);
 80012aa:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <SD_disk_initialize+0x1c4>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1ec      	bne.n	800128c <SD_disk_initialize+0x90>
 80012b2:	e000      	b.n	80012b6 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012b4:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80012b6:	4b42      	ldr	r3, [pc, #264]	; (80013c0 <SD_disk_initialize+0x1c4>)
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d062      	beq.n	8001384 <SD_disk_initialize+0x188>
 80012be:	2100      	movs	r1, #0
 80012c0:	207a      	movs	r0, #122	; 0x7a
 80012c2:	f7ff ff46 	bl	8001152 <SD_SendCmd>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d15b      	bne.n	8001384 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	73fb      	strb	r3, [r7, #15]
 80012d0:	e00c      	b.n	80012ec <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80012d2:	7bfc      	ldrb	r4, [r7, #15]
 80012d4:	f7ff fe2e 	bl	8000f34 <SPI_RxByte>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	f104 0310 	add.w	r3, r4, #16
 80012e0:	443b      	add	r3, r7
 80012e2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	3301      	adds	r3, #1
 80012ea:	73fb      	strb	r3, [r7, #15]
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	d9ef      	bls.n	80012d2 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80012f2:	7a3b      	ldrb	r3, [r7, #8]
 80012f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <SD_disk_initialize+0x104>
 80012fc:	230c      	movs	r3, #12
 80012fe:	e000      	b.n	8001302 <SD_disk_initialize+0x106>
 8001300:	2304      	movs	r3, #4
 8001302:	73bb      	strb	r3, [r7, #14]
 8001304:	e03e      	b.n	8001384 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001306:	2100      	movs	r1, #0
 8001308:	2077      	movs	r0, #119	; 0x77
 800130a:	f7ff ff22 	bl	8001152 <SD_SendCmd>
 800130e:	4603      	mov	r3, r0
 8001310:	2b01      	cmp	r3, #1
 8001312:	d808      	bhi.n	8001326 <SD_disk_initialize+0x12a>
 8001314:	2100      	movs	r1, #0
 8001316:	2069      	movs	r0, #105	; 0x69
 8001318:	f7ff ff1b 	bl	8001152 <SD_SendCmd>
 800131c:	4603      	mov	r3, r0
 800131e:	2b01      	cmp	r3, #1
 8001320:	d801      	bhi.n	8001326 <SD_disk_initialize+0x12a>
 8001322:	2302      	movs	r3, #2
 8001324:	e000      	b.n	8001328 <SD_disk_initialize+0x12c>
 8001326:	2301      	movs	r3, #1
 8001328:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800132a:	7bbb      	ldrb	r3, [r7, #14]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d10e      	bne.n	800134e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001330:	2100      	movs	r1, #0
 8001332:	2077      	movs	r0, #119	; 0x77
 8001334:	f7ff ff0d 	bl	8001152 <SD_SendCmd>
 8001338:	4603      	mov	r3, r0
 800133a:	2b01      	cmp	r3, #1
 800133c:	d80e      	bhi.n	800135c <SD_disk_initialize+0x160>
 800133e:	2100      	movs	r1, #0
 8001340:	2069      	movs	r0, #105	; 0x69
 8001342:	f7ff ff06 	bl	8001152 <SD_SendCmd>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d107      	bne.n	800135c <SD_disk_initialize+0x160>
 800134c:	e00c      	b.n	8001368 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800134e:	2100      	movs	r1, #0
 8001350:	2041      	movs	r0, #65	; 0x41
 8001352:	f7ff fefe 	bl	8001152 <SD_SendCmd>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d004      	beq.n	8001366 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800135c:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <SD_disk_initialize+0x1c4>)
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1e2      	bne.n	800132a <SD_disk_initialize+0x12e>
 8001364:	e000      	b.n	8001368 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001366:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001368:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <SD_disk_initialize+0x1c4>)
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d007      	beq.n	8001380 <SD_disk_initialize+0x184>
 8001370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001374:	2050      	movs	r0, #80	; 0x50
 8001376:	f7ff feec 	bl	8001152 <SD_SendCmd>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <SD_disk_initialize+0x188>
 8001380:	2300      	movs	r3, #0
 8001382:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001384:	4a0f      	ldr	r2, [pc, #60]	; (80013c4 <SD_disk_initialize+0x1c8>)
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800138a:	f7ff fd91 	bl	8000eb0 <DESELECT>
	SPI_RxByte();
 800138e:	f7ff fdd1 	bl	8000f34 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001392:	7bbb      	ldrb	r3, [r7, #14]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d008      	beq.n	80013aa <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001398:	4b08      	ldr	r3, [pc, #32]	; (80013bc <SD_disk_initialize+0x1c0>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f023 0301 	bic.w	r3, r3, #1
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <SD_disk_initialize+0x1c0>)
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	e001      	b.n	80013ae <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80013aa:	f7ff fe49 	bl	8001040 <SD_PowerOff>
	}

	return Stat;
 80013ae:	4b03      	ldr	r3, [pc, #12]	; (80013bc <SD_disk_initialize+0x1c0>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b2db      	uxtb	r3, r3
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3714      	adds	r7, #20
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd90      	pop	{r4, r7, pc}
 80013bc:	20000000 	.word	0x20000000
 80013c0:	200000ac 	.word	0x200000ac
 80013c4:	200000b0 	.word	0x200000b0

080013c8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SD_disk_status+0x14>
 80013d8:	2301      	movs	r3, #1
 80013da:	e002      	b.n	80013e2 <SD_disk_status+0x1a>
	return Stat;
 80013dc:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <SD_disk_status+0x28>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b2db      	uxtb	r3, r3
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	20000000 	.word	0x20000000

080013f4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	4603      	mov	r3, r0
 8001402:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d102      	bne.n	8001410 <SD_disk_read+0x1c>
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <SD_disk_read+0x20>
 8001410:	2304      	movs	r3, #4
 8001412:	e051      	b.n	80014b8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <SD_disk_read+0xcc>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SD_disk_read+0x32>
 8001422:	2303      	movs	r3, #3
 8001424:	e048      	b.n	80014b8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001426:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <SD_disk_read+0xd0>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <SD_disk_read+0x44>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	025b      	lsls	r3, r3, #9
 8001436:	607b      	str	r3, [r7, #4]

	SELECT();
 8001438:	f7ff fd2c 	bl	8000e94 <SELECT>

	if (count == 1)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d111      	bne.n	8001466 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	2051      	movs	r0, #81	; 0x51
 8001446:	f7ff fe84 	bl	8001152 <SD_SendCmd>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d129      	bne.n	80014a4 <SD_disk_read+0xb0>
 8001450:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f7ff fe0b 	bl	8001070 <SD_RxDataBlock>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d021      	beq.n	80014a4 <SD_disk_read+0xb0>
 8001460:	2300      	movs	r3, #0
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	e01e      	b.n	80014a4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	2052      	movs	r0, #82	; 0x52
 800146a:	f7ff fe72 	bl	8001152 <SD_SendCmd>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d117      	bne.n	80014a4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001474:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001478:	68b8      	ldr	r0, [r7, #8]
 800147a:	f7ff fdf9 	bl	8001070 <SD_RxDataBlock>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00a      	beq.n	800149a <SD_disk_read+0xa6>
				buff += 512;
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800148a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	3b01      	subs	r3, #1
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1ed      	bne.n	8001474 <SD_disk_read+0x80>
 8001498:	e000      	b.n	800149c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800149a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800149c:	2100      	movs	r1, #0
 800149e:	204c      	movs	r0, #76	; 0x4c
 80014a0:	f7ff fe57 	bl	8001152 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 80014a4:	f7ff fd04 	bl	8000eb0 <DESELECT>
	SPI_RxByte();
 80014a8:	f7ff fd44 	bl	8000f34 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	bf14      	ite	ne
 80014b2:	2301      	movne	r3, #1
 80014b4:	2300      	moveq	r3, #0
 80014b6:	b2db      	uxtb	r3, r3
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000
 80014c4:	200000b0 	.word	0x200000b0

080014c8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	4603      	mov	r3, r0
 80014d6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d102      	bne.n	80014e4 <SD_disk_write+0x1c>
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <SD_disk_write+0x20>
 80014e4:	2304      	movs	r3, #4
 80014e6:	e06b      	b.n	80015c0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014e8:	4b37      	ldr	r3, [pc, #220]	; (80015c8 <SD_disk_write+0x100>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SD_disk_write+0x32>
 80014f6:	2303      	movs	r3, #3
 80014f8:	e062      	b.n	80015c0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80014fa:	4b33      	ldr	r3, [pc, #204]	; (80015c8 <SD_disk_write+0x100>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SD_disk_write+0x44>
 8001508:	2302      	movs	r3, #2
 800150a:	e059      	b.n	80015c0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <SD_disk_write+0x104>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d102      	bne.n	800151e <SD_disk_write+0x56>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	025b      	lsls	r3, r3, #9
 800151c:	607b      	str	r3, [r7, #4]

	SELECT();
 800151e:	f7ff fcb9 	bl	8000e94 <SELECT>

	if (count == 1)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d110      	bne.n	800154a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001528:	6879      	ldr	r1, [r7, #4]
 800152a:	2058      	movs	r0, #88	; 0x58
 800152c:	f7ff fe11 	bl	8001152 <SD_SendCmd>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d13a      	bne.n	80015ac <SD_disk_write+0xe4>
 8001536:	21fe      	movs	r1, #254	; 0xfe
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff fdc7 	bl	80010cc <SD_TxDataBlock>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d033      	beq.n	80015ac <SD_disk_write+0xe4>
			count = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	e030      	b.n	80015ac <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800154a:	4b20      	ldr	r3, [pc, #128]	; (80015cc <SD_disk_write+0x104>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d007      	beq.n	8001566 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001556:	2100      	movs	r1, #0
 8001558:	2077      	movs	r0, #119	; 0x77
 800155a:	f7ff fdfa 	bl	8001152 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800155e:	6839      	ldr	r1, [r7, #0]
 8001560:	2057      	movs	r0, #87	; 0x57
 8001562:	f7ff fdf6 	bl	8001152 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	2059      	movs	r0, #89	; 0x59
 800156a:	f7ff fdf2 	bl	8001152 <SD_SendCmd>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d11b      	bne.n	80015ac <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001574:	21fc      	movs	r1, #252	; 0xfc
 8001576:	68b8      	ldr	r0, [r7, #8]
 8001578:	f7ff fda8 	bl	80010cc <SD_TxDataBlock>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00a      	beq.n	8001598 <SD_disk_write+0xd0>
				buff += 512;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001588:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	3b01      	subs	r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1ee      	bne.n	8001574 <SD_disk_write+0xac>
 8001596:	e000      	b.n	800159a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001598:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800159a:	21fd      	movs	r1, #253	; 0xfd
 800159c:	2000      	movs	r0, #0
 800159e:	f7ff fd95 	bl	80010cc <SD_TxDataBlock>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <SD_disk_write+0xe4>
			{
				count = 1;
 80015a8:	2301      	movs	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80015ac:	f7ff fc80 	bl	8000eb0 <DESELECT>
	SPI_RxByte();
 80015b0:	f7ff fcc0 	bl	8000f34 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bf14      	ite	ne
 80015ba:	2301      	movne	r3, #1
 80015bc:	2300      	moveq	r3, #0
 80015be:	b2db      	uxtb	r3, r3
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000000 	.word	0x20000000
 80015cc:	200000b0 	.word	0x200000b0

080015d0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b08b      	sub	sp, #44	; 0x2c
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	603a      	str	r2, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
 80015dc:	460b      	mov	r3, r1
 80015de:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SD_disk_ioctl+0x1e>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e115      	b.n	800181a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 80015f4:	79bb      	ldrb	r3, [r7, #6]
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	d124      	bne.n	8001644 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d012      	beq.n	8001628 <SD_disk_ioctl+0x58>
 8001602:	2b02      	cmp	r3, #2
 8001604:	dc1a      	bgt.n	800163c <SD_disk_ioctl+0x6c>
 8001606:	2b00      	cmp	r3, #0
 8001608:	d002      	beq.n	8001610 <SD_disk_ioctl+0x40>
 800160a:	2b01      	cmp	r3, #1
 800160c:	d006      	beq.n	800161c <SD_disk_ioctl+0x4c>
 800160e:	e015      	b.n	800163c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001610:	f7ff fd16 	bl	8001040 <SD_PowerOff>
			res = RES_OK;
 8001614:	2300      	movs	r3, #0
 8001616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800161a:	e0fc      	b.n	8001816 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800161c:	f7ff fcce 	bl	8000fbc <SD_PowerOn>
			res = RES_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001626:	e0f6      	b.n	8001816 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001628:	6a3b      	ldr	r3, [r7, #32]
 800162a:	1c5c      	adds	r4, r3, #1
 800162c:	f7ff fd14 	bl	8001058 <SD_CheckPower>
 8001630:	4603      	mov	r3, r0
 8001632:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001634:	2300      	movs	r3, #0
 8001636:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800163a:	e0ec      	b.n	8001816 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800163c:	2304      	movs	r3, #4
 800163e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001642:	e0e8      	b.n	8001816 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001644:	4b77      	ldr	r3, [pc, #476]	; (8001824 <SD_disk_ioctl+0x254>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b2db      	uxtb	r3, r3
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SD_disk_ioctl+0x86>
 8001652:	2303      	movs	r3, #3
 8001654:	e0e1      	b.n	800181a <SD_disk_ioctl+0x24a>

		SELECT();
 8001656:	f7ff fc1d 	bl	8000e94 <SELECT>

		switch (ctrl)
 800165a:	79bb      	ldrb	r3, [r7, #6]
 800165c:	2b0d      	cmp	r3, #13
 800165e:	f200 80cb 	bhi.w	80017f8 <SD_disk_ioctl+0x228>
 8001662:	a201      	add	r2, pc, #4	; (adr r2, 8001668 <SD_disk_ioctl+0x98>)
 8001664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001668:	08001763 	.word	0x08001763
 800166c:	080016a1 	.word	0x080016a1
 8001670:	08001753 	.word	0x08001753
 8001674:	080017f9 	.word	0x080017f9
 8001678:	080017f9 	.word	0x080017f9
 800167c:	080017f9 	.word	0x080017f9
 8001680:	080017f9 	.word	0x080017f9
 8001684:	080017f9 	.word	0x080017f9
 8001688:	080017f9 	.word	0x080017f9
 800168c:	080017f9 	.word	0x080017f9
 8001690:	080017f9 	.word	0x080017f9
 8001694:	08001775 	.word	0x08001775
 8001698:	08001799 	.word	0x08001799
 800169c:	080017bd 	.word	0x080017bd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80016a0:	2100      	movs	r1, #0
 80016a2:	2049      	movs	r0, #73	; 0x49
 80016a4:	f7ff fd55 	bl	8001152 <SD_SendCmd>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f040 80a8 	bne.w	8001800 <SD_disk_ioctl+0x230>
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	2110      	movs	r1, #16
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fcda 	bl	8001070 <SD_RxDataBlock>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 809e 	beq.w	8001800 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80016c4:	7b3b      	ldrb	r3, [r7, #12]
 80016c6:	099b      	lsrs	r3, r3, #6
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d10e      	bne.n	80016ec <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016ce:	7d7b      	ldrb	r3, [r7, #21]
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	7d3b      	ldrb	r3, [r7, #20]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4413      	add	r3, r2
 80016dc:	b29b      	uxth	r3, r3
 80016de:	3301      	adds	r3, #1
 80016e0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80016e2:	8bfb      	ldrh	r3, [r7, #30]
 80016e4:	029a      	lsls	r2, r3, #10
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	e02e      	b.n	800174a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80016ec:	7c7b      	ldrb	r3, [r7, #17]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	7dbb      	ldrb	r3, [r7, #22]
 80016f6:	09db      	lsrs	r3, r3, #7
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	b2da      	uxtb	r2, r3
 80016fe:	7d7b      	ldrb	r3, [r7, #21]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	b2db      	uxtb	r3, r3
 8001704:	f003 0306 	and.w	r3, r3, #6
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4413      	add	r3, r2
 800170c:	b2db      	uxtb	r3, r3
 800170e:	3302      	adds	r3, #2
 8001710:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001714:	7d3b      	ldrb	r3, [r7, #20]
 8001716:	099b      	lsrs	r3, r3, #6
 8001718:	b2db      	uxtb	r3, r3
 800171a:	b29a      	uxth	r2, r3
 800171c:	7cfb      	ldrb	r3, [r7, #19]
 800171e:	b29b      	uxth	r3, r3
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	b29b      	uxth	r3, r3
 8001724:	4413      	add	r3, r2
 8001726:	b29a      	uxth	r2, r3
 8001728:	7cbb      	ldrb	r3, [r7, #18]
 800172a:	029b      	lsls	r3, r3, #10
 800172c:	b29b      	uxth	r3, r3
 800172e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001732:	b29b      	uxth	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b29b      	uxth	r3, r3
 8001738:	3301      	adds	r3, #1
 800173a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800173c:	8bfa      	ldrh	r2, [r7, #30]
 800173e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001742:	3b09      	subs	r3, #9
 8001744:	409a      	lsls	r2, r3
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001750:	e056      	b.n	8001800 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001758:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001760:	e055      	b.n	800180e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001762:	f7ff fc11 	bl	8000f88 <SD_ReadyWait>
 8001766:	4603      	mov	r3, r0
 8001768:	2bff      	cmp	r3, #255	; 0xff
 800176a:	d14b      	bne.n	8001804 <SD_disk_ioctl+0x234>
 800176c:	2300      	movs	r3, #0
 800176e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001772:	e047      	b.n	8001804 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001774:	2100      	movs	r1, #0
 8001776:	2049      	movs	r0, #73	; 0x49
 8001778:	f7ff fceb 	bl	8001152 <SD_SendCmd>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d142      	bne.n	8001808 <SD_disk_ioctl+0x238>
 8001782:	2110      	movs	r1, #16
 8001784:	6a38      	ldr	r0, [r7, #32]
 8001786:	f7ff fc73 	bl	8001070 <SD_RxDataBlock>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d03b      	beq.n	8001808 <SD_disk_ioctl+0x238>
 8001790:	2300      	movs	r3, #0
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001796:	e037      	b.n	8001808 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001798:	2100      	movs	r1, #0
 800179a:	204a      	movs	r0, #74	; 0x4a
 800179c:	f7ff fcd9 	bl	8001152 <SD_SendCmd>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d132      	bne.n	800180c <SD_disk_ioctl+0x23c>
 80017a6:	2110      	movs	r1, #16
 80017a8:	6a38      	ldr	r0, [r7, #32]
 80017aa:	f7ff fc61 	bl	8001070 <SD_RxDataBlock>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d02b      	beq.n	800180c <SD_disk_ioctl+0x23c>
 80017b4:	2300      	movs	r3, #0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017ba:	e027      	b.n	800180c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80017bc:	2100      	movs	r1, #0
 80017be:	207a      	movs	r0, #122	; 0x7a
 80017c0:	f7ff fcc7 	bl	8001152 <SD_SendCmd>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d116      	bne.n	80017f8 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017d0:	e00b      	b.n	80017ea <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80017d2:	6a3c      	ldr	r4, [r7, #32]
 80017d4:	1c63      	adds	r3, r4, #1
 80017d6:	623b      	str	r3, [r7, #32]
 80017d8:	f7ff fbac 	bl	8000f34 <SPI_RxByte>
 80017dc:	4603      	mov	r3, r0
 80017de:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80017e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017e4:	3301      	adds	r3, #1
 80017e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d9ef      	bls.n	80017d2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80017f2:	2300      	movs	r3, #0
 80017f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80017f8:	2304      	movs	r3, #4
 80017fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80017fe:	e006      	b.n	800180e <SD_disk_ioctl+0x23e>
			break;
 8001800:	bf00      	nop
 8001802:	e004      	b.n	800180e <SD_disk_ioctl+0x23e>
			break;
 8001804:	bf00      	nop
 8001806:	e002      	b.n	800180e <SD_disk_ioctl+0x23e>
			break;
 8001808:	bf00      	nop
 800180a:	e000      	b.n	800180e <SD_disk_ioctl+0x23e>
			break;
 800180c:	bf00      	nop
		}

		DESELECT();
 800180e:	f7ff fb4f 	bl	8000eb0 <DESELECT>
		SPI_RxByte();
 8001812:	f7ff fb8f 	bl	8000f34 <SPI_RxByte>
	}

	return res;
 8001816:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800181a:	4618      	mov	r0, r3
 800181c:	372c      	adds	r7, #44	; 0x2c
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	bf00      	nop
 8001824:	20000000 	.word	0x20000000

08001828 <transmit_uart>:
char nextion_Buffer[50];
char buffer[100];

//SD karta yazmada kullanlan transmit_uart'n fonskiyonu.
void transmit_uart(char *string)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
     uint8_t len = strlen(string);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7fe fccd 	bl	80001d0 <strlen>
 8001836:	4603      	mov	r3, r0
 8001838:	73fb      	strb	r3, [r7, #15]
     HAL_UART_Transmit(&huart3, (uint8_t*) string, len, 200);
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	b29a      	uxth	r2, r3
 800183e:	23c8      	movs	r3, #200	; 0xc8
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	4803      	ldr	r0, [pc, #12]	; (8001850 <transmit_uart+0x28>)
 8001844:	f005 f9c4 	bl	8006bd0 <HAL_UART_Transmit>
}
 8001848:	bf00      	nop
 800184a:	3710      	adds	r7, #16
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20002354 	.word	0x20002354

08001854 <nextion_Send>:



//Nextion'a deer gndermede kullanlan fonksiyon.
void nextion_Send(char *obj, uint32_t num ) //obj parametresine num deeri gnderilir.
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]


	uint8_t *nextion_Buffer = malloc(30*sizeof(char)); //buffer iin bellek tahsis edilir.
 800185e:	201e      	movs	r0, #30
 8001860:	f009 fa12 	bl	800ac88 <malloc>
 8001864:	4603      	mov	r3, r0
 8001866:	60fb      	str	r3, [r7, #12]
	int len = sprintf((char *)nextion_Buffer, "%s.val=%ld", obj, num); //nextion ekranna gnderilecek komut
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	490c      	ldr	r1, [pc, #48]	; (80018a0 <nextion_Send+0x4c>)
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f009 fac6 	bl	800ae00 <siprintf>
 8001874:	60b8      	str	r0, [r7, #8]
	HAL_UART_Transmit(&huart2, nextion_Buffer, len, 1000);
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	b29a      	uxth	r2, r3
 800187a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187e:	68f9      	ldr	r1, [r7, #12]
 8001880:	4808      	ldr	r0, [pc, #32]	; (80018a4 <nextion_Send+0x50>)
 8001882:	f005 f9a5 	bl	8006bd0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, end_Command, 3, 100);
 8001886:	2364      	movs	r3, #100	; 0x64
 8001888:	2203      	movs	r2, #3
 800188a:	4907      	ldr	r1, [pc, #28]	; (80018a8 <nextion_Send+0x54>)
 800188c:	4805      	ldr	r0, [pc, #20]	; (80018a4 <nextion_Send+0x50>)
 800188e:	f005 f99f 	bl	8006bd0 <HAL_UART_Transmit>
	free(nextion_Buffer); //bellek serbest braklr.
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f009 fa00 	bl	800ac98 <free>


}
 8001898:	bf00      	nop
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	0800b814 	.word	0x0800b814
 80018a4:	2000230c 	.word	0x2000230c
 80018a8:	20000008 	.word	0x20000008

080018ac <map>:

//Bu fonksiyon belirli bir deer araln baka bir deer aralna dntrr.
uint32_t map(uint32_t min1, uint32_t max1, uint32_t min2, uint32_t max2, uint32_t width)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
 80018b8:	603b      	str	r3, [r7, #0]
	return (min1*width)/min2;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	fb03 f202 	mul.w	r2, r3, r2
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <HAL_UART_RxCpltCallback>:

//DAC ile alnan verinin gnderimi
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af02      	add	r7, sp, #8
 80018da:	6078      	str	r0, [r7, #4]
	 if (huart == &huart2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4b      	ldr	r2, [pc, #300]	; (8001a0c <HAL_UART_RxCpltCallback+0x138>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	f040 8197 	bne.w	8001c14 <HAL_UART_RxCpltCallback+0x340>
	 {

		 if(RX_Data[1] == 0x31)
 80018e6:	4b4a      	ldr	r3, [pc, #296]	; (8001a10 <HAL_UART_RxCpltCallback+0x13c>)
 80018e8:	785b      	ldrb	r3, [r3, #1]
 80018ea:	2b31      	cmp	r3, #49	; 0x31
 80018ec:	d116      	bne.n	800191c <HAL_UART_RxCpltCallback+0x48>
		 {
		 nextion_Send("n2", Vin);
 80018ee:	4b49      	ldr	r3, [pc, #292]	; (8001a14 <HAL_UART_RxCpltCallback+0x140>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4619      	mov	r1, r3
 80018f4:	4848      	ldr	r0, [pc, #288]	; (8001a18 <HAL_UART_RxCpltCallback+0x144>)
 80018f6:	f7ff ffad 	bl	8001854 <nextion_Send>
		 nextion_Send("n3", Iin);
 80018fa:	4b48      	ldr	r3, [pc, #288]	; (8001a1c <HAL_UART_RxCpltCallback+0x148>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4619      	mov	r1, r3
 8001900:	4847      	ldr	r0, [pc, #284]	; (8001a20 <HAL_UART_RxCpltCallback+0x14c>)
 8001902:	f7ff ffa7 	bl	8001854 <nextion_Send>
		 nextion_Send("n4", 666);
 8001906:	f240 219a 	movw	r1, #666	; 0x29a
 800190a:	4846      	ldr	r0, [pc, #280]	; (8001a24 <HAL_UART_RxCpltCallback+0x150>)
 800190c:	f7ff ffa2 	bl	8001854 <nextion_Send>
		 nextion_Send("n5", 777);
 8001910:	f240 3109 	movw	r1, #777	; 0x309
 8001914:	4844      	ldr	r0, [pc, #272]	; (8001a28 <HAL_UART_RxCpltCallback+0x154>)
 8001916:	f7ff ff9d 	bl	8001854 <nextion_Send>
 800191a:	e0d3      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x1f0>
		 }

		 else if(RX_Data[1] == 0x32)
 800191c:	4b3c      	ldr	r3, [pc, #240]	; (8001a10 <HAL_UART_RxCpltCallback+0x13c>)
 800191e:	785b      	ldrb	r3, [r3, #1]
 8001920:	2b32      	cmp	r3, #50	; 0x32
 8001922:	d116      	bne.n	8001952 <HAL_UART_RxCpltCallback+0x7e>
		 {
		 nextion_Send("n6", Vout);
 8001924:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_UART_RxCpltCallback+0x158>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4619      	mov	r1, r3
 800192a:	4841      	ldr	r0, [pc, #260]	; (8001a30 <HAL_UART_RxCpltCallback+0x15c>)
 800192c:	f7ff ff92 	bl	8001854 <nextion_Send>
		 nextion_Send("n7", Iout);
 8001930:	4b40      	ldr	r3, [pc, #256]	; (8001a34 <HAL_UART_RxCpltCallback+0x160>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	4840      	ldr	r0, [pc, #256]	; (8001a38 <HAL_UART_RxCpltCallback+0x164>)
 8001938:	f7ff ff8c 	bl	8001854 <nextion_Send>
		 nextion_Send("n8", 666);
 800193c:	f240 219a 	movw	r1, #666	; 0x29a
 8001940:	483e      	ldr	r0, [pc, #248]	; (8001a3c <HAL_UART_RxCpltCallback+0x168>)
 8001942:	f7ff ff87 	bl	8001854 <nextion_Send>
		 nextion_Send("n9", 777);
 8001946:	f240 3109 	movw	r1, #777	; 0x309
 800194a:	483d      	ldr	r0, [pc, #244]	; (8001a40 <HAL_UART_RxCpltCallback+0x16c>)
 800194c:	f7ff ff82 	bl	8001854 <nextion_Send>
 8001950:	e0b8      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x1f0>
		 }

		 else if(RX_Data[1] == 0x33)
 8001952:	4b2f      	ldr	r3, [pc, #188]	; (8001a10 <HAL_UART_RxCpltCallback+0x13c>)
 8001954:	785b      	ldrb	r3, [r3, #1]
 8001956:	2b33      	cmp	r3, #51	; 0x33
 8001958:	d124      	bne.n	80019a4 <HAL_UART_RxCpltCallback+0xd0>
		 {
		 nextion_Send("n10", V1L);
 800195a:	4b3a      	ldr	r3, [pc, #232]	; (8001a44 <HAL_UART_RxCpltCallback+0x170>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4619      	mov	r1, r3
 8001960:	4839      	ldr	r0, [pc, #228]	; (8001a48 <HAL_UART_RxCpltCallback+0x174>)
 8001962:	f7ff ff77 	bl	8001854 <nextion_Send>
		 nextion_Send("n11", I1L);
 8001966:	4b39      	ldr	r3, [pc, #228]	; (8001a4c <HAL_UART_RxCpltCallback+0x178>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4619      	mov	r1, r3
 800196c:	4838      	ldr	r0, [pc, #224]	; (8001a50 <HAL_UART_RxCpltCallback+0x17c>)
 800196e:	f7ff ff71 	bl	8001854 <nextion_Send>
		 nextion_Send("n12", V2L);
 8001972:	4b38      	ldr	r3, [pc, #224]	; (8001a54 <HAL_UART_RxCpltCallback+0x180>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4619      	mov	r1, r3
 8001978:	4837      	ldr	r0, [pc, #220]	; (8001a58 <HAL_UART_RxCpltCallback+0x184>)
 800197a:	f7ff ff6b 	bl	8001854 <nextion_Send>
		 nextion_Send("n13", I2L);
 800197e:	4b37      	ldr	r3, [pc, #220]	; (8001a5c <HAL_UART_RxCpltCallback+0x188>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4619      	mov	r1, r3
 8001984:	4836      	ldr	r0, [pc, #216]	; (8001a60 <HAL_UART_RxCpltCallback+0x18c>)
 8001986:	f7ff ff65 	bl	8001854 <nextion_Send>
		 nextion_Send("n14", V3L);
 800198a:	4b36      	ldr	r3, [pc, #216]	; (8001a64 <HAL_UART_RxCpltCallback+0x190>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4619      	mov	r1, r3
 8001990:	4835      	ldr	r0, [pc, #212]	; (8001a68 <HAL_UART_RxCpltCallback+0x194>)
 8001992:	f7ff ff5f 	bl	8001854 <nextion_Send>
		 nextion_Send("n15", I3L);
 8001996:	4b35      	ldr	r3, [pc, #212]	; (8001a6c <HAL_UART_RxCpltCallback+0x198>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	4834      	ldr	r0, [pc, #208]	; (8001a70 <HAL_UART_RxCpltCallback+0x19c>)
 800199e:	f7ff ff59 	bl	8001854 <nextion_Send>
 80019a2:	e08f      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x1f0>
		 }

		 else if(RX_Data[1] == 0x34)
 80019a4:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_UART_RxCpltCallback+0x13c>)
 80019a6:	785b      	ldrb	r3, [r3, #1]
 80019a8:	2b34      	cmp	r3, #52	; 0x34
 80019aa:	d124      	bne.n	80019f6 <HAL_UART_RxCpltCallback+0x122>
		 {
		 nextion_Send("n16", V12L);
 80019ac:	4b31      	ldr	r3, [pc, #196]	; (8001a74 <HAL_UART_RxCpltCallback+0x1a0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4619      	mov	r1, r3
 80019b2:	4831      	ldr	r0, [pc, #196]	; (8001a78 <HAL_UART_RxCpltCallback+0x1a4>)
 80019b4:	f7ff ff4e 	bl	8001854 <nextion_Send>
		 nextion_Send("n17", I12L);
 80019b8:	4b30      	ldr	r3, [pc, #192]	; (8001a7c <HAL_UART_RxCpltCallback+0x1a8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
 80019be:	4830      	ldr	r0, [pc, #192]	; (8001a80 <HAL_UART_RxCpltCallback+0x1ac>)
 80019c0:	f7ff ff48 	bl	8001854 <nextion_Send>
		 nextion_Send("n18", V23L);
 80019c4:	4b2f      	ldr	r3, [pc, #188]	; (8001a84 <HAL_UART_RxCpltCallback+0x1b0>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4619      	mov	r1, r3
 80019ca:	482f      	ldr	r0, [pc, #188]	; (8001a88 <HAL_UART_RxCpltCallback+0x1b4>)
 80019cc:	f7ff ff42 	bl	8001854 <nextion_Send>
		 nextion_Send("n19", I23L);
 80019d0:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_UART_RxCpltCallback+0x1b8>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4619      	mov	r1, r3
 80019d6:	482e      	ldr	r0, [pc, #184]	; (8001a90 <HAL_UART_RxCpltCallback+0x1bc>)
 80019d8:	f7ff ff3c 	bl	8001854 <nextion_Send>
		 nextion_Send("n20", V13L);
 80019dc:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <HAL_UART_RxCpltCallback+0x1c0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	482d      	ldr	r0, [pc, #180]	; (8001a98 <HAL_UART_RxCpltCallback+0x1c4>)
 80019e4:	f7ff ff36 	bl	8001854 <nextion_Send>
		 nextion_Send("n21", I13L);
 80019e8:	4b2c      	ldr	r3, [pc, #176]	; (8001a9c <HAL_UART_RxCpltCallback+0x1c8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4619      	mov	r1, r3
 80019ee:	482c      	ldr	r0, [pc, #176]	; (8001aa0 <HAL_UART_RxCpltCallback+0x1cc>)
 80019f0:	f7ff ff30 	bl	8001854 <nextion_Send>
 80019f4:	e066      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x1f0>
		 }

		 else if(RX_Data[1] == 0x35)
 80019f6:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_UART_RxCpltCallback+0x13c>)
 80019f8:	785b      	ldrb	r3, [r3, #1]
 80019fa:	2b35      	cmp	r3, #53	; 0x35
 80019fc:	d156      	bne.n	8001aac <HAL_UART_RxCpltCallback+0x1d8>
		 {
		 nextion_Send("n22", temp);
 80019fe:	4b29      	ldr	r3, [pc, #164]	; (8001aa4 <HAL_UART_RxCpltCallback+0x1d0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4619      	mov	r1, r3
 8001a04:	4828      	ldr	r0, [pc, #160]	; (8001aa8 <HAL_UART_RxCpltCallback+0x1d4>)
 8001a06:	f7ff ff25 	bl	8001854 <nextion_Send>
 8001a0a:	e05b      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x1f0>
 8001a0c:	2000230c 	.word	0x2000230c
 8001a10:	20002528 	.word	0x20002528
 8001a14:	200024e8 	.word	0x200024e8
 8001a18:	0800b820 	.word	0x0800b820
 8001a1c:	200024ec 	.word	0x200024ec
 8001a20:	0800b824 	.word	0x0800b824
 8001a24:	0800b828 	.word	0x0800b828
 8001a28:	0800b82c 	.word	0x0800b82c
 8001a2c:	200024d8 	.word	0x200024d8
 8001a30:	0800b830 	.word	0x0800b830
 8001a34:	200024e4 	.word	0x200024e4
 8001a38:	0800b834 	.word	0x0800b834
 8001a3c:	0800b838 	.word	0x0800b838
 8001a40:	0800b83c 	.word	0x0800b83c
 8001a44:	200024ac 	.word	0x200024ac
 8001a48:	0800b840 	.word	0x0800b840
 8001a4c:	200024a0 	.word	0x200024a0
 8001a50:	0800b844 	.word	0x0800b844
 8001a54:	200024b0 	.word	0x200024b0
 8001a58:	0800b848 	.word	0x0800b848
 8001a5c:	200024a4 	.word	0x200024a4
 8001a60:	0800b84c 	.word	0x0800b84c
 8001a64:	200024b4 	.word	0x200024b4
 8001a68:	0800b850 	.word	0x0800b850
 8001a6c:	200024a8 	.word	0x200024a8
 8001a70:	0800b854 	.word	0x0800b854
 8001a74:	200024b8 	.word	0x200024b8
 8001a78:	0800b858 	.word	0x0800b858
 8001a7c:	200024c4 	.word	0x200024c4
 8001a80:	0800b85c 	.word	0x0800b85c
 8001a84:	200024bc 	.word	0x200024bc
 8001a88:	0800b860 	.word	0x0800b860
 8001a8c:	200024c8 	.word	0x200024c8
 8001a90:	0800b864 	.word	0x0800b864
 8001a94:	200024c0 	.word	0x200024c0
 8001a98:	0800b868 	.word	0x0800b868
 8001a9c:	200024cc 	.word	0x200024cc
 8001aa0:	0800b86c 	.word	0x0800b86c
 8001aa4:	200024f0 	.word	0x200024f0
 8001aa8:	0800b870 	.word	0x0800b870
		 }

		 else
		 {
		 nextion_Send("n0", send_V);
 8001aac:	4b5b      	ldr	r3, [pc, #364]	; (8001c1c <HAL_UART_RxCpltCallback+0x348>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	485b      	ldr	r0, [pc, #364]	; (8001c20 <HAL_UART_RxCpltCallback+0x34c>)
 8001ab4:	f7ff fece 	bl	8001854 <nextion_Send>
		 nextion_Send("n1", send_I);
 8001ab8:	4b5a      	ldr	r3, [pc, #360]	; (8001c24 <HAL_UART_RxCpltCallback+0x350>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	485a      	ldr	r0, [pc, #360]	; (8001c28 <HAL_UART_RxCpltCallback+0x354>)
 8001ac0:	f7ff fec8 	bl	8001854 <nextion_Send>
		 }



		if(RX_Data[2] == 0x03)
 8001ac4:	4b59      	ldr	r3, [pc, #356]	; (8001c2c <HAL_UART_RxCpltCallback+0x358>)
 8001ac6:	789b      	ldrb	r3, [r3, #2]
 8001ac8:	2b03      	cmp	r3, #3
 8001aca:	d126      	bne.n	8001b1a <HAL_UART_RxCpltCallback+0x246>
		{
			dac_V -= 0.5;
 8001acc:	4b58      	ldr	r3, [pc, #352]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd17 	bl	8000504 <__aeabi_ui2d>
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <HAL_UART_RxCpltCallback+0x360>)
 8001adc:	f7fe fbd4 	bl	8000288 <__aeabi_dsub>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	f7ff f836 	bl	8000b58 <__aeabi_d2uiz>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4a50      	ldr	r2, [pc, #320]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001af0:	6013      	str	r3, [r2, #0]
			if(dac_V == 20) dac_V = 20;
 8001af2:	4b4f      	ldr	r3, [pc, #316]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b14      	cmp	r3, #20
 8001af8:	d102      	bne.n	8001b00 <HAL_UART_RxCpltCallback+0x22c>
 8001afa:	4b4d      	ldr	r3, [pc, #308]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001afc:	2214      	movs	r2, #20
 8001afe:	601a      	str	r2, [r3, #0]
			send_V = map(dac_V,0,20,0,1275);
 8001b00:	4b4b      	ldr	r3, [pc, #300]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b02:	6818      	ldr	r0, [r3, #0]
 8001b04:	f240 43fb 	movw	r3, #1275	; 0x4fb
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	2214      	movs	r2, #20
 8001b0e:	2100      	movs	r1, #0
 8001b10:	f7ff fecc 	bl	80018ac <map>
 8001b14:	4603      	mov	r3, r0
 8001b16:	4a41      	ldr	r2, [pc, #260]	; (8001c1c <HAL_UART_RxCpltCallback+0x348>)
 8001b18:	6013      	str	r3, [r2, #0]
		}

		if(RX_Data[2] == 0x04)
 8001b1a:	4b44      	ldr	r3, [pc, #272]	; (8001c2c <HAL_UART_RxCpltCallback+0x358>)
 8001b1c:	789b      	ldrb	r3, [r3, #2]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d126      	bne.n	8001b70 <HAL_UART_RxCpltCallback+0x29c>
		{
			dac_V += 0.5;
 8001b22:	4b43      	ldr	r3, [pc, #268]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7fe fcec 	bl	8000504 <__aeabi_ui2d>
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	4b40      	ldr	r3, [pc, #256]	; (8001c34 <HAL_UART_RxCpltCallback+0x360>)
 8001b32:	f7fe fbab 	bl	800028c <__adddf3>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f7ff f80b 	bl	8000b58 <__aeabi_d2uiz>
 8001b42:	4603      	mov	r3, r0
 8001b44:	4a3a      	ldr	r2, [pc, #232]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b46:	6013      	str	r3, [r2, #0]
			if(dac_V == 0) dac_V = 0;
 8001b48:	4b39      	ldr	r3, [pc, #228]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <HAL_UART_RxCpltCallback+0x282>
 8001b50:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
			send_V = map(dac_V,0,20,0,1275);
 8001b56:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <HAL_UART_RxCpltCallback+0x35c>)
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	f240 43fb 	movw	r3, #1275	; 0x4fb
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2300      	movs	r3, #0
 8001b62:	2214      	movs	r2, #20
 8001b64:	2100      	movs	r1, #0
 8001b66:	f7ff fea1 	bl	80018ac <map>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a2b      	ldr	r2, [pc, #172]	; (8001c1c <HAL_UART_RxCpltCallback+0x348>)
 8001b6e:	6013      	str	r3, [r2, #0]
		}

		if(RX_Data[2] == 0x05)
 8001b70:	4b2e      	ldr	r3, [pc, #184]	; (8001c2c <HAL_UART_RxCpltCallback+0x358>)
 8001b72:	789b      	ldrb	r3, [r3, #2]
 8001b74:	2b05      	cmp	r3, #5
 8001b76:	d11c      	bne.n	8001bb2 <HAL_UART_RxCpltCallback+0x2de>
		{
			dac_I -= 50;
 8001b78:	4b2f      	ldr	r3, [pc, #188]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	3b32      	subs	r3, #50	; 0x32
 8001b7e:	4a2e      	ldr	r2, [pc, #184]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001b80:	6013      	str	r3, [r2, #0]
			if(dac_I == 3000) dac_I = 3000;
 8001b82:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d103      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x2c2>
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001b90:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b94:	601a      	str	r2, [r3, #0]
			send_I = map(dac_I,0,3000,0,1275);
 8001b96:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001b98:	6818      	ldr	r0, [r3, #0]
 8001b9a:	f240 43fb 	movw	r3, #1275	; 0x4fb
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	f7ff fe80 	bl	80018ac <map>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <HAL_UART_RxCpltCallback+0x350>)
 8001bb0:	6013      	str	r3, [r2, #0]
		}
		if(RX_Data[2] == 0x06)
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <HAL_UART_RxCpltCallback+0x358>)
 8001bb4:	789b      	ldrb	r3, [r3, #2]
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d119      	bne.n	8001bee <HAL_UART_RxCpltCallback+0x31a>
		{
			dac_I += 50;
 8001bba:	4b1f      	ldr	r3, [pc, #124]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3332      	adds	r3, #50	; 0x32
 8001bc0:	4a1d      	ldr	r2, [pc, #116]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001bc2:	6013      	str	r3, [r2, #0]
			if(dac_I == 0) dac_I = 0;
 8001bc4:	4b1c      	ldr	r3, [pc, #112]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d102      	bne.n	8001bd2 <HAL_UART_RxCpltCallback+0x2fe>
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
			send_I = map(dac_I,0,3000,0,1275);
 8001bd2:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <HAL_UART_RxCpltCallback+0x364>)
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	f240 43fb 	movw	r3, #1275	; 0x4fb
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001be2:	2100      	movs	r1, #0
 8001be4:	f7ff fe62 	bl	80018ac <map>
 8001be8:	4603      	mov	r3, r0
 8001bea:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <HAL_UART_RxCpltCallback+0x350>)
 8001bec:	6013      	str	r3, [r2, #0]
		}


		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,send_V);
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <HAL_UART_RxCpltCallback+0x348>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4811      	ldr	r0, [pc, #68]	; (8001c3c <HAL_UART_RxCpltCallback+0x368>)
 8001bf8:	f002 fbf9 	bl	80043ee <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R,send_I);
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <HAL_UART_RxCpltCallback+0x350>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2200      	movs	r2, #0
 8001c02:	2110      	movs	r1, #16
 8001c04:	480d      	ldr	r0, [pc, #52]	; (8001c3c <HAL_UART_RxCpltCallback+0x368>)
 8001c06:	f002 fbf2 	bl	80043ee <HAL_DAC_SetValue>

	   HAL_UART_Receive_IT(&huart2, RX_Data, 4);
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	4907      	ldr	r1, [pc, #28]	; (8001c2c <HAL_UART_RxCpltCallback+0x358>)
 8001c0e:	480c      	ldr	r0, [pc, #48]	; (8001c40 <HAL_UART_RxCpltCallback+0x36c>)
 8001c10:	f005 f869 	bl	8006ce6 <HAL_UART_Receive_IT>
	 }



}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20002534 	.word	0x20002534
 8001c20:	0800b874 	.word	0x0800b874
 8001c24:	20002538 	.word	0x20002538
 8001c28:	0800b878 	.word	0x0800b878
 8001c2c:	20002528 	.word	0x20002528
 8001c30:	2000252c 	.word	0x2000252c
 8001c34:	3fe00000 	.word	0x3fe00000
 8001c38:	20002530 	.word	0x20002530
 8001c3c:	20002220 	.word	0x20002220
 8001c40:	2000230c 	.word	0x2000230c
 8001c44:	00000000 	.word	0x00000000

08001c48 <HAL_ADC_ConvCpltCallback>:


//Timer1 50us'de bir kesmeye girdi ve ADC1 bu ksmda rnek almaya balad.

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c48:	b5b0      	push	{r4, r5, r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	6078      	str	r0, [r7, #4]


while(count<1600)
 8001c50:	f000 bccc 	b.w	80025ec <HAL_ADC_ConvCpltCallback+0x9a4>
	{

	switch(k)
 8001c54:	4b9d      	ldr	r3, [pc, #628]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b0b      	cmp	r3, #11
 8001c5a:	f200 8126 	bhi.w	8001eaa <HAL_ADC_ConvCpltCallback+0x262>
 8001c5e:	a201      	add	r2, pc, #4	; (adr r2, 8001c64 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c64:	08001c95 	.word	0x08001c95
 8001c68:	08001cc1 	.word	0x08001cc1
 8001c6c:	08001ced 	.word	0x08001ced
 8001c70:	08001d19 	.word	0x08001d19
 8001c74:	08001d45 	.word	0x08001d45
 8001c78:	08001d71 	.word	0x08001d71
 8001c7c:	08001d9d 	.word	0x08001d9d
 8001c80:	08001dc9 	.word	0x08001dc9
 8001c84:	08001df5 	.word	0x08001df5
 8001c88:	08001e21 	.word	0x08001e21
 8001c8c:	08001e4d 	.word	0x08001e4d
 8001c90:	08001e79 	.word	0x08001e79
		{

			case 0: //REF
				adc1_Value[k] += adc_Buffer[k];
 8001c94:	4b8d      	ldr	r3, [pc, #564]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a8d      	ldr	r2, [pc, #564]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001c9a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001c9e:	4b8b      	ldr	r3, [pc, #556]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a8c      	ldr	r2, [pc, #560]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001ca4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ca8:	4b88      	ldr	r3, [pc, #544]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	440a      	add	r2, r1
 8001cae:	4988      	ldr	r1, [pc, #544]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001cb4:	4b85      	ldr	r3, [pc, #532]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	4a84      	ldr	r2, [pc, #528]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cbc:	6013      	str	r3, [r2, #0]
				break;
 8001cbe:	e0f4      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>


			case 1: //VL1
				adc1_Value[k] += adc_Buffer[k];
 8001cc0:	4b82      	ldr	r3, [pc, #520]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a82      	ldr	r2, [pc, #520]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001cc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001cca:	4b80      	ldr	r3, [pc, #512]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a81      	ldr	r2, [pc, #516]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001cd0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001cd4:	4b7d      	ldr	r3, [pc, #500]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	440a      	add	r2, r1
 8001cda:	497d      	ldr	r1, [pc, #500]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001ce0:	4b7a      	ldr	r3, [pc, #488]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	4a79      	ldr	r2, [pc, #484]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001ce8:	6013      	str	r3, [r2, #0]
				break;
 8001cea:	e0de      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 2: //VL2
				adc1_Value[k] += adc_Buffer[k];
 8001cec:	4b77      	ldr	r3, [pc, #476]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a77      	ldr	r2, [pc, #476]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001cf2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001cf6:	4b75      	ldr	r3, [pc, #468]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a76      	ldr	r2, [pc, #472]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001cfc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d00:	4b72      	ldr	r3, [pc, #456]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	440a      	add	r2, r1
 8001d06:	4972      	ldr	r1, [pc, #456]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001d0c:	4b6f      	ldr	r3, [pc, #444]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	4a6e      	ldr	r2, [pc, #440]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d14:	6013      	str	r3, [r2, #0]
				break;
 8001d16:	e0c8      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 3: //VL3
				adc1_Value[k] += adc_Buffer[k];
 8001d18:	4b6c      	ldr	r3, [pc, #432]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a6c      	ldr	r2, [pc, #432]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d1e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d22:	4b6a      	ldr	r3, [pc, #424]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a6b      	ldr	r2, [pc, #428]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001d28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d2c:	4b67      	ldr	r3, [pc, #412]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	440a      	add	r2, r1
 8001d32:	4967      	ldr	r1, [pc, #412]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001d38:	4b64      	ldr	r3, [pc, #400]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	4a63      	ldr	r2, [pc, #396]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d40:	6013      	str	r3, [r2, #0]
				break;
 8001d42:	e0b2      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 4: //IL1
				adc1_Value[k] += adc_Buffer[k];
 8001d44:	4b61      	ldr	r3, [pc, #388]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a61      	ldr	r2, [pc, #388]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d4a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d4e:	4b5f      	ldr	r3, [pc, #380]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a60      	ldr	r2, [pc, #384]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001d54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d58:	4b5c      	ldr	r3, [pc, #368]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	440a      	add	r2, r1
 8001d5e:	495c      	ldr	r1, [pc, #368]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001d64:	4b59      	ldr	r3, [pc, #356]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	4a58      	ldr	r2, [pc, #352]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d6c:	6013      	str	r3, [r2, #0]
				break;
 8001d6e:	e09c      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 5: //IL2
				adc1_Value[k] += adc_Buffer[k];
 8001d70:	4b56      	ldr	r3, [pc, #344]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a56      	ldr	r2, [pc, #344]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d7a:	4b54      	ldr	r3, [pc, #336]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a55      	ldr	r2, [pc, #340]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001d80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d84:	4b51      	ldr	r3, [pc, #324]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	440a      	add	r2, r1
 8001d8a:	4951      	ldr	r1, [pc, #324]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001d8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001d90:	4b4e      	ldr	r3, [pc, #312]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	4a4d      	ldr	r2, [pc, #308]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d98:	6013      	str	r3, [r2, #0]
				break;
 8001d9a:	e086      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 6: //IL3
				adc1_Value[k] += adc_Buffer[k];
 8001d9c:	4b4b      	ldr	r3, [pc, #300]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a4b      	ldr	r2, [pc, #300]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001da2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001da6:	4b49      	ldr	r3, [pc, #292]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a4a      	ldr	r2, [pc, #296]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001dac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001db0:	4b46      	ldr	r3, [pc, #280]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	440a      	add	r2, r1
 8001db6:	4946      	ldr	r1, [pc, #280]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001dbc:	4b43      	ldr	r3, [pc, #268]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	4a42      	ldr	r2, [pc, #264]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dc4:	6013      	str	r3, [r2, #0]
				break;
 8001dc6:	e070      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 7: //BARA+
				adc1_Value[k] += adc_Buffer[k];
 8001dc8:	4b40      	ldr	r3, [pc, #256]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a40      	ldr	r2, [pc, #256]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001dce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001dd2:	4b3e      	ldr	r3, [pc, #248]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a3f      	ldr	r2, [pc, #252]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001dd8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	440a      	add	r2, r1
 8001de2:	493b      	ldr	r1, [pc, #236]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001de8:	4b38      	ldr	r3, [pc, #224]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4a37      	ldr	r2, [pc, #220]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001df0:	6013      	str	r3, [r2, #0]
				break;
 8001df2:	e05a      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 8: //BARA-
				adc1_Value[k] += adc_Buffer[k];
 8001df4:	4b35      	ldr	r3, [pc, #212]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a35      	ldr	r2, [pc, #212]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001dfa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001dfe:	4b33      	ldr	r3, [pc, #204]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a34      	ldr	r2, [pc, #208]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001e04:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e08:	4b30      	ldr	r3, [pc, #192]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	440a      	add	r2, r1
 8001e0e:	4930      	ldr	r1, [pc, #192]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001e14:	4b2d      	ldr	r3, [pc, #180]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	4a2c      	ldr	r2, [pc, #176]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e1c:	6013      	str	r3, [r2, #0]
				break;
 8001e1e:	e044      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 9: //FB VOLTAGE
				adc1_Value[k] += adc_Buffer[k];
 8001e20:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a2a      	ldr	r2, [pc, #168]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e26:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e2a:	4b28      	ldr	r3, [pc, #160]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a29      	ldr	r2, [pc, #164]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001e30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e34:	4b25      	ldr	r3, [pc, #148]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	440a      	add	r2, r1
 8001e3a:	4925      	ldr	r1, [pc, #148]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001e40:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	4a21      	ldr	r2, [pc, #132]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e48:	6013      	str	r3, [r2, #0]
				break;
 8001e4a:	e02e      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 10: //T_SAMPLE
				adc1_Value[k] += adc_Buffer[k];
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a1f      	ldr	r2, [pc, #124]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e52:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1e      	ldr	r2, [pc, #120]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001e5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	440a      	add	r2, r1
 8001e66:	491a      	ldr	r1, [pc, #104]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				k++;
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	4a16      	ldr	r2, [pc, #88]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e74:	6013      	str	r3, [r2, #0]
				break;
 8001e76:	e018      	b.n	8001eaa <HAL_ADC_ConvCpltCallback+0x262>

			case 11: //AKIM
				adc1_Value[k] += adc_Buffer[k];
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e7e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e82:	4b12      	ldr	r3, [pc, #72]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a13      	ldr	r2, [pc, #76]	; (8001ed4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001e88:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	440a      	add	r2, r1
 8001e92:	490f      	ldr	r1, [pc, #60]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001e94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				count++;
 8001e98:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <HAL_ADC_ConvCpltCallback+0x290>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	4a0e      	ldr	r2, [pc, #56]	; (8001ed8 <HAL_ADC_ConvCpltCallback+0x290>)
 8001ea0:	6013      	str	r3, [r2, #0]
				k=0;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_ADC_ConvCpltCallback+0x284>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
				break;
 8001ea8:	bf00      	nop
		}




		if(count==1600)
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_ADC_ConvCpltCallback+0x290>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001eb2:	f040 839b 	bne.w	80025ec <HAL_ADC_ConvCpltCallback+0x9a4>
		{

				adc1_Mean[0] = adc1_Value[0] / 1600;
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_ADC_ConvCpltCallback+0x288>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_ADC_ConvCpltCallback+0x294>)
 8001ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec0:	0a5b      	lsrs	r3, r3, #9
 8001ec2:	4a07      	ldr	r2, [pc, #28]	; (8001ee0 <HAL_ADC_ConvCpltCallback+0x298>)
 8001ec4:	6013      	str	r3, [r2, #0]

			for(uint8_t t=1;t<7;t++)
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	73fb      	strb	r3, [r7, #15]
 8001eca:	e05f      	b.n	8001f8c <HAL_ADC_ConvCpltCallback+0x344>
 8001ecc:	20002494 	.word	0x20002494
 8001ed0:	200023d4 	.word	0x200023d4
 8001ed4:	200023a4 	.word	0x200023a4
 8001ed8:	20002498 	.word	0x20002498
 8001edc:	51eb851f 	.word	0x51eb851f
 8001ee0:	20002464 	.word	0x20002464
				{
				//RMS Deer Hesab
				adc1_Mean[t] = adc1_Value[t] / 1600; //Alnan deerler toplam toplam sayya blnd ve ort deer elde edildi.
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	4a7e      	ldr	r2, [pc, #504]	; (80020e0 <HAL_ADC_ConvCpltCallback+0x498>)
 8001ee8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	497d      	ldr	r1, [pc, #500]	; (80020e4 <HAL_ADC_ConvCpltCallback+0x49c>)
 8001ef0:	fba1 1202 	umull	r1, r2, r1, r2
 8001ef4:	0a52      	lsrs	r2, r2, #9
 8001ef6:	497c      	ldr	r1, [pc, #496]	; (80020e8 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8001ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				adc1_Square[t] = (adc1_Mean[t]-adc1_Mean[0]) * (adc1_Mean[t]-adc1_Mean[0]); //Ortalama deerin karesi alnd.
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	4a7a      	ldr	r2, [pc, #488]	; (80020e8 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8001f00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f04:	4b78      	ldr	r3, [pc, #480]	; (80020e8 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	1ad2      	subs	r2, r2, r3
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
 8001f0c:	4976      	ldr	r1, [pc, #472]	; (80020e8 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8001f0e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001f12:	4b75      	ldr	r3, [pc, #468]	; (80020e8 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	1ac9      	subs	r1, r1, r3
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	fb01 f202 	mul.w	r2, r1, r2
 8001f1e:	4973      	ldr	r1, [pc, #460]	; (80020ec <HAL_ADC_ConvCpltCallback+0x4a4>)
 8001f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				adc1_Square_Root[t] = 331 * sqrt(adc1_Square[t]  * 0.707 / 868.8); //Karesi alnan deerlerin karekk alnd. 331:Gerilim Blc  0.707:RMS Hesab(sqrt(2)/2)  868.8:Kalibrasyon arpan
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
 8001f26:	4a71      	ldr	r2, [pc, #452]	; (80020ec <HAL_ADC_ConvCpltCallback+0x4a4>)
 8001f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fae9 	bl	8000504 <__aeabi_ui2d>
 8001f32:	a363      	add	r3, pc, #396	; (adr r3, 80020c0 <HAL_ADC_ConvCpltCallback+0x478>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	f7fe fb5e 	bl	80005f8 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	a360      	add	r3, pc, #384	; (adr r3, 80020c8 <HAL_ADC_ConvCpltCallback+0x480>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe fc7f 	bl	800084c <__aeabi_ddiv>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	ec43 2b17 	vmov	d7, r2, r3
 8001f56:	eeb0 0a47 	vmov.f32	s0, s14
 8001f5a:	eef0 0a67 	vmov.f32	s1, s15
 8001f5e:	f009 fb46 	bl	800b5ee <sqrt>
 8001f62:	ec51 0b10 	vmov	r0, r1, d0
 8001f66:	a35a      	add	r3, pc, #360	; (adr r3, 80020d0 <HAL_ADC_ConvCpltCallback+0x488>)
 8001f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6c:	f7fe fb44 	bl	80005f8 <__aeabi_dmul>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	7bfc      	ldrb	r4, [r7, #15]
 8001f76:	4610      	mov	r0, r2
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f7fe fded 	bl	8000b58 <__aeabi_d2uiz>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	4a5b      	ldr	r2, [pc, #364]	; (80020f0 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8001f82:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			for(uint8_t t=1;t<7;t++)
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d9a8      	bls.n	8001ee4 <HAL_ADC_ConvCpltCallback+0x29c>
				}


				V1L=adc1_Square_Root[1];  //V1L
 8001f92:	4b57      	ldr	r3, [pc, #348]	; (80020f0 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	4a57      	ldr	r2, [pc, #348]	; (80020f4 <HAL_ADC_ConvCpltCallback+0x4ac>)
 8001f98:	6013      	str	r3, [r2, #0]
				V2L=adc1_Square_Root[2];  //V2L
 8001f9a:	4b55      	ldr	r3, [pc, #340]	; (80020f0 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	4a56      	ldr	r2, [pc, #344]	; (80020f8 <HAL_ADC_ConvCpltCallback+0x4b0>)
 8001fa0:	6013      	str	r3, [r2, #0]
				V3L=adc1_Square_Root[3];  //V3L
 8001fa2:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	4a55      	ldr	r2, [pc, #340]	; (80020fc <HAL_ADC_ConvCpltCallback+0x4b4>)
 8001fa8:	6013      	str	r3, [r2, #0]

				I1L = CT * (330 * 3.3 / 4095 / 55 * sqrt(adc1_Square[4])); // IL1  330,55:Diren ve kalibrasyon arpan
 8001faa:	4b50      	ldr	r3, [pc, #320]	; (80020ec <HAL_ADC_ConvCpltCallback+0x4a4>)
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe faa8 	bl	8000504 <__aeabi_ui2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	ec43 2b10 	vmov	d0, r2, r3
 8001fbc:	f009 fb17 	bl	800b5ee <sqrt>
 8001fc0:	ec51 0b10 	vmov	r0, r1, d0
 8001fc4:	a344      	add	r3, pc, #272	; (adr r3, 80020d8 <HAL_ADC_ConvCpltCallback+0x490>)
 8001fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fca:	f7fe fb15 	bl	80005f8 <__aeabi_dmul>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	4b49      	ldr	r3, [pc, #292]	; (8002100 <HAL_ADC_ConvCpltCallback+0x4b8>)
 8001fdc:	f7fe fb0c 	bl	80005f8 <__aeabi_dmul>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f7fe fdb6 	bl	8000b58 <__aeabi_d2uiz>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a45      	ldr	r2, [pc, #276]	; (8002104 <HAL_ADC_ConvCpltCallback+0x4bc>)
 8001ff0:	6013      	str	r3, [r2, #0]
				I2L = CT * (330 * 3.3 / 4095 / 55 * sqrt(adc1_Square[5])); // IL2
 8001ff2:	4b3e      	ldr	r3, [pc, #248]	; (80020ec <HAL_ADC_ConvCpltCallback+0x4a4>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe fa84 	bl	8000504 <__aeabi_ui2d>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	ec43 2b10 	vmov	d0, r2, r3
 8002004:	f009 faf3 	bl	800b5ee <sqrt>
 8002008:	ec51 0b10 	vmov	r0, r1, d0
 800200c:	a332      	add	r3, pc, #200	; (adr r3, 80020d8 <HAL_ADC_ConvCpltCallback+0x490>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	f7fe faf1 	bl	80005f8 <__aeabi_dmul>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	4b37      	ldr	r3, [pc, #220]	; (8002100 <HAL_ADC_ConvCpltCallback+0x4b8>)
 8002024:	f7fe fae8 	bl	80005f8 <__aeabi_dmul>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	f7fe fd92 	bl	8000b58 <__aeabi_d2uiz>
 8002034:	4603      	mov	r3, r0
 8002036:	4a34      	ldr	r2, [pc, #208]	; (8002108 <HAL_ADC_ConvCpltCallback+0x4c0>)
 8002038:	6013      	str	r3, [r2, #0]
				I3L = CT * (330 * 3.3 / 4095 / 55 * sqrt(adc1_Square[6])); //IL3
 800203a:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HAL_ADC_ConvCpltCallback+0x4a4>)
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa60 	bl	8000504 <__aeabi_ui2d>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	ec43 2b10 	vmov	d0, r2, r3
 800204c:	f009 facf 	bl	800b5ee <sqrt>
 8002050:	ec51 0b10 	vmov	r0, r1, d0
 8002054:	a320      	add	r3, pc, #128	; (adr r3, 80020d8 <HAL_ADC_ConvCpltCallback+0x490>)
 8002056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205a:	f7fe facd 	bl	80005f8 <__aeabi_dmul>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	4b25      	ldr	r3, [pc, #148]	; (8002100 <HAL_ADC_ConvCpltCallback+0x4b8>)
 800206c:	f7fe fac4 	bl	80005f8 <__aeabi_dmul>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4610      	mov	r0, r2
 8002076:	4619      	mov	r1, r3
 8002078:	f7fe fd6e 	bl	8000b58 <__aeabi_d2uiz>
 800207c:	4603      	mov	r3, r0
 800207e:	4a23      	ldr	r2, [pc, #140]	; (800210c <HAL_ADC_ConvCpltCallback+0x4c4>)
 8002080:	6013      	str	r3, [r2, #0]

				Vin = (V1L+V2L+V3L) / 3;
 8002082:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <HAL_ADC_ConvCpltCallback+0x4ac>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <HAL_ADC_ConvCpltCallback+0x4b0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	441a      	add	r2, r3
 800208c:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <HAL_ADC_ConvCpltCallback+0x4b4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4413      	add	r3, r2
 8002092:	4a1f      	ldr	r2, [pc, #124]	; (8002110 <HAL_ADC_ConvCpltCallback+0x4c8>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	085b      	lsrs	r3, r3, #1
 800209a:	4a1e      	ldr	r2, [pc, #120]	; (8002114 <HAL_ADC_ConvCpltCallback+0x4cc>)
 800209c:	6013      	str	r3, [r2, #0]
				Iin = (I1L+I2L+I3L) / 3;
 800209e:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_ADC_ConvCpltCallback+0x4bc>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b19      	ldr	r3, [pc, #100]	; (8002108 <HAL_ADC_ConvCpltCallback+0x4c0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	441a      	add	r2, r3
 80020a8:	4b18      	ldr	r3, [pc, #96]	; (800210c <HAL_ADC_ConvCpltCallback+0x4c4>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	4a18      	ldr	r2, [pc, #96]	; (8002110 <HAL_ADC_ConvCpltCallback+0x4c8>)
 80020b0:	fba2 2303 	umull	r2, r3, r2, r3
 80020b4:	085b      	lsrs	r3, r3, #1
 80020b6:	4a18      	ldr	r2, [pc, #96]	; (8002118 <HAL_ADC_ConvCpltCallback+0x4d0>)
 80020b8:	6013      	str	r3, [r2, #0]

				for(uint8_t j=7;j<12;j++) adc1_Mean[j] = adc1_Value[j] / 1600;
 80020ba:	2307      	movs	r3, #7
 80020bc:	73bb      	strb	r3, [r7, #14]
 80020be:	e03c      	b.n	800213a <HAL_ADC_ConvCpltCallback+0x4f2>
 80020c0:	76c8b439 	.word	0x76c8b439
 80020c4:	3fe69fbe 	.word	0x3fe69fbe
 80020c8:	66666666 	.word	0x66666666
 80020cc:	408b2666 	.word	0x408b2666
 80020d0:	00000000 	.word	0x00000000
 80020d4:	4074b000 	.word	0x4074b000
 80020d8:	ad67a347 	.word	0xad67a347
 80020dc:	3f73ce09 	.word	0x3f73ce09
 80020e0:	200023d4 	.word	0x200023d4
 80020e4:	51eb851f 	.word	0x51eb851f
 80020e8:	20002464 	.word	0x20002464
 80020ec:	20002404 	.word	0x20002404
 80020f0:	20002434 	.word	0x20002434
 80020f4:	200024ac 	.word	0x200024ac
 80020f8:	200024b0 	.word	0x200024b0
 80020fc:	200024b4 	.word	0x200024b4
 8002100:	40490000 	.word	0x40490000
 8002104:	200024a0 	.word	0x200024a0
 8002108:	200024a4 	.word	0x200024a4
 800210c:	200024a8 	.word	0x200024a8
 8002110:	aaaaaaab 	.word	0xaaaaaaab
 8002114:	200024e8 	.word	0x200024e8
 8002118:	200024ec 	.word	0x200024ec
 800211c:	7bbb      	ldrb	r3, [r7, #14]
 800211e:	4ac8      	ldr	r2, [pc, #800]	; (8002440 <HAL_ADC_ConvCpltCallback+0x7f8>)
 8002120:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002124:	7bbb      	ldrb	r3, [r7, #14]
 8002126:	49c7      	ldr	r1, [pc, #796]	; (8002444 <HAL_ADC_ConvCpltCallback+0x7fc>)
 8002128:	fba1 1202 	umull	r1, r2, r1, r2
 800212c:	0a52      	lsrs	r2, r2, #9
 800212e:	49c6      	ldr	r1, [pc, #792]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002134:	7bbb      	ldrb	r3, [r7, #14]
 8002136:	3301      	adds	r3, #1
 8002138:	73bb      	strb	r3, [r7, #14]
 800213a:	7bbb      	ldrb	r3, [r7, #14]
 800213c:	2b0b      	cmp	r3, #11
 800213e:	d9ed      	bls.n	800211c <HAL_ADC_ConvCpltCallback+0x4d4>

				bara_Arti=adc1_Mean[7] * 3.3 / 4096; //bara+
 8002140:	4bc1      	ldr	r3, [pc, #772]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 8002142:	69db      	ldr	r3, [r3, #28]
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe f9dd 	bl	8000504 <__aeabi_ui2d>
 800214a:	a3b1      	add	r3, pc, #708	; (adr r3, 8002410 <HAL_ADC_ConvCpltCallback+0x7c8>)
 800214c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002150:	f7fe fa52 	bl	80005f8 <__aeabi_dmul>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4610      	mov	r0, r2
 800215a:	4619      	mov	r1, r3
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	4bba      	ldr	r3, [pc, #744]	; (800244c <HAL_ADC_ConvCpltCallback+0x804>)
 8002162:	f7fe fb73 	bl	800084c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4610      	mov	r0, r2
 800216c:	4619      	mov	r1, r3
 800216e:	f7fe fcf3 	bl	8000b58 <__aeabi_d2uiz>
 8002172:	4603      	mov	r3, r0
 8002174:	4ab6      	ldr	r2, [pc, #728]	; (8002450 <HAL_ADC_ConvCpltCallback+0x808>)
 8002176:	6013      	str	r3, [r2, #0]
				bara_Eksi=adc1_Mean[8] * 3.3 / 4096; //bara-
 8002178:	4bb3      	ldr	r3, [pc, #716]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	4618      	mov	r0, r3
 800217e:	f7fe f9c1 	bl	8000504 <__aeabi_ui2d>
 8002182:	a3a3      	add	r3, pc, #652	; (adr r3, 8002410 <HAL_ADC_ConvCpltCallback+0x7c8>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	f7fe fa36 	bl	80005f8 <__aeabi_dmul>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4610      	mov	r0, r2
 8002192:	4619      	mov	r1, r3
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	4bac      	ldr	r3, [pc, #688]	; (800244c <HAL_ADC_ConvCpltCallback+0x804>)
 800219a:	f7fe fb57 	bl	800084c <__aeabi_ddiv>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f7fe fcd7 	bl	8000b58 <__aeabi_d2uiz>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4aa9      	ldr	r2, [pc, #676]	; (8002454 <HAL_ADC_ConvCpltCallback+0x80c>)
 80021ae:	6013      	str	r3, [r2, #0]
				Vout=adc1_Mean[9] * 3.3 / 4096 * 0.9615; // Vout
 80021b0:	4ba5      	ldr	r3, [pc, #660]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe f9a5 	bl	8000504 <__aeabi_ui2d>
 80021ba:	a395      	add	r3, pc, #596	; (adr r3, 8002410 <HAL_ADC_ConvCpltCallback+0x7c8>)
 80021bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c0:	f7fe fa1a 	bl	80005f8 <__aeabi_dmul>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4610      	mov	r0, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	4b9e      	ldr	r3, [pc, #632]	; (800244c <HAL_ADC_ConvCpltCallback+0x804>)
 80021d2:	f7fe fb3b 	bl	800084c <__aeabi_ddiv>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4610      	mov	r0, r2
 80021dc:	4619      	mov	r1, r3
 80021de:	a38e      	add	r3, pc, #568	; (adr r3, 8002418 <HAL_ADC_ConvCpltCallback+0x7d0>)
 80021e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e4:	f7fe fa08 	bl	80005f8 <__aeabi_dmul>
 80021e8:	4602      	mov	r2, r0
 80021ea:	460b      	mov	r3, r1
 80021ec:	4610      	mov	r0, r2
 80021ee:	4619      	mov	r1, r3
 80021f0:	f7fe fcb2 	bl	8000b58 <__aeabi_d2uiz>
 80021f4:	4603      	mov	r3, r0
 80021f6:	4a98      	ldr	r2, [pc, #608]	; (8002458 <HAL_ADC_ConvCpltCallback+0x810>)
 80021f8:	6013      	str	r3, [r2, #0]
				t_sample=adc1_Mean[10] * 3.3 / 4096; //s_sample scaklk
 80021fa:	4b93      	ldr	r3, [pc, #588]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 80021fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe f980 	bl	8000504 <__aeabi_ui2d>
 8002204:	a382      	add	r3, pc, #520	; (adr r3, 8002410 <HAL_ADC_ConvCpltCallback+0x7c8>)
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f7fe f9f5 	bl	80005f8 <__aeabi_dmul>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	4b8c      	ldr	r3, [pc, #560]	; (800244c <HAL_ADC_ConvCpltCallback+0x804>)
 800221c:	f7fe fb16 	bl	800084c <__aeabi_ddiv>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	f7fe fc96 	bl	8000b58 <__aeabi_d2uiz>
 800222c:	4603      	mov	r3, r0
 800222e:	4a8b      	ldr	r2, [pc, #556]	; (800245c <HAL_ADC_ConvCpltCallback+0x814>)
 8002230:	6013      	str	r3, [r2, #0]
				akim=adc1_Mean[11] * 3.3 / 4096; //akm
 8002232:	4b85      	ldr	r3, [pc, #532]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 8002234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe f964 	bl	8000504 <__aeabi_ui2d>
 800223c:	a374      	add	r3, pc, #464	; (adr r3, 8002410 <HAL_ADC_ConvCpltCallback+0x7c8>)
 800223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002242:	f7fe f9d9 	bl	80005f8 <__aeabi_dmul>
 8002246:	4602      	mov	r2, r0
 8002248:	460b      	mov	r3, r1
 800224a:	4610      	mov	r0, r2
 800224c:	4619      	mov	r1, r3
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	4b7e      	ldr	r3, [pc, #504]	; (800244c <HAL_ADC_ConvCpltCallback+0x804>)
 8002254:	f7fe fafa 	bl	800084c <__aeabi_ddiv>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f7fe fc7a 	bl	8000b58 <__aeabi_d2uiz>
 8002264:	4603      	mov	r3, r0
 8002266:	4a7e      	ldr	r2, [pc, #504]	; (8002460 <HAL_ADC_ConvCpltCallback+0x818>)
 8002268:	6013      	str	r3, [r2, #0]
				Iout=map(adc1_Mean[11],180,995,0,3680)-697; // Iout
 800226a:	4b77      	ldr	r3, [pc, #476]	; (8002448 <HAL_ADC_ConvCpltCallback+0x800>)
 800226c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800226e:	f44f 6366 	mov.w	r3, #3680	; 0xe60
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	2300      	movs	r3, #0
 8002276:	f240 32e3 	movw	r2, #995	; 0x3e3
 800227a:	21b4      	movs	r1, #180	; 0xb4
 800227c:	f7ff fb16 	bl	80018ac <map>
 8002280:	4603      	mov	r3, r0
 8002282:	f2a3 23b9 	subw	r3, r3, #697	; 0x2b9
 8002286:	4a77      	ldr	r2, [pc, #476]	; (8002464 <HAL_ADC_ConvCpltCallback+0x81c>)
 8002288:	6013      	str	r3, [r2, #0]
				if(Iout<0) Iout=0;
				bara_Toplam=bara_Arti-bara_Eksi;
 800228a:	4b71      	ldr	r3, [pc, #452]	; (8002450 <HAL_ADC_ConvCpltCallback+0x808>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4b71      	ldr	r3, [pc, #452]	; (8002454 <HAL_ADC_ConvCpltCallback+0x80c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	4a74      	ldr	r2, [pc, #464]	; (8002468 <HAL_ADC_ConvCpltCallback+0x820>)
 8002296:	6013      	str	r3, [r2, #0]

				//Scaklk hesab
				temp = 16.628 * t_sample * t_sample + 535.2484 * t_sample -16.129 ;
 8002298:	4b70      	ldr	r3, [pc, #448]	; (800245c <HAL_ADC_ConvCpltCallback+0x814>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe f931 	bl	8000504 <__aeabi_ui2d>
 80022a2:	a35f      	add	r3, pc, #380	; (adr r3, 8002420 <HAL_ADC_ConvCpltCallback+0x7d8>)
 80022a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a8:	f7fe f9a6 	bl	80005f8 <__aeabi_dmul>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4614      	mov	r4, r2
 80022b2:	461d      	mov	r5, r3
 80022b4:	4b69      	ldr	r3, [pc, #420]	; (800245c <HAL_ADC_ConvCpltCallback+0x814>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f923 	bl	8000504 <__aeabi_ui2d>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	4620      	mov	r0, r4
 80022c4:	4629      	mov	r1, r5
 80022c6:	f7fe f997 	bl	80005f8 <__aeabi_dmul>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	4614      	mov	r4, r2
 80022d0:	461d      	mov	r5, r3
 80022d2:	4b62      	ldr	r3, [pc, #392]	; (800245c <HAL_ADC_ConvCpltCallback+0x814>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe f914 	bl	8000504 <__aeabi_ui2d>
 80022dc:	a352      	add	r3, pc, #328	; (adr r3, 8002428 <HAL_ADC_ConvCpltCallback+0x7e0>)
 80022de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e2:	f7fe f989 	bl	80005f8 <__aeabi_dmul>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4620      	mov	r0, r4
 80022ec:	4629      	mov	r1, r5
 80022ee:	f7fd ffcd 	bl	800028c <__adddf3>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4610      	mov	r0, r2
 80022f8:	4619      	mov	r1, r3
 80022fa:	a34d      	add	r3, pc, #308	; (adr r3, 8002430 <HAL_ADC_ConvCpltCallback+0x7e8>)
 80022fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002300:	f7fd ffc2 	bl	8000288 <__aeabi_dsub>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	f7fe fc24 	bl	8000b58 <__aeabi_d2uiz>
 8002310:	4603      	mov	r3, r0
 8002312:	4a56      	ldr	r2, [pc, #344]	; (800246c <HAL_ADC_ConvCpltCallback+0x824>)
 8002314:	6013      	str	r3, [r2, #0]


				//Faz-Faz aras gerilim ve akmlar
				V12L=sqrt(3)*(adc1_Square_Root[1] + adc1_Square_Root[2] / 2);
 8002316:	4b56      	ldr	r3, [pc, #344]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	4b55      	ldr	r3, [pc, #340]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	085b      	lsrs	r3, r3, #1
 8002320:	4413      	add	r3, r2
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe f8ee 	bl	8000504 <__aeabi_ui2d>
 8002328:	a343      	add	r3, pc, #268	; (adr r3, 8002438 <HAL_ADC_ConvCpltCallback+0x7f0>)
 800232a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232e:	f7fe f963 	bl	80005f8 <__aeabi_dmul>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	4610      	mov	r0, r2
 8002338:	4619      	mov	r1, r3
 800233a:	f7fe fc0d 	bl	8000b58 <__aeabi_d2uiz>
 800233e:	4603      	mov	r3, r0
 8002340:	4a4c      	ldr	r2, [pc, #304]	; (8002474 <HAL_ADC_ConvCpltCallback+0x82c>)
 8002342:	6013      	str	r3, [r2, #0]
				V23L=sqrt(3)*(adc1_Square_Root[2] + adc1_Square_Root[3] / 2);
 8002344:	4b4a      	ldr	r3, [pc, #296]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	4b49      	ldr	r3, [pc, #292]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	085b      	lsrs	r3, r3, #1
 800234e:	4413      	add	r3, r2
 8002350:	4618      	mov	r0, r3
 8002352:	f7fe f8d7 	bl	8000504 <__aeabi_ui2d>
 8002356:	a338      	add	r3, pc, #224	; (adr r3, 8002438 <HAL_ADC_ConvCpltCallback+0x7f0>)
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	f7fe f94c 	bl	80005f8 <__aeabi_dmul>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	f7fe fbf6 	bl	8000b58 <__aeabi_d2uiz>
 800236c:	4603      	mov	r3, r0
 800236e:	4a42      	ldr	r2, [pc, #264]	; (8002478 <HAL_ADC_ConvCpltCallback+0x830>)
 8002370:	6013      	str	r3, [r2, #0]
				V13L=sqrt(3)*(adc1_Square_Root[1] + adc1_Square_Root[3] / 2);
 8002372:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	4b3e      	ldr	r3, [pc, #248]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	085b      	lsrs	r3, r3, #1
 800237c:	4413      	add	r3, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe f8c0 	bl	8000504 <__aeabi_ui2d>
 8002384:	a32c      	add	r3, pc, #176	; (adr r3, 8002438 <HAL_ADC_ConvCpltCallback+0x7f0>)
 8002386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238a:	f7fe f935 	bl	80005f8 <__aeabi_dmul>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f7fe fbdf 	bl	8000b58 <__aeabi_d2uiz>
 800239a:	4603      	mov	r3, r0
 800239c:	4a37      	ldr	r2, [pc, #220]	; (800247c <HAL_ADC_ConvCpltCallback+0x834>)
 800239e:	6013      	str	r3, [r2, #0]
				I12L=sqrt(3)*(adc1_Square_Root[4] + adc1_Square_Root[5] / 2);
 80023a0:	4b33      	ldr	r3, [pc, #204]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	4b32      	ldr	r3, [pc, #200]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	4413      	add	r3, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f8a9 	bl	8000504 <__aeabi_ui2d>
 80023b2:	a321      	add	r3, pc, #132	; (adr r3, 8002438 <HAL_ADC_ConvCpltCallback+0x7f0>)
 80023b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b8:	f7fe f91e 	bl	80005f8 <__aeabi_dmul>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	f7fe fbc8 	bl	8000b58 <__aeabi_d2uiz>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4a2d      	ldr	r2, [pc, #180]	; (8002480 <HAL_ADC_ConvCpltCallback+0x838>)
 80023cc:	6013      	str	r3, [r2, #0]
				I23L=sqrt(3)*(adc1_Square_Root[5] + adc1_Square_Root[6] / 2);
 80023ce:	4b28      	ldr	r3, [pc, #160]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 80023d0:	695a      	ldr	r2, [r3, #20]
 80023d2:	4b27      	ldr	r3, [pc, #156]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	085b      	lsrs	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe f892 	bl	8000504 <__aeabi_ui2d>
 80023e0:	a315      	add	r3, pc, #84	; (adr r3, 8002438 <HAL_ADC_ConvCpltCallback+0x7f0>)
 80023e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e6:	f7fe f907 	bl	80005f8 <__aeabi_dmul>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	f7fe fbb1 	bl	8000b58 <__aeabi_d2uiz>
 80023f6:	4603      	mov	r3, r0
 80023f8:	4a22      	ldr	r2, [pc, #136]	; (8002484 <HAL_ADC_ConvCpltCallback+0x83c>)
 80023fa:	6013      	str	r3, [r2, #0]
				I13L=sqrt(3)*(adc1_Square_Root[4] + adc1_Square_Root[6] / 2);
 80023fc:	4b1c      	ldr	r3, [pc, #112]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <HAL_ADC_ConvCpltCallback+0x828>)
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	085b      	lsrs	r3, r3, #1
 8002406:	4413      	add	r3, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f87b 	bl	8000504 <__aeabi_ui2d>
 800240e:	e03b      	b.n	8002488 <HAL_ADC_ConvCpltCallback+0x840>
 8002410:	66666666 	.word	0x66666666
 8002414:	400a6666 	.word	0x400a6666
 8002418:	a5e353f8 	.word	0xa5e353f8
 800241c:	3feec49b 	.word	0x3feec49b
 8002420:	9ba5e354 	.word	0x9ba5e354
 8002424:	4030a0c4 	.word	0x4030a0c4
 8002428:	b923a29c 	.word	0xb923a29c
 800242c:	4080b9fc 	.word	0x4080b9fc
 8002430:	24dd2f1b 	.word	0x24dd2f1b
 8002434:	40302106 	.word	0x40302106
 8002438:	e8584caa 	.word	0xe8584caa
 800243c:	3ffbb67a 	.word	0x3ffbb67a
 8002440:	200023d4 	.word	0x200023d4
 8002444:	51eb851f 	.word	0x51eb851f
 8002448:	20002464 	.word	0x20002464
 800244c:	40b00000 	.word	0x40b00000
 8002450:	200024d0 	.word	0x200024d0
 8002454:	200024d4 	.word	0x200024d4
 8002458:	200024d8 	.word	0x200024d8
 800245c:	200024dc 	.word	0x200024dc
 8002460:	200024e0 	.word	0x200024e0
 8002464:	200024e4 	.word	0x200024e4
 8002468:	200024f4 	.word	0x200024f4
 800246c:	200024f0 	.word	0x200024f0
 8002470:	20002434 	.word	0x20002434
 8002474:	200024b8 	.word	0x200024b8
 8002478:	200024bc 	.word	0x200024bc
 800247c:	200024c0 	.word	0x200024c0
 8002480:	200024c4 	.word	0x200024c4
 8002484:	200024c8 	.word	0x200024c8
 8002488:	a38e      	add	r3, pc, #568	; (adr r3, 80026c4 <HAL_ADC_ConvCpltCallback+0xa7c>)
 800248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248e:	f7fe f8b3 	bl	80005f8 <__aeabi_dmul>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	f7fe fb5d 	bl	8000b58 <__aeabi_d2uiz>
 800249e:	4603      	mov	r3, r0
 80024a0:	4a59      	ldr	r2, [pc, #356]	; (8002608 <HAL_ADC_ConvCpltCallback+0x9c0>)
 80024a2:	6013      	str	r3, [r2, #0]


				//Deerler int'e evriliyor.
				adc1_Mean[0]=(int)adc1_Mean[0];
 80024a4:	4b59      	ldr	r3, [pc, #356]	; (800260c <HAL_ADC_ConvCpltCallback+0x9c4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a58      	ldr	r2, [pc, #352]	; (800260c <HAL_ADC_ConvCpltCallback+0x9c4>)
 80024aa:	6013      	str	r3, [r2, #0]
				V1L = (int)V1L;
 80024ac:	4b58      	ldr	r3, [pc, #352]	; (8002610 <HAL_ADC_ConvCpltCallback+0x9c8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a57      	ldr	r2, [pc, #348]	; (8002610 <HAL_ADC_ConvCpltCallback+0x9c8>)
 80024b2:	6013      	str	r3, [r2, #0]
				V2L = (int)V2L;
 80024b4:	4b57      	ldr	r3, [pc, #348]	; (8002614 <HAL_ADC_ConvCpltCallback+0x9cc>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a56      	ldr	r2, [pc, #344]	; (8002614 <HAL_ADC_ConvCpltCallback+0x9cc>)
 80024ba:	6013      	str	r3, [r2, #0]
				V3L = (int)V3L;
 80024bc:	4b56      	ldr	r3, [pc, #344]	; (8002618 <HAL_ADC_ConvCpltCallback+0x9d0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a55      	ldr	r2, [pc, #340]	; (8002618 <HAL_ADC_ConvCpltCallback+0x9d0>)
 80024c2:	6013      	str	r3, [r2, #0]
				I1L = (int)I1L;
 80024c4:	4b55      	ldr	r3, [pc, #340]	; (800261c <HAL_ADC_ConvCpltCallback+0x9d4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a54      	ldr	r2, [pc, #336]	; (800261c <HAL_ADC_ConvCpltCallback+0x9d4>)
 80024ca:	6013      	str	r3, [r2, #0]
				I2L = (int)I2L;
 80024cc:	4b54      	ldr	r3, [pc, #336]	; (8002620 <HAL_ADC_ConvCpltCallback+0x9d8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a53      	ldr	r2, [pc, #332]	; (8002620 <HAL_ADC_ConvCpltCallback+0x9d8>)
 80024d2:	6013      	str	r3, [r2, #0]
				I3L = (int)I3L;
 80024d4:	4b53      	ldr	r3, [pc, #332]	; (8002624 <HAL_ADC_ConvCpltCallback+0x9dc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a52      	ldr	r2, [pc, #328]	; (8002624 <HAL_ADC_ConvCpltCallback+0x9dc>)
 80024da:	6013      	str	r3, [r2, #0]
				bara_Arti = (int)bara_Arti;
 80024dc:	4b52      	ldr	r3, [pc, #328]	; (8002628 <HAL_ADC_ConvCpltCallback+0x9e0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a51      	ldr	r2, [pc, #324]	; (8002628 <HAL_ADC_ConvCpltCallback+0x9e0>)
 80024e2:	6013      	str	r3, [r2, #0]
				bara_Eksi = (int)bara_Eksi;
 80024e4:	4b51      	ldr	r3, [pc, #324]	; (800262c <HAL_ADC_ConvCpltCallback+0x9e4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a50      	ldr	r2, [pc, #320]	; (800262c <HAL_ADC_ConvCpltCallback+0x9e4>)
 80024ea:	6013      	str	r3, [r2, #0]
				Vout = (int)Vout;
 80024ec:	4b50      	ldr	r3, [pc, #320]	; (8002630 <HAL_ADC_ConvCpltCallback+0x9e8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a4f      	ldr	r2, [pc, #316]	; (8002630 <HAL_ADC_ConvCpltCallback+0x9e8>)
 80024f2:	6013      	str	r3, [r2, #0]
				temp = (int)temp;
 80024f4:	4b4f      	ldr	r3, [pc, #316]	; (8002634 <HAL_ADC_ConvCpltCallback+0x9ec>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a4e      	ldr	r2, [pc, #312]	; (8002634 <HAL_ADC_ConvCpltCallback+0x9ec>)
 80024fa:	6013      	str	r3, [r2, #0]
				Iout = (int)Iout;
 80024fc:	4b4e      	ldr	r3, [pc, #312]	; (8002638 <HAL_ADC_ConvCpltCallback+0x9f0>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a4d      	ldr	r2, [pc, #308]	; (8002638 <HAL_ADC_ConvCpltCallback+0x9f0>)
 8002502:	6013      	str	r3, [r2, #0]
				Vin = (int)Vin;
 8002504:	4b4d      	ldr	r3, [pc, #308]	; (800263c <HAL_ADC_ConvCpltCallback+0x9f4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a4c      	ldr	r2, [pc, #304]	; (800263c <HAL_ADC_ConvCpltCallback+0x9f4>)
 800250a:	6013      	str	r3, [r2, #0]
				Iin = (int)Iin;
 800250c:	4b4c      	ldr	r3, [pc, #304]	; (8002640 <HAL_ADC_ConvCpltCallback+0x9f8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a4b      	ldr	r2, [pc, #300]	; (8002640 <HAL_ADC_ConvCpltCallback+0x9f8>)
 8002512:	6013      	str	r3, [r2, #0]
				V12L = (int)V12L;
 8002514:	4b4b      	ldr	r3, [pc, #300]	; (8002644 <HAL_ADC_ConvCpltCallback+0x9fc>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a4a      	ldr	r2, [pc, #296]	; (8002644 <HAL_ADC_ConvCpltCallback+0x9fc>)
 800251a:	6013      	str	r3, [r2, #0]
				V23L = (int)V23L;
 800251c:	4b4a      	ldr	r3, [pc, #296]	; (8002648 <HAL_ADC_ConvCpltCallback+0xa00>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a49      	ldr	r2, [pc, #292]	; (8002648 <HAL_ADC_ConvCpltCallback+0xa00>)
 8002522:	6013      	str	r3, [r2, #0]
				V13L = (int)V13L;
 8002524:	4b49      	ldr	r3, [pc, #292]	; (800264c <HAL_ADC_ConvCpltCallback+0xa04>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a48      	ldr	r2, [pc, #288]	; (800264c <HAL_ADC_ConvCpltCallback+0xa04>)
 800252a:	6013      	str	r3, [r2, #0]
				I12L = (int)I12L;
 800252c:	4b48      	ldr	r3, [pc, #288]	; (8002650 <HAL_ADC_ConvCpltCallback+0xa08>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a47      	ldr	r2, [pc, #284]	; (8002650 <HAL_ADC_ConvCpltCallback+0xa08>)
 8002532:	6013      	str	r3, [r2, #0]
				I23L = (int)I23L;
 8002534:	4b47      	ldr	r3, [pc, #284]	; (8002654 <HAL_ADC_ConvCpltCallback+0xa0c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a46      	ldr	r2, [pc, #280]	; (8002654 <HAL_ADC_ConvCpltCallback+0xa0c>)
 800253a:	6013      	str	r3, [r2, #0]
				I13L = (int)I13L;
 800253c:	4b32      	ldr	r3, [pc, #200]	; (8002608 <HAL_ADC_ConvCpltCallback+0x9c0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a31      	ldr	r2, [pc, #196]	; (8002608 <HAL_ADC_ConvCpltCallback+0x9c0>)
 8002542:	6013      	str	r3, [r2, #0]




				//int deerler char'a evriliyor
				sprintf(adc1_Last0, "%d", iMean);
 8002544:	4b44      	ldr	r3, [pc, #272]	; (8002658 <HAL_ADC_ConvCpltCallback+0xa10>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	461a      	mov	r2, r3
 800254a:	4944      	ldr	r1, [pc, #272]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 800254c:	4844      	ldr	r0, [pc, #272]	; (8002660 <HAL_ADC_ConvCpltCallback+0xa18>)
 800254e:	f008 fc57 	bl	800ae00 <siprintf>
				sprintf(adc1_Last1, "%d", iV1L);
 8002552:	4b44      	ldr	r3, [pc, #272]	; (8002664 <HAL_ADC_ConvCpltCallback+0xa1c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	4940      	ldr	r1, [pc, #256]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 800255a:	4843      	ldr	r0, [pc, #268]	; (8002668 <HAL_ADC_ConvCpltCallback+0xa20>)
 800255c:	f008 fc50 	bl	800ae00 <siprintf>
				sprintf(adc1_Last2, "%d", iV2L);
 8002560:	4b42      	ldr	r3, [pc, #264]	; (800266c <HAL_ADC_ConvCpltCallback+0xa24>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	493d      	ldr	r1, [pc, #244]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 8002568:	4841      	ldr	r0, [pc, #260]	; (8002670 <HAL_ADC_ConvCpltCallback+0xa28>)
 800256a:	f008 fc49 	bl	800ae00 <siprintf>
				sprintf(adc1_Last3, "%d", iV3L);
 800256e:	4b41      	ldr	r3, [pc, #260]	; (8002674 <HAL_ADC_ConvCpltCallback+0xa2c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	461a      	mov	r2, r3
 8002574:	4939      	ldr	r1, [pc, #228]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 8002576:	4840      	ldr	r0, [pc, #256]	; (8002678 <HAL_ADC_ConvCpltCallback+0xa30>)
 8002578:	f008 fc42 	bl	800ae00 <siprintf>
				sprintf(adc1_Last4, "%d", iI1L);
 800257c:	4b3f      	ldr	r3, [pc, #252]	; (800267c <HAL_ADC_ConvCpltCallback+0xa34>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4936      	ldr	r1, [pc, #216]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 8002584:	483e      	ldr	r0, [pc, #248]	; (8002680 <HAL_ADC_ConvCpltCallback+0xa38>)
 8002586:	f008 fc3b 	bl	800ae00 <siprintf>
				sprintf(adc1_Last5, "%d", iI2L);
 800258a:	4b3e      	ldr	r3, [pc, #248]	; (8002684 <HAL_ADC_ConvCpltCallback+0xa3c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	4932      	ldr	r1, [pc, #200]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 8002592:	483d      	ldr	r0, [pc, #244]	; (8002688 <HAL_ADC_ConvCpltCallback+0xa40>)
 8002594:	f008 fc34 	bl	800ae00 <siprintf>
				sprintf(adc1_Last6, "%d", iI3L);
 8002598:	4b3c      	ldr	r3, [pc, #240]	; (800268c <HAL_ADC_ConvCpltCallback+0xa44>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	492f      	ldr	r1, [pc, #188]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025a0:	483b      	ldr	r0, [pc, #236]	; (8002690 <HAL_ADC_ConvCpltCallback+0xa48>)
 80025a2:	f008 fc2d 	bl	800ae00 <siprintf>
				sprintf(adc1_Last7, "%d", ibara_Arti);
 80025a6:	4b3b      	ldr	r3, [pc, #236]	; (8002694 <HAL_ADC_ConvCpltCallback+0xa4c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	492b      	ldr	r1, [pc, #172]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025ae:	483a      	ldr	r0, [pc, #232]	; (8002698 <HAL_ADC_ConvCpltCallback+0xa50>)
 80025b0:	f008 fc26 	bl	800ae00 <siprintf>
				sprintf(adc1_Last8, "%d", ibara_Eksi);
 80025b4:	4b39      	ldr	r3, [pc, #228]	; (800269c <HAL_ADC_ConvCpltCallback+0xa54>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	4928      	ldr	r1, [pc, #160]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025bc:	4838      	ldr	r0, [pc, #224]	; (80026a0 <HAL_ADC_ConvCpltCallback+0xa58>)
 80025be:	f008 fc1f 	bl	800ae00 <siprintf>
				sprintf(adc1_Last9, "%d", iVout);
 80025c2:	4b38      	ldr	r3, [pc, #224]	; (80026a4 <HAL_ADC_ConvCpltCallback+0xa5c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	4924      	ldr	r1, [pc, #144]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025ca:	4837      	ldr	r0, [pc, #220]	; (80026a8 <HAL_ADC_ConvCpltCallback+0xa60>)
 80025cc:	f008 fc18 	bl	800ae00 <siprintf>
				sprintf(adc1_Last10, "%d", itemp);
 80025d0:	4b36      	ldr	r3, [pc, #216]	; (80026ac <HAL_ADC_ConvCpltCallback+0xa64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	461a      	mov	r2, r3
 80025d6:	4921      	ldr	r1, [pc, #132]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025d8:	4835      	ldr	r0, [pc, #212]	; (80026b0 <HAL_ADC_ConvCpltCallback+0xa68>)
 80025da:	f008 fc11 	bl	800ae00 <siprintf>
				sprintf(adc1_Last11, "%d", iIout);
 80025de:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <HAL_ADC_ConvCpltCallback+0xa6c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	491d      	ldr	r1, [pc, #116]	; (800265c <HAL_ADC_ConvCpltCallback+0xa14>)
 80025e6:	4834      	ldr	r0, [pc, #208]	; (80026b8 <HAL_ADC_ConvCpltCallback+0xa70>)
 80025e8:	f008 fc0a 	bl	800ae00 <siprintf>
while(count<1600)
 80025ec:	4b33      	ldr	r3, [pc, #204]	; (80026bc <HAL_ADC_ConvCpltCallback+0xa74>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80025f4:	f4ff ab2e 	bcc.w	8001c54 <HAL_ADC_ConvCpltCallback+0xc>



	}

	sd_Flag=1;
 80025f8:	4b31      	ldr	r3, [pc, #196]	; (80026c0 <HAL_ADC_ConvCpltCallback+0xa78>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	601a      	str	r2, [r3, #0]


}
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bdb0      	pop	{r4, r5, r7, pc}
 8002606:	bf00      	nop
 8002608:	200024cc 	.word	0x200024cc
 800260c:	20002464 	.word	0x20002464
 8002610:	200024ac 	.word	0x200024ac
 8002614:	200024b0 	.word	0x200024b0
 8002618:	200024b4 	.word	0x200024b4
 800261c:	200024a0 	.word	0x200024a0
 8002620:	200024a4 	.word	0x200024a4
 8002624:	200024a8 	.word	0x200024a8
 8002628:	200024d0 	.word	0x200024d0
 800262c:	200024d4 	.word	0x200024d4
 8002630:	200024d8 	.word	0x200024d8
 8002634:	200024f0 	.word	0x200024f0
 8002638:	200024e4 	.word	0x200024e4
 800263c:	200024e8 	.word	0x200024e8
 8002640:	200024ec 	.word	0x200024ec
 8002644:	200024b8 	.word	0x200024b8
 8002648:	200024bc 	.word	0x200024bc
 800264c:	200024c0 	.word	0x200024c0
 8002650:	200024c4 	.word	0x200024c4
 8002654:	200024c8 	.word	0x200024c8
 8002658:	200024f8 	.word	0x200024f8
 800265c:	0800b87c 	.word	0x0800b87c
 8002660:	2000253c 	.word	0x2000253c
 8002664:	200024fc 	.word	0x200024fc
 8002668:	20002550 	.word	0x20002550
 800266c:	20002500 	.word	0x20002500
 8002670:	20002564 	.word	0x20002564
 8002674:	20002504 	.word	0x20002504
 8002678:	20002578 	.word	0x20002578
 800267c:	20002508 	.word	0x20002508
 8002680:	2000258c 	.word	0x2000258c
 8002684:	2000250c 	.word	0x2000250c
 8002688:	200025a0 	.word	0x200025a0
 800268c:	20002510 	.word	0x20002510
 8002690:	200025b4 	.word	0x200025b4
 8002694:	20002514 	.word	0x20002514
 8002698:	200025c8 	.word	0x200025c8
 800269c:	20002518 	.word	0x20002518
 80026a0:	200025dc 	.word	0x200025dc
 80026a4:	2000251c 	.word	0x2000251c
 80026a8:	200025f0 	.word	0x200025f0
 80026ac:	20002520 	.word	0x20002520
 80026b0:	20002604 	.word	0x20002604
 80026b4:	20002524 	.word	0x20002524
 80026b8:	20002618 	.word	0x20002618
 80026bc:	20002498 	.word	0x20002498
 80026c0:	2000249c 	.word	0x2000249c
 80026c4:	e8584caa 	.word	0xe8584caa
 80026c8:	3ffbb67a 	.word	0x3ffbb67a

080026cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026d2:	f001 f857 	bl	8003784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026d6:	f000 f947 	bl	8002968 <SystemClock_Config>
  */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026da:	f000 fc45 	bl	8002f68 <MX_GPIO_Init>
  MX_DMA_Init();
 80026de:	f000 fc23 	bl	8002f28 <MX_DMA_Init>
  MX_ADC1_Init();
 80026e2:	f000 f9ab 	bl	8002a3c <MX_ADC1_Init>
  MX_TIM1_Init();
 80026e6:	f000 faff 	bl	8002ce8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80026ea:	f000 fbc9 	bl	8002e80 <MX_USART2_UART_Init>
  MX_DAC_Init();
 80026ee:	f000 fa91 	bl	8002c14 <MX_DAC_Init>
  MX_SPI1_Init();
 80026f2:	f000 fac3 	bl	8002c7c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 80026f6:	f000 fbed 	bl	8002ed4 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80026fa:	f005 fa6f 	bl	8007bdc <MX_FATFS_Init>
  MX_UART4_Init();
 80026fe:	f000 fb95 	bl	8002e2c <MX_UART4_Init>
  MX_TIM8_Init();
 8002702:	f000 fb41 	bl	8002d88 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);  // rnekleme iin timer kesmesi balangc USER CODE 4'e git.
 8002706:	4873      	ldr	r0, [pc, #460]	; (80028d4 <main+0x208>)
 8002708:	f003 fdec 	bl	80062e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);  // HMI Ekrana her 1s'de yazmas iin timer kesmesi balangc
 800270c:	4872      	ldr	r0, [pc, #456]	; (80028d8 <main+0x20c>)
 800270e:	f003 fde9 	bl	80062e4 <HAL_TIM_Base_Start_IT>

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002712:	2100      	movs	r1, #0
 8002714:	4871      	ldr	r0, [pc, #452]	; (80028dc <main+0x210>)
 8002716:	f001 fe13 	bl	8004340 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800271a:	2110      	movs	r1, #16
 800271c:	486f      	ldr	r0, [pc, #444]	; (80028dc <main+0x210>)
 800271e:	f001 fe0f 	bl	8004340 <HAL_DAC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(sd_Flag==1)
 8002722:	4b6f      	ldr	r3, [pc, #444]	; (80028e0 <main+0x214>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d1fb      	bne.n	8002722 <main+0x56>
	  {
		    fres = f_mount(&fs, "", 0);
 800272a:	2200      	movs	r2, #0
 800272c:	496d      	ldr	r1, [pc, #436]	; (80028e4 <main+0x218>)
 800272e:	486e      	ldr	r0, [pc, #440]	; (80028e8 <main+0x21c>)
 8002730:	f007 fc9e 	bl	800a070 <f_mount>
 8002734:	4603      	mov	r3, r0
 8002736:	461a      	mov	r2, r3
 8002738:	4b6c      	ldr	r3, [pc, #432]	; (80028ec <main+0x220>)
 800273a:	701a      	strb	r2, [r3, #0]
			if (fres == FR_OK) {
 800273c:	4b6b      	ldr	r3, [pc, #428]	; (80028ec <main+0x220>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d103      	bne.n	800274c <main+0x80>
				transmit_uart("Micro SD card is mounted successfully!\n");
 8002744:	486a      	ldr	r0, [pc, #424]	; (80028f0 <main+0x224>)
 8002746:	f7ff f86f 	bl	8001828 <transmit_uart>
 800274a:	e006      	b.n	800275a <main+0x8e>
			} else if (fres != FR_OK) {
 800274c:	4b67      	ldr	r3, [pc, #412]	; (80028ec <main+0x220>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d002      	beq.n	800275a <main+0x8e>
				transmit_uart("Micro SD card's mount error!\n");
 8002754:	4867      	ldr	r0, [pc, #412]	; (80028f4 <main+0x228>)
 8002756:	f7ff f867 	bl	8001828 <transmit_uart>
			}

			// FA_OPEN_APPEND opens file if it exists and if not then creates it,
			// the pointer is set at the end of the file for appending
			fres = f_open(&fil, "log-file.txt", FA_OPEN_APPEND | FA_WRITE | FA_READ);
 800275a:	2233      	movs	r2, #51	; 0x33
 800275c:	4966      	ldr	r1, [pc, #408]	; (80028f8 <main+0x22c>)
 800275e:	4867      	ldr	r0, [pc, #412]	; (80028fc <main+0x230>)
 8002760:	f007 fccc 	bl	800a0fc <f_open>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4b60      	ldr	r3, [pc, #384]	; (80028ec <main+0x220>)
 800276a:	701a      	strb	r2, [r3, #0]
			if (fres == FR_OK) {
 800276c:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <main+0x220>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d103      	bne.n	800277c <main+0xb0>
				transmit_uart("File opened for reading and checking the free space.\n");
 8002774:	4862      	ldr	r0, [pc, #392]	; (8002900 <main+0x234>)
 8002776:	f7ff f857 	bl	8001828 <transmit_uart>
 800277a:	e006      	b.n	800278a <main+0xbe>
			} else if (fres != FR_OK) {
 800277c:	4b5b      	ldr	r3, [pc, #364]	; (80028ec <main+0x220>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d002      	beq.n	800278a <main+0xbe>
				transmit_uart("File was not opened for reading and checking the free space!\n");
 8002784:	485f      	ldr	r0, [pc, #380]	; (8002904 <main+0x238>)
 8002786:	f7ff f84f 	bl	8001828 <transmit_uart>
			}


			 //ADC deerlerinin char'a dntrlp sd karta yazdrld blm

				 f_puts(adc1_Last0, &fil);   // ADC deerleri metin dosyasna yazdrld.
 800278a:	495c      	ldr	r1, [pc, #368]	; (80028fc <main+0x230>)
 800278c:	485e      	ldr	r0, [pc, #376]	; (8002908 <main+0x23c>)
 800278e:	f008 f934 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 8002792:	495a      	ldr	r1, [pc, #360]	; (80028fc <main+0x230>)
 8002794:	485d      	ldr	r0, [pc, #372]	; (800290c <main+0x240>)
 8002796:	f008 f930 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last1, &fil);
 800279a:	4958      	ldr	r1, [pc, #352]	; (80028fc <main+0x230>)
 800279c:	485c      	ldr	r0, [pc, #368]	; (8002910 <main+0x244>)
 800279e:	f008 f92c 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027a2:	4956      	ldr	r1, [pc, #344]	; (80028fc <main+0x230>)
 80027a4:	4859      	ldr	r0, [pc, #356]	; (800290c <main+0x240>)
 80027a6:	f008 f928 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last2, &fil);
 80027aa:	4954      	ldr	r1, [pc, #336]	; (80028fc <main+0x230>)
 80027ac:	4859      	ldr	r0, [pc, #356]	; (8002914 <main+0x248>)
 80027ae:	f008 f924 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027b2:	4952      	ldr	r1, [pc, #328]	; (80028fc <main+0x230>)
 80027b4:	4855      	ldr	r0, [pc, #340]	; (800290c <main+0x240>)
 80027b6:	f008 f920 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last3, &fil);
 80027ba:	4950      	ldr	r1, [pc, #320]	; (80028fc <main+0x230>)
 80027bc:	4856      	ldr	r0, [pc, #344]	; (8002918 <main+0x24c>)
 80027be:	f008 f91c 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027c2:	494e      	ldr	r1, [pc, #312]	; (80028fc <main+0x230>)
 80027c4:	4851      	ldr	r0, [pc, #324]	; (800290c <main+0x240>)
 80027c6:	f008 f918 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last4, &fil);
 80027ca:	494c      	ldr	r1, [pc, #304]	; (80028fc <main+0x230>)
 80027cc:	4853      	ldr	r0, [pc, #332]	; (800291c <main+0x250>)
 80027ce:	f008 f914 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027d2:	494a      	ldr	r1, [pc, #296]	; (80028fc <main+0x230>)
 80027d4:	484d      	ldr	r0, [pc, #308]	; (800290c <main+0x240>)
 80027d6:	f008 f910 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last5, &fil);
 80027da:	4948      	ldr	r1, [pc, #288]	; (80028fc <main+0x230>)
 80027dc:	4850      	ldr	r0, [pc, #320]	; (8002920 <main+0x254>)
 80027de:	f008 f90c 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027e2:	4946      	ldr	r1, [pc, #280]	; (80028fc <main+0x230>)
 80027e4:	4849      	ldr	r0, [pc, #292]	; (800290c <main+0x240>)
 80027e6:	f008 f908 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last6, &fil);
 80027ea:	4944      	ldr	r1, [pc, #272]	; (80028fc <main+0x230>)
 80027ec:	484d      	ldr	r0, [pc, #308]	; (8002924 <main+0x258>)
 80027ee:	f008 f904 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 80027f2:	4942      	ldr	r1, [pc, #264]	; (80028fc <main+0x230>)
 80027f4:	4845      	ldr	r0, [pc, #276]	; (800290c <main+0x240>)
 80027f6:	f008 f900 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last7, &fil);
 80027fa:	4940      	ldr	r1, [pc, #256]	; (80028fc <main+0x230>)
 80027fc:	484a      	ldr	r0, [pc, #296]	; (8002928 <main+0x25c>)
 80027fe:	f008 f8fc 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 8002802:	493e      	ldr	r1, [pc, #248]	; (80028fc <main+0x230>)
 8002804:	4841      	ldr	r0, [pc, #260]	; (800290c <main+0x240>)
 8002806:	f008 f8f8 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last8, &fil);
 800280a:	493c      	ldr	r1, [pc, #240]	; (80028fc <main+0x230>)
 800280c:	4847      	ldr	r0, [pc, #284]	; (800292c <main+0x260>)
 800280e:	f008 f8f4 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 8002812:	493a      	ldr	r1, [pc, #232]	; (80028fc <main+0x230>)
 8002814:	483d      	ldr	r0, [pc, #244]	; (800290c <main+0x240>)
 8002816:	f008 f8f0 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last9, &fil);
 800281a:	4938      	ldr	r1, [pc, #224]	; (80028fc <main+0x230>)
 800281c:	4844      	ldr	r0, [pc, #272]	; (8002930 <main+0x264>)
 800281e:	f008 f8ec 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 8002822:	4936      	ldr	r1, [pc, #216]	; (80028fc <main+0x230>)
 8002824:	4839      	ldr	r0, [pc, #228]	; (800290c <main+0x240>)
 8002826:	f008 f8e8 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last10, &fil);
 800282a:	4934      	ldr	r1, [pc, #208]	; (80028fc <main+0x230>)
 800282c:	4841      	ldr	r0, [pc, #260]	; (8002934 <main+0x268>)
 800282e:	f008 f8e4 	bl	800a9fa <f_puts>
				 f_puts(" ", &fil);
 8002832:	4932      	ldr	r1, [pc, #200]	; (80028fc <main+0x230>)
 8002834:	4835      	ldr	r0, [pc, #212]	; (800290c <main+0x240>)
 8002836:	f008 f8e0 	bl	800a9fa <f_puts>
				 f_puts(adc1_Last11, &fil);
 800283a:	4930      	ldr	r1, [pc, #192]	; (80028fc <main+0x230>)
 800283c:	483e      	ldr	r0, [pc, #248]	; (8002938 <main+0x26c>)
 800283e:	f008 f8dc 	bl	800a9fa <f_puts>
				 cont=9;
 8002842:	4b3e      	ldr	r3, [pc, #248]	; (800293c <main+0x270>)
 8002844:	2209      	movs	r2, #9
 8002846:	601a      	str	r2, [r3, #0]
				 f_puts("\n", &fil);
 8002848:	492c      	ldr	r1, [pc, #176]	; (80028fc <main+0x230>)
 800284a:	483d      	ldr	r0, [pc, #244]	; (8002940 <main+0x274>)
 800284c:	f008 f8d5 	bl	800a9fa <f_puts>




			fres = f_close(&fil);
 8002850:	482a      	ldr	r0, [pc, #168]	; (80028fc <main+0x230>)
 8002852:	f008 f831 	bl	800a8b8 <f_close>
 8002856:	4603      	mov	r3, r0
 8002858:	461a      	mov	r2, r3
 800285a:	4b24      	ldr	r3, [pc, #144]	; (80028ec <main+0x220>)
 800285c:	701a      	strb	r2, [r3, #0]
			if (fres == FR_OK) {
 800285e:	4b23      	ldr	r3, [pc, #140]	; (80028ec <main+0x220>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d103      	bne.n	800286e <main+0x1a2>
				transmit_uart("The file is closed.\n");
 8002866:	4837      	ldr	r0, [pc, #220]	; (8002944 <main+0x278>)
 8002868:	f7fe ffde 	bl	8001828 <transmit_uart>
 800286c:	e006      	b.n	800287c <main+0x1b0>
			} else if (fres != FR_OK) {
 800286e:	4b1f      	ldr	r3, [pc, #124]	; (80028ec <main+0x220>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <main+0x1b0>
				transmit_uart("The file was not closed.\n");}
 8002876:	4834      	ldr	r0, [pc, #208]	; (8002948 <main+0x27c>)
 8002878:	f7fe ffd6 	bl	8001828 <transmit_uart>

			sd_Flag=0;
 800287c:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <main+0x214>)
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
			count=0;
 8002882:	4b32      	ldr	r3, [pc, #200]	; (800294c <main+0x280>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
			k=0;
 8002888:	4b31      	ldr	r3, [pc, #196]	; (8002950 <main+0x284>)
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]

		for(uint8_t y=0;y<12;y++)
 800288e:	2300      	movs	r3, #0
 8002890:	71fb      	strb	r3, [r7, #7]
 8002892:	e01b      	b.n	80028cc <main+0x200>
			{
				adc_Buffer[y]=0;
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	4a2f      	ldr	r2, [pc, #188]	; (8002954 <main+0x288>)
 8002898:	2100      	movs	r1, #0
 800289a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				adc1_Value[y]=0;
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	4a2d      	ldr	r2, [pc, #180]	; (8002958 <main+0x28c>)
 80028a2:	2100      	movs	r1, #0
 80028a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				adc1_Mean[y]=0;
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	4a2c      	ldr	r2, [pc, #176]	; (800295c <main+0x290>)
 80028ac:	2100      	movs	r1, #0
 80028ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				adc1_Square[y]=0;
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4a2a      	ldr	r2, [pc, #168]	; (8002960 <main+0x294>)
 80028b6:	2100      	movs	r1, #0
 80028b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				adc1_Square_Root[y]=0;
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	4a29      	ldr	r2, [pc, #164]	; (8002964 <main+0x298>)
 80028c0:	2100      	movs	r1, #0
 80028c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(uint8_t y=0;y<12;y++)
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	3301      	adds	r3, #1
 80028ca:	71fb      	strb	r3, [r7, #7]
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	2b0b      	cmp	r3, #11
 80028d0:	d9e0      	bls.n	8002894 <main+0x1c8>
	  if(sd_Flag==1)
 80028d2:	e726      	b.n	8002722 <main+0x56>
 80028d4:	20002234 	.word	0x20002234
 80028d8:	2000227c 	.word	0x2000227c
 80028dc:	20002220 	.word	0x20002220
 80028e0:	2000249c 	.word	0x2000249c
 80028e4:	0800b880 	.word	0x0800b880
 80028e8:	2000010c 	.word	0x2000010c
 80028ec:	20002174 	.word	0x20002174
 80028f0:	0800b884 	.word	0x0800b884
 80028f4:	0800b8ac 	.word	0x0800b8ac
 80028f8:	0800b8cc 	.word	0x0800b8cc
 80028fc:	20001144 	.word	0x20001144
 8002900:	0800b8dc 	.word	0x0800b8dc
 8002904:	0800b914 	.word	0x0800b914
 8002908:	2000253c 	.word	0x2000253c
 800290c:	0800b954 	.word	0x0800b954
 8002910:	20002550 	.word	0x20002550
 8002914:	20002564 	.word	0x20002564
 8002918:	20002578 	.word	0x20002578
 800291c:	2000258c 	.word	0x2000258c
 8002920:	200025a0 	.word	0x200025a0
 8002924:	200025b4 	.word	0x200025b4
 8002928:	200025c8 	.word	0x200025c8
 800292c:	200025dc 	.word	0x200025dc
 8002930:	200025f0 	.word	0x200025f0
 8002934:	20002604 	.word	0x20002604
 8002938:	20002618 	.word	0x20002618
 800293c:	20000004 	.word	0x20000004
 8002940:	0800b958 	.word	0x0800b958
 8002944:	0800b95c 	.word	0x0800b95c
 8002948:	0800b974 	.word	0x0800b974
 800294c:	20002498 	.word	0x20002498
 8002950:	20002494 	.word	0x20002494
 8002954:	200023a4 	.word	0x200023a4
 8002958:	200023d4 	.word	0x200023d4
 800295c:	20002464 	.word	0x20002464
 8002960:	20002404 	.word	0x20002404
 8002964:	20002434 	.word	0x20002434

08002968 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b094      	sub	sp, #80	; 0x50
 800296c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800296e:	f107 0320 	add.w	r3, r7, #32
 8002972:	2230      	movs	r2, #48	; 0x30
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f008 fa62 	bl	800ae40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800298c:	2300      	movs	r3, #0
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	4b28      	ldr	r3, [pc, #160]	; (8002a34 <SystemClock_Config+0xcc>)
 8002992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002994:	4a27      	ldr	r2, [pc, #156]	; (8002a34 <SystemClock_Config+0xcc>)
 8002996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299a:	6413      	str	r3, [r2, #64]	; 0x40
 800299c:	4b25      	ldr	r3, [pc, #148]	; (8002a34 <SystemClock_Config+0xcc>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029a8:	2300      	movs	r3, #0
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <SystemClock_Config+0xd0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a21      	ldr	r2, [pc, #132]	; (8002a38 <SystemClock_Config+0xd0>)
 80029b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <SystemClock_Config+0xd0>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c0:	607b      	str	r3, [r7, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029c4:	2301      	movs	r3, #1
 80029c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029ce:	2302      	movs	r3, #2
 80029d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80029d8:	2304      	movs	r3, #4
 80029da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80029dc:	23a8      	movs	r3, #168	; 0xa8
 80029de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029e0:	2302      	movs	r3, #2
 80029e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80029e4:	2307      	movs	r3, #7
 80029e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029e8:	f107 0320 	add.w	r3, r7, #32
 80029ec:	4618      	mov	r0, r3
 80029ee:	f002 fb39 	bl	8005064 <HAL_RCC_OscConfig>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029f8:	f000 fb66 	bl	80030c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029fc:	230f      	movs	r3, #15
 80029fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a00:	2302      	movs	r3, #2
 8002a02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a12:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a14:	f107 030c 	add.w	r3, r7, #12
 8002a18:	2105      	movs	r1, #5
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f002 fd9a 	bl	8005554 <HAL_RCC_ClockConfig>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002a26:	f000 fb4f 	bl	80030c8 <Error_Handler>
  }
}
 8002a2a:	bf00      	nop
 8002a2c:	3750      	adds	r7, #80	; 0x50
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40007000 	.word	0x40007000

08002a3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002a42:	463b      	mov	r3, r7
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002a4e:	4b6e      	ldr	r3, [pc, #440]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a50:	4a6e      	ldr	r2, [pc, #440]	; (8002c0c <MX_ADC1_Init+0x1d0>)
 8002a52:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002a54:	4b6c      	ldr	r3, [pc, #432]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a5a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a5c:	4b6a      	ldr	r3, [pc, #424]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002a62:	4b69      	ldr	r3, [pc, #420]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a64:	2201      	movs	r2, #1
 8002a66:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002a68:	4b67      	ldr	r3, [pc, #412]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a6e:	4b66      	ldr	r3, [pc, #408]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a76:	4b64      	ldr	r3, [pc, #400]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a7c:	4b62      	ldr	r3, [pc, #392]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a7e:	4a64      	ldr	r2, [pc, #400]	; (8002c10 <MX_ADC1_Init+0x1d4>)
 8002a80:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a82:	4b61      	ldr	r3, [pc, #388]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 8002a88:	4b5f      	ldr	r3, [pc, #380]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a8a:	220c      	movs	r2, #12
 8002a8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002a8e:	4b5e      	ldr	r3, [pc, #376]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a96:	4b5c      	ldr	r3, [pc, #368]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a9c:	485a      	ldr	r0, [pc, #360]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002a9e:	f000 ff07 	bl	80038b0 <HAL_ADC_Init>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002aa8:	f000 fb0e 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002ab4:	2307      	movs	r3, #7
 8002ab6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ab8:	463b      	mov	r3, r7
 8002aba:	4619      	mov	r1, r3
 8002abc:	4852      	ldr	r0, [pc, #328]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002abe:	f001 f85f 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002ac8:	f000 fafe 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002acc:	2301      	movs	r3, #1
 8002ace:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ad4:	463b      	mov	r3, r7
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	484b      	ldr	r0, [pc, #300]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002ada:	f001 f851 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002ae4:	f000 faf0 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002aec:	2303      	movs	r3, #3
 8002aee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002af0:	463b      	mov	r3, r7
 8002af2:	4619      	mov	r1, r3
 8002af4:	4844      	ldr	r0, [pc, #272]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002af6:	f001 f843 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002b00:	f000 fae2 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002b04:	2303      	movs	r3, #3
 8002b06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002b08:	2304      	movs	r3, #4
 8002b0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b0c:	463b      	mov	r3, r7
 8002b0e:	4619      	mov	r1, r3
 8002b10:	483d      	ldr	r0, [pc, #244]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b12:	f001 f835 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002b1c:	f000 fad4 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002b20:	2306      	movs	r3, #6
 8002b22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002b24:	2305      	movs	r3, #5
 8002b26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b28:	463b      	mov	r3, r7
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4836      	ldr	r0, [pc, #216]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b2e:	f001 f827 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8002b38:	f000 fac6 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002b3c:	2307      	movs	r3, #7
 8002b3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002b40:	2306      	movs	r3, #6
 8002b42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b44:	463b      	mov	r3, r7
 8002b46:	4619      	mov	r1, r3
 8002b48:	482f      	ldr	r0, [pc, #188]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b4a:	f001 f819 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002b54:	f000 fab8 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002b58:	2308      	movs	r3, #8
 8002b5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002b5c:	2307      	movs	r3, #7
 8002b5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b60:	463b      	mov	r3, r7
 8002b62:	4619      	mov	r1, r3
 8002b64:	4828      	ldr	r0, [pc, #160]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b66:	f001 f80b 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8002b70:	f000 faaa 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002b74:	2309      	movs	r3, #9
 8002b76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002b78:	2308      	movs	r3, #8
 8002b7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b7c:	463b      	mov	r3, r7
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4821      	ldr	r0, [pc, #132]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b82:	f000 fffd 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8002b8c:	f000 fa9c 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002b90:	230a      	movs	r3, #10
 8002b92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002b94:	2309      	movs	r3, #9
 8002b96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b98:	463b      	mov	r3, r7
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	481a      	ldr	r0, [pc, #104]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002b9e:	f000 ffef 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8002ba8:	f000 fa8e 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002bac:	230b      	movs	r3, #11
 8002bae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002bb0:	230a      	movs	r3, #10
 8002bb2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bb4:	463b      	mov	r3, r7
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4813      	ldr	r0, [pc, #76]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002bba:	f000 ffe1 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8002bc4:	f000 fa80 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002bc8:	230d      	movs	r3, #13
 8002bca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8002bcc:	230b      	movs	r3, #11
 8002bce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bd0:	463b      	mov	r3, r7
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	480c      	ldr	r0, [pc, #48]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002bd6:	f000 ffd3 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8002be0:	f000 fa72 	bl	80030c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002be4:	230f      	movs	r3, #15
 8002be6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002be8:	230c      	movs	r3, #12
 8002bea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bec:	463b      	mov	r3, r7
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4805      	ldr	r0, [pc, #20]	; (8002c08 <MX_ADC1_Init+0x1cc>)
 8002bf2:	f000 ffc5 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8002bfc:	f000 fa64 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	20002178 	.word	0x20002178
 8002c0c:	40012000 	.word	0x40012000
 8002c10:	0f000001 	.word	0x0f000001

08002c14 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002c1a:	463b      	mov	r3, r7
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002c22:	4b14      	ldr	r3, [pc, #80]	; (8002c74 <MX_DAC_Init+0x60>)
 8002c24:	4a14      	ldr	r2, [pc, #80]	; (8002c78 <MX_DAC_Init+0x64>)
 8002c26:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002c28:	4812      	ldr	r0, [pc, #72]	; (8002c74 <MX_DAC_Init+0x60>)
 8002c2a:	f001 fb67 	bl	80042fc <HAL_DAC_Init>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002c34:	f000 fa48 	bl	80030c8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002c40:	463b      	mov	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	4619      	mov	r1, r3
 8002c46:	480b      	ldr	r0, [pc, #44]	; (8002c74 <MX_DAC_Init+0x60>)
 8002c48:	f001 fbfb 	bl	8004442 <HAL_DAC_ConfigChannel>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002c52:	f000 fa39 	bl	80030c8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002c56:	463b      	mov	r3, r7
 8002c58:	2210      	movs	r2, #16
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4805      	ldr	r0, [pc, #20]	; (8002c74 <MX_DAC_Init+0x60>)
 8002c5e:	f001 fbf0 	bl	8004442 <HAL_DAC_ConfigChannel>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8002c68:	f000 fa2e 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20002220 	.word	0x20002220
 8002c78:	40007400 	.word	0x40007400

08002c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c80:	4b17      	ldr	r3, [pc, #92]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002c82:	4a18      	ldr	r2, [pc, #96]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c86:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c8e:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c94:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002ca6:	4b0e      	ldr	r3, [pc, #56]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002cae:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cb0:	2218      	movs	r2, #24
 8002cb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc0:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002cc6:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cc8:	220a      	movs	r2, #10
 8002cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ccc:	4804      	ldr	r0, [pc, #16]	; (8002ce0 <MX_SPI1_Init+0x64>)
 8002cce:	f002 fe61 	bl	8005994 <HAL_SPI_Init>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002cd8:	f000 f9f6 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cdc:	bf00      	nop
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	200000b4 	.word	0x200000b4
 8002ce4:	40013000 	.word	0x40013000

08002ce8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cee:	f107 0308 	add.w	r3, r7, #8
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cfc:	463b      	mov	r3, r7
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d04:	4b1e      	ldr	r3, [pc, #120]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d06:	4a1f      	ldr	r2, [pc, #124]	; (8002d84 <MX_TIM1_Init+0x9c>)
 8002d08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8002d0a:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d10:	4b1b      	ldr	r3, [pc, #108]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8400-1;
 8002d16:	4b1a      	ldr	r3, [pc, #104]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d18:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002d1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d1e:	4b18      	ldr	r3, [pc, #96]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d24:	4b16      	ldr	r3, [pc, #88]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d2a:	4b15      	ldr	r3, [pc, #84]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d30:	4813      	ldr	r0, [pc, #76]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d32:	f003 fa87 	bl	8006244 <HAL_TIM_Base_Init>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002d3c:	f000 f9c4 	bl	80030c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d46:	f107 0308 	add.w	r3, r7, #8
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	480c      	ldr	r0, [pc, #48]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d4e:	f003 fc29 	bl	80065a4 <HAL_TIM_ConfigClockSource>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002d58:	f000 f9b6 	bl	80030c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002d5c:	2320      	movs	r3, #32
 8002d5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d60:	2300      	movs	r3, #0
 8002d62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d64:	463b      	mov	r3, r7
 8002d66:	4619      	mov	r1, r3
 8002d68:	4805      	ldr	r0, [pc, #20]	; (8002d80 <MX_TIM1_Init+0x98>)
 8002d6a:	f003 fe51 	bl	8006a10 <HAL_TIMEx_MasterConfigSynchronization>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002d74:	f000 f9a8 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d78:	bf00      	nop
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20002234 	.word	0x20002234
 8002d84:	40010000 	.word	0x40010000

08002d88 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d8e:	f107 0308 	add.w	r3, r7, #8
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]
 8002d96:	605a      	str	r2, [r3, #4]
 8002d98:	609a      	str	r2, [r3, #8]
 8002d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d9c:	463b      	mov	r3, r7
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002da4:	4b1f      	ldr	r3, [pc, #124]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002da6:	4a20      	ldr	r2, [pc, #128]	; (8002e28 <MX_TIM8_Init+0xa0>)
 8002da8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 20000-1;
 8002daa:	4b1e      	ldr	r3, [pc, #120]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dac:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002db0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db2:	4b1c      	ldr	r3, [pc, #112]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8400-1;
 8002db8:	4b1a      	ldr	r3, [pc, #104]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dba:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002dbe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc0:	4b18      	ldr	r3, [pc, #96]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002dc6:	4b17      	ldr	r3, [pc, #92]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dcc:	4b15      	ldr	r3, [pc, #84]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002dd2:	4814      	ldr	r0, [pc, #80]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002dd4:	f003 fa36 	bl	8006244 <HAL_TIM_Base_Init>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002dde:	f000 f973 	bl	80030c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002de6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002de8:	f107 0308 	add.w	r3, r7, #8
 8002dec:	4619      	mov	r1, r3
 8002dee:	480d      	ldr	r0, [pc, #52]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002df0:	f003 fbd8 	bl	80065a4 <HAL_TIM_ConfigClockSource>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002dfa:	f000 f965 	bl	80030c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002dfe:	2320      	movs	r3, #32
 8002e00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e06:	463b      	mov	r3, r7
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4806      	ldr	r0, [pc, #24]	; (8002e24 <MX_TIM8_Init+0x9c>)
 8002e0c:	f003 fe00 	bl	8006a10 <HAL_TIMEx_MasterConfigSynchronization>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8002e16:	f000 f957 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002e1a:	bf00      	nop
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	2000227c 	.word	0x2000227c
 8002e28:	40010400 	.word	0x40010400

08002e2c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <MX_UART4_Init+0x50>)
 8002e34:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e3c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e52:	220c      	movs	r2, #12
 8002e54:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e56:	4b08      	ldr	r3, [pc, #32]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002e62:	4805      	ldr	r0, [pc, #20]	; (8002e78 <MX_UART4_Init+0x4c>)
 8002e64:	f003 fe64 	bl	8006b30 <HAL_UART_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002e6e:	f000 f92b 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200022c4 	.word	0x200022c4
 8002e7c:	40004c00 	.word	0x40004c00

08002e80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e84:	4b11      	ldr	r3, [pc, #68]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002e86:	4a12      	ldr	r2, [pc, #72]	; (8002ed0 <MX_USART2_UART_Init+0x50>)
 8002e88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002e8a:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002e8c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e92:	4b0e      	ldr	r3, [pc, #56]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ea4:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002ea6:	220c      	movs	r2, #12
 8002ea8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eaa:	4b08      	ldr	r3, [pc, #32]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002eb6:	4805      	ldr	r0, [pc, #20]	; (8002ecc <MX_USART2_UART_Init+0x4c>)
 8002eb8:	f003 fe3a 	bl	8006b30 <HAL_UART_Init>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ec2:	f000 f901 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	2000230c 	.word	0x2000230c
 8002ed0:	40004400 	.word	0x40004400

08002ed4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ed8:	4b11      	ldr	r3, [pc, #68]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002eda:	4a12      	ldr	r2, [pc, #72]	; (8002f24 <MX_USART3_UART_Init+0x50>)
 8002edc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002ede:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002ee0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002ee4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002eec:	4b0c      	ldr	r3, [pc, #48]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ef8:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002efa:	220c      	movs	r2, #12
 8002efc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002efe:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f0a:	4805      	ldr	r0, [pc, #20]	; (8002f20 <MX_USART3_UART_Init+0x4c>)
 8002f0c:	f003 fe10 	bl	8006b30 <HAL_UART_Init>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f16:	f000 f8d7 	bl	80030c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20002354 	.word	0x20002354
 8002f24:	40004800 	.word	0x40004800

08002f28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f2e:	2300      	movs	r3, #0
 8002f30:	607b      	str	r3, [r7, #4]
 8002f32:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <MX_DMA_Init+0x3c>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <MX_DMA_Init+0x3c>)
 8002f38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <MX_DMA_Init+0x3c>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f46:	607b      	str	r3, [r7, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	2038      	movs	r0, #56	; 0x38
 8002f50:	f001 f991 	bl	8004276 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002f54:	2038      	movs	r0, #56	; 0x38
 8002f56:	f001 f9aa 	bl	80042ae <HAL_NVIC_EnableIRQ>

}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800

08002f68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f6e:	f107 0314 	add.w	r3, r7, #20
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	609a      	str	r2, [r3, #8]
 8002f7a:	60da      	str	r2, [r3, #12]
 8002f7c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	4b33      	ldr	r3, [pc, #204]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	4a32      	ldr	r2, [pc, #200]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002f88:	f043 0304 	orr.w	r3, r3, #4
 8002f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8e:	4b30      	ldr	r3, [pc, #192]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	4b2c      	ldr	r3, [pc, #176]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a2b      	ldr	r2, [pc, #172]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b29      	ldr	r3, [pc, #164]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	4b25      	ldr	r3, [pc, #148]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	4a24      	ldr	r2, [pc, #144]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc6:	4b22      	ldr	r3, [pc, #136]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	60bb      	str	r3, [r7, #8]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	4a1d      	ldr	r2, [pc, #116]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fdc:	f043 0302 	orr.w	r3, r3, #2
 8002fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	607b      	str	r3, [r7, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	603b      	str	r3, [r7, #0]
 8002ff2:	4b17      	ldr	r3, [pc, #92]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	4a16      	ldr	r2, [pc, #88]	; (8003050 <MX_GPIO_Init+0xe8>)
 8002ff8:	f043 0308 	orr.w	r3, r3, #8
 8002ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffe:	4b14      	ldr	r3, [pc, #80]	; (8003050 <MX_GPIO_Init+0xe8>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800300a:	2201      	movs	r2, #1
 800300c:	2140      	movs	r1, #64	; 0x40
 800300e:	4811      	ldr	r0, [pc, #68]	; (8003054 <MX_GPIO_Init+0xec>)
 8003010:	f002 f80e 	bl	8005030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : REF_Pin */
  GPIO_InitStruct.Pin = REF_Pin;
 8003014:	2301      	movs	r3, #1
 8003016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003018:	2303      	movs	r3, #3
 800301a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301c:	2300      	movs	r3, #0
 800301e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(REF_GPIO_Port, &GPIO_InitStruct);
 8003020:	f107 0314 	add.w	r3, r7, #20
 8003024:	4619      	mov	r1, r3
 8003026:	480c      	ldr	r0, [pc, #48]	; (8003058 <MX_GPIO_Init+0xf0>)
 8003028:	f001 fe66 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800302c:	2340      	movs	r3, #64	; 0x40
 800302e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003030:	2301      	movs	r3, #1
 8003032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003038:	2301      	movs	r3, #1
 800303a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303c:	f107 0314 	add.w	r3, r7, #20
 8003040:	4619      	mov	r1, r3
 8003042:	4804      	ldr	r0, [pc, #16]	; (8003054 <MX_GPIO_Init+0xec>)
 8003044:	f001 fe58 	bl	8004cf8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003048:	bf00      	nop
 800304a:	3728      	adds	r7, #40	; 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40023800 	.word	0x40023800
 8003054:	40020400 	.word	0x40020400
 8003058:	40020000 	.word	0x40020000

0800305c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)  /* TIMER CAGRILDI  */
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == TIM1)  // 50US'DE BIR KESMEYE GIRIP DEGER TOPLAYACAK.
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d109      	bne.n	8003082 <HAL_TIM_PeriodElapsedCallback+0x26>
	 {
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_Buffer, sizeof(adc_Buffer)); /* ADC1 BASLADI VE DEGERLER ADC1'DEN CEKILDI */
 800306e:	2230      	movs	r2, #48	; 0x30
 8003070:	490e      	ldr	r1, [pc, #56]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003072:	480f      	ldr	r0, [pc, #60]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003074:	f000 fc60 	bl	8003938 <HAL_ADC_Start_DMA>
		 sec1++;
 8003078:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3301      	adds	r3, #1
 800307e:	4a0d      	ldr	r2, [pc, #52]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8003080:	6013      	str	r3, [r2, #0]
	 }

	 if(htim->Instance == TIM8) // 1s'de bir tft ekrana verileri gnderecek.
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a0c      	ldr	r2, [pc, #48]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d109      	bne.n	80030a0 <HAL_TIM_PeriodElapsedCallback+0x44>
	 {


		 HAL_UART_Receive_IT(&huart2, RX_Data, 4);  //UART CallBack'e git ve baslan butona gre deer gnder ekrana.
 800308c:	2204      	movs	r2, #4
 800308e:	490b      	ldr	r1, [pc, #44]	; (80030bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003090:	480b      	ldr	r0, [pc, #44]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003092:	f003 fe28 	bl	8006ce6 <HAL_UART_Receive_IT>
		 sec8++;
 8003096:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3301      	adds	r3, #1
 800309c:	4a09      	ldr	r2, [pc, #36]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800309e:	6013      	str	r3, [r2, #0]

	 }


}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40010000 	.word	0x40010000
 80030ac:	200023a4 	.word	0x200023a4
 80030b0:	20002178 	.word	0x20002178
 80030b4:	2000239c 	.word	0x2000239c
 80030b8:	40010400 	.word	0x40010400
 80030bc:	20002528 	.word	0x20002528
 80030c0:	2000230c 	.word	0x2000230c
 80030c4:	200023a0 	.word	0x200023a0

080030c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030cc:	b672      	cpsid	i
}
 80030ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030d0:	e7fe      	b.n	80030d0 <Error_Handler+0x8>
	...

080030d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
 80030de:	4b10      	ldr	r3, [pc, #64]	; (8003120 <HAL_MspInit+0x4c>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e2:	4a0f      	ldr	r2, [pc, #60]	; (8003120 <HAL_MspInit+0x4c>)
 80030e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030e8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ea:	4b0d      	ldr	r3, [pc, #52]	; (8003120 <HAL_MspInit+0x4c>)
 80030ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f2:	607b      	str	r3, [r7, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	4b09      	ldr	r3, [pc, #36]	; (8003120 <HAL_MspInit+0x4c>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	4a08      	ldr	r2, [pc, #32]	; (8003120 <HAL_MspInit+0x4c>)
 8003100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003104:	6413      	str	r3, [r2, #64]	; 0x40
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <HAL_MspInit+0x4c>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003112:	2007      	movs	r0, #7
 8003114:	f001 f8a4 	bl	8004260 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003118:	bf00      	nop
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40023800 	.word	0x40023800

08003124 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08c      	sub	sp, #48	; 0x30
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312c:	f107 031c 	add.w	r3, r7, #28
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a49      	ldr	r2, [pc, #292]	; (8003268 <HAL_ADC_MspInit+0x144>)
 8003142:	4293      	cmp	r3, r2
 8003144:	f040 808c 	bne.w	8003260 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003148:	2300      	movs	r3, #0
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_ADC_MspInit+0x148>)
 800314e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003150:	4a46      	ldr	r2, [pc, #280]	; (800326c <HAL_ADC_MspInit+0x148>)
 8003152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003156:	6453      	str	r3, [r2, #68]	; 0x44
 8003158:	4b44      	ldr	r3, [pc, #272]	; (800326c <HAL_ADC_MspInit+0x148>)
 800315a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003160:	61bb      	str	r3, [r7, #24]
 8003162:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	4b40      	ldr	r3, [pc, #256]	; (800326c <HAL_ADC_MspInit+0x148>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	4a3f      	ldr	r2, [pc, #252]	; (800326c <HAL_ADC_MspInit+0x148>)
 800316e:	f043 0304 	orr.w	r3, r3, #4
 8003172:	6313      	str	r3, [r2, #48]	; 0x30
 8003174:	4b3d      	ldr	r3, [pc, #244]	; (800326c <HAL_ADC_MspInit+0x148>)
 8003176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003180:	2300      	movs	r3, #0
 8003182:	613b      	str	r3, [r7, #16]
 8003184:	4b39      	ldr	r3, [pc, #228]	; (800326c <HAL_ADC_MspInit+0x148>)
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	4a38      	ldr	r2, [pc, #224]	; (800326c <HAL_ADC_MspInit+0x148>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6313      	str	r3, [r2, #48]	; 0x30
 8003190:	4b36      	ldr	r3, [pc, #216]	; (800326c <HAL_ADC_MspInit+0x148>)
 8003192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	4b32      	ldr	r3, [pc, #200]	; (800326c <HAL_ADC_MspInit+0x148>)
 80031a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a4:	4a31      	ldr	r2, [pc, #196]	; (800326c <HAL_ADC_MspInit+0x148>)
 80031a6:	f043 0302 	orr.w	r3, r3, #2
 80031aa:	6313      	str	r3, [r2, #48]	; 0x30
 80031ac:	4b2f      	ldr	r3, [pc, #188]	; (800326c <HAL_ADC_MspInit+0x148>)
 80031ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	60fb      	str	r3, [r7, #12]
 80031b6:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> ADC1_IN7
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC1_OLC2_Pin|ADC1_OLC3_Pin|ADC1_OLC5_Pin|AKIM_FB_Pin;
 80031b8:	232b      	movs	r3, #43	; 0x2b
 80031ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031bc:	2303      	movs	r3, #3
 80031be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c4:	f107 031c 	add.w	r3, r7, #28
 80031c8:	4619      	mov	r1, r3
 80031ca:	4829      	ldr	r0, [pc, #164]	; (8003270 <HAL_ADC_MspInit+0x14c>)
 80031cc:	f001 fd94 	bl	8004cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = REF_Pin|L1_OLC_Pin|L2_OLC_Pin|L3_OLC_Pin
 80031d0:	23cf      	movs	r3, #207	; 0xcf
 80031d2:	61fb      	str	r3, [r7, #28]
                          |I1_OLC_Pin|I2_OLC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031d4:	2303      	movs	r3, #3
 80031d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d8:	2300      	movs	r3, #0
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031dc:	f107 031c 	add.w	r3, r7, #28
 80031e0:	4619      	mov	r1, r3
 80031e2:	4824      	ldr	r0, [pc, #144]	; (8003274 <HAL_ADC_MspInit+0x150>)
 80031e4:	f001 fd88 	bl	8004cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I3_OLC_Pin|ADC1_OLC_Pin;
 80031e8:	2303      	movs	r3, #3
 80031ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031ec:	2303      	movs	r3, #3
 80031ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f4:	f107 031c 	add.w	r3, r7, #28
 80031f8:	4619      	mov	r1, r3
 80031fa:	481f      	ldr	r0, [pc, #124]	; (8003278 <HAL_ADC_MspInit+0x154>)
 80031fc:	f001 fd7c 	bl	8004cf8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003200:	4b1e      	ldr	r3, [pc, #120]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003202:	4a1f      	ldr	r2, [pc, #124]	; (8003280 <HAL_ADC_MspInit+0x15c>)
 8003204:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003206:	4b1d      	ldr	r3, [pc, #116]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003208:	2200      	movs	r2, #0
 800320a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800320c:	4b1b      	ldr	r3, [pc, #108]	; (800327c <HAL_ADC_MspInit+0x158>)
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003212:	4b1a      	ldr	r3, [pc, #104]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003214:	2200      	movs	r2, #0
 8003216:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003218:	4b18      	ldr	r3, [pc, #96]	; (800327c <HAL_ADC_MspInit+0x158>)
 800321a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800321e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003220:	4b16      	ldr	r3, [pc, #88]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003222:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003226:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003228:	4b14      	ldr	r3, [pc, #80]	; (800327c <HAL_ADC_MspInit+0x158>)
 800322a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800322e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003230:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003232:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003236:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003238:	4b10      	ldr	r3, [pc, #64]	; (800327c <HAL_ADC_MspInit+0x158>)
 800323a:	2200      	movs	r2, #0
 800323c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800323e:	4b0f      	ldr	r3, [pc, #60]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003240:	2200      	movs	r2, #0
 8003242:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003244:	480d      	ldr	r0, [pc, #52]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003246:	f001 f955 	bl	80044f4 <HAL_DMA_Init>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8003250:	f7ff ff3a 	bl	80030c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a09      	ldr	r2, [pc, #36]	; (800327c <HAL_ADC_MspInit+0x158>)
 8003258:	639a      	str	r2, [r3, #56]	; 0x38
 800325a:	4a08      	ldr	r2, [pc, #32]	; (800327c <HAL_ADC_MspInit+0x158>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003260:	bf00      	nop
 8003262:	3730      	adds	r7, #48	; 0x30
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40012000 	.word	0x40012000
 800326c:	40023800 	.word	0x40023800
 8003270:	40020800 	.word	0x40020800
 8003274:	40020000 	.word	0x40020000
 8003278:	40020400 	.word	0x40020400
 800327c:	200021c0 	.word	0x200021c0
 8003280:	40026410 	.word	0x40026410

08003284 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b08a      	sub	sp, #40	; 0x28
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800328c:	f107 0314 	add.w	r3, r7, #20
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
 8003294:	605a      	str	r2, [r3, #4]
 8003296:	609a      	str	r2, [r3, #8]
 8003298:	60da      	str	r2, [r3, #12]
 800329a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a17      	ldr	r2, [pc, #92]	; (8003300 <HAL_DAC_MspInit+0x7c>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d127      	bne.n	80032f6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	4b16      	ldr	r3, [pc, #88]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	4a15      	ldr	r2, [pc, #84]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80032b4:	6413      	str	r3, [r2, #64]	; 0x40
 80032b6:	4b13      	ldr	r3, [pc, #76]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032be:	613b      	str	r3, [r7, #16]
 80032c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	4a0e      	ldr	r2, [pc, #56]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	6313      	str	r3, [r2, #48]	; 0x30
 80032d2:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <HAL_DAC_MspInit+0x80>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	60fb      	str	r3, [r7, #12]
 80032dc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC_VOLTAJ_OUT_Pin|DAC_AKIM_OUT_Pin;
 80032de:	2330      	movs	r3, #48	; 0x30
 80032e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032e2:	2303      	movs	r3, #3
 80032e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ea:	f107 0314 	add.w	r3, r7, #20
 80032ee:	4619      	mov	r1, r3
 80032f0:	4805      	ldr	r0, [pc, #20]	; (8003308 <HAL_DAC_MspInit+0x84>)
 80032f2:	f001 fd01 	bl	8004cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80032f6:	bf00      	nop
 80032f8:	3728      	adds	r7, #40	; 0x28
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40007400 	.word	0x40007400
 8003304:	40023800 	.word	0x40023800
 8003308:	40020000 	.word	0x40020000

0800330c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08a      	sub	sp, #40	; 0x28
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003314:	f107 0314 	add.w	r3, r7, #20
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a19      	ldr	r2, [pc, #100]	; (8003390 <HAL_SPI_MspInit+0x84>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d12b      	bne.n	8003386 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	4b18      	ldr	r3, [pc, #96]	; (8003394 <HAL_SPI_MspInit+0x88>)
 8003334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003336:	4a17      	ldr	r2, [pc, #92]	; (8003394 <HAL_SPI_MspInit+0x88>)
 8003338:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800333c:	6453      	str	r3, [r2, #68]	; 0x44
 800333e:	4b15      	ldr	r3, [pc, #84]	; (8003394 <HAL_SPI_MspInit+0x88>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003346:	613b      	str	r3, [r7, #16]
 8003348:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800334a:	2300      	movs	r3, #0
 800334c:	60fb      	str	r3, [r7, #12]
 800334e:	4b11      	ldr	r3, [pc, #68]	; (8003394 <HAL_SPI_MspInit+0x88>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003352:	4a10      	ldr	r2, [pc, #64]	; (8003394 <HAL_SPI_MspInit+0x88>)
 8003354:	f043 0302 	orr.w	r3, r3, #2
 8003358:	6313      	str	r3, [r2, #48]	; 0x30
 800335a:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <HAL_SPI_MspInit+0x88>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003366:	2338      	movs	r3, #56	; 0x38
 8003368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336a:	2302      	movs	r3, #2
 800336c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003372:	2303      	movs	r3, #3
 8003374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003376:	2305      	movs	r3, #5
 8003378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800337a:	f107 0314 	add.w	r3, r7, #20
 800337e:	4619      	mov	r1, r3
 8003380:	4805      	ldr	r0, [pc, #20]	; (8003398 <HAL_SPI_MspInit+0x8c>)
 8003382:	f001 fcb9 	bl	8004cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003386:	bf00      	nop
 8003388:	3728      	adds	r7, #40	; 0x28
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40013000 	.word	0x40013000
 8003394:	40023800 	.word	0x40023800
 8003398:	40020400 	.word	0x40020400

0800339c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1c      	ldr	r2, [pc, #112]	; (800341c <HAL_TIM_Base_MspInit+0x80>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d116      	bne.n	80033dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	4b1b      	ldr	r3, [pc, #108]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b6:	4a1a      	ldr	r2, [pc, #104]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	6453      	str	r3, [r2, #68]	; 0x44
 80033be:	4b18      	ldr	r3, [pc, #96]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2100      	movs	r1, #0
 80033ce:	2019      	movs	r0, #25
 80033d0:	f000 ff51 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80033d4:	2019      	movs	r0, #25
 80033d6:	f000 ff6a 	bl	80042ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80033da:	e01a      	b.n	8003412 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM8)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a10      	ldr	r2, [pc, #64]	; (8003424 <HAL_TIM_Base_MspInit+0x88>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d115      	bne.n	8003412 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ee:	4a0c      	ldr	r2, [pc, #48]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033f0:	f043 0302 	orr.w	r3, r3, #2
 80033f4:	6453      	str	r3, [r2, #68]	; 0x44
 80033f6:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <HAL_TIM_Base_MspInit+0x84>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	60bb      	str	r3, [r7, #8]
 8003400:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003402:	2200      	movs	r2, #0
 8003404:	2100      	movs	r1, #0
 8003406:	202c      	movs	r0, #44	; 0x2c
 8003408:	f000 ff35 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800340c:	202c      	movs	r0, #44	; 0x2c
 800340e:	f000 ff4e 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40010000 	.word	0x40010000
 8003420:	40023800 	.word	0x40023800
 8003424:	40010400 	.word	0x40010400

08003428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b08e      	sub	sp, #56	; 0x38
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	60da      	str	r2, [r3, #12]
 800343e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a54      	ldr	r2, [pc, #336]	; (8003598 <HAL_UART_MspInit+0x170>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d12d      	bne.n	80034a6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	623b      	str	r3, [r7, #32]
 800344e:	4b53      	ldr	r3, [pc, #332]	; (800359c <HAL_UART_MspInit+0x174>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	4a52      	ldr	r2, [pc, #328]	; (800359c <HAL_UART_MspInit+0x174>)
 8003454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003458:	6413      	str	r3, [r2, #64]	; 0x40
 800345a:	4b50      	ldr	r3, [pc, #320]	; (800359c <HAL_UART_MspInit+0x174>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003462:	623b      	str	r3, [r7, #32]
 8003464:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	61fb      	str	r3, [r7, #28]
 800346a:	4b4c      	ldr	r3, [pc, #304]	; (800359c <HAL_UART_MspInit+0x174>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	4a4b      	ldr	r2, [pc, #300]	; (800359c <HAL_UART_MspInit+0x174>)
 8003470:	f043 0304 	orr.w	r3, r3, #4
 8003474:	6313      	str	r3, [r2, #48]	; 0x30
 8003476:	4b49      	ldr	r3, [pc, #292]	; (800359c <HAL_UART_MspInit+0x174>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	61fb      	str	r3, [r7, #28]
 8003480:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003482:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003486:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003488:	2302      	movs	r3, #2
 800348a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348c:	2300      	movs	r3, #0
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003490:	2303      	movs	r3, #3
 8003492:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003494:	2308      	movs	r3, #8
 8003496:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800349c:	4619      	mov	r1, r3
 800349e:	4840      	ldr	r0, [pc, #256]	; (80035a0 <HAL_UART_MspInit+0x178>)
 80034a0:	f001 fc2a 	bl	8004cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80034a4:	e073      	b.n	800358e <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART2)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a3e      	ldr	r2, [pc, #248]	; (80035a4 <HAL_UART_MspInit+0x17c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d134      	bne.n	800351a <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80034b0:	2300      	movs	r3, #0
 80034b2:	61bb      	str	r3, [r7, #24]
 80034b4:	4b39      	ldr	r3, [pc, #228]	; (800359c <HAL_UART_MspInit+0x174>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	4a38      	ldr	r2, [pc, #224]	; (800359c <HAL_UART_MspInit+0x174>)
 80034ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034be:	6413      	str	r3, [r2, #64]	; 0x40
 80034c0:	4b36      	ldr	r3, [pc, #216]	; (800359c <HAL_UART_MspInit+0x174>)
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c8:	61bb      	str	r3, [r7, #24]
 80034ca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	4b32      	ldr	r3, [pc, #200]	; (800359c <HAL_UART_MspInit+0x174>)
 80034d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d4:	4a31      	ldr	r2, [pc, #196]	; (800359c <HAL_UART_MspInit+0x174>)
 80034d6:	f043 0308 	orr.w	r3, r3, #8
 80034da:	6313      	str	r3, [r2, #48]	; 0x30
 80034dc:	4b2f      	ldr	r3, [pc, #188]	; (800359c <HAL_UART_MspInit+0x174>)
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	617b      	str	r3, [r7, #20]
 80034e6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = NEXTION_TX_Pin|NEXTION_RX_Pin;
 80034e8:	2360      	movs	r3, #96	; 0x60
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ec:	2302      	movs	r3, #2
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f0:	2300      	movs	r3, #0
 80034f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034f4:	2303      	movs	r3, #3
 80034f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034f8:	2307      	movs	r3, #7
 80034fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003500:	4619      	mov	r1, r3
 8003502:	4829      	ldr	r0, [pc, #164]	; (80035a8 <HAL_UART_MspInit+0x180>)
 8003504:	f001 fbf8 	bl	8004cf8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003508:	2200      	movs	r2, #0
 800350a:	2100      	movs	r1, #0
 800350c:	2026      	movs	r0, #38	; 0x26
 800350e:	f000 feb2 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003512:	2026      	movs	r0, #38	; 0x26
 8003514:	f000 fecb 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8003518:	e039      	b.n	800358e <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART3)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a23      	ldr	r2, [pc, #140]	; (80035ac <HAL_UART_MspInit+0x184>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d134      	bne.n	800358e <HAL_UART_MspInit+0x166>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003524:	2300      	movs	r3, #0
 8003526:	613b      	str	r3, [r7, #16]
 8003528:	4b1c      	ldr	r3, [pc, #112]	; (800359c <HAL_UART_MspInit+0x174>)
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	4a1b      	ldr	r2, [pc, #108]	; (800359c <HAL_UART_MspInit+0x174>)
 800352e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003532:	6413      	str	r3, [r2, #64]	; 0x40
 8003534:	4b19      	ldr	r3, [pc, #100]	; (800359c <HAL_UART_MspInit+0x174>)
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	4b15      	ldr	r3, [pc, #84]	; (800359c <HAL_UART_MspInit+0x174>)
 8003546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003548:	4a14      	ldr	r2, [pc, #80]	; (800359c <HAL_UART_MspInit+0x174>)
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	6313      	str	r3, [r2, #48]	; 0x30
 8003550:	4b12      	ldr	r3, [pc, #72]	; (800359c <HAL_UART_MspInit+0x174>)
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SD_CARD_TX_Pin|SD_CARD_RX_Pin;
 800355c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003566:	2300      	movs	r3, #0
 8003568:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800356a:	2303      	movs	r3, #3
 800356c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800356e:	2307      	movs	r3, #7
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003576:	4619      	mov	r1, r3
 8003578:	480d      	ldr	r0, [pc, #52]	; (80035b0 <HAL_UART_MspInit+0x188>)
 800357a:	f001 fbbd 	bl	8004cf8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	2027      	movs	r0, #39	; 0x27
 8003584:	f000 fe77 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003588:	2027      	movs	r0, #39	; 0x27
 800358a:	f000 fe90 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 800358e:	bf00      	nop
 8003590:	3738      	adds	r7, #56	; 0x38
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40004c00 	.word	0x40004c00
 800359c:	40023800 	.word	0x40023800
 80035a0:	40020800 	.word	0x40020800
 80035a4:	40004400 	.word	0x40004400
 80035a8:	40020c00 	.word	0x40020c00
 80035ac:	40004800 	.word	0x40004800
 80035b0:	40020400 	.word	0x40020400

080035b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035b8:	e7fe      	b.n	80035b8 <NMI_Handler+0x4>

080035ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035ba:	b480      	push	{r7}
 80035bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035be:	e7fe      	b.n	80035be <HardFault_Handler+0x4>

080035c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035c4:	e7fe      	b.n	80035c4 <MemManage_Handler+0x4>

080035c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035c6:	b480      	push	{r7}
 80035c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035ca:	e7fe      	b.n	80035ca <BusFault_Handler+0x4>

080035cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035d0:	e7fe      	b.n	80035d0 <UsageFault_Handler+0x4>

080035d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035d2:	b480      	push	{r7}
 80035d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035d6:	bf00      	nop
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035e4:	bf00      	nop
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035ee:	b480      	push	{r7}
 80035f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035f2:	bf00      	nop
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8003600:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <SysTick_Handler+0x38>)
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d005      	beq.n	8003614 <SysTick_Handler+0x18>
	   Timer1--;
 8003608:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <SysTick_Handler+0x38>)
 800360a:	881b      	ldrh	r3, [r3, #0]
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	4b08      	ldr	r3, [pc, #32]	; (8003634 <SysTick_Handler+0x38>)
 8003612:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8003614:	4b08      	ldr	r3, [pc, #32]	; (8003638 <SysTick_Handler+0x3c>)
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <SysTick_Handler+0x2c>
	   Timer2--;
 800361c:	4b06      	ldr	r3, [pc, #24]	; (8003638 <SysTick_Handler+0x3c>)
 800361e:	881b      	ldrh	r3, [r3, #0]
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <SysTick_Handler+0x3c>)
 8003626:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003628:	f000 f8fe 	bl	8003828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 800362c:	f000 fe59 	bl	80042e2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003630:	bf00      	nop
 8003632:	bd80      	pop	{r7, pc}
 8003634:	200000ac 	.word	0x200000ac
 8003638:	200000ae 	.word	0x200000ae

0800363c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003640:	4802      	ldr	r0, [pc, #8]	; (800364c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003642:	f002 febf 	bl	80063c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003646:	bf00      	nop
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20002234 	.word	0x20002234

08003650 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003654:	4802      	ldr	r0, [pc, #8]	; (8003660 <USART2_IRQHandler+0x10>)
 8003656:	f003 fb6b 	bl	8006d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800365a:	bf00      	nop
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	2000230c 	.word	0x2000230c

08003664 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003668:	4802      	ldr	r0, [pc, #8]	; (8003674 <USART3_IRQHandler+0x10>)
 800366a:	f003 fb61 	bl	8006d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800366e:	bf00      	nop
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20002354 	.word	0x20002354

08003678 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800367c:	4802      	ldr	r0, [pc, #8]	; (8003688 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800367e:	f002 fea1 	bl	80063c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003682:	bf00      	nop
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	2000227c 	.word	0x2000227c

0800368c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003690:	4802      	ldr	r0, [pc, #8]	; (800369c <DMA2_Stream0_IRQHandler+0x10>)
 8003692:	f001 f8c7 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003696:	bf00      	nop
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	200021c0 	.word	0x200021c0

080036a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036a8:	4a14      	ldr	r2, [pc, #80]	; (80036fc <_sbrk+0x5c>)
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <_sbrk+0x60>)
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b4:	4b13      	ldr	r3, [pc, #76]	; (8003704 <_sbrk+0x64>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d102      	bne.n	80036c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <_sbrk+0x64>)
 80036be:	4a12      	ldr	r2, [pc, #72]	; (8003708 <_sbrk+0x68>)
 80036c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036c2:	4b10      	ldr	r3, [pc, #64]	; (8003704 <_sbrk+0x64>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d207      	bcs.n	80036e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d0:	f007 fbce 	bl	800ae70 <__errno>
 80036d4:	4603      	mov	r3, r0
 80036d6:	220c      	movs	r2, #12
 80036d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036da:	f04f 33ff 	mov.w	r3, #4294967295
 80036de:	e009      	b.n	80036f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <_sbrk+0x64>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036e6:	4b07      	ldr	r3, [pc, #28]	; (8003704 <_sbrk+0x64>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	4a05      	ldr	r2, [pc, #20]	; (8003704 <_sbrk+0x64>)
 80036f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036f2:	68fb      	ldr	r3, [r7, #12]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20020000 	.word	0x20020000
 8003700:	00000400 	.word	0x00000400
 8003704:	2000262c 	.word	0x2000262c
 8003708:	200029b8 	.word	0x200029b8

0800370c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <SystemInit+0x20>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003716:	4a05      	ldr	r2, [pc, #20]	; (800372c <SystemInit+0x20>)
 8003718:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800371c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	e000ed00 	.word	0xe000ed00

08003730 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003730:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003768 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003734:	f7ff ffea 	bl	800370c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003738:	480c      	ldr	r0, [pc, #48]	; (800376c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800373a:	490d      	ldr	r1, [pc, #52]	; (8003770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800373c:	4a0d      	ldr	r2, [pc, #52]	; (8003774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800373e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003740:	e002      	b.n	8003748 <LoopCopyDataInit>

08003742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003746:	3304      	adds	r3, #4

08003748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800374a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800374c:	d3f9      	bcc.n	8003742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800374e:	4a0a      	ldr	r2, [pc, #40]	; (8003778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003750:	4c0a      	ldr	r4, [pc, #40]	; (800377c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003754:	e001      	b.n	800375a <LoopFillZerobss>

08003756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003758:	3204      	adds	r2, #4

0800375a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800375a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800375c:	d3fb      	bcc.n	8003756 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800375e:	f007 fb8d 	bl	800ae7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003762:	f7fe ffb3 	bl	80026cc <main>
  bx  lr    
 8003766:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003768:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800376c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003770:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003774:	0800be7c 	.word	0x0800be7c
  ldr r2, =_sbss
 8003778:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800377c:	200029b8 	.word	0x200029b8

08003780 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003780:	e7fe      	b.n	8003780 <ADC_IRQHandler>
	...

08003784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <HAL_Init+0x40>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a0d      	ldr	r2, [pc, #52]	; (80037c4 <HAL_Init+0x40>)
 800378e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003792:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003794:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <HAL_Init+0x40>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a0a      	ldr	r2, [pc, #40]	; (80037c4 <HAL_Init+0x40>)
 800379a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800379e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037a0:	4b08      	ldr	r3, [pc, #32]	; (80037c4 <HAL_Init+0x40>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a07      	ldr	r2, [pc, #28]	; (80037c4 <HAL_Init+0x40>)
 80037a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037ac:	2003      	movs	r0, #3
 80037ae:	f000 fd57 	bl	8004260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037b2:	2000      	movs	r0, #0
 80037b4:	f000 f808 	bl	80037c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037b8:	f7ff fc8c 	bl	80030d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	40023c00 	.word	0x40023c00

080037c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037d0:	4b12      	ldr	r3, [pc, #72]	; (800381c <HAL_InitTick+0x54>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	4b12      	ldr	r3, [pc, #72]	; (8003820 <HAL_InitTick+0x58>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	4619      	mov	r1, r3
 80037da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037de:	fbb3 f3f1 	udiv	r3, r3, r1
 80037e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 fd6f 	bl	80042ca <HAL_SYSTICK_Config>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e00e      	b.n	8003814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b0f      	cmp	r3, #15
 80037fa:	d80a      	bhi.n	8003812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037fc:	2200      	movs	r2, #0
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	f04f 30ff 	mov.w	r0, #4294967295
 8003804:	f000 fd37 	bl	8004276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003808:	4a06      	ldr	r2, [pc, #24]	; (8003824 <HAL_InitTick+0x5c>)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	2000000c 	.word	0x2000000c
 8003820:	20000014 	.word	0x20000014
 8003824:	20000010 	.word	0x20000010

08003828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800382c:	4b06      	ldr	r3, [pc, #24]	; (8003848 <HAL_IncTick+0x20>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <HAL_IncTick+0x24>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4413      	add	r3, r2
 8003838:	4a04      	ldr	r2, [pc, #16]	; (800384c <HAL_IncTick+0x24>)
 800383a:	6013      	str	r3, [r2, #0]
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000014 	.word	0x20000014
 800384c:	20002630 	.word	0x20002630

08003850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  return uwTick;
 8003854:	4b03      	ldr	r3, [pc, #12]	; (8003864 <HAL_GetTick+0x14>)
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	20002630 	.word	0x20002630

08003868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003870:	f7ff ffee 	bl	8003850 <HAL_GetTick>
 8003874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003880:	d005      	beq.n	800388e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003882:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <HAL_Delay+0x44>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4413      	add	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800388e:	bf00      	nop
 8003890:	f7ff ffde 	bl	8003850 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	429a      	cmp	r2, r3
 800389e:	d8f7      	bhi.n	8003890 <HAL_Delay+0x28>
  {
  }
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000014 	.word	0x20000014

080038b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e033      	b.n	800392e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d109      	bne.n	80038e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7ff fc28 	bl	8003124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e6:	f003 0310 	and.w	r3, r3, #16
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d118      	bne.n	8003920 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80038f6:	f023 0302 	bic.w	r3, r3, #2
 80038fa:	f043 0202 	orr.w	r2, r3, #2
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 fa5e 	bl	8003dc4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	f023 0303 	bic.w	r3, r3, #3
 8003916:	f043 0201 	orr.w	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	641a      	str	r2, [r3, #64]	; 0x40
 800391e:	e001      	b.n	8003924 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800392c:	7bfb      	ldrb	r3, [r7, #15]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
	...

08003938 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800394e:	2b01      	cmp	r3, #1
 8003950:	d101      	bne.n	8003956 <HAL_ADC_Start_DMA+0x1e>
 8003952:	2302      	movs	r3, #2
 8003954:	e0e9      	b.n	8003b2a <HAL_ADC_Start_DMA+0x1f2>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b01      	cmp	r3, #1
 800396a:	d018      	beq.n	800399e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0201 	orr.w	r2, r2, #1
 800397a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800397c:	4b6d      	ldr	r3, [pc, #436]	; (8003b34 <HAL_ADC_Start_DMA+0x1fc>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a6d      	ldr	r2, [pc, #436]	; (8003b38 <HAL_ADC_Start_DMA+0x200>)
 8003982:	fba2 2303 	umull	r2, r3, r2, r3
 8003986:	0c9a      	lsrs	r2, r3, #18
 8003988:	4613      	mov	r3, r2
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	4413      	add	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003990:	e002      	b.n	8003998 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	3b01      	subs	r3, #1
 8003996:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f9      	bne.n	8003992 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ac:	d107      	bne.n	80039be <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039bc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	f040 80a1 	bne.w	8003b10 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d007      	beq.n	8003a00 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0c:	d106      	bne.n	8003a1c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	f023 0206 	bic.w	r2, r3, #6
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	645a      	str	r2, [r3, #68]	; 0x44
 8003a1a:	e002      	b.n	8003a22 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a2a:	4b44      	ldr	r3, [pc, #272]	; (8003b3c <HAL_ADC_Start_DMA+0x204>)
 8003a2c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a32:	4a43      	ldr	r2, [pc, #268]	; (8003b40 <HAL_ADC_Start_DMA+0x208>)
 8003a34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3a:	4a42      	ldr	r2, [pc, #264]	; (8003b44 <HAL_ADC_Start_DMA+0x20c>)
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a42:	4a41      	ldr	r2, [pc, #260]	; (8003b48 <HAL_ADC_Start_DMA+0x210>)
 8003a44:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003a5e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a6e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	334c      	adds	r3, #76	; 0x4c
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f000 fde6 	bl	8004650 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f003 031f 	and.w	r3, r3, #31
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d12a      	bne.n	8003ae6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a2d      	ldr	r2, [pc, #180]	; (8003b4c <HAL_ADC_Start_DMA+0x214>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d015      	beq.n	8003ac6 <HAL_ADC_Start_DMA+0x18e>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a2c      	ldr	r2, [pc, #176]	; (8003b50 <HAL_ADC_Start_DMA+0x218>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d105      	bne.n	8003ab0 <HAL_ADC_Start_DMA+0x178>
 8003aa4:	4b25      	ldr	r3, [pc, #148]	; (8003b3c <HAL_ADC_Start_DMA+0x204>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 031f 	and.w	r3, r3, #31
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a27      	ldr	r2, [pc, #156]	; (8003b54 <HAL_ADC_Start_DMA+0x21c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d136      	bne.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
 8003aba:	4b20      	ldr	r3, [pc, #128]	; (8003b3c <HAL_ADC_Start_DMA+0x204>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f003 0310 	and.w	r3, r3, #16
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d130      	bne.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d129      	bne.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ae2:	609a      	str	r2, [r3, #8]
 8003ae4:	e020      	b.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a18      	ldr	r2, [pc, #96]	; (8003b4c <HAL_ADC_Start_DMA+0x214>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d11b      	bne.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d114      	bne.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b0c:	609a      	str	r2, [r3, #8]
 8003b0e:	e00b      	b.n	8003b28 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b14:	f043 0210 	orr.w	r2, r3, #16
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b20:	f043 0201 	orr.w	r2, r3, #1
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	2000000c 	.word	0x2000000c
 8003b38:	431bde83 	.word	0x431bde83
 8003b3c:	40012300 	.word	0x40012300
 8003b40:	08003fbd 	.word	0x08003fbd
 8003b44:	08004077 	.word	0x08004077
 8003b48:	08004093 	.word	0x08004093
 8003b4c:	40012000 	.word	0x40012000
 8003b50:	40012100 	.word	0x40012100
 8003b54:	40012200 	.word	0x40012200

08003b58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_ADC_ConfigChannel+0x1c>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e105      	b.n	8003da8 <HAL_ADC_ConfigChannel+0x228>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b09      	cmp	r3, #9
 8003baa:	d925      	bls.n	8003bf8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68d9      	ldr	r1, [r3, #12]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4613      	mov	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4413      	add	r3, r2
 8003bc0:	3b1e      	subs	r3, #30
 8003bc2:	2207      	movs	r2, #7
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43da      	mvns	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	400a      	ands	r2, r1
 8003bd0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	68d9      	ldr	r1, [r3, #12]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	4618      	mov	r0, r3
 8003be4:	4603      	mov	r3, r0
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	4403      	add	r3, r0
 8003bea:	3b1e      	subs	r3, #30
 8003bec:	409a      	lsls	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	60da      	str	r2, [r3, #12]
 8003bf6:	e022      	b.n	8003c3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6919      	ldr	r1, [r3, #16]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	461a      	mov	r2, r3
 8003c06:	4613      	mov	r3, r2
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	4413      	add	r3, r2
 8003c0c:	2207      	movs	r2, #7
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43da      	mvns	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	400a      	ands	r2, r1
 8003c1a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6919      	ldr	r1, [r3, #16]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	4603      	mov	r3, r0
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	4403      	add	r3, r0
 8003c34:	409a      	lsls	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b06      	cmp	r3, #6
 8003c44:	d824      	bhi.n	8003c90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	3b05      	subs	r3, #5
 8003c58:	221f      	movs	r2, #31
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	43da      	mvns	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	400a      	ands	r2, r1
 8003c66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	4618      	mov	r0, r3
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	3b05      	subs	r3, #5
 8003c82:	fa00 f203 	lsl.w	r2, r0, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	635a      	str	r2, [r3, #52]	; 0x34
 8003c8e:	e04c      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	2b0c      	cmp	r3, #12
 8003c96:	d824      	bhi.n	8003ce2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3b23      	subs	r3, #35	; 0x23
 8003caa:	221f      	movs	r2, #31
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	400a      	ands	r2, r1
 8003cb8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	3b23      	subs	r3, #35	; 0x23
 8003cd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	631a      	str	r2, [r3, #48]	; 0x30
 8003ce0:	e023      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	3b41      	subs	r3, #65	; 0x41
 8003cf4:	221f      	movs	r2, #31
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43da      	mvns	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	400a      	ands	r2, r1
 8003d02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	4618      	mov	r0, r3
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	4613      	mov	r3, r2
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	3b41      	subs	r3, #65	; 0x41
 8003d1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d2a:	4b22      	ldr	r3, [pc, #136]	; (8003db4 <HAL_ADC_ConfigChannel+0x234>)
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a21      	ldr	r2, [pc, #132]	; (8003db8 <HAL_ADC_ConfigChannel+0x238>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d109      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x1cc>
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b12      	cmp	r3, #18
 8003d3e:	d105      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a19      	ldr	r2, [pc, #100]	; (8003db8 <HAL_ADC_ConfigChannel+0x238>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d123      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x21e>
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b10      	cmp	r3, #16
 8003d5c:	d003      	beq.n	8003d66 <HAL_ADC_ConfigChannel+0x1e6>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b11      	cmp	r3, #17
 8003d64:	d11b      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b10      	cmp	r3, #16
 8003d78:	d111      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d7a:	4b10      	ldr	r3, [pc, #64]	; (8003dbc <HAL_ADC_ConfigChannel+0x23c>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a10      	ldr	r2, [pc, #64]	; (8003dc0 <HAL_ADC_ConfigChannel+0x240>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	0c9a      	lsrs	r2, r3, #18
 8003d86:	4613      	mov	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d90:	e002      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	3b01      	subs	r3, #1
 8003d96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f9      	bne.n	8003d92 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3714      	adds	r7, #20
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr
 8003db4:	40012300 	.word	0x40012300
 8003db8:	40012000 	.word	0x40012000
 8003dbc:	2000000c 	.word	0x2000000c
 8003dc0:	431bde83 	.word	0x431bde83

08003dc4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dcc:	4b79      	ldr	r3, [pc, #484]	; (8003fb4 <ADC_Init+0x1f0>)
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	431a      	orrs	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003df8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	6859      	ldr	r1, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	021a      	lsls	r2, r3, #8
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6899      	ldr	r1, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e56:	4a58      	ldr	r2, [pc, #352]	; (8003fb8 <ADC_Init+0x1f4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d022      	beq.n	8003ea2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6899      	ldr	r1, [r3, #8]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6899      	ldr	r1, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	609a      	str	r2, [r3, #8]
 8003ea0:	e00f      	b.n	8003ec2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003eb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ec0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0202 	bic.w	r2, r2, #2
 8003ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6899      	ldr	r1, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	7e1b      	ldrb	r3, [r3, #24]
 8003edc:	005a      	lsls	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d01b      	beq.n	8003f28 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003efe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f0e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6859      	ldr	r1, [r3, #4]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	035a      	lsls	r2, r3, #13
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	e007      	b.n	8003f38 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f36:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	051a      	lsls	r2, r3, #20
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6899      	ldr	r1, [r3, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f7a:	025a      	lsls	r2, r3, #9
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6899      	ldr	r1, [r3, #8]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	029a      	lsls	r2, r3, #10
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	609a      	str	r2, [r3, #8]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	40012300 	.word	0x40012300
 8003fb8:	0f000001 	.word	0x0f000001

08003fbc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d13c      	bne.n	8004050 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d12b      	bne.n	8004048 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d127      	bne.n	8004048 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004002:	2b00      	cmp	r3, #0
 8004004:	d006      	beq.n	8004014 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004010:	2b00      	cmp	r3, #0
 8004012:	d119      	bne.n	8004048 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0220 	bic.w	r2, r2, #32
 8004022:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004028:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d105      	bne.n	8004048 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	f043 0201 	orr.w	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f7fd fdfd 	bl	8001c48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800404e:	e00e      	b.n	800406e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	2b00      	cmp	r3, #0
 800405a:	d003      	beq.n	8004064 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f7ff fd85 	bl	8003b6c <HAL_ADC_ErrorCallback>
}
 8004062:	e004      	b.n	800406e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	4798      	blx	r3
}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b084      	sub	sp, #16
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f7ff fd67 	bl	8003b58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800408a:	bf00      	nop
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2240      	movs	r2, #64	; 0x40
 80040a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040aa:	f043 0204 	orr.w	r2, r3, #4
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f7ff fd5a 	bl	8003b6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040b8:	bf00      	nop
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d0:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <__NVIC_SetPriorityGrouping+0x44>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040dc:	4013      	ands	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040f2:	4a04      	ldr	r2, [pc, #16]	; (8004104 <__NVIC_SetPriorityGrouping+0x44>)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	60d3      	str	r3, [r2, #12]
}
 80040f8:	bf00      	nop
 80040fa:	3714      	adds	r7, #20
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	e000ed00 	.word	0xe000ed00

08004108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800410c:	4b04      	ldr	r3, [pc, #16]	; (8004120 <__NVIC_GetPriorityGrouping+0x18>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	0a1b      	lsrs	r3, r3, #8
 8004112:	f003 0307 	and.w	r3, r3, #7
}
 8004116:	4618      	mov	r0, r3
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800412e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004132:	2b00      	cmp	r3, #0
 8004134:	db0b      	blt.n	800414e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	f003 021f 	and.w	r2, r3, #31
 800413c:	4907      	ldr	r1, [pc, #28]	; (800415c <__NVIC_EnableIRQ+0x38>)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	2001      	movs	r0, #1
 8004146:	fa00 f202 	lsl.w	r2, r0, r2
 800414a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	e000e100 	.word	0xe000e100

08004160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	6039      	str	r1, [r7, #0]
 800416a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800416c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004170:	2b00      	cmp	r3, #0
 8004172:	db0a      	blt.n	800418a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	490c      	ldr	r1, [pc, #48]	; (80041ac <__NVIC_SetPriority+0x4c>)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	0112      	lsls	r2, r2, #4
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	440b      	add	r3, r1
 8004184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004188:	e00a      	b.n	80041a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	4908      	ldr	r1, [pc, #32]	; (80041b0 <__NVIC_SetPriority+0x50>)
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	3b04      	subs	r3, #4
 8004198:	0112      	lsls	r2, r2, #4
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	440b      	add	r3, r1
 800419e:	761a      	strb	r2, [r3, #24]
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000e100 	.word	0xe000e100
 80041b0:	e000ed00 	.word	0xe000ed00

080041b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	; 0x24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	f1c3 0307 	rsb	r3, r3, #7
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	bf28      	it	cs
 80041d2:	2304      	movcs	r3, #4
 80041d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	3304      	adds	r3, #4
 80041da:	2b06      	cmp	r3, #6
 80041dc:	d902      	bls.n	80041e4 <NVIC_EncodePriority+0x30>
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3b03      	subs	r3, #3
 80041e2:	e000      	b.n	80041e6 <NVIC_EncodePriority+0x32>
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e8:	f04f 32ff 	mov.w	r2, #4294967295
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43da      	mvns	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	401a      	ands	r2, r3
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	fa01 f303 	lsl.w	r3, r1, r3
 8004206:	43d9      	mvns	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800420c:	4313      	orrs	r3, r2
         );
}
 800420e:	4618      	mov	r0, r3
 8004210:	3724      	adds	r7, #36	; 0x24
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3b01      	subs	r3, #1
 8004228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800422c:	d301      	bcc.n	8004232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800422e:	2301      	movs	r3, #1
 8004230:	e00f      	b.n	8004252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004232:	4a0a      	ldr	r2, [pc, #40]	; (800425c <SysTick_Config+0x40>)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3b01      	subs	r3, #1
 8004238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800423a:	210f      	movs	r1, #15
 800423c:	f04f 30ff 	mov.w	r0, #4294967295
 8004240:	f7ff ff8e 	bl	8004160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <SysTick_Config+0x40>)
 8004246:	2200      	movs	r2, #0
 8004248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800424a:	4b04      	ldr	r3, [pc, #16]	; (800425c <SysTick_Config+0x40>)
 800424c:	2207      	movs	r2, #7
 800424e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	e000e010 	.word	0xe000e010

08004260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff29 	bl	80040c0 <__NVIC_SetPriorityGrouping>
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	4603      	mov	r3, r0
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004288:	f7ff ff3e 	bl	8004108 <__NVIC_GetPriorityGrouping>
 800428c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	6978      	ldr	r0, [r7, #20]
 8004294:	f7ff ff8e 	bl	80041b4 <NVIC_EncodePriority>
 8004298:	4602      	mov	r2, r0
 800429a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff5d 	bl	8004160 <__NVIC_SetPriority>
}
 80042a6:	bf00      	nop
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b082      	sub	sp, #8
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	4603      	mov	r3, r0
 80042b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff ff31 	bl	8004124 <__NVIC_EnableIRQ>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff ffa2 	bl	800421c <SysTick_Config>
 80042d8:	4603      	mov	r3, r0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80042e6:	f000 f802 	bl	80042ee <HAL_SYSTICK_Callback>
}
 80042ea:	bf00      	nop
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80042ee:	b480      	push	{r7}
 80042f0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80042f2:	bf00      	nop
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e014      	b.n	8004338 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	791b      	ldrb	r3, [r3, #4]
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d105      	bne.n	8004324 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fe ffb0 	bl	8003284 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2202      	movs	r2, #2
 8004328:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e046      	b.n	80043e2 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	795b      	ldrb	r3, [r3, #5]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_DAC_Start+0x20>
 800435c:	2302      	movs	r3, #2
 800435e:	e040      	b.n	80043e2 <HAL_DAC_Start+0xa2>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	f003 0310 	and.w	r3, r3, #16
 8004378:	2201      	movs	r2, #1
 800437a:	409a      	lsls	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10f      	bne.n	80043aa <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004394:	2b3c      	cmp	r3, #60	; 0x3c
 8004396:	d11d      	bne.n	80043d4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	605a      	str	r2, [r3, #4]
 80043a8:	e014      	b.n	80043d4 <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	f003 0310 	and.w	r3, r3, #16
 80043ba:	213c      	movs	r1, #60	; 0x3c
 80043bc:	fa01 f303 	lsl.w	r3, r1, r3
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d107      	bne.n	80043d4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0202 	orr.w	r2, r2, #2
 80043d2:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr

080043ee <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b087      	sub	sp, #28
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e015      	b.n	8004436 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4413      	add	r3, r2
 800441c:	3308      	adds	r3, #8
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	e004      	b.n	800442c <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4413      	add	r3, r2
 8004428:	3314      	adds	r3, #20
 800442a:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	461a      	mov	r2, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	371c      	adds	r7, #28
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004442:	b480      	push	{r7}
 8004444:	b089      	sub	sp, #36	; 0x24
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800444e:	2300      	movs	r3, #0
 8004450:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <HAL_DAC_ConfigChannel+0x1c>
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e042      	b.n	80044e8 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	795b      	ldrb	r3, [r3, #5]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_DAC_ConfigChannel+0x2c>
 800446a:	2302      	movs	r3, #2
 800446c:	e03c      	b.n	80044e8 <HAL_DAC_ConfigChannel+0xa6>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2202      	movs	r2, #2
 8004478:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	f640 72fe 	movw	r2, #4094	; 0xffe
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8004490:	43db      	mvns	r3, r3
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	4013      	ands	r3, r2
 8004496:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f003 0310 	and.w	r3, r3, #16
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6819      	ldr	r1, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	22c0      	movs	r2, #192	; 0xc0
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	400a      	ands	r2, r1
 80044d8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2201      	movs	r2, #1
 80044de:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80044e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3724      	adds	r7, #36	; 0x24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004500:	f7ff f9a6 	bl	8003850 <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e099      	b.n	8004644 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004530:	e00f      	b.n	8004552 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004532:	f7ff f98d 	bl	8003850 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b05      	cmp	r3, #5
 800453e:	d908      	bls.n	8004552 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2203      	movs	r2, #3
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e078      	b.n	8004644 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e8      	bne.n	8004532 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	4b38      	ldr	r3, [pc, #224]	; (800464c <HAL_DMA_Init+0x158>)
 800456c:	4013      	ands	r3, r2
 800456e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800457e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800458a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004596:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d107      	bne.n	80045bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	4313      	orrs	r3, r2
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f023 0307 	bic.w	r3, r3, #7
 80045d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	4313      	orrs	r3, r2
 80045dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d117      	bne.n	8004616 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00e      	beq.n	8004616 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fb01 	bl	8004c00 <DMA_CheckFifoParam>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2240      	movs	r2, #64	; 0x40
 8004608:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004612:	2301      	movs	r3, #1
 8004614:	e016      	b.n	8004644 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fab8 	bl	8004b94 <DMA_CalcBaseAndBitshift>
 8004624:	4603      	mov	r3, r0
 8004626:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	223f      	movs	r2, #63	; 0x3f
 800462e:	409a      	lsls	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	f010803f 	.word	0xf010803f

08004650 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
 800465c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004666:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800466e:	2b01      	cmp	r3, #1
 8004670:	d101      	bne.n	8004676 <HAL_DMA_Start_IT+0x26>
 8004672:	2302      	movs	r3, #2
 8004674:	e040      	b.n	80046f8 <HAL_DMA_Start_IT+0xa8>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b01      	cmp	r3, #1
 8004688:	d12f      	bne.n	80046ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2202      	movs	r2, #2
 800468e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 fa4a 	bl	8004b38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a8:	223f      	movs	r2, #63	; 0x3f
 80046aa:	409a      	lsls	r2, r3
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f042 0216 	orr.w	r2, r2, #22
 80046be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d007      	beq.n	80046d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0208 	orr.w	r2, r2, #8
 80046d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	e005      	b.n	80046f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046f2:	2302      	movs	r3, #2
 80046f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800470e:	f7ff f89f 	bl	8003850 <HAL_GetTick>
 8004712:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d008      	beq.n	8004732 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2280      	movs	r2, #128	; 0x80
 8004724:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e052      	b.n	80047d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0216 	bic.w	r2, r2, #22
 8004740:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695a      	ldr	r2, [r3, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004750:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <HAL_DMA_Abort+0x62>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0208 	bic.w	r2, r2, #8
 8004770:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0201 	bic.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004782:	e013      	b.n	80047ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004784:	f7ff f864 	bl	8003850 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b05      	cmp	r3, #5
 8004790:	d90c      	bls.n	80047ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2203      	movs	r2, #3
 800479c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e015      	b.n	80047d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1e4      	bne.n	8004784 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047be:	223f      	movs	r2, #63	; 0x3f
 80047c0:	409a      	lsls	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d004      	beq.n	80047fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2280      	movs	r2, #128	; 0x80
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e00c      	b.n	8004818 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2205      	movs	r2, #5
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0201 	bic.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004830:	4b8e      	ldr	r3, [pc, #568]	; (8004a6c <HAL_DMA_IRQHandler+0x248>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a8e      	ldr	r2, [pc, #568]	; (8004a70 <HAL_DMA_IRQHandler+0x24c>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0a9b      	lsrs	r3, r3, #10
 800483c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004842:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484e:	2208      	movs	r2, #8
 8004850:	409a      	lsls	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4013      	ands	r3, r2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01a      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d013      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0204 	bic.w	r2, r2, #4
 8004876:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487c:	2208      	movs	r2, #8
 800487e:	409a      	lsls	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004894:	2201      	movs	r2, #1
 8004896:	409a      	lsls	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d012      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	2201      	movs	r2, #1
 80048b4:	409a      	lsls	r2, r3
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048be:	f043 0202 	orr.w	r2, r3, #2
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ca:	2204      	movs	r2, #4
 80048cc:	409a      	lsls	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4013      	ands	r3, r2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d012      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00b      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e8:	2204      	movs	r2, #4
 80048ea:	409a      	lsls	r2, r3
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f4:	f043 0204 	orr.w	r2, r3, #4
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004900:	2210      	movs	r2, #16
 8004902:	409a      	lsls	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d043      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d03c      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491e:	2210      	movs	r2, #16
 8004920:	409a      	lsls	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d018      	beq.n	8004966 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d108      	bne.n	8004954 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d024      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	4798      	blx	r3
 8004952:	e01f      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01b      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4798      	blx	r3
 8004964:	e016      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d107      	bne.n	8004984 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0208 	bic.w	r2, r2, #8
 8004982:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004998:	2220      	movs	r2, #32
 800499a:	409a      	lsls	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4013      	ands	r3, r2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 808f 	beq.w	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 8087 	beq.w	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ba:	2220      	movs	r2, #32
 80049bc:	409a      	lsls	r2, r3
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b05      	cmp	r3, #5
 80049cc:	d136      	bne.n	8004a3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0216 	bic.w	r2, r2, #22
 80049dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695a      	ldr	r2, [r3, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d103      	bne.n	80049fe <HAL_DMA_IRQHandler+0x1da>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0208 	bic.w	r2, r2, #8
 8004a0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a12:	223f      	movs	r2, #63	; 0x3f
 8004a14:	409a      	lsls	r2, r3
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d07e      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
        }
        return;
 8004a3a:	e079      	b.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d01d      	beq.n	8004a86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10d      	bne.n	8004a74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d031      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
 8004a68:	e02c      	b.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
 8004a6a:	bf00      	nop
 8004a6c:	2000000c 	.word	0x2000000c
 8004a70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d023      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
 8004a84:	e01e      	b.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10f      	bne.n	8004ab4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0210 	bic.w	r2, r2, #16
 8004aa2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d032      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d022      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2205      	movs	r2, #5
 8004adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60bb      	str	r3, [r7, #8]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d307      	bcc.n	8004b0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1f2      	bne.n	8004af0 <HAL_DMA_IRQHandler+0x2cc>
 8004b0a:	e000      	b.n	8004b0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004b0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d005      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	4798      	blx	r3
 8004b2e:	e000      	b.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004b30:	bf00      	nop
    }
  }
}
 8004b32:	3718      	adds	r7, #24
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b40      	cmp	r3, #64	; 0x40
 8004b64:	d108      	bne.n	8004b78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b76:	e007      	b.n	8004b88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	60da      	str	r2, [r3, #12]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	3b10      	subs	r3, #16
 8004ba4:	4a14      	ldr	r2, [pc, #80]	; (8004bf8 <DMA_CalcBaseAndBitshift+0x64>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	091b      	lsrs	r3, r3, #4
 8004bac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004bae:	4a13      	ldr	r2, [pc, #76]	; (8004bfc <DMA_CalcBaseAndBitshift+0x68>)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d909      	bls.n	8004bd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004bca:	f023 0303 	bic.w	r3, r3, #3
 8004bce:	1d1a      	adds	r2, r3, #4
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	659a      	str	r2, [r3, #88]	; 0x58
 8004bd4:	e007      	b.n	8004be6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004bde:	f023 0303 	bic.w	r3, r3, #3
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	aaaaaaab 	.word	0xaaaaaaab
 8004bfc:	0800b9f0 	.word	0x0800b9f0

08004c00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d11f      	bne.n	8004c5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	d856      	bhi.n	8004cce <DMA_CheckFifoParam+0xce>
 8004c20:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <DMA_CheckFifoParam+0x28>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004c39 	.word	0x08004c39
 8004c2c:	08004c4b 	.word	0x08004c4b
 8004c30:	08004c39 	.word	0x08004c39
 8004c34:	08004ccf 	.word	0x08004ccf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d046      	beq.n	8004cd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c48:	e043      	b.n	8004cd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c52:	d140      	bne.n	8004cd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c58:	e03d      	b.n	8004cd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c62:	d121      	bne.n	8004ca8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b03      	cmp	r3, #3
 8004c68:	d837      	bhi.n	8004cda <DMA_CheckFifoParam+0xda>
 8004c6a:	a201      	add	r2, pc, #4	; (adr r2, 8004c70 <DMA_CheckFifoParam+0x70>)
 8004c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c70:	08004c81 	.word	0x08004c81
 8004c74:	08004c87 	.word	0x08004c87
 8004c78:	08004c81 	.word	0x08004c81
 8004c7c:	08004c99 	.word	0x08004c99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      break;
 8004c84:	e030      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d025      	beq.n	8004cde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c96:	e022      	b.n	8004cde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ca0:	d11f      	bne.n	8004ce2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ca6:	e01c      	b.n	8004ce2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d903      	bls.n	8004cb6 <DMA_CheckFifoParam+0xb6>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d003      	beq.n	8004cbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004cb4:	e018      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	73fb      	strb	r3, [r7, #15]
      break;
 8004cba:	e015      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00e      	beq.n	8004ce6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	73fb      	strb	r3, [r7, #15]
      break;
 8004ccc:	e00b      	b.n	8004ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8004cce:	bf00      	nop
 8004cd0:	e00a      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cd2:	bf00      	nop
 8004cd4:	e008      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cd6:	bf00      	nop
 8004cd8:	e006      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cda:	bf00      	nop
 8004cdc:	e004      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cde:	bf00      	nop
 8004ce0:	e002      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ce6:	bf00      	nop
    }
  } 
  
  return status; 
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop

08004cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b089      	sub	sp, #36	; 0x24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d06:	2300      	movs	r3, #0
 8004d08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d0e:	2300      	movs	r3, #0
 8004d10:	61fb      	str	r3, [r7, #28]
 8004d12:	e16b      	b.n	8004fec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d14:	2201      	movs	r2, #1
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4013      	ands	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	f040 815a 	bne.w	8004fe6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f003 0303 	and.w	r3, r3, #3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d005      	beq.n	8004d4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d130      	bne.n	8004dac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	2203      	movs	r2, #3
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d80:	2201      	movs	r2, #1
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	fa02 f303 	lsl.w	r3, r2, r3
 8004d88:	43db      	mvns	r3, r3
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	091b      	lsrs	r3, r3, #4
 8004d96:	f003 0201 	and.w	r2, r3, #1
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	2b03      	cmp	r3, #3
 8004db6:	d017      	beq.n	8004de8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	2203      	movs	r2, #3
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	689a      	ldr	r2, [r3, #8]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d123      	bne.n	8004e3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	08da      	lsrs	r2, r3, #3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3208      	adds	r2, #8
 8004dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	220f      	movs	r2, #15
 8004e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e10:	43db      	mvns	r3, r3
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	4013      	ands	r3, r2
 8004e16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	f003 0307 	and.w	r3, r3, #7
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	08da      	lsrs	r2, r3, #3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3208      	adds	r2, #8
 8004e36:	69b9      	ldr	r1, [r7, #24]
 8004e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	2203      	movs	r2, #3
 8004e48:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4013      	ands	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f003 0203 	and.w	r2, r3, #3
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80b4 	beq.w	8004fe6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e7e:	2300      	movs	r3, #0
 8004e80:	60fb      	str	r3, [r7, #12]
 8004e82:	4b60      	ldr	r3, [pc, #384]	; (8005004 <HAL_GPIO_Init+0x30c>)
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	4a5f      	ldr	r2, [pc, #380]	; (8005004 <HAL_GPIO_Init+0x30c>)
 8004e88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e8e:	4b5d      	ldr	r3, [pc, #372]	; (8005004 <HAL_GPIO_Init+0x30c>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e9a:	4a5b      	ldr	r2, [pc, #364]	; (8005008 <HAL_GPIO_Init+0x310>)
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	089b      	lsrs	r3, r3, #2
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	220f      	movs	r2, #15
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	43db      	mvns	r3, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a52      	ldr	r2, [pc, #328]	; (800500c <HAL_GPIO_Init+0x314>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d02b      	beq.n	8004f1e <HAL_GPIO_Init+0x226>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a51      	ldr	r2, [pc, #324]	; (8005010 <HAL_GPIO_Init+0x318>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d025      	beq.n	8004f1a <HAL_GPIO_Init+0x222>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a50      	ldr	r2, [pc, #320]	; (8005014 <HAL_GPIO_Init+0x31c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01f      	beq.n	8004f16 <HAL_GPIO_Init+0x21e>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a4f      	ldr	r2, [pc, #316]	; (8005018 <HAL_GPIO_Init+0x320>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d019      	beq.n	8004f12 <HAL_GPIO_Init+0x21a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a4e      	ldr	r2, [pc, #312]	; (800501c <HAL_GPIO_Init+0x324>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <HAL_GPIO_Init+0x216>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a4d      	ldr	r2, [pc, #308]	; (8005020 <HAL_GPIO_Init+0x328>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00d      	beq.n	8004f0a <HAL_GPIO_Init+0x212>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4c      	ldr	r2, [pc, #304]	; (8005024 <HAL_GPIO_Init+0x32c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d007      	beq.n	8004f06 <HAL_GPIO_Init+0x20e>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4b      	ldr	r2, [pc, #300]	; (8005028 <HAL_GPIO_Init+0x330>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d101      	bne.n	8004f02 <HAL_GPIO_Init+0x20a>
 8004efe:	2307      	movs	r3, #7
 8004f00:	e00e      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f02:	2308      	movs	r3, #8
 8004f04:	e00c      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f06:	2306      	movs	r3, #6
 8004f08:	e00a      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f0a:	2305      	movs	r3, #5
 8004f0c:	e008      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f0e:	2304      	movs	r3, #4
 8004f10:	e006      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f12:	2303      	movs	r3, #3
 8004f14:	e004      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e002      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e000      	b.n	8004f20 <HAL_GPIO_Init+0x228>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	69fa      	ldr	r2, [r7, #28]
 8004f22:	f002 0203 	and.w	r2, r2, #3
 8004f26:	0092      	lsls	r2, r2, #2
 8004f28:	4093      	lsls	r3, r2
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f30:	4935      	ldr	r1, [pc, #212]	; (8005008 <HAL_GPIO_Init+0x310>)
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	089b      	lsrs	r3, r3, #2
 8004f36:	3302      	adds	r3, #2
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f3e:	4b3b      	ldr	r3, [pc, #236]	; (800502c <HAL_GPIO_Init+0x334>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	43db      	mvns	r3, r3
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f62:	4a32      	ldr	r2, [pc, #200]	; (800502c <HAL_GPIO_Init+0x334>)
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f68:	4b30      	ldr	r3, [pc, #192]	; (800502c <HAL_GPIO_Init+0x334>)
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	43db      	mvns	r3, r3
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	4013      	ands	r3, r2
 8004f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f8c:	4a27      	ldr	r2, [pc, #156]	; (800502c <HAL_GPIO_Init+0x334>)
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f92:	4b26      	ldr	r3, [pc, #152]	; (800502c <HAL_GPIO_Init+0x334>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	43db      	mvns	r3, r3
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fb6:	4a1d      	ldr	r2, [pc, #116]	; (800502c <HAL_GPIO_Init+0x334>)
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fbc:	4b1b      	ldr	r3, [pc, #108]	; (800502c <HAL_GPIO_Init+0x334>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004fe0:	4a12      	ldr	r2, [pc, #72]	; (800502c <HAL_GPIO_Init+0x334>)
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	61fb      	str	r3, [r7, #28]
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	2b0f      	cmp	r3, #15
 8004ff0:	f67f ae90 	bls.w	8004d14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	bf00      	nop
 8004ff8:	3724      	adds	r7, #36	; 0x24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	40023800 	.word	0x40023800
 8005008:	40013800 	.word	0x40013800
 800500c:	40020000 	.word	0x40020000
 8005010:	40020400 	.word	0x40020400
 8005014:	40020800 	.word	0x40020800
 8005018:	40020c00 	.word	0x40020c00
 800501c:	40021000 	.word	0x40021000
 8005020:	40021400 	.word	0x40021400
 8005024:	40021800 	.word	0x40021800
 8005028:	40021c00 	.word	0x40021c00
 800502c:	40013c00 	.word	0x40013c00

08005030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	807b      	strh	r3, [r7, #2]
 800503c:	4613      	mov	r3, r2
 800503e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005040:	787b      	ldrb	r3, [r7, #1]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005046:	887a      	ldrh	r2, [r7, #2]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800504c:	e003      	b.n	8005056 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800504e:	887b      	ldrh	r3, [r7, #2]
 8005050:	041a      	lsls	r2, r3, #16
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	619a      	str	r2, [r3, #24]
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
	...

08005064 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e267      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d075      	beq.n	800516e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005082:	4b88      	ldr	r3, [pc, #544]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f003 030c 	and.w	r3, r3, #12
 800508a:	2b04      	cmp	r3, #4
 800508c:	d00c      	beq.n	80050a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800508e:	4b85      	ldr	r3, [pc, #532]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005096:	2b08      	cmp	r3, #8
 8005098:	d112      	bne.n	80050c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800509a:	4b82      	ldr	r3, [pc, #520]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050a6:	d10b      	bne.n	80050c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a8:	4b7e      	ldr	r3, [pc, #504]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d05b      	beq.n	800516c <HAL_RCC_OscConfig+0x108>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d157      	bne.n	800516c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e242      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050c8:	d106      	bne.n	80050d8 <HAL_RCC_OscConfig+0x74>
 80050ca:	4b76      	ldr	r3, [pc, #472]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a75      	ldr	r2, [pc, #468]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050d4:	6013      	str	r3, [r2, #0]
 80050d6:	e01d      	b.n	8005114 <HAL_RCC_OscConfig+0xb0>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050e0:	d10c      	bne.n	80050fc <HAL_RCC_OscConfig+0x98>
 80050e2:	4b70      	ldr	r3, [pc, #448]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a6f      	ldr	r2, [pc, #444]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	4b6d      	ldr	r3, [pc, #436]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a6c      	ldr	r2, [pc, #432]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050f8:	6013      	str	r3, [r2, #0]
 80050fa:	e00b      	b.n	8005114 <HAL_RCC_OscConfig+0xb0>
 80050fc:	4b69      	ldr	r3, [pc, #420]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a68      	ldr	r2, [pc, #416]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005106:	6013      	str	r3, [r2, #0]
 8005108:	4b66      	ldr	r3, [pc, #408]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a65      	ldr	r2, [pc, #404]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 800510e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d013      	beq.n	8005144 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800511c:	f7fe fb98 	bl	8003850 <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005124:	f7fe fb94 	bl	8003850 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b64      	cmp	r3, #100	; 0x64
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e207      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005136:	4b5b      	ldr	r3, [pc, #364]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0f0      	beq.n	8005124 <HAL_RCC_OscConfig+0xc0>
 8005142:	e014      	b.n	800516e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005144:	f7fe fb84 	bl	8003850 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800514c:	f7fe fb80 	bl	8003850 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b64      	cmp	r3, #100	; 0x64
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e1f3      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800515e:	4b51      	ldr	r3, [pc, #324]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f0      	bne.n	800514c <HAL_RCC_OscConfig+0xe8>
 800516a:	e000      	b.n	800516e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800516c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d063      	beq.n	8005242 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800517a:	4b4a      	ldr	r3, [pc, #296]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 030c 	and.w	r3, r3, #12
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00b      	beq.n	800519e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005186:	4b47      	ldr	r3, [pc, #284]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800518e:	2b08      	cmp	r3, #8
 8005190:	d11c      	bne.n	80051cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005192:	4b44      	ldr	r3, [pc, #272]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d116      	bne.n	80051cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800519e:	4b41      	ldr	r3, [pc, #260]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d005      	beq.n	80051b6 <HAL_RCC_OscConfig+0x152>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d001      	beq.n	80051b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e1c7      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b6:	4b3b      	ldr	r3, [pc, #236]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	4937      	ldr	r1, [pc, #220]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ca:	e03a      	b.n	8005242 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d020      	beq.n	8005216 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051d4:	4b34      	ldr	r3, [pc, #208]	; (80052a8 <HAL_RCC_OscConfig+0x244>)
 80051d6:	2201      	movs	r2, #1
 80051d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051da:	f7fe fb39 	bl	8003850 <HAL_GetTick>
 80051de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051e0:	e008      	b.n	80051f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051e2:	f7fe fb35 	bl	8003850 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e1a8      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f4:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0f0      	beq.n	80051e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005200:	4b28      	ldr	r3, [pc, #160]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	4925      	ldr	r1, [pc, #148]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005210:	4313      	orrs	r3, r2
 8005212:	600b      	str	r3, [r1, #0]
 8005214:	e015      	b.n	8005242 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005216:	4b24      	ldr	r3, [pc, #144]	; (80052a8 <HAL_RCC_OscConfig+0x244>)
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521c:	f7fe fb18 	bl	8003850 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005222:	e008      	b.n	8005236 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005224:	f7fe fb14 	bl	8003850 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e187      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005236:	4b1b      	ldr	r3, [pc, #108]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f0      	bne.n	8005224 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0308 	and.w	r3, r3, #8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d036      	beq.n	80052bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d016      	beq.n	8005284 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005256:	4b15      	ldr	r3, [pc, #84]	; (80052ac <HAL_RCC_OscConfig+0x248>)
 8005258:	2201      	movs	r2, #1
 800525a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800525c:	f7fe faf8 	bl	8003850 <HAL_GetTick>
 8005260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005262:	e008      	b.n	8005276 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005264:	f7fe faf4 	bl	8003850 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b02      	cmp	r3, #2
 8005270:	d901      	bls.n	8005276 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e167      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005276:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <HAL_RCC_OscConfig+0x240>)
 8005278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d0f0      	beq.n	8005264 <HAL_RCC_OscConfig+0x200>
 8005282:	e01b      	b.n	80052bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005284:	4b09      	ldr	r3, [pc, #36]	; (80052ac <HAL_RCC_OscConfig+0x248>)
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528a:	f7fe fae1 	bl	8003850 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005290:	e00e      	b.n	80052b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005292:	f7fe fadd 	bl	8003850 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	2b02      	cmp	r3, #2
 800529e:	d907      	bls.n	80052b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e150      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
 80052a4:	40023800 	.word	0x40023800
 80052a8:	42470000 	.word	0x42470000
 80052ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b0:	4b88      	ldr	r3, [pc, #544]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80052b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1ea      	bne.n	8005292 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 8097 	beq.w	80053f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ca:	2300      	movs	r3, #0
 80052cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ce:	4b81      	ldr	r3, [pc, #516]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10f      	bne.n	80052fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052da:	2300      	movs	r3, #0
 80052dc:	60bb      	str	r3, [r7, #8]
 80052de:	4b7d      	ldr	r3, [pc, #500]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	4a7c      	ldr	r2, [pc, #496]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80052e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052e8:	6413      	str	r3, [r2, #64]	; 0x40
 80052ea:	4b7a      	ldr	r3, [pc, #488]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052f6:	2301      	movs	r3, #1
 80052f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fa:	4b77      	ldr	r3, [pc, #476]	; (80054d8 <HAL_RCC_OscConfig+0x474>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005302:	2b00      	cmp	r3, #0
 8005304:	d118      	bne.n	8005338 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005306:	4b74      	ldr	r3, [pc, #464]	; (80054d8 <HAL_RCC_OscConfig+0x474>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a73      	ldr	r2, [pc, #460]	; (80054d8 <HAL_RCC_OscConfig+0x474>)
 800530c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005312:	f7fe fa9d 	bl	8003850 <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005318:	e008      	b.n	800532c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800531a:	f7fe fa99 	bl	8003850 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d901      	bls.n	800532c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e10c      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800532c:	4b6a      	ldr	r3, [pc, #424]	; (80054d8 <HAL_RCC_OscConfig+0x474>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0f0      	beq.n	800531a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d106      	bne.n	800534e <HAL_RCC_OscConfig+0x2ea>
 8005340:	4b64      	ldr	r3, [pc, #400]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005344:	4a63      	ldr	r2, [pc, #396]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005346:	f043 0301 	orr.w	r3, r3, #1
 800534a:	6713      	str	r3, [r2, #112]	; 0x70
 800534c:	e01c      	b.n	8005388 <HAL_RCC_OscConfig+0x324>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b05      	cmp	r3, #5
 8005354:	d10c      	bne.n	8005370 <HAL_RCC_OscConfig+0x30c>
 8005356:	4b5f      	ldr	r3, [pc, #380]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	4a5e      	ldr	r2, [pc, #376]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 800535c:	f043 0304 	orr.w	r3, r3, #4
 8005360:	6713      	str	r3, [r2, #112]	; 0x70
 8005362:	4b5c      	ldr	r3, [pc, #368]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005366:	4a5b      	ldr	r2, [pc, #364]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005368:	f043 0301 	orr.w	r3, r3, #1
 800536c:	6713      	str	r3, [r2, #112]	; 0x70
 800536e:	e00b      	b.n	8005388 <HAL_RCC_OscConfig+0x324>
 8005370:	4b58      	ldr	r3, [pc, #352]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005374:	4a57      	ldr	r2, [pc, #348]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005376:	f023 0301 	bic.w	r3, r3, #1
 800537a:	6713      	str	r3, [r2, #112]	; 0x70
 800537c:	4b55      	ldr	r3, [pc, #340]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 800537e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005380:	4a54      	ldr	r2, [pc, #336]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005382:	f023 0304 	bic.w	r3, r3, #4
 8005386:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d015      	beq.n	80053bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005390:	f7fe fa5e 	bl	8003850 <HAL_GetTick>
 8005394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005396:	e00a      	b.n	80053ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005398:	f7fe fa5a 	bl	8003850 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e0cb      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ae:	4b49      	ldr	r3, [pc, #292]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80053b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d0ee      	beq.n	8005398 <HAL_RCC_OscConfig+0x334>
 80053ba:	e014      	b.n	80053e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053bc:	f7fe fa48 	bl	8003850 <HAL_GetTick>
 80053c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053c2:	e00a      	b.n	80053da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053c4:	f7fe fa44 	bl	8003850 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e0b5      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053da:	4b3e      	ldr	r3, [pc, #248]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80053dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1ee      	bne.n	80053c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053e6:	7dfb      	ldrb	r3, [r7, #23]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d105      	bne.n	80053f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053ec:	4b39      	ldr	r3, [pc, #228]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80053ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f0:	4a38      	ldr	r2, [pc, #224]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80053f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 80a1 	beq.w	8005544 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005402:	4b34      	ldr	r3, [pc, #208]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 030c 	and.w	r3, r3, #12
 800540a:	2b08      	cmp	r3, #8
 800540c:	d05c      	beq.n	80054c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	2b02      	cmp	r3, #2
 8005414:	d141      	bne.n	800549a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005416:	4b31      	ldr	r3, [pc, #196]	; (80054dc <HAL_RCC_OscConfig+0x478>)
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541c:	f7fe fa18 	bl	8003850 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005424:	f7fe fa14 	bl	8003850 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e087      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005436:	4b27      	ldr	r3, [pc, #156]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f0      	bne.n	8005424 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	69da      	ldr	r2, [r3, #28]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	019b      	lsls	r3, r3, #6
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	085b      	lsrs	r3, r3, #1
 800545a:	3b01      	subs	r3, #1
 800545c:	041b      	lsls	r3, r3, #16
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005464:	061b      	lsls	r3, r3, #24
 8005466:	491b      	ldr	r1, [pc, #108]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 8005468:	4313      	orrs	r3, r2
 800546a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800546c:	4b1b      	ldr	r3, [pc, #108]	; (80054dc <HAL_RCC_OscConfig+0x478>)
 800546e:	2201      	movs	r2, #1
 8005470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005472:	f7fe f9ed 	bl	8003850 <HAL_GetTick>
 8005476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005478:	e008      	b.n	800548c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800547a:	f7fe f9e9 	bl	8003850 <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	2b02      	cmp	r3, #2
 8005486:	d901      	bls.n	800548c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e05c      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800548c:	4b11      	ldr	r3, [pc, #68]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d0f0      	beq.n	800547a <HAL_RCC_OscConfig+0x416>
 8005498:	e054      	b.n	8005544 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800549a:	4b10      	ldr	r3, [pc, #64]	; (80054dc <HAL_RCC_OscConfig+0x478>)
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a0:	f7fe f9d6 	bl	8003850 <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a8:	f7fe f9d2 	bl	8003850 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e045      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_RCC_OscConfig+0x470>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1f0      	bne.n	80054a8 <HAL_RCC_OscConfig+0x444>
 80054c6:	e03d      	b.n	8005544 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d107      	bne.n	80054e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e038      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
 80054d4:	40023800 	.word	0x40023800
 80054d8:	40007000 	.word	0x40007000
 80054dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054e0:	4b1b      	ldr	r3, [pc, #108]	; (8005550 <HAL_RCC_OscConfig+0x4ec>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d028      	beq.n	8005540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d121      	bne.n	8005540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005506:	429a      	cmp	r2, r3
 8005508:	d11a      	bne.n	8005540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005510:	4013      	ands	r3, r2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005516:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005518:	4293      	cmp	r3, r2
 800551a:	d111      	bne.n	8005540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005526:	085b      	lsrs	r3, r3, #1
 8005528:	3b01      	subs	r3, #1
 800552a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800552c:	429a      	cmp	r2, r3
 800552e:	d107      	bne.n	8005540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800553c:	429a      	cmp	r2, r3
 800553e:	d001      	beq.n	8005544 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	40023800 	.word	0x40023800

08005554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d101      	bne.n	8005568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e0cc      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005568:	4b68      	ldr	r3, [pc, #416]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d90c      	bls.n	8005590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005576:	4b65      	ldr	r3, [pc, #404]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800557e:	4b63      	ldr	r3, [pc, #396]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0307 	and.w	r3, r3, #7
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	429a      	cmp	r2, r3
 800558a:	d001      	beq.n	8005590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e0b8      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0302 	and.w	r3, r3, #2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d020      	beq.n	80055de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d005      	beq.n	80055b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055a8:	4b59      	ldr	r3, [pc, #356]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	4a58      	ldr	r2, [pc, #352]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0308 	and.w	r3, r3, #8
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055c0:	4b53      	ldr	r3, [pc, #332]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	4a52      	ldr	r2, [pc, #328]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055cc:	4b50      	ldr	r3, [pc, #320]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	494d      	ldr	r1, [pc, #308]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d044      	beq.n	8005674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d107      	bne.n	8005602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055f2:	4b47      	ldr	r3, [pc, #284]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d119      	bne.n	8005632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e07f      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d003      	beq.n	8005612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800560e:	2b03      	cmp	r3, #3
 8005610:	d107      	bne.n	8005622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005612:	4b3f      	ldr	r3, [pc, #252]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d109      	bne.n	8005632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e06f      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005622:	4b3b      	ldr	r3, [pc, #236]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e067      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005632:	4b37      	ldr	r3, [pc, #220]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f023 0203 	bic.w	r2, r3, #3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	4934      	ldr	r1, [pc, #208]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 8005640:	4313      	orrs	r3, r2
 8005642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005644:	f7fe f904 	bl	8003850 <HAL_GetTick>
 8005648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800564a:	e00a      	b.n	8005662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800564c:	f7fe f900 	bl	8003850 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	f241 3288 	movw	r2, #5000	; 0x1388
 800565a:	4293      	cmp	r3, r2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e04f      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005662:	4b2b      	ldr	r3, [pc, #172]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 020c 	and.w	r2, r3, #12
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	429a      	cmp	r2, r3
 8005672:	d1eb      	bne.n	800564c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005674:	4b25      	ldr	r3, [pc, #148]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0307 	and.w	r3, r3, #7
 800567c:	683a      	ldr	r2, [r7, #0]
 800567e:	429a      	cmp	r2, r3
 8005680:	d20c      	bcs.n	800569c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005682:	4b22      	ldr	r3, [pc, #136]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800568a:	4b20      	ldr	r3, [pc, #128]	; (800570c <HAL_RCC_ClockConfig+0x1b8>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0307 	and.w	r3, r3, #7
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	429a      	cmp	r2, r3
 8005696:	d001      	beq.n	800569c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e032      	b.n	8005702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d008      	beq.n	80056ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056a8:	4b19      	ldr	r3, [pc, #100]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	4916      	ldr	r1, [pc, #88]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d009      	beq.n	80056da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056c6:	4b12      	ldr	r3, [pc, #72]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	490e      	ldr	r1, [pc, #56]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056da:	f000 f821 	bl	8005720 <HAL_RCC_GetSysClockFreq>
 80056de:	4602      	mov	r2, r0
 80056e0:	4b0b      	ldr	r3, [pc, #44]	; (8005710 <HAL_RCC_ClockConfig+0x1bc>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	091b      	lsrs	r3, r3, #4
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	490a      	ldr	r1, [pc, #40]	; (8005714 <HAL_RCC_ClockConfig+0x1c0>)
 80056ec:	5ccb      	ldrb	r3, [r1, r3]
 80056ee:	fa22 f303 	lsr.w	r3, r2, r3
 80056f2:	4a09      	ldr	r2, [pc, #36]	; (8005718 <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056f6:	4b09      	ldr	r3, [pc, #36]	; (800571c <HAL_RCC_ClockConfig+0x1c8>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7fe f864 	bl	80037c8 <HAL_InitTick>

  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	40023c00 	.word	0x40023c00
 8005710:	40023800 	.word	0x40023800
 8005714:	0800b9d8 	.word	0x0800b9d8
 8005718:	2000000c 	.word	0x2000000c
 800571c:	20000010 	.word	0x20000010

08005720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005724:	b094      	sub	sp, #80	; 0x50
 8005726:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	647b      	str	r3, [r7, #68]	; 0x44
 800572c:	2300      	movs	r3, #0
 800572e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005730:	2300      	movs	r3, #0
 8005732:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005734:	2300      	movs	r3, #0
 8005736:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005738:	4b79      	ldr	r3, [pc, #484]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 030c 	and.w	r3, r3, #12
 8005740:	2b08      	cmp	r3, #8
 8005742:	d00d      	beq.n	8005760 <HAL_RCC_GetSysClockFreq+0x40>
 8005744:	2b08      	cmp	r3, #8
 8005746:	f200 80e1 	bhi.w	800590c <HAL_RCC_GetSysClockFreq+0x1ec>
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <HAL_RCC_GetSysClockFreq+0x34>
 800574e:	2b04      	cmp	r3, #4
 8005750:	d003      	beq.n	800575a <HAL_RCC_GetSysClockFreq+0x3a>
 8005752:	e0db      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005754:	4b73      	ldr	r3, [pc, #460]	; (8005924 <HAL_RCC_GetSysClockFreq+0x204>)
 8005756:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005758:	e0db      	b.n	8005912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800575a:	4b73      	ldr	r3, [pc, #460]	; (8005928 <HAL_RCC_GetSysClockFreq+0x208>)
 800575c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800575e:	e0d8      	b.n	8005912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005760:	4b6f      	ldr	r3, [pc, #444]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005768:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800576a:	4b6d      	ldr	r3, [pc, #436]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d063      	beq.n	800583e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005776:	4b6a      	ldr	r3, [pc, #424]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	099b      	lsrs	r3, r3, #6
 800577c:	2200      	movs	r2, #0
 800577e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005780:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005788:	633b      	str	r3, [r7, #48]	; 0x30
 800578a:	2300      	movs	r3, #0
 800578c:	637b      	str	r3, [r7, #52]	; 0x34
 800578e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005792:	4622      	mov	r2, r4
 8005794:	462b      	mov	r3, r5
 8005796:	f04f 0000 	mov.w	r0, #0
 800579a:	f04f 0100 	mov.w	r1, #0
 800579e:	0159      	lsls	r1, r3, #5
 80057a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057a4:	0150      	lsls	r0, r2, #5
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	4621      	mov	r1, r4
 80057ac:	1a51      	subs	r1, r2, r1
 80057ae:	6139      	str	r1, [r7, #16]
 80057b0:	4629      	mov	r1, r5
 80057b2:	eb63 0301 	sbc.w	r3, r3, r1
 80057b6:	617b      	str	r3, [r7, #20]
 80057b8:	f04f 0200 	mov.w	r2, #0
 80057bc:	f04f 0300 	mov.w	r3, #0
 80057c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057c4:	4659      	mov	r1, fp
 80057c6:	018b      	lsls	r3, r1, #6
 80057c8:	4651      	mov	r1, sl
 80057ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057ce:	4651      	mov	r1, sl
 80057d0:	018a      	lsls	r2, r1, #6
 80057d2:	4651      	mov	r1, sl
 80057d4:	ebb2 0801 	subs.w	r8, r2, r1
 80057d8:	4659      	mov	r1, fp
 80057da:	eb63 0901 	sbc.w	r9, r3, r1
 80057de:	f04f 0200 	mov.w	r2, #0
 80057e2:	f04f 0300 	mov.w	r3, #0
 80057e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057f2:	4690      	mov	r8, r2
 80057f4:	4699      	mov	r9, r3
 80057f6:	4623      	mov	r3, r4
 80057f8:	eb18 0303 	adds.w	r3, r8, r3
 80057fc:	60bb      	str	r3, [r7, #8]
 80057fe:	462b      	mov	r3, r5
 8005800:	eb49 0303 	adc.w	r3, r9, r3
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	f04f 0200 	mov.w	r2, #0
 800580a:	f04f 0300 	mov.w	r3, #0
 800580e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005812:	4629      	mov	r1, r5
 8005814:	024b      	lsls	r3, r1, #9
 8005816:	4621      	mov	r1, r4
 8005818:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800581c:	4621      	mov	r1, r4
 800581e:	024a      	lsls	r2, r1, #9
 8005820:	4610      	mov	r0, r2
 8005822:	4619      	mov	r1, r3
 8005824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005826:	2200      	movs	r2, #0
 8005828:	62bb      	str	r3, [r7, #40]	; 0x28
 800582a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800582c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005830:	f7fb f9b2 	bl	8000b98 <__aeabi_uldivmod>
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	4613      	mov	r3, r2
 800583a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800583c:	e058      	b.n	80058f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800583e:	4b38      	ldr	r3, [pc, #224]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	099b      	lsrs	r3, r3, #6
 8005844:	2200      	movs	r2, #0
 8005846:	4618      	mov	r0, r3
 8005848:	4611      	mov	r1, r2
 800584a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800584e:	623b      	str	r3, [r7, #32]
 8005850:	2300      	movs	r3, #0
 8005852:	627b      	str	r3, [r7, #36]	; 0x24
 8005854:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005858:	4642      	mov	r2, r8
 800585a:	464b      	mov	r3, r9
 800585c:	f04f 0000 	mov.w	r0, #0
 8005860:	f04f 0100 	mov.w	r1, #0
 8005864:	0159      	lsls	r1, r3, #5
 8005866:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800586a:	0150      	lsls	r0, r2, #5
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	4641      	mov	r1, r8
 8005872:	ebb2 0a01 	subs.w	sl, r2, r1
 8005876:	4649      	mov	r1, r9
 8005878:	eb63 0b01 	sbc.w	fp, r3, r1
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005888:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800588c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005890:	ebb2 040a 	subs.w	r4, r2, sl
 8005894:	eb63 050b 	sbc.w	r5, r3, fp
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	f04f 0300 	mov.w	r3, #0
 80058a0:	00eb      	lsls	r3, r5, #3
 80058a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058a6:	00e2      	lsls	r2, r4, #3
 80058a8:	4614      	mov	r4, r2
 80058aa:	461d      	mov	r5, r3
 80058ac:	4643      	mov	r3, r8
 80058ae:	18e3      	adds	r3, r4, r3
 80058b0:	603b      	str	r3, [r7, #0]
 80058b2:	464b      	mov	r3, r9
 80058b4:	eb45 0303 	adc.w	r3, r5, r3
 80058b8:	607b      	str	r3, [r7, #4]
 80058ba:	f04f 0200 	mov.w	r2, #0
 80058be:	f04f 0300 	mov.w	r3, #0
 80058c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058c6:	4629      	mov	r1, r5
 80058c8:	028b      	lsls	r3, r1, #10
 80058ca:	4621      	mov	r1, r4
 80058cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058d0:	4621      	mov	r1, r4
 80058d2:	028a      	lsls	r2, r1, #10
 80058d4:	4610      	mov	r0, r2
 80058d6:	4619      	mov	r1, r3
 80058d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058da:	2200      	movs	r2, #0
 80058dc:	61bb      	str	r3, [r7, #24]
 80058de:	61fa      	str	r2, [r7, #28]
 80058e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058e4:	f7fb f958 	bl	8000b98 <__aeabi_uldivmod>
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	4613      	mov	r3, r2
 80058ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058f0:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <HAL_RCC_GetSysClockFreq+0x200>)
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	3301      	adds	r3, #1
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005900:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005902:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005904:	fbb2 f3f3 	udiv	r3, r2, r3
 8005908:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800590a:	e002      	b.n	8005912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800590c:	4b05      	ldr	r3, [pc, #20]	; (8005924 <HAL_RCC_GetSysClockFreq+0x204>)
 800590e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005910:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005914:	4618      	mov	r0, r3
 8005916:	3750      	adds	r7, #80	; 0x50
 8005918:	46bd      	mov	sp, r7
 800591a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800591e:	bf00      	nop
 8005920:	40023800 	.word	0x40023800
 8005924:	00f42400 	.word	0x00f42400
 8005928:	007a1200 	.word	0x007a1200

0800592c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005930:	4b03      	ldr	r3, [pc, #12]	; (8005940 <HAL_RCC_GetHCLKFreq+0x14>)
 8005932:	681b      	ldr	r3, [r3, #0]
}
 8005934:	4618      	mov	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	2000000c 	.word	0x2000000c

08005944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005948:	f7ff fff0 	bl	800592c <HAL_RCC_GetHCLKFreq>
 800594c:	4602      	mov	r2, r0
 800594e:	4b05      	ldr	r3, [pc, #20]	; (8005964 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	0a9b      	lsrs	r3, r3, #10
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	4903      	ldr	r1, [pc, #12]	; (8005968 <HAL_RCC_GetPCLK1Freq+0x24>)
 800595a:	5ccb      	ldrb	r3, [r1, r3]
 800595c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005960:	4618      	mov	r0, r3
 8005962:	bd80      	pop	{r7, pc}
 8005964:	40023800 	.word	0x40023800
 8005968:	0800b9e8 	.word	0x0800b9e8

0800596c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005970:	f7ff ffdc 	bl	800592c <HAL_RCC_GetHCLKFreq>
 8005974:	4602      	mov	r2, r0
 8005976:	4b05      	ldr	r3, [pc, #20]	; (800598c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	0b5b      	lsrs	r3, r3, #13
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	4903      	ldr	r1, [pc, #12]	; (8005990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005982:	5ccb      	ldrb	r3, [r1, r3]
 8005984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005988:	4618      	mov	r0, r3
 800598a:	bd80      	pop	{r7, pc}
 800598c:	40023800 	.word	0x40023800
 8005990:	0800b9e8 	.word	0x0800b9e8

08005994 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e07b      	b.n	8005a9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d108      	bne.n	80059c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059b6:	d009      	beq.n	80059cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	61da      	str	r2, [r3, #28]
 80059be:	e005      	b.n	80059cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d106      	bne.n	80059ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7fd fc90 	bl	800330c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	691b      	ldr	r3, [r3, #16]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	69db      	ldr	r3, [r3, #28]
 8005a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a46:	431a      	orrs	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a50:	ea42 0103 	orr.w	r1, r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a58:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	0c1b      	lsrs	r3, r3, #16
 8005a6a:	f003 0104 	and.w	r1, r3, #4
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a72:	f003 0210 	and.w	r2, r3, #16
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b088      	sub	sp, #32
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	60b9      	str	r1, [r7, #8]
 8005ab0:	603b      	str	r3, [r7, #0]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_SPI_Transmit+0x22>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e12d      	b.n	8005d24 <HAL_SPI_Transmit+0x27e>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ad0:	f7fd febe 	bl	8003850 <HAL_GetTick>
 8005ad4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005ad6:	88fb      	ldrh	r3, [r7, #6]
 8005ad8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d002      	beq.n	8005aec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005aea:	e116      	b.n	8005d1a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_SPI_Transmit+0x52>
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d102      	bne.n	8005afe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005afc:	e10d      	b.n	8005d1a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2203      	movs	r2, #3
 8005b02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	88fa      	ldrh	r2, [r7, #6]
 8005b16:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	88fa      	ldrh	r2, [r7, #6]
 8005b1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b44:	d10f      	bne.n	8005b66 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b70:	2b40      	cmp	r3, #64	; 0x40
 8005b72:	d007      	beq.n	8005b84 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b8c:	d14f      	bne.n	8005c2e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d002      	beq.n	8005b9c <HAL_SPI_Transmit+0xf6>
 8005b96:	8afb      	ldrh	r3, [r7, #22]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d142      	bne.n	8005c22 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba0:	881a      	ldrh	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bac:	1c9a      	adds	r2, r3, #2
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bc0:	e02f      	b.n	8005c22 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d112      	bne.n	8005bf6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd4:	881a      	ldrh	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b01      	subs	r3, #1
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bf4:	e015      	b.n	8005c22 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bf6:	f7fd fe2b 	bl	8003850 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d803      	bhi.n	8005c0e <HAL_SPI_Transmit+0x168>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0c:	d102      	bne.n	8005c14 <HAL_SPI_Transmit+0x16e>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d106      	bne.n	8005c22 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005c20:	e07b      	b.n	8005d1a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1ca      	bne.n	8005bc2 <HAL_SPI_Transmit+0x11c>
 8005c2c:	e050      	b.n	8005cd0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d002      	beq.n	8005c3c <HAL_SPI_Transmit+0x196>
 8005c36:	8afb      	ldrh	r3, [r7, #22]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d144      	bne.n	8005cc6 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	330c      	adds	r3, #12
 8005c46:	7812      	ldrb	r2, [r2, #0]
 8005c48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c62:	e030      	b.n	8005cc6 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d113      	bne.n	8005c9a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	7812      	ldrb	r2, [r2, #0]
 8005c7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c84:	1c5a      	adds	r2, r3, #1
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	3b01      	subs	r3, #1
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c98:	e015      	b.n	8005cc6 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c9a:	f7fd fdd9 	bl	8003850 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	683a      	ldr	r2, [r7, #0]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d803      	bhi.n	8005cb2 <HAL_SPI_Transmit+0x20c>
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb0:	d102      	bne.n	8005cb8 <HAL_SPI_Transmit+0x212>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d106      	bne.n	8005cc6 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005cc4:	e029      	b.n	8005d1a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1c9      	bne.n	8005c64 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	6839      	ldr	r1, [r7, #0]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 fa61 	bl	800619c <SPI_EndRxTxTransaction>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10a      	bne.n	8005d04 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cee:	2300      	movs	r3, #0
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	613b      	str	r3, [r7, #16]
 8005d02:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	77fb      	strb	r3, [r7, #31]
 8005d10:	e003      	b.n	8005d1a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d22:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3720      	adds	r7, #32
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08c      	sub	sp, #48	; 0x30
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d101      	bne.n	8005d52 <HAL_SPI_TransmitReceive+0x26>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e198      	b.n	8006084 <HAL_SPI_TransmitReceive+0x358>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d5a:	f7fd fd79 	bl	8003850 <HAL_GetTick>
 8005d5e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005d70:	887b      	ldrh	r3, [r7, #2]
 8005d72:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d00f      	beq.n	8005d9c <HAL_SPI_TransmitReceive+0x70>
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d82:	d107      	bne.n	8005d94 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d103      	bne.n	8005d94 <HAL_SPI_TransmitReceive+0x68>
 8005d8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d90:	2b04      	cmp	r3, #4
 8005d92:	d003      	beq.n	8005d9c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005d94:	2302      	movs	r3, #2
 8005d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d9a:	e16d      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <HAL_SPI_TransmitReceive+0x82>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <HAL_SPI_TransmitReceive+0x82>
 8005da8:	887b      	ldrh	r3, [r7, #2]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d103      	bne.n	8005db6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005db4:	e160      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d003      	beq.n	8005dca <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2205      	movs	r2, #5
 8005dc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	887a      	ldrh	r2, [r7, #2]
 8005dda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	887a      	ldrh	r2, [r7, #2]
 8005de0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	887a      	ldrh	r2, [r7, #2]
 8005dec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	887a      	ldrh	r2, [r7, #2]
 8005df2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e0a:	2b40      	cmp	r3, #64	; 0x40
 8005e0c:	d007      	beq.n	8005e1e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e26:	d17c      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <HAL_SPI_TransmitReceive+0x10a>
 8005e30:	8b7b      	ldrh	r3, [r7, #26]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d16a      	bne.n	8005f0c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3a:	881a      	ldrh	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e46:	1c9a      	adds	r2, r3, #2
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	3b01      	subs	r3, #1
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e5a:	e057      	b.n	8005f0c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d11b      	bne.n	8005ea2 <HAL_SPI_TransmitReceive+0x176>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d016      	beq.n	8005ea2 <HAL_SPI_TransmitReceive+0x176>
 8005e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d113      	bne.n	8005ea2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7e:	881a      	ldrh	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8a:	1c9a      	adds	r2, r3, #2
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d119      	bne.n	8005ee4 <HAL_SPI_TransmitReceive+0x1b8>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d014      	beq.n	8005ee4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68da      	ldr	r2, [r3, #12]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec4:	b292      	uxth	r2, r2
 8005ec6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ecc:	1c9a      	adds	r2, r3, #2
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ee4:	f7fd fcb4 	bl	8003850 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d80b      	bhi.n	8005f0c <HAL_SPI_TransmitReceive+0x1e0>
 8005ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005efa:	d007      	beq.n	8005f0c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005f0a:	e0b5      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1a2      	bne.n	8005e5c <HAL_SPI_TransmitReceive+0x130>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d19d      	bne.n	8005e5c <HAL_SPI_TransmitReceive+0x130>
 8005f20:	e080      	b.n	8006024 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d002      	beq.n	8005f30 <HAL_SPI_TransmitReceive+0x204>
 8005f2a:	8b7b      	ldrh	r3, [r7, #26]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d16f      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	330c      	adds	r3, #12
 8005f3a:	7812      	ldrb	r2, [r2, #0]
 8005f3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f42:	1c5a      	adds	r2, r3, #1
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f56:	e05b      	b.n	8006010 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d11c      	bne.n	8005fa0 <HAL_SPI_TransmitReceive+0x274>
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d017      	beq.n	8005fa0 <HAL_SPI_TransmitReceive+0x274>
 8005f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d114      	bne.n	8005fa0 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	330c      	adds	r3, #12
 8005f80:	7812      	ldrb	r2, [r2, #0]
 8005f82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f88:	1c5a      	adds	r2, r3, #1
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	3b01      	subs	r3, #1
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d119      	bne.n	8005fe2 <HAL_SPI_TransmitReceive+0x2b6>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d014      	beq.n	8005fe2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68da      	ldr	r2, [r3, #12]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	b29a      	uxth	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fe2:	f7fd fc35 	bl	8003850 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d803      	bhi.n	8005ffa <HAL_SPI_TransmitReceive+0x2ce>
 8005ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff8:	d102      	bne.n	8006000 <HAL_SPI_TransmitReceive+0x2d4>
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d107      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800600e:	e033      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006014:	b29b      	uxth	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d19e      	bne.n	8005f58 <HAL_SPI_TransmitReceive+0x22c>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800601e:	b29b      	uxth	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	d199      	bne.n	8005f58 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006026:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 f8b7 	bl	800619c <SPI_EndRxTxTransaction>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d006      	beq.n	8006042 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2220      	movs	r2, #32
 800603e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006040:	e01a      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10a      	bne.n	8006060 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	617b      	str	r3, [r7, #20]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	617b      	str	r3, [r7, #20]
 800605e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800606e:	e003      	b.n	8006078 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006080:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006084:	4618      	mov	r0, r3
 8006086:	3730      	adds	r7, #48	; 0x30
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b088      	sub	sp, #32
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	603b      	str	r3, [r7, #0]
 8006098:	4613      	mov	r3, r2
 800609a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800609c:	f7fd fbd8 	bl	8003850 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a4:	1a9b      	subs	r3, r3, r2
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	4413      	add	r3, r2
 80060aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060ac:	f7fd fbd0 	bl	8003850 <HAL_GetTick>
 80060b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060b2:	4b39      	ldr	r3, [pc, #228]	; (8006198 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	015b      	lsls	r3, r3, #5
 80060b8:	0d1b      	lsrs	r3, r3, #20
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	fb02 f303 	mul.w	r3, r2, r3
 80060c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060c2:	e054      	b.n	800616e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ca:	d050      	beq.n	800616e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060cc:	f7fd fbc0 	bl	8003850 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d902      	bls.n	80060e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d13d      	bne.n	800615e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060fa:	d111      	bne.n	8006120 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006104:	d004      	beq.n	8006110 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800610e:	d107      	bne.n	8006120 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800611e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006124:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006128:	d10f      	bne.n	800614a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006138:	601a      	str	r2, [r3, #0]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006148:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e017      	b.n	800618e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	3b01      	subs	r3, #1
 800616c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	4013      	ands	r3, r2
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	429a      	cmp	r2, r3
 800617c:	bf0c      	ite	eq
 800617e:	2301      	moveq	r3, #1
 8006180:	2300      	movne	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	461a      	mov	r2, r3
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	429a      	cmp	r2, r3
 800618a:	d19b      	bne.n	80060c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3720      	adds	r7, #32
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	2000000c 	.word	0x2000000c

0800619c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2201      	movs	r2, #1
 80061b0:	2102      	movs	r1, #2
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f7ff ff6a 	bl	800608c <SPI_WaitFlagStateUntilTimeout>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d007      	beq.n	80061ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c2:	f043 0220 	orr.w	r2, r3, #32
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e032      	b.n	8006234 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061ce:	4b1b      	ldr	r3, [pc, #108]	; (800623c <SPI_EndRxTxTransaction+0xa0>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a1b      	ldr	r2, [pc, #108]	; (8006240 <SPI_EndRxTxTransaction+0xa4>)
 80061d4:	fba2 2303 	umull	r2, r3, r2, r3
 80061d8:	0d5b      	lsrs	r3, r3, #21
 80061da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80061de:	fb02 f303 	mul.w	r3, r2, r3
 80061e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061ec:	d112      	bne.n	8006214 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2200      	movs	r2, #0
 80061f6:	2180      	movs	r1, #128	; 0x80
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f7ff ff47 	bl	800608c <SPI_WaitFlagStateUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d016      	beq.n	8006232 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006208:	f043 0220 	orr.w	r2, r3, #32
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e00f      	b.n	8006234 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	3b01      	subs	r3, #1
 800621e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800622a:	2b80      	cmp	r3, #128	; 0x80
 800622c:	d0f2      	beq.n	8006214 <SPI_EndRxTxTransaction+0x78>
 800622e:	e000      	b.n	8006232 <SPI_EndRxTxTransaction+0x96>
        break;
 8006230:	bf00      	nop
  }

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3718      	adds	r7, #24
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	2000000c 	.word	0x2000000c
 8006240:	165e9f81 	.word	0x165e9f81

08006244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e041      	b.n	80062da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d106      	bne.n	8006270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fd f896 	bl	800339c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	3304      	adds	r3, #4
 8006280:	4619      	mov	r1, r3
 8006282:	4610      	mov	r0, r2
 8006284:	f000 fa7e 	bl	8006784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d001      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e04e      	b.n	800639a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f042 0201 	orr.w	r2, r2, #1
 8006312:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a23      	ldr	r2, [pc, #140]	; (80063a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d022      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006326:	d01d      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a1f      	ldr	r2, [pc, #124]	; (80063ac <HAL_TIM_Base_Start_IT+0xc8>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d018      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a1e      	ldr	r2, [pc, #120]	; (80063b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d013      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a1c      	ldr	r2, [pc, #112]	; (80063b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00e      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1b      	ldr	r2, [pc, #108]	; (80063b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d009      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a19      	ldr	r2, [pc, #100]	; (80063bc <HAL_TIM_Base_Start_IT+0xd8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d004      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x80>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a18      	ldr	r2, [pc, #96]	; (80063c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d111      	bne.n	8006388 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 0307 	and.w	r3, r3, #7
 800636e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2b06      	cmp	r3, #6
 8006374:	d010      	beq.n	8006398 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f042 0201 	orr.w	r2, r2, #1
 8006384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006386:	e007      	b.n	8006398 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f042 0201 	orr.w	r2, r2, #1
 8006396:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3714      	adds	r7, #20
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	40010000 	.word	0x40010000
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800
 80063b4:	40000c00 	.word	0x40000c00
 80063b8:	40010400 	.word	0x40010400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40001800 	.word	0x40001800

080063c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d020      	beq.n	8006428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f003 0302 	and.w	r3, r3, #2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d01b      	beq.n	8006428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f06f 0202 	mvn.w	r2, #2
 80063f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f999 	bl	8006746 <HAL_TIM_IC_CaptureCallback>
 8006414:	e005      	b.n	8006422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f98b 	bl	8006732 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f99c 	bl	800675a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d020      	beq.n	8006474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	d01b      	beq.n	8006474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f06f 0204 	mvn.w	r2, #4
 8006444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2202      	movs	r2, #2
 800644a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f973 	bl	8006746 <HAL_TIM_IC_CaptureCallback>
 8006460:	e005      	b.n	800646e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 f965 	bl	8006732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f976 	bl	800675a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f003 0308 	and.w	r3, r3, #8
 800647a:	2b00      	cmp	r3, #0
 800647c:	d020      	beq.n	80064c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f003 0308 	and.w	r3, r3, #8
 8006484:	2b00      	cmp	r3, #0
 8006486:	d01b      	beq.n	80064c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0208 	mvn.w	r2, #8
 8006490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2204      	movs	r2, #4
 8006496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f94d 	bl	8006746 <HAL_TIM_IC_CaptureCallback>
 80064ac:	e005      	b.n	80064ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f93f 	bl	8006732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 f950 	bl	800675a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f003 0310 	and.w	r3, r3, #16
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d020      	beq.n	800650c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d01b      	beq.n	800650c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f06f 0210 	mvn.w	r2, #16
 80064dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2208      	movs	r2, #8
 80064e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	69db      	ldr	r3, [r3, #28]
 80064ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d003      	beq.n	80064fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f927 	bl	8006746 <HAL_TIM_IC_CaptureCallback>
 80064f8:	e005      	b.n	8006506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f919 	bl	8006732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f92a 	bl	800675a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00c      	beq.n	8006530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	2b00      	cmp	r3, #0
 800651e:	d007      	beq.n	8006530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0201 	mvn.w	r2, #1
 8006528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fc fd96 	bl	800305c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00c      	beq.n	8006554 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006540:	2b00      	cmp	r3, #0
 8006542:	d007      	beq.n	8006554 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800654c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fae4 	bl	8006b1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00c      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006564:	2b00      	cmp	r3, #0
 8006566:	d007      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f8fb 	bl	800676e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00c      	beq.n	800659c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f003 0320 	and.w	r3, r3, #32
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0220 	mvn.w	r2, #32
 8006594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fab6 	bl	8006b08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800659c:	bf00      	nop
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d101      	bne.n	80065c0 <HAL_TIM_ConfigClockSource+0x1c>
 80065bc:	2302      	movs	r3, #2
 80065be:	e0b4      	b.n	800672a <HAL_TIM_ConfigClockSource+0x186>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065f8:	d03e      	beq.n	8006678 <HAL_TIM_ConfigClockSource+0xd4>
 80065fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065fe:	f200 8087 	bhi.w	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006606:	f000 8086 	beq.w	8006716 <HAL_TIM_ConfigClockSource+0x172>
 800660a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800660e:	d87f      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006610:	2b70      	cmp	r3, #112	; 0x70
 8006612:	d01a      	beq.n	800664a <HAL_TIM_ConfigClockSource+0xa6>
 8006614:	2b70      	cmp	r3, #112	; 0x70
 8006616:	d87b      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006618:	2b60      	cmp	r3, #96	; 0x60
 800661a:	d050      	beq.n	80066be <HAL_TIM_ConfigClockSource+0x11a>
 800661c:	2b60      	cmp	r3, #96	; 0x60
 800661e:	d877      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006620:	2b50      	cmp	r3, #80	; 0x50
 8006622:	d03c      	beq.n	800669e <HAL_TIM_ConfigClockSource+0xfa>
 8006624:	2b50      	cmp	r3, #80	; 0x50
 8006626:	d873      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006628:	2b40      	cmp	r3, #64	; 0x40
 800662a:	d058      	beq.n	80066de <HAL_TIM_ConfigClockSource+0x13a>
 800662c:	2b40      	cmp	r3, #64	; 0x40
 800662e:	d86f      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006630:	2b30      	cmp	r3, #48	; 0x30
 8006632:	d064      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0x15a>
 8006634:	2b30      	cmp	r3, #48	; 0x30
 8006636:	d86b      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006638:	2b20      	cmp	r3, #32
 800663a:	d060      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0x15a>
 800663c:	2b20      	cmp	r3, #32
 800663e:	d867      	bhi.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
 8006640:	2b00      	cmp	r3, #0
 8006642:	d05c      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0x15a>
 8006644:	2b10      	cmp	r3, #16
 8006646:	d05a      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0x15a>
 8006648:	e062      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800665a:	f000 f9b9 	bl	80069d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800666c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	609a      	str	r2, [r3, #8]
      break;
 8006676:	e04f      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006688:	f000 f9a2 	bl	80069d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689a      	ldr	r2, [r3, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800669a:	609a      	str	r2, [r3, #8]
      break;
 800669c:	e03c      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066aa:	461a      	mov	r2, r3
 80066ac:	f000 f916 	bl	80068dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2150      	movs	r1, #80	; 0x50
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 f96f 	bl	800699a <TIM_ITRx_SetConfig>
      break;
 80066bc:	e02c      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ca:	461a      	mov	r2, r3
 80066cc:	f000 f935 	bl	800693a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2160      	movs	r1, #96	; 0x60
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 f95f 	bl	800699a <TIM_ITRx_SetConfig>
      break;
 80066dc:	e01c      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ea:	461a      	mov	r2, r3
 80066ec:	f000 f8f6 	bl	80068dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2140      	movs	r1, #64	; 0x40
 80066f6:	4618      	mov	r0, r3
 80066f8:	f000 f94f 	bl	800699a <TIM_ITRx_SetConfig>
      break;
 80066fc:	e00c      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4619      	mov	r1, r3
 8006708:	4610      	mov	r0, r2
 800670a:	f000 f946 	bl	800699a <TIM_ITRx_SetConfig>
      break;
 800670e:	e003      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	73fb      	strb	r3, [r7, #15]
      break;
 8006714:	e000      	b.n	8006718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006728:	7bfb      	ldrb	r3, [r7, #15]
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006746:	b480      	push	{r7}
 8006748:	b083      	sub	sp, #12
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800674e:	bf00      	nop
 8006750:	370c      	adds	r7, #12
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
	...

08006784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a46      	ldr	r2, [pc, #280]	; (80068b0 <TIM_Base_SetConfig+0x12c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d013      	beq.n	80067c4 <TIM_Base_SetConfig+0x40>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067a2:	d00f      	beq.n	80067c4 <TIM_Base_SetConfig+0x40>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a43      	ldr	r2, [pc, #268]	; (80068b4 <TIM_Base_SetConfig+0x130>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d00b      	beq.n	80067c4 <TIM_Base_SetConfig+0x40>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a42      	ldr	r2, [pc, #264]	; (80068b8 <TIM_Base_SetConfig+0x134>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d007      	beq.n	80067c4 <TIM_Base_SetConfig+0x40>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a41      	ldr	r2, [pc, #260]	; (80068bc <TIM_Base_SetConfig+0x138>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d003      	beq.n	80067c4 <TIM_Base_SetConfig+0x40>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a40      	ldr	r2, [pc, #256]	; (80068c0 <TIM_Base_SetConfig+0x13c>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d108      	bne.n	80067d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a35      	ldr	r2, [pc, #212]	; (80068b0 <TIM_Base_SetConfig+0x12c>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d02b      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067e4:	d027      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a32      	ldr	r2, [pc, #200]	; (80068b4 <TIM_Base_SetConfig+0x130>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d023      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a31      	ldr	r2, [pc, #196]	; (80068b8 <TIM_Base_SetConfig+0x134>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d01f      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a30      	ldr	r2, [pc, #192]	; (80068bc <TIM_Base_SetConfig+0x138>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d01b      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a2f      	ldr	r2, [pc, #188]	; (80068c0 <TIM_Base_SetConfig+0x13c>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d017      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a2e      	ldr	r2, [pc, #184]	; (80068c4 <TIM_Base_SetConfig+0x140>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d013      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a2d      	ldr	r2, [pc, #180]	; (80068c8 <TIM_Base_SetConfig+0x144>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d00f      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a2c      	ldr	r2, [pc, #176]	; (80068cc <TIM_Base_SetConfig+0x148>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d00b      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a2b      	ldr	r2, [pc, #172]	; (80068d0 <TIM_Base_SetConfig+0x14c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d007      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a2a      	ldr	r2, [pc, #168]	; (80068d4 <TIM_Base_SetConfig+0x150>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d003      	beq.n	8006836 <TIM_Base_SetConfig+0xb2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a29      	ldr	r2, [pc, #164]	; (80068d8 <TIM_Base_SetConfig+0x154>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d108      	bne.n	8006848 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800683c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	4313      	orrs	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	695b      	ldr	r3, [r3, #20]
 8006852:	4313      	orrs	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a10      	ldr	r2, [pc, #64]	; (80068b0 <TIM_Base_SetConfig+0x12c>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d003      	beq.n	800687c <TIM_Base_SetConfig+0xf8>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a12      	ldr	r2, [pc, #72]	; (80068c0 <TIM_Base_SetConfig+0x13c>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d103      	bne.n	8006884 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	691a      	ldr	r2, [r3, #16]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b01      	cmp	r3, #1
 8006894:	d105      	bne.n	80068a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	f023 0201 	bic.w	r2, r3, #1
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	611a      	str	r2, [r3, #16]
  }
}
 80068a2:	bf00      	nop
 80068a4:	3714      	adds	r7, #20
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	40010000 	.word	0x40010000
 80068b4:	40000400 	.word	0x40000400
 80068b8:	40000800 	.word	0x40000800
 80068bc:	40000c00 	.word	0x40000c00
 80068c0:	40010400 	.word	0x40010400
 80068c4:	40014000 	.word	0x40014000
 80068c8:	40014400 	.word	0x40014400
 80068cc:	40014800 	.word	0x40014800
 80068d0:	40001800 	.word	0x40001800
 80068d4:	40001c00 	.word	0x40001c00
 80068d8:	40002000 	.word	0x40002000

080068dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6a1b      	ldr	r3, [r3, #32]
 80068ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a1b      	ldr	r3, [r3, #32]
 80068f2:	f023 0201 	bic.w	r2, r3, #1
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f023 030a 	bic.w	r3, r3, #10
 8006918:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	4313      	orrs	r3, r2
 8006920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	621a      	str	r2, [r3, #32]
}
 800692e:	bf00      	nop
 8006930:	371c      	adds	r7, #28
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800693a:	b480      	push	{r7}
 800693c:	b087      	sub	sp, #28
 800693e:	af00      	add	r7, sp, #0
 8006940:	60f8      	str	r0, [r7, #12]
 8006942:	60b9      	str	r1, [r7, #8]
 8006944:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	f023 0210 	bic.w	r2, r3, #16
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006964:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	031b      	lsls	r3, r3, #12
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4313      	orrs	r3, r2
 800696e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006976:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	011b      	lsls	r3, r3, #4
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	621a      	str	r2, [r3, #32]
}
 800698e:	bf00      	nop
 8006990:	371c      	adds	r7, #28
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800699a:	b480      	push	{r7}
 800699c:	b085      	sub	sp, #20
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
 80069a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	f043 0307 	orr.w	r3, r3, #7
 80069bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	609a      	str	r2, [r3, #8]
}
 80069c4:	bf00      	nop
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
 80069dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	021a      	lsls	r2, r3, #8
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	431a      	orrs	r2, r3
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	609a      	str	r2, [r3, #8]
}
 8006a04:	bf00      	nop
 8006a06:	371c      	adds	r7, #28
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d101      	bne.n	8006a28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a24:	2302      	movs	r3, #2
 8006a26:	e05a      	b.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a21      	ldr	r2, [pc, #132]	; (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d022      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a74:	d01d      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a1d      	ldr	r2, [pc, #116]	; (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d018      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a1b      	ldr	r2, [pc, #108]	; (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d013      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a1a      	ldr	r2, [pc, #104]	; (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d00e      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a18      	ldr	r2, [pc, #96]	; (8006afc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d009      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a17      	ldr	r2, [pc, #92]	; (8006b00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d004      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a15      	ldr	r2, [pc, #84]	; (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d10c      	bne.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ab8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	40010000 	.word	0x40010000
 8006af0:	40000400 	.word	0x40000400
 8006af4:	40000800 	.word	0x40000800
 8006af8:	40000c00 	.word	0x40000c00
 8006afc:	40010400 	.word	0x40010400
 8006b00:	40014000 	.word	0x40014000
 8006b04:	40001800 	.word	0x40001800

08006b08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e042      	b.n	8006bc8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d106      	bne.n	8006b5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f7fc fc66 	bl	8003428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2224      	movs	r2, #36	; 0x24
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 fdbd 	bl	80076f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	691a      	ldr	r2, [r3, #16]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	695a      	ldr	r2, [r3, #20]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68da      	ldr	r2, [r3, #12]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ba8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b08a      	sub	sp, #40	; 0x28
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	603b      	str	r3, [r7, #0]
 8006bdc:	4613      	mov	r3, r2
 8006bde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b20      	cmp	r3, #32
 8006bee:	d175      	bne.n	8006cdc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_UART_Transmit+0x2c>
 8006bf6:	88fb      	ldrh	r3, [r7, #6]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e06e      	b.n	8006cde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2221      	movs	r2, #33	; 0x21
 8006c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c0e:	f7fc fe1f 	bl	8003850 <HAL_GetTick>
 8006c12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	88fa      	ldrh	r2, [r7, #6]
 8006c18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	88fa      	ldrh	r2, [r7, #6]
 8006c1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c28:	d108      	bne.n	8006c3c <HAL_UART_Transmit+0x6c>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d104      	bne.n	8006c3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c32:	2300      	movs	r3, #0
 8006c34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	61bb      	str	r3, [r7, #24]
 8006c3a:	e003      	b.n	8006c44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c44:	e02e      	b.n	8006ca4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	2180      	movs	r1, #128	; 0x80
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 fb1f 	bl	8007294 <UART_WaitOnFlagUntilTimeout>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d005      	beq.n	8006c68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2220      	movs	r2, #32
 8006c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e03a      	b.n	8006cde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10b      	bne.n	8006c86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	461a      	mov	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	3302      	adds	r3, #2
 8006c82:	61bb      	str	r3, [r7, #24]
 8006c84:	e007      	b.n	8006c96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	781a      	ldrb	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	3301      	adds	r3, #1
 8006c94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1cb      	bne.n	8006c46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	2140      	movs	r1, #64	; 0x40
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 faeb 	bl	8007294 <UART_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d005      	beq.n	8006cd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e006      	b.n	8006cde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	e000      	b.n	8006cde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cdc:	2302      	movs	r3, #2
  }
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3720      	adds	r7, #32
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b084      	sub	sp, #16
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	60f8      	str	r0, [r7, #12]
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b20      	cmp	r3, #32
 8006cfe:	d112      	bne.n	8006d26 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <HAL_UART_Receive_IT+0x26>
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e00b      	b.n	8006d28 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d16:	88fb      	ldrh	r3, [r7, #6]
 8006d18:	461a      	mov	r2, r3
 8006d1a:	68b9      	ldr	r1, [r7, #8]
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f000 fb12 	bl	8007346 <UART_Start_Receive_IT>
 8006d22:	4603      	mov	r3, r0
 8006d24:	e000      	b.n	8006d28 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006d26:	2302      	movs	r3, #2
  }
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b0ba      	sub	sp, #232	; 0xe8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d66:	f003 030f 	and.w	r3, r3, #15
 8006d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006d6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10f      	bne.n	8006d96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d7a:	f003 0320 	and.w	r3, r3, #32
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d009      	beq.n	8006d96 <HAL_UART_IRQHandler+0x66>
 8006d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d86:	f003 0320 	and.w	r3, r3, #32
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d003      	beq.n	8006d96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fbf2 	bl	8007578 <UART_Receive_IT>
      return;
 8006d94:	e25b      	b.n	800724e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 80de 	beq.w	8006f5c <HAL_UART_IRQHandler+0x22c>
 8006da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006da4:	f003 0301 	and.w	r3, r3, #1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d106      	bne.n	8006dba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006db0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 80d1 	beq.w	8006f5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d00b      	beq.n	8006dde <HAL_UART_IRQHandler+0xae>
 8006dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d005      	beq.n	8006dde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dd6:	f043 0201 	orr.w	r2, r3, #1
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00b      	beq.n	8006e02 <HAL_UART_IRQHandler+0xd2>
 8006dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d005      	beq.n	8006e02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dfa:	f043 0202 	orr.w	r2, r3, #2
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e06:	f003 0302 	and.w	r3, r3, #2
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00b      	beq.n	8006e26 <HAL_UART_IRQHandler+0xf6>
 8006e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d005      	beq.n	8006e26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e1e:	f043 0204 	orr.w	r2, r3, #4
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e2a:	f003 0308 	and.w	r3, r3, #8
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d011      	beq.n	8006e56 <HAL_UART_IRQHandler+0x126>
 8006e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e36:	f003 0320 	and.w	r3, r3, #32
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d105      	bne.n	8006e4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d005      	beq.n	8006e56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4e:	f043 0208 	orr.w	r2, r3, #8
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 81f2 	beq.w	8007244 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e64:	f003 0320 	and.w	r3, r3, #32
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d008      	beq.n	8006e7e <HAL_UART_IRQHandler+0x14e>
 8006e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e70:	f003 0320 	and.w	r3, r3, #32
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 fb7d 	bl	8007578 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e88:	2b40      	cmp	r3, #64	; 0x40
 8006e8a:	bf0c      	ite	eq
 8006e8c:	2301      	moveq	r3, #1
 8006e8e:	2300      	movne	r3, #0
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e9a:	f003 0308 	and.w	r3, r3, #8
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d103      	bne.n	8006eaa <HAL_UART_IRQHandler+0x17a>
 8006ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d04f      	beq.n	8006f4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 fa85 	bl	80073ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eba:	2b40      	cmp	r3, #64	; 0x40
 8006ebc:	d141      	bne.n	8006f42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ecc:	e853 3f00 	ldrex	r3, [r3]
 8006ed0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ed4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006edc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3314      	adds	r3, #20
 8006ee6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006eea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006eee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006ef6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006f02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1d9      	bne.n	8006ebe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d013      	beq.n	8006f3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f16:	4a7e      	ldr	r2, [pc, #504]	; (8007110 <HAL_UART_IRQHandler+0x3e0>)
 8006f18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fd fc5e 	bl	80047e0 <HAL_DMA_Abort_IT>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d016      	beq.n	8006f58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006f34:	4610      	mov	r0, r2
 8006f36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f38:	e00e      	b.n	8006f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f994 	bl	8007268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	e00a      	b.n	8006f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f990 	bl	8007268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f48:	e006      	b.n	8006f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f98c 	bl	8007268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006f56:	e175      	b.n	8007244 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f58:	bf00      	nop
    return;
 8006f5a:	e173      	b.n	8007244 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	f040 814f 	bne.w	8007204 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f6a:	f003 0310 	and.w	r3, r3, #16
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 8148 	beq.w	8007204 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f78:	f003 0310 	and.w	r3, r3, #16
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f000 8141 	beq.w	8007204 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f82:	2300      	movs	r3, #0
 8006f84:	60bb      	str	r3, [r7, #8]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	60bb      	str	r3, [r7, #8]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	60bb      	str	r3, [r7, #8]
 8006f96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa2:	2b40      	cmp	r3, #64	; 0x40
 8006fa4:	f040 80b6 	bne.w	8007114 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fb4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 8145 	beq.w	8007248 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	f080 813e 	bcs.w	8007248 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fd2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd8:	69db      	ldr	r3, [r3, #28]
 8006fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fde:	f000 8088 	beq.w	80070f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	330c      	adds	r3, #12
 8006fe8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ff0:	e853 3f00 	ldrex	r3, [r3]
 8006ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006ff8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	330c      	adds	r3, #12
 800700a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800700e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007016:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800701a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800701e:	e841 2300 	strex	r3, r2, [r1]
 8007022:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007026:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1d9      	bne.n	8006fe2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3314      	adds	r3, #20
 8007034:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800703e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007040:	f023 0301 	bic.w	r3, r3, #1
 8007044:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3314      	adds	r3, #20
 800704e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007052:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007056:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007058:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800705a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800705e:	e841 2300 	strex	r3, r2, [r1]
 8007062:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007064:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1e1      	bne.n	800702e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	3314      	adds	r3, #20
 8007070:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007072:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007074:	e853 3f00 	ldrex	r3, [r3]
 8007078:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800707a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800707c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007080:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	3314      	adds	r3, #20
 800708a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800708e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007090:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007092:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007094:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007096:	e841 2300 	strex	r3, r2, [r1]
 800709a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800709c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d1e3      	bne.n	800706a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	330c      	adds	r3, #12
 80070b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070ba:	e853 3f00 	ldrex	r3, [r3]
 80070be:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80070c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070c2:	f023 0310 	bic.w	r3, r3, #16
 80070c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	330c      	adds	r3, #12
 80070d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80070d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80070d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80070dc:	e841 2300 	strex	r3, r2, [r1]
 80070e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80070e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1e3      	bne.n	80070b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fd fb07 	bl	8004700 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2202      	movs	r2, #2
 80070f6:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007100:	b29b      	uxth	r3, r3
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	b29b      	uxth	r3, r3
 8007106:	4619      	mov	r1, r3
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 f8b7 	bl	800727c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800710e:	e09b      	b.n	8007248 <HAL_UART_IRQHandler+0x518>
 8007110:	08007481 	.word	0x08007481
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800711c:	b29b      	uxth	r3, r3
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 808e 	beq.w	800724c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007130:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 8089 	beq.w	800724c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	330c      	adds	r3, #12
 8007140:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007144:	e853 3f00 	ldrex	r3, [r3]
 8007148:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800714a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800714c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007150:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	330c      	adds	r3, #12
 800715a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800715e:	647a      	str	r2, [r7, #68]	; 0x44
 8007160:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007162:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007164:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007166:	e841 2300 	strex	r3, r2, [r1]
 800716a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800716c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1e3      	bne.n	800713a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3314      	adds	r3, #20
 8007178:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	623b      	str	r3, [r7, #32]
   return(result);
 8007182:	6a3b      	ldr	r3, [r7, #32]
 8007184:	f023 0301 	bic.w	r3, r3, #1
 8007188:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3314      	adds	r3, #20
 8007192:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007196:	633a      	str	r2, [r7, #48]	; 0x30
 8007198:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800719c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e3      	bne.n	8007172 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	330c      	adds	r3, #12
 80071be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	e853 3f00 	ldrex	r3, [r3]
 80071c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f023 0310 	bic.w	r3, r3, #16
 80071ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	330c      	adds	r3, #12
 80071d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80071dc:	61fa      	str	r2, [r7, #28]
 80071de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e0:	69b9      	ldr	r1, [r7, #24]
 80071e2:	69fa      	ldr	r2, [r7, #28]
 80071e4:	e841 2300 	strex	r3, r2, [r1]
 80071e8:	617b      	str	r3, [r7, #20]
   return(result);
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e3      	bne.n	80071b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2202      	movs	r2, #2
 80071f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80071fa:	4619      	mov	r1, r3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f83d 	bl	800727c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007202:	e023      	b.n	800724c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800720c:	2b00      	cmp	r3, #0
 800720e:	d009      	beq.n	8007224 <HAL_UART_IRQHandler+0x4f4>
 8007210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007218:	2b00      	cmp	r3, #0
 800721a:	d003      	beq.n	8007224 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f943 	bl	80074a8 <UART_Transmit_IT>
    return;
 8007222:	e014      	b.n	800724e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00e      	beq.n	800724e <HAL_UART_IRQHandler+0x51e>
 8007230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007238:	2b00      	cmp	r3, #0
 800723a:	d008      	beq.n	800724e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f983 	bl	8007548 <UART_EndTransmit_IT>
    return;
 8007242:	e004      	b.n	800724e <HAL_UART_IRQHandler+0x51e>
    return;
 8007244:	bf00      	nop
 8007246:	e002      	b.n	800724e <HAL_UART_IRQHandler+0x51e>
      return;
 8007248:	bf00      	nop
 800724a:	e000      	b.n	800724e <HAL_UART_IRQHandler+0x51e>
      return;
 800724c:	bf00      	nop
  }
}
 800724e:	37e8      	adds	r7, #232	; 0xe8
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	460b      	mov	r3, r1
 8007286:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	4613      	mov	r3, r2
 80072a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072a4:	e03b      	b.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ac:	d037      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072ae:	f7fc facf 	bl	8003850 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	6a3a      	ldr	r2, [r7, #32]
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d302      	bcc.n	80072c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80072c4:	2303      	movs	r3, #3
 80072c6:	e03a      	b.n	800733e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d023      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	2b80      	cmp	r3, #128	; 0x80
 80072da:	d020      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b40      	cmp	r3, #64	; 0x40
 80072e0:	d01d      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0308 	and.w	r3, r3, #8
 80072ec:	2b08      	cmp	r3, #8
 80072ee:	d116      	bne.n	800731e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80072f0:	2300      	movs	r3, #0
 80072f2:	617b      	str	r3, [r7, #20]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	617b      	str	r3, [r7, #20]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	617b      	str	r3, [r7, #20]
 8007304:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f857 	bl	80073ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2208      	movs	r2, #8
 8007310:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e00f      	b.n	800733e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	4013      	ands	r3, r2
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	429a      	cmp	r2, r3
 800732c:	bf0c      	ite	eq
 800732e:	2301      	moveq	r3, #1
 8007330:	2300      	movne	r3, #0
 8007332:	b2db      	uxtb	r3, r3
 8007334:	461a      	mov	r2, r3
 8007336:	79fb      	ldrb	r3, [r7, #7]
 8007338:	429a      	cmp	r2, r3
 800733a:	d0b4      	beq.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3718      	adds	r7, #24
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007346:	b480      	push	{r7}
 8007348:	b085      	sub	sp, #20
 800734a:	af00      	add	r7, sp, #0
 800734c:	60f8      	str	r0, [r7, #12]
 800734e:	60b9      	str	r1, [r7, #8]
 8007350:	4613      	mov	r3, r2
 8007352:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	88fa      	ldrh	r2, [r7, #6]
 800735e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	88fa      	ldrh	r2, [r7, #6]
 8007364:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2222      	movs	r2, #34	; 0x22
 8007370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	691b      	ldr	r3, [r3, #16]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d007      	beq.n	800738c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800738a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	695a      	ldr	r2, [r3, #20]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f042 0201 	orr.w	r2, r2, #1
 800739a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f042 0220 	orr.w	r2, r2, #32
 80073aa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3714      	adds	r7, #20
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr

080073ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073ba:	b480      	push	{r7}
 80073bc:	b095      	sub	sp, #84	; 0x54
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	330c      	adds	r3, #12
 80073c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	330c      	adds	r3, #12
 80073e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073e2:	643a      	str	r2, [r7, #64]	; 0x40
 80073e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80073e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80073ea:	e841 2300 	strex	r3, r2, [r1]
 80073ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1e5      	bne.n	80073c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3314      	adds	r3, #20
 80073fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fe:	6a3b      	ldr	r3, [r7, #32]
 8007400:	e853 3f00 	ldrex	r3, [r3]
 8007404:	61fb      	str	r3, [r7, #28]
   return(result);
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	64bb      	str	r3, [r7, #72]	; 0x48
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3314      	adds	r3, #20
 8007414:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007416:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007418:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800741c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1e5      	bne.n	80073f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800742e:	2b01      	cmp	r3, #1
 8007430:	d119      	bne.n	8007466 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	330c      	adds	r3, #12
 8007438:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	e853 3f00 	ldrex	r3, [r3]
 8007440:	60bb      	str	r3, [r7, #8]
   return(result);
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f023 0310 	bic.w	r3, r3, #16
 8007448:	647b      	str	r3, [r7, #68]	; 0x44
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007452:	61ba      	str	r2, [r7, #24]
 8007454:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007456:	6979      	ldr	r1, [r7, #20]
 8007458:	69ba      	ldr	r2, [r7, #24]
 800745a:	e841 2300 	strex	r3, r2, [r1]
 800745e:	613b      	str	r3, [r7, #16]
   return(result);
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e5      	bne.n	8007432 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2220      	movs	r2, #32
 800746a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007474:	bf00      	nop
 8007476:	3754      	adds	r7, #84	; 0x54
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2200      	movs	r2, #0
 8007498:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f7ff fee4 	bl	8007268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074a0:	bf00      	nop
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b21      	cmp	r3, #33	; 0x21
 80074ba:	d13e      	bne.n	800753a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074c4:	d114      	bne.n	80074f0 <UART_Transmit_IT+0x48>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d110      	bne.n	80074f0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	881b      	ldrh	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	1c9a      	adds	r2, r3, #2
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	621a      	str	r2, [r3, #32]
 80074ee:	e008      	b.n	8007502 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	1c59      	adds	r1, r3, #1
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	6211      	str	r1, [r2, #32]
 80074fa:	781a      	ldrb	r2, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007506:	b29b      	uxth	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	b29b      	uxth	r3, r3
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	4619      	mov	r1, r3
 8007510:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007512:	2b00      	cmp	r3, #0
 8007514:	d10f      	bne.n	8007536 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68da      	ldr	r2, [r3, #12]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007524:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	68da      	ldr	r2, [r3, #12]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007534:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	e000      	b.n	800753c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800753a:	2302      	movs	r3, #2
  }
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800755e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2220      	movs	r2, #32
 8007564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f7ff fe73 	bl	8007254 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3708      	adds	r7, #8
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b08c      	sub	sp, #48	; 0x30
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007586:	b2db      	uxtb	r3, r3
 8007588:	2b22      	cmp	r3, #34	; 0x22
 800758a:	f040 80ae 	bne.w	80076ea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007596:	d117      	bne.n	80075c8 <UART_Receive_IT+0x50>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d113      	bne.n	80075c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80075a0:	2300      	movs	r3, #0
 80075a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c0:	1c9a      	adds	r2, r3, #2
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	629a      	str	r2, [r3, #40]	; 0x28
 80075c6:	e026      	b.n	8007616 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80075ce:	2300      	movs	r3, #0
 80075d0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075da:	d007      	beq.n	80075ec <UART_Receive_IT+0x74>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10a      	bne.n	80075fa <UART_Receive_IT+0x82>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d106      	bne.n	80075fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	b2da      	uxtb	r2, r3
 80075f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f6:	701a      	strb	r2, [r3, #0]
 80075f8:	e008      	b.n	800760c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	b2db      	uxtb	r3, r3
 8007602:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007606:	b2da      	uxtb	r2, r3
 8007608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800760a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007610:	1c5a      	adds	r2, r3, #1
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800761a:	b29b      	uxth	r3, r3
 800761c:	3b01      	subs	r3, #1
 800761e:	b29b      	uxth	r3, r3
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	4619      	mov	r1, r3
 8007624:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007626:	2b00      	cmp	r3, #0
 8007628:	d15d      	bne.n	80076e6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68da      	ldr	r2, [r3, #12]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0220 	bic.w	r2, r2, #32
 8007638:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007648:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	695a      	ldr	r2, [r3, #20]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 0201 	bic.w	r2, r2, #1
 8007658:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2220      	movs	r2, #32
 800765e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800766c:	2b01      	cmp	r3, #1
 800766e:	d135      	bne.n	80076dc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	330c      	adds	r3, #12
 800767c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	e853 3f00 	ldrex	r3, [r3]
 8007684:	613b      	str	r3, [r7, #16]
   return(result);
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f023 0310 	bic.w	r3, r3, #16
 800768c:	627b      	str	r3, [r7, #36]	; 0x24
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	330c      	adds	r3, #12
 8007694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007696:	623a      	str	r2, [r7, #32]
 8007698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769a:	69f9      	ldr	r1, [r7, #28]
 800769c:	6a3a      	ldr	r2, [r7, #32]
 800769e:	e841 2300 	strex	r3, r2, [r1]
 80076a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1e5      	bne.n	8007676 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0310 	and.w	r3, r3, #16
 80076b4:	2b10      	cmp	r3, #16
 80076b6:	d10a      	bne.n	80076ce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076b8:	2300      	movs	r3, #0
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076d2:	4619      	mov	r1, r3
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f7ff fdd1 	bl	800727c <HAL_UARTEx_RxEventCallback>
 80076da:	e002      	b.n	80076e2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7fa f8f9 	bl	80018d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80076e2:	2300      	movs	r3, #0
 80076e4:	e002      	b.n	80076ec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80076e6:	2300      	movs	r3, #0
 80076e8:	e000      	b.n	80076ec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80076ea:	2302      	movs	r3, #2
  }
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3730      	adds	r7, #48	; 0x30
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076f8:	b0c0      	sub	sp, #256	; 0x100
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800770c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007710:	68d9      	ldr	r1, [r3, #12]
 8007712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	ea40 0301 	orr.w	r3, r0, r1
 800771c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800771e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	431a      	orrs	r2, r3
 800772c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	431a      	orrs	r2, r3
 8007734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	4313      	orrs	r3, r2
 800773c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800774c:	f021 010c 	bic.w	r1, r1, #12
 8007750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800775a:	430b      	orrs	r3, r1
 800775c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800775e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800776a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776e:	6999      	ldr	r1, [r3, #24]
 8007770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	ea40 0301 	orr.w	r3, r0, r1
 800777a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800777c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	4b8f      	ldr	r3, [pc, #572]	; (80079c0 <UART_SetConfig+0x2cc>)
 8007784:	429a      	cmp	r2, r3
 8007786:	d005      	beq.n	8007794 <UART_SetConfig+0xa0>
 8007788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	4b8d      	ldr	r3, [pc, #564]	; (80079c4 <UART_SetConfig+0x2d0>)
 8007790:	429a      	cmp	r2, r3
 8007792:	d104      	bne.n	800779e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007794:	f7fe f8ea 	bl	800596c <HAL_RCC_GetPCLK2Freq>
 8007798:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800779c:	e003      	b.n	80077a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800779e:	f7fe f8d1 	bl	8005944 <HAL_RCC_GetPCLK1Freq>
 80077a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077b0:	f040 810c 	bne.w	80079cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077b8:	2200      	movs	r2, #0
 80077ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80077be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80077c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80077c6:	4622      	mov	r2, r4
 80077c8:	462b      	mov	r3, r5
 80077ca:	1891      	adds	r1, r2, r2
 80077cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80077ce:	415b      	adcs	r3, r3
 80077d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80077d6:	4621      	mov	r1, r4
 80077d8:	eb12 0801 	adds.w	r8, r2, r1
 80077dc:	4629      	mov	r1, r5
 80077de:	eb43 0901 	adc.w	r9, r3, r1
 80077e2:	f04f 0200 	mov.w	r2, #0
 80077e6:	f04f 0300 	mov.w	r3, #0
 80077ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077f6:	4690      	mov	r8, r2
 80077f8:	4699      	mov	r9, r3
 80077fa:	4623      	mov	r3, r4
 80077fc:	eb18 0303 	adds.w	r3, r8, r3
 8007800:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007804:	462b      	mov	r3, r5
 8007806:	eb49 0303 	adc.w	r3, r9, r3
 800780a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800780e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800781a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800781e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007822:	460b      	mov	r3, r1
 8007824:	18db      	adds	r3, r3, r3
 8007826:	653b      	str	r3, [r7, #80]	; 0x50
 8007828:	4613      	mov	r3, r2
 800782a:	eb42 0303 	adc.w	r3, r2, r3
 800782e:	657b      	str	r3, [r7, #84]	; 0x54
 8007830:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007834:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007838:	f7f9 f9ae 	bl	8000b98 <__aeabi_uldivmod>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4b61      	ldr	r3, [pc, #388]	; (80079c8 <UART_SetConfig+0x2d4>)
 8007842:	fba3 2302 	umull	r2, r3, r3, r2
 8007846:	095b      	lsrs	r3, r3, #5
 8007848:	011c      	lsls	r4, r3, #4
 800784a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800784e:	2200      	movs	r2, #0
 8007850:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007854:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007858:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800785c:	4642      	mov	r2, r8
 800785e:	464b      	mov	r3, r9
 8007860:	1891      	adds	r1, r2, r2
 8007862:	64b9      	str	r1, [r7, #72]	; 0x48
 8007864:	415b      	adcs	r3, r3
 8007866:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007868:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800786c:	4641      	mov	r1, r8
 800786e:	eb12 0a01 	adds.w	sl, r2, r1
 8007872:	4649      	mov	r1, r9
 8007874:	eb43 0b01 	adc.w	fp, r3, r1
 8007878:	f04f 0200 	mov.w	r2, #0
 800787c:	f04f 0300 	mov.w	r3, #0
 8007880:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007884:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007888:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800788c:	4692      	mov	sl, r2
 800788e:	469b      	mov	fp, r3
 8007890:	4643      	mov	r3, r8
 8007892:	eb1a 0303 	adds.w	r3, sl, r3
 8007896:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800789a:	464b      	mov	r3, r9
 800789c:	eb4b 0303 	adc.w	r3, fp, r3
 80078a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80078b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80078b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80078b8:	460b      	mov	r3, r1
 80078ba:	18db      	adds	r3, r3, r3
 80078bc:	643b      	str	r3, [r7, #64]	; 0x40
 80078be:	4613      	mov	r3, r2
 80078c0:	eb42 0303 	adc.w	r3, r2, r3
 80078c4:	647b      	str	r3, [r7, #68]	; 0x44
 80078c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80078ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80078ce:	f7f9 f963 	bl	8000b98 <__aeabi_uldivmod>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4611      	mov	r1, r2
 80078d8:	4b3b      	ldr	r3, [pc, #236]	; (80079c8 <UART_SetConfig+0x2d4>)
 80078da:	fba3 2301 	umull	r2, r3, r3, r1
 80078de:	095b      	lsrs	r3, r3, #5
 80078e0:	2264      	movs	r2, #100	; 0x64
 80078e2:	fb02 f303 	mul.w	r3, r2, r3
 80078e6:	1acb      	subs	r3, r1, r3
 80078e8:	00db      	lsls	r3, r3, #3
 80078ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80078ee:	4b36      	ldr	r3, [pc, #216]	; (80079c8 <UART_SetConfig+0x2d4>)
 80078f0:	fba3 2302 	umull	r2, r3, r3, r2
 80078f4:	095b      	lsrs	r3, r3, #5
 80078f6:	005b      	lsls	r3, r3, #1
 80078f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078fc:	441c      	add	r4, r3
 80078fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007902:	2200      	movs	r2, #0
 8007904:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007908:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800790c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007910:	4642      	mov	r2, r8
 8007912:	464b      	mov	r3, r9
 8007914:	1891      	adds	r1, r2, r2
 8007916:	63b9      	str	r1, [r7, #56]	; 0x38
 8007918:	415b      	adcs	r3, r3
 800791a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800791c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007920:	4641      	mov	r1, r8
 8007922:	1851      	adds	r1, r2, r1
 8007924:	6339      	str	r1, [r7, #48]	; 0x30
 8007926:	4649      	mov	r1, r9
 8007928:	414b      	adcs	r3, r1
 800792a:	637b      	str	r3, [r7, #52]	; 0x34
 800792c:	f04f 0200 	mov.w	r2, #0
 8007930:	f04f 0300 	mov.w	r3, #0
 8007934:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007938:	4659      	mov	r1, fp
 800793a:	00cb      	lsls	r3, r1, #3
 800793c:	4651      	mov	r1, sl
 800793e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007942:	4651      	mov	r1, sl
 8007944:	00ca      	lsls	r2, r1, #3
 8007946:	4610      	mov	r0, r2
 8007948:	4619      	mov	r1, r3
 800794a:	4603      	mov	r3, r0
 800794c:	4642      	mov	r2, r8
 800794e:	189b      	adds	r3, r3, r2
 8007950:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007954:	464b      	mov	r3, r9
 8007956:	460a      	mov	r2, r1
 8007958:	eb42 0303 	adc.w	r3, r2, r3
 800795c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800796c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007970:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007974:	460b      	mov	r3, r1
 8007976:	18db      	adds	r3, r3, r3
 8007978:	62bb      	str	r3, [r7, #40]	; 0x28
 800797a:	4613      	mov	r3, r2
 800797c:	eb42 0303 	adc.w	r3, r2, r3
 8007980:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007982:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007986:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800798a:	f7f9 f905 	bl	8000b98 <__aeabi_uldivmod>
 800798e:	4602      	mov	r2, r0
 8007990:	460b      	mov	r3, r1
 8007992:	4b0d      	ldr	r3, [pc, #52]	; (80079c8 <UART_SetConfig+0x2d4>)
 8007994:	fba3 1302 	umull	r1, r3, r3, r2
 8007998:	095b      	lsrs	r3, r3, #5
 800799a:	2164      	movs	r1, #100	; 0x64
 800799c:	fb01 f303 	mul.w	r3, r1, r3
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	00db      	lsls	r3, r3, #3
 80079a4:	3332      	adds	r3, #50	; 0x32
 80079a6:	4a08      	ldr	r2, [pc, #32]	; (80079c8 <UART_SetConfig+0x2d4>)
 80079a8:	fba2 2303 	umull	r2, r3, r2, r3
 80079ac:	095b      	lsrs	r3, r3, #5
 80079ae:	f003 0207 	and.w	r2, r3, #7
 80079b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4422      	add	r2, r4
 80079ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079bc:	e106      	b.n	8007bcc <UART_SetConfig+0x4d8>
 80079be:	bf00      	nop
 80079c0:	40011000 	.word	0x40011000
 80079c4:	40011400 	.word	0x40011400
 80079c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079d0:	2200      	movs	r2, #0
 80079d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80079d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80079da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80079de:	4642      	mov	r2, r8
 80079e0:	464b      	mov	r3, r9
 80079e2:	1891      	adds	r1, r2, r2
 80079e4:	6239      	str	r1, [r7, #32]
 80079e6:	415b      	adcs	r3, r3
 80079e8:	627b      	str	r3, [r7, #36]	; 0x24
 80079ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079ee:	4641      	mov	r1, r8
 80079f0:	1854      	adds	r4, r2, r1
 80079f2:	4649      	mov	r1, r9
 80079f4:	eb43 0501 	adc.w	r5, r3, r1
 80079f8:	f04f 0200 	mov.w	r2, #0
 80079fc:	f04f 0300 	mov.w	r3, #0
 8007a00:	00eb      	lsls	r3, r5, #3
 8007a02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a06:	00e2      	lsls	r2, r4, #3
 8007a08:	4614      	mov	r4, r2
 8007a0a:	461d      	mov	r5, r3
 8007a0c:	4643      	mov	r3, r8
 8007a0e:	18e3      	adds	r3, r4, r3
 8007a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a14:	464b      	mov	r3, r9
 8007a16:	eb45 0303 	adc.w	r3, r5, r3
 8007a1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007a2e:	f04f 0200 	mov.w	r2, #0
 8007a32:	f04f 0300 	mov.w	r3, #0
 8007a36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a3a:	4629      	mov	r1, r5
 8007a3c:	008b      	lsls	r3, r1, #2
 8007a3e:	4621      	mov	r1, r4
 8007a40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a44:	4621      	mov	r1, r4
 8007a46:	008a      	lsls	r2, r1, #2
 8007a48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007a4c:	f7f9 f8a4 	bl	8000b98 <__aeabi_uldivmod>
 8007a50:	4602      	mov	r2, r0
 8007a52:	460b      	mov	r3, r1
 8007a54:	4b60      	ldr	r3, [pc, #384]	; (8007bd8 <UART_SetConfig+0x4e4>)
 8007a56:	fba3 2302 	umull	r2, r3, r3, r2
 8007a5a:	095b      	lsrs	r3, r3, #5
 8007a5c:	011c      	lsls	r4, r3, #4
 8007a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007a68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007a6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007a70:	4642      	mov	r2, r8
 8007a72:	464b      	mov	r3, r9
 8007a74:	1891      	adds	r1, r2, r2
 8007a76:	61b9      	str	r1, [r7, #24]
 8007a78:	415b      	adcs	r3, r3
 8007a7a:	61fb      	str	r3, [r7, #28]
 8007a7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a80:	4641      	mov	r1, r8
 8007a82:	1851      	adds	r1, r2, r1
 8007a84:	6139      	str	r1, [r7, #16]
 8007a86:	4649      	mov	r1, r9
 8007a88:	414b      	adcs	r3, r1
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	f04f 0200 	mov.w	r2, #0
 8007a90:	f04f 0300 	mov.w	r3, #0
 8007a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a98:	4659      	mov	r1, fp
 8007a9a:	00cb      	lsls	r3, r1, #3
 8007a9c:	4651      	mov	r1, sl
 8007a9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007aa2:	4651      	mov	r1, sl
 8007aa4:	00ca      	lsls	r2, r1, #3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4603      	mov	r3, r0
 8007aac:	4642      	mov	r2, r8
 8007aae:	189b      	adds	r3, r3, r2
 8007ab0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ab4:	464b      	mov	r3, r9
 8007ab6:	460a      	mov	r2, r1
 8007ab8:	eb42 0303 	adc.w	r3, r2, r3
 8007abc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	67bb      	str	r3, [r7, #120]	; 0x78
 8007aca:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007ad8:	4649      	mov	r1, r9
 8007ada:	008b      	lsls	r3, r1, #2
 8007adc:	4641      	mov	r1, r8
 8007ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ae2:	4641      	mov	r1, r8
 8007ae4:	008a      	lsls	r2, r1, #2
 8007ae6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007aea:	f7f9 f855 	bl	8000b98 <__aeabi_uldivmod>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	4611      	mov	r1, r2
 8007af4:	4b38      	ldr	r3, [pc, #224]	; (8007bd8 <UART_SetConfig+0x4e4>)
 8007af6:	fba3 2301 	umull	r2, r3, r3, r1
 8007afa:	095b      	lsrs	r3, r3, #5
 8007afc:	2264      	movs	r2, #100	; 0x64
 8007afe:	fb02 f303 	mul.w	r3, r2, r3
 8007b02:	1acb      	subs	r3, r1, r3
 8007b04:	011b      	lsls	r3, r3, #4
 8007b06:	3332      	adds	r3, #50	; 0x32
 8007b08:	4a33      	ldr	r2, [pc, #204]	; (8007bd8 <UART_SetConfig+0x4e4>)
 8007b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b14:	441c      	add	r4, r3
 8007b16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	673b      	str	r3, [r7, #112]	; 0x70
 8007b1e:	677a      	str	r2, [r7, #116]	; 0x74
 8007b20:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007b24:	4642      	mov	r2, r8
 8007b26:	464b      	mov	r3, r9
 8007b28:	1891      	adds	r1, r2, r2
 8007b2a:	60b9      	str	r1, [r7, #8]
 8007b2c:	415b      	adcs	r3, r3
 8007b2e:	60fb      	str	r3, [r7, #12]
 8007b30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b34:	4641      	mov	r1, r8
 8007b36:	1851      	adds	r1, r2, r1
 8007b38:	6039      	str	r1, [r7, #0]
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	414b      	adcs	r3, r1
 8007b3e:	607b      	str	r3, [r7, #4]
 8007b40:	f04f 0200 	mov.w	r2, #0
 8007b44:	f04f 0300 	mov.w	r3, #0
 8007b48:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b4c:	4659      	mov	r1, fp
 8007b4e:	00cb      	lsls	r3, r1, #3
 8007b50:	4651      	mov	r1, sl
 8007b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b56:	4651      	mov	r1, sl
 8007b58:	00ca      	lsls	r2, r1, #3
 8007b5a:	4610      	mov	r0, r2
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	4603      	mov	r3, r0
 8007b60:	4642      	mov	r2, r8
 8007b62:	189b      	adds	r3, r3, r2
 8007b64:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b66:	464b      	mov	r3, r9
 8007b68:	460a      	mov	r2, r1
 8007b6a:	eb42 0303 	adc.w	r3, r2, r3
 8007b6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	663b      	str	r3, [r7, #96]	; 0x60
 8007b7a:	667a      	str	r2, [r7, #100]	; 0x64
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007b88:	4649      	mov	r1, r9
 8007b8a:	008b      	lsls	r3, r1, #2
 8007b8c:	4641      	mov	r1, r8
 8007b8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b92:	4641      	mov	r1, r8
 8007b94:	008a      	lsls	r2, r1, #2
 8007b96:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b9a:	f7f8 fffd 	bl	8000b98 <__aeabi_uldivmod>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	4b0d      	ldr	r3, [pc, #52]	; (8007bd8 <UART_SetConfig+0x4e4>)
 8007ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ba8:	095b      	lsrs	r3, r3, #5
 8007baa:	2164      	movs	r1, #100	; 0x64
 8007bac:	fb01 f303 	mul.w	r3, r1, r3
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	011b      	lsls	r3, r3, #4
 8007bb4:	3332      	adds	r3, #50	; 0x32
 8007bb6:	4a08      	ldr	r2, [pc, #32]	; (8007bd8 <UART_SetConfig+0x4e4>)
 8007bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8007bbc:	095b      	lsrs	r3, r3, #5
 8007bbe:	f003 020f 	and.w	r2, r3, #15
 8007bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4422      	add	r2, r4
 8007bca:	609a      	str	r2, [r3, #8]
}
 8007bcc:	bf00      	nop
 8007bce:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bd8:	51eb851f 	.word	0x51eb851f

08007bdc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007be0:	4904      	ldr	r1, [pc, #16]	; (8007bf4 <MX_FATFS_Init+0x18>)
 8007be2:	4805      	ldr	r0, [pc, #20]	; (8007bf8 <MX_FATFS_Init+0x1c>)
 8007be4:	f002 ff7a 	bl	800aadc <FATFS_LinkDriver>
 8007be8:	4603      	mov	r3, r0
 8007bea:	461a      	mov	r2, r3
 8007bec:	4b03      	ldr	r3, [pc, #12]	; (8007bfc <MX_FATFS_Init+0x20>)
 8007bee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007bf0:	bf00      	nop
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	20002638 	.word	0x20002638
 8007bf8:	20000018 	.word	0x20000018
 8007bfc:	20002634 	.word	0x20002634

08007c00 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007c00:	b480      	push	{r7}
 8007c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007c04:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	4603      	mov	r3, r0
 8007c18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	SD_disk_initialize (pdrv);
 8007c1a:	79fb      	ldrb	r3, [r7, #7]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7f9 faed 	bl	80011fc <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8007c22:	bf00      	nop
 8007c24:	4618      	mov	r0, r3
 8007c26:	3708      	adds	r7, #8
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	4603      	mov	r3, r0
 8007c34:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	SD_disk_status (pdrv);
 8007c36:	79fb      	ldrb	r3, [r7, #7]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7f9 fbc5 	bl	80013c8 <SD_disk_status>
  /* USER CODE END STATUS */
}
 8007c3e:	bf00      	nop
 8007c40:	4618      	mov	r0, r3
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60b9      	str	r1, [r7, #8]
 8007c50:	607a      	str	r2, [r7, #4]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	4603      	mov	r3, r0
 8007c56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	SD_disk_read (pdrv, buff, sector, count);
 8007c58:	7bf8      	ldrb	r0, [r7, #15]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	68b9      	ldr	r1, [r7, #8]
 8007c60:	f7f9 fbc8 	bl	80013f4 <SD_disk_read>
  /* USER CODE END READ */
}
 8007c64:	bf00      	nop
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	603b      	str	r3, [r7, #0]
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	SD_disk_write (pdrv, buff, sector, count);
 8007c7e:	7bf8      	ldrb	r0, [r7, #15]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	68b9      	ldr	r1, [r7, #8]
 8007c86:	f7f9 fc1f 	bl	80014c8 <SD_disk_write>
  /* USER CODE END WRITE */
}
 8007c8a:	bf00      	nop
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	603a      	str	r2, [r7, #0]
 8007c9e:	71fb      	strb	r3, [r7, #7]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	SD_disk_ioctl (pdrv, cmd, buff);
 8007ca4:	79fb      	ldrb	r3, [r7, #7]
 8007ca6:	79b9      	ldrb	r1, [r7, #6]
 8007ca8:	683a      	ldr	r2, [r7, #0]
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7f9 fc90 	bl	80015d0 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 8007cb0:	bf00      	nop
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	4a08      	ldr	r2, [pc, #32]	; (8007cec <disk_status+0x30>)
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	79fa      	ldrb	r2, [r7, #7]
 8007cd4:	4905      	ldr	r1, [pc, #20]	; (8007cec <disk_status+0x30>)
 8007cd6:	440a      	add	r2, r1
 8007cd8:	7a12      	ldrb	r2, [r2, #8]
 8007cda:	4610      	mov	r0, r2
 8007cdc:	4798      	blx	r3
 8007cde:	4603      	mov	r3, r0
 8007ce0:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	20002864 	.word	0x20002864

08007cf0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007cfe:	79fb      	ldrb	r3, [r7, #7]
 8007d00:	4a0e      	ldr	r2, [pc, #56]	; (8007d3c <disk_initialize+0x4c>)
 8007d02:	5cd3      	ldrb	r3, [r2, r3]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d114      	bne.n	8007d32 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007d08:	79fb      	ldrb	r3, [r7, #7]
 8007d0a:	4a0c      	ldr	r2, [pc, #48]	; (8007d3c <disk_initialize+0x4c>)
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	79fa      	ldrb	r2, [r7, #7]
 8007d16:	4909      	ldr	r1, [pc, #36]	; (8007d3c <disk_initialize+0x4c>)
 8007d18:	440a      	add	r2, r1
 8007d1a:	7a12      	ldrb	r2, [r2, #8]
 8007d1c:	4610      	mov	r0, r2
 8007d1e:	4798      	blx	r3
 8007d20:	4603      	mov	r3, r0
 8007d22:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d103      	bne.n	8007d32 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
 8007d2c:	4a03      	ldr	r2, [pc, #12]	; (8007d3c <disk_initialize+0x4c>)
 8007d2e:	2101      	movs	r1, #1
 8007d30:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8007d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	20002864 	.word	0x20002864

08007d40 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007d40:	b590      	push	{r4, r7, lr}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60b9      	str	r1, [r7, #8]
 8007d48:	607a      	str	r2, [r7, #4]
 8007d4a:	603b      	str	r3, [r7, #0]
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007d50:	7bfb      	ldrb	r3, [r7, #15]
 8007d52:	4a0a      	ldr	r2, [pc, #40]	; (8007d7c <disk_read+0x3c>)
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	4413      	add	r3, r2
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	689c      	ldr	r4, [r3, #8]
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
 8007d5e:	4a07      	ldr	r2, [pc, #28]	; (8007d7c <disk_read+0x3c>)
 8007d60:	4413      	add	r3, r2
 8007d62:	7a18      	ldrb	r0, [r3, #8]
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	68b9      	ldr	r1, [r7, #8]
 8007d6a:	47a0      	blx	r4
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	371c      	adds	r7, #28
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd90      	pop	{r4, r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20002864 	.word	0x20002864

08007d80 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007d80:	b590      	push	{r4, r7, lr}
 8007d82:	b087      	sub	sp, #28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60b9      	str	r1, [r7, #8]
 8007d88:	607a      	str	r2, [r7, #4]
 8007d8a:	603b      	str	r3, [r7, #0]
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007d90:	7bfb      	ldrb	r3, [r7, #15]
 8007d92:	4a0a      	ldr	r2, [pc, #40]	; (8007dbc <disk_write+0x3c>)
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	68dc      	ldr	r4, [r3, #12]
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
 8007d9e:	4a07      	ldr	r2, [pc, #28]	; (8007dbc <disk_write+0x3c>)
 8007da0:	4413      	add	r3, r2
 8007da2:	7a18      	ldrb	r0, [r3, #8]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	687a      	ldr	r2, [r7, #4]
 8007da8:	68b9      	ldr	r1, [r7, #8]
 8007daa:	47a0      	blx	r4
 8007dac:	4603      	mov	r3, r0
 8007dae:	75fb      	strb	r3, [r7, #23]
  return res;
 8007db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	371c      	adds	r7, #28
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd90      	pop	{r4, r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20002864 	.word	0x20002864

08007dc0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	603a      	str	r2, [r7, #0]
 8007dca:	71fb      	strb	r3, [r7, #7]
 8007dcc:	460b      	mov	r3, r1
 8007dce:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	4a09      	ldr	r2, [pc, #36]	; (8007df8 <disk_ioctl+0x38>)
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	79fa      	ldrb	r2, [r7, #7]
 8007dde:	4906      	ldr	r1, [pc, #24]	; (8007df8 <disk_ioctl+0x38>)
 8007de0:	440a      	add	r2, r1
 8007de2:	7a10      	ldrb	r0, [r2, #8]
 8007de4:	79b9      	ldrb	r1, [r7, #6]
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	4798      	blx	r3
 8007dea:	4603      	mov	r3, r0
 8007dec:	73fb      	strb	r3, [r7, #15]
  return res;
 8007dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	20002864 	.word	0x20002864

08007dfc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	3301      	adds	r3, #1
 8007e08:	781b      	ldrb	r3, [r3, #0]
 8007e0a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007e0c:	89fb      	ldrh	r3, [r7, #14]
 8007e0e:	021b      	lsls	r3, r3, #8
 8007e10:	b21a      	sxth	r2, r3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	b21b      	sxth	r3, r3
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	b21b      	sxth	r3, r3
 8007e1c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007e1e:	89fb      	ldrh	r3, [r7, #14]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	3303      	adds	r3, #3
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	021b      	lsls	r3, r3, #8
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	3202      	adds	r2, #2
 8007e44:	7812      	ldrb	r2, [r2, #0]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	021b      	lsls	r3, r3, #8
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	3201      	adds	r2, #1
 8007e52:	7812      	ldrb	r2, [r2, #0]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	021b      	lsls	r3, r3, #8
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	7812      	ldrb	r2, [r2, #0]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	60fb      	str	r3, [r7, #12]
	return rv;
 8007e64:	68fb      	ldr	r3, [r7, #12]
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007e72:	b480      	push	{r7}
 8007e74:	b083      	sub	sp, #12
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	1c5a      	adds	r2, r3, #1
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	887a      	ldrh	r2, [r7, #2]
 8007e86:	b2d2      	uxtb	r2, r2
 8007e88:	701a      	strb	r2, [r3, #0]
 8007e8a:	887b      	ldrh	r3, [r7, #2]
 8007e8c:	0a1b      	lsrs	r3, r3, #8
 8007e8e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	607a      	str	r2, [r7, #4]
 8007e96:	887a      	ldrh	r2, [r7, #2]
 8007e98:	b2d2      	uxtb	r2, r2
 8007e9a:	701a      	strb	r2, [r3, #0]
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	607a      	str	r2, [r7, #4]
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	b2d2      	uxtb	r2, r2
 8007ebc:	701a      	strb	r2, [r3, #0]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	0a1b      	lsrs	r3, r3, #8
 8007ec2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	1c5a      	adds	r2, r3, #1
 8007ec8:	607a      	str	r2, [r7, #4]
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	b2d2      	uxtb	r2, r2
 8007ece:	701a      	strb	r2, [r3, #0]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	0a1b      	lsrs	r3, r3, #8
 8007ed4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	607a      	str	r2, [r7, #4]
 8007edc:	683a      	ldr	r2, [r7, #0]
 8007ede:	b2d2      	uxtb	r2, r2
 8007ee0:	701a      	strb	r2, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	0a1b      	lsrs	r3, r3, #8
 8007ee6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	607a      	str	r2, [r7, #4]
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	b2d2      	uxtb	r2, r2
 8007ef2:	701a      	strb	r2, [r3, #0]
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007f00:	b480      	push	{r7}
 8007f02:	b087      	sub	sp, #28
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00d      	beq.n	8007f36 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	1c53      	adds	r3, r2, #1
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	1c59      	adds	r1, r3, #1
 8007f24:	6179      	str	r1, [r7, #20]
 8007f26:	7812      	ldrb	r2, [r2, #0]
 8007f28:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	607b      	str	r3, [r7, #4]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1f1      	bne.n	8007f1a <mem_cpy+0x1a>
	}
}
 8007f36:	bf00      	nop
 8007f38:	371c      	adds	r7, #28
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr

08007f42 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007f42:	b480      	push	{r7}
 8007f44:	b087      	sub	sp, #28
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	60f8      	str	r0, [r7, #12]
 8007f4a:	60b9      	str	r1, [r7, #8]
 8007f4c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	617a      	str	r2, [r7, #20]
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	b2d2      	uxtb	r2, r2
 8007f5c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	3b01      	subs	r3, #1
 8007f62:	607b      	str	r3, [r7, #4]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1f3      	bne.n	8007f52 <mem_set+0x10>
}
 8007f6a:	bf00      	nop
 8007f6c:	bf00      	nop
 8007f6e:	371c      	adds	r7, #28
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007f78:	b480      	push	{r7}
 8007f7a:	b089      	sub	sp, #36	; 0x24
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	61fb      	str	r3, [r7, #28]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	1c5a      	adds	r2, r3, #1
 8007f94:	61fa      	str	r2, [r7, #28]
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	4619      	mov	r1, r3
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	1c5a      	adds	r2, r3, #1
 8007f9e:	61ba      	str	r2, [r7, #24]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	1acb      	subs	r3, r1, r3
 8007fa4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	607b      	str	r3, [r7, #4]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d002      	beq.n	8007fb8 <mem_cmp+0x40>
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d0eb      	beq.n	8007f90 <mem_cmp+0x18>

	return r;
 8007fb8:	697b      	ldr	r3, [r7, #20]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3724      	adds	r7, #36	; 0x24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007fd0:	e002      	b.n	8007fd8 <chk_chr+0x12>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	607b      	str	r3, [r7, #4]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d005      	beq.n	8007fec <chk_chr+0x26>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d1f2      	bne.n	8007fd2 <chk_chr+0xc>
	return *str;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	781b      	ldrb	r3, [r3, #0]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008006:	2300      	movs	r3, #0
 8008008:	60bb      	str	r3, [r7, #8]
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	e029      	b.n	8008064 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008010:	4a27      	ldr	r2, [pc, #156]	; (80080b0 <chk_lock+0xb4>)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	4413      	add	r3, r2
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d01d      	beq.n	800805a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800801e:	4a24      	ldr	r2, [pc, #144]	; (80080b0 <chk_lock+0xb4>)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	4413      	add	r3, r2
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	429a      	cmp	r2, r3
 800802e:	d116      	bne.n	800805e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008030:	4a1f      	ldr	r2, [pc, #124]	; (80080b0 <chk_lock+0xb4>)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	011b      	lsls	r3, r3, #4
 8008036:	4413      	add	r3, r2
 8008038:	3304      	adds	r3, #4
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008040:	429a      	cmp	r2, r3
 8008042:	d10c      	bne.n	800805e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008044:	4a1a      	ldr	r2, [pc, #104]	; (80080b0 <chk_lock+0xb4>)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	011b      	lsls	r3, r3, #4
 800804a:	4413      	add	r3, r2
 800804c:	3308      	adds	r3, #8
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008054:	429a      	cmp	r2, r3
 8008056:	d102      	bne.n	800805e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008058:	e007      	b.n	800806a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800805a:	2301      	movs	r3, #1
 800805c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	3301      	adds	r3, #1
 8008062:	60fb      	str	r3, [r7, #12]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d9d2      	bls.n	8008010 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2b02      	cmp	r3, #2
 800806e:	d109      	bne.n	8008084 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d102      	bne.n	800807c <chk_lock+0x80>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b02      	cmp	r3, #2
 800807a:	d101      	bne.n	8008080 <chk_lock+0x84>
 800807c:	2300      	movs	r3, #0
 800807e:	e010      	b.n	80080a2 <chk_lock+0xa6>
 8008080:	2312      	movs	r3, #18
 8008082:	e00e      	b.n	80080a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d108      	bne.n	800809c <chk_lock+0xa0>
 800808a:	4a09      	ldr	r2, [pc, #36]	; (80080b0 <chk_lock+0xb4>)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	011b      	lsls	r3, r3, #4
 8008090:	4413      	add	r3, r2
 8008092:	330c      	adds	r3, #12
 8008094:	881b      	ldrh	r3, [r3, #0]
 8008096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800809a:	d101      	bne.n	80080a0 <chk_lock+0xa4>
 800809c:	2310      	movs	r3, #16
 800809e:	e000      	b.n	80080a2 <chk_lock+0xa6>
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	20002644 	.word	0x20002644

080080b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80080ba:	2300      	movs	r3, #0
 80080bc:	607b      	str	r3, [r7, #4]
 80080be:	e002      	b.n	80080c6 <enq_lock+0x12>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3301      	adds	r3, #1
 80080c4:	607b      	str	r3, [r7, #4]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d806      	bhi.n	80080da <enq_lock+0x26>
 80080cc:	4a09      	ldr	r2, [pc, #36]	; (80080f4 <enq_lock+0x40>)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	011b      	lsls	r3, r3, #4
 80080d2:	4413      	add	r3, r2
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1f2      	bne.n	80080c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b02      	cmp	r3, #2
 80080de:	bf14      	ite	ne
 80080e0:	2301      	movne	r3, #1
 80080e2:	2300      	moveq	r3, #0
 80080e4:	b2db      	uxtb	r3, r3
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	20002644 	.word	0x20002644

080080f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b085      	sub	sp, #20
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008102:	2300      	movs	r3, #0
 8008104:	60fb      	str	r3, [r7, #12]
 8008106:	e01f      	b.n	8008148 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008108:	4a41      	ldr	r2, [pc, #260]	; (8008210 <inc_lock+0x118>)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	011b      	lsls	r3, r3, #4
 800810e:	4413      	add	r3, r2
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	429a      	cmp	r2, r3
 8008118:	d113      	bne.n	8008142 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800811a:	4a3d      	ldr	r2, [pc, #244]	; (8008210 <inc_lock+0x118>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	011b      	lsls	r3, r3, #4
 8008120:	4413      	add	r3, r2
 8008122:	3304      	adds	r3, #4
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800812a:	429a      	cmp	r2, r3
 800812c:	d109      	bne.n	8008142 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800812e:	4a38      	ldr	r2, [pc, #224]	; (8008210 <inc_lock+0x118>)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	4413      	add	r3, r2
 8008136:	3308      	adds	r3, #8
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800813e:	429a      	cmp	r2, r3
 8008140:	d006      	beq.n	8008150 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3301      	adds	r3, #1
 8008146:	60fb      	str	r3, [r7, #12]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d9dc      	bls.n	8008108 <inc_lock+0x10>
 800814e:	e000      	b.n	8008152 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008150:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b02      	cmp	r3, #2
 8008156:	d132      	bne.n	80081be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008158:	2300      	movs	r3, #0
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	e002      	b.n	8008164 <inc_lock+0x6c>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	3301      	adds	r3, #1
 8008162:	60fb      	str	r3, [r7, #12]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d806      	bhi.n	8008178 <inc_lock+0x80>
 800816a:	4a29      	ldr	r2, [pc, #164]	; (8008210 <inc_lock+0x118>)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	011b      	lsls	r3, r3, #4
 8008170:	4413      	add	r3, r2
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1f2      	bne.n	800815e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2b02      	cmp	r3, #2
 800817c:	d101      	bne.n	8008182 <inc_lock+0x8a>
 800817e:	2300      	movs	r3, #0
 8008180:	e040      	b.n	8008204 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	4922      	ldr	r1, [pc, #136]	; (8008210 <inc_lock+0x118>)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	011b      	lsls	r3, r3, #4
 800818c:	440b      	add	r3, r1
 800818e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689a      	ldr	r2, [r3, #8]
 8008194:	491e      	ldr	r1, [pc, #120]	; (8008210 <inc_lock+0x118>)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	011b      	lsls	r3, r3, #4
 800819a:	440b      	add	r3, r1
 800819c:	3304      	adds	r3, #4
 800819e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	695a      	ldr	r2, [r3, #20]
 80081a4:	491a      	ldr	r1, [pc, #104]	; (8008210 <inc_lock+0x118>)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	011b      	lsls	r3, r3, #4
 80081aa:	440b      	add	r3, r1
 80081ac:	3308      	adds	r3, #8
 80081ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80081b0:	4a17      	ldr	r2, [pc, #92]	; (8008210 <inc_lock+0x118>)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	011b      	lsls	r3, r3, #4
 80081b6:	4413      	add	r3, r2
 80081b8:	330c      	adds	r3, #12
 80081ba:	2200      	movs	r2, #0
 80081bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d009      	beq.n	80081d8 <inc_lock+0xe0>
 80081c4:	4a12      	ldr	r2, [pc, #72]	; (8008210 <inc_lock+0x118>)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	011b      	lsls	r3, r3, #4
 80081ca:	4413      	add	r3, r2
 80081cc:	330c      	adds	r3, #12
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d001      	beq.n	80081d8 <inc_lock+0xe0>
 80081d4:	2300      	movs	r3, #0
 80081d6:	e015      	b.n	8008204 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d108      	bne.n	80081f0 <inc_lock+0xf8>
 80081de:	4a0c      	ldr	r2, [pc, #48]	; (8008210 <inc_lock+0x118>)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	011b      	lsls	r3, r3, #4
 80081e4:	4413      	add	r3, r2
 80081e6:	330c      	adds	r3, #12
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	3301      	adds	r3, #1
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	e001      	b.n	80081f4 <inc_lock+0xfc>
 80081f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80081f4:	4906      	ldr	r1, [pc, #24]	; (8008210 <inc_lock+0x118>)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	011b      	lsls	r3, r3, #4
 80081fa:	440b      	add	r3, r1
 80081fc:	330c      	adds	r3, #12
 80081fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	3301      	adds	r3, #1
}
 8008204:	4618      	mov	r0, r3
 8008206:	3714      	adds	r7, #20
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	20002644 	.word	0x20002644

08008214 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	3b01      	subs	r3, #1
 8008220:	607b      	str	r3, [r7, #4]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b01      	cmp	r3, #1
 8008226:	d825      	bhi.n	8008274 <dec_lock+0x60>
		n = Files[i].ctr;
 8008228:	4a17      	ldr	r2, [pc, #92]	; (8008288 <dec_lock+0x74>)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	011b      	lsls	r3, r3, #4
 800822e:	4413      	add	r3, r2
 8008230:	330c      	adds	r3, #12
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008236:	89fb      	ldrh	r3, [r7, #14]
 8008238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800823c:	d101      	bne.n	8008242 <dec_lock+0x2e>
 800823e:	2300      	movs	r3, #0
 8008240:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008242:	89fb      	ldrh	r3, [r7, #14]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d002      	beq.n	800824e <dec_lock+0x3a>
 8008248:	89fb      	ldrh	r3, [r7, #14]
 800824a:	3b01      	subs	r3, #1
 800824c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800824e:	4a0e      	ldr	r2, [pc, #56]	; (8008288 <dec_lock+0x74>)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	4413      	add	r3, r2
 8008256:	330c      	adds	r3, #12
 8008258:	89fa      	ldrh	r2, [r7, #14]
 800825a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800825c:	89fb      	ldrh	r3, [r7, #14]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d105      	bne.n	800826e <dec_lock+0x5a>
 8008262:	4a09      	ldr	r2, [pc, #36]	; (8008288 <dec_lock+0x74>)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	4413      	add	r3, r2
 800826a:	2200      	movs	r2, #0
 800826c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800826e:	2300      	movs	r3, #0
 8008270:	737b      	strb	r3, [r7, #13]
 8008272:	e001      	b.n	8008278 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008274:	2302      	movs	r3, #2
 8008276:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008278:	7b7b      	ldrb	r3, [r7, #13]
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	20002644 	.word	0x20002644

0800828c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008294:	2300      	movs	r3, #0
 8008296:	60fb      	str	r3, [r7, #12]
 8008298:	e010      	b.n	80082bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800829a:	4a0d      	ldr	r2, [pc, #52]	; (80082d0 <clear_lock+0x44>)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	4413      	add	r3, r2
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d105      	bne.n	80082b6 <clear_lock+0x2a>
 80082aa:	4a09      	ldr	r2, [pc, #36]	; (80082d0 <clear_lock+0x44>)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	011b      	lsls	r3, r3, #4
 80082b0:	4413      	add	r3, r2
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	3301      	adds	r3, #1
 80082ba:	60fb      	str	r3, [r7, #12]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d9eb      	bls.n	800829a <clear_lock+0xe>
	}
}
 80082c2:	bf00      	nop
 80082c4:	bf00      	nop
 80082c6:	3714      	adds	r7, #20
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr
 80082d0:	20002644 	.word	0x20002644

080082d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	78db      	ldrb	r3, [r3, #3]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d034      	beq.n	8008352 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	7858      	ldrb	r0, [r3, #1]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80082f8:	2301      	movs	r3, #1
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	f7ff fd40 	bl	8007d80 <disk_write>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d002      	beq.n	800830c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008306:	2301      	movs	r3, #1
 8008308:	73fb      	strb	r3, [r7, #15]
 800830a:	e022      	b.n	8008352 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008316:	697a      	ldr	r2, [r7, #20]
 8008318:	1ad2      	subs	r2, r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	429a      	cmp	r2, r3
 8008320:	d217      	bcs.n	8008352 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	789b      	ldrb	r3, [r3, #2]
 8008326:	613b      	str	r3, [r7, #16]
 8008328:	e010      	b.n	800834c <sync_window+0x78>
					wsect += fs->fsize;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	4413      	add	r3, r2
 8008332:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	7858      	ldrb	r0, [r3, #1]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800833e:	2301      	movs	r3, #1
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	f7ff fd1d 	bl	8007d80 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	3b01      	subs	r3, #1
 800834a:	613b      	str	r3, [r7, #16]
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d8eb      	bhi.n	800832a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008352:	7bfb      	ldrb	r3, [r7, #15]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3718      	adds	r7, #24
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008366:	2300      	movs	r3, #0
 8008368:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800836e:	683a      	ldr	r2, [r7, #0]
 8008370:	429a      	cmp	r2, r3
 8008372:	d01b      	beq.n	80083ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7ff ffad 	bl	80082d4 <sync_window>
 800837a:	4603      	mov	r3, r0
 800837c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800837e:	7bfb      	ldrb	r3, [r7, #15]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d113      	bne.n	80083ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	7858      	ldrb	r0, [r3, #1]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800838e:	2301      	movs	r3, #1
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	f7ff fcd5 	bl	8007d40 <disk_read>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d004      	beq.n	80083a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800839c:	f04f 33ff 	mov.w	r3, #4294967295
 80083a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	683a      	ldr	r2, [r7, #0]
 80083aa:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
	...

080083b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7ff ff87 	bl	80082d4 <sync_window>
 80083c6:	4603      	mov	r3, r0
 80083c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80083ca:	7bfb      	ldrb	r3, [r7, #15]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d159      	bne.n	8008484 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	2b03      	cmp	r3, #3
 80083d6:	d149      	bne.n	800846c <sync_fs+0xb4>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	791b      	ldrb	r3, [r3, #4]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d145      	bne.n	800846c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	899b      	ldrh	r3, [r3, #12]
 80083ea:	461a      	mov	r2, r3
 80083ec:	2100      	movs	r1, #0
 80083ee:	f7ff fda8 	bl	8007f42 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3338      	adds	r3, #56	; 0x38
 80083f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80083fa:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80083fe:	4618      	mov	r0, r3
 8008400:	f7ff fd37 	bl	8007e72 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	3338      	adds	r3, #56	; 0x38
 8008408:	4921      	ldr	r1, [pc, #132]	; (8008490 <sync_fs+0xd8>)
 800840a:	4618      	mov	r0, r3
 800840c:	f7ff fd4c 	bl	8007ea8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	3338      	adds	r3, #56	; 0x38
 8008414:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008418:	491e      	ldr	r1, [pc, #120]	; (8008494 <sync_fs+0xdc>)
 800841a:	4618      	mov	r0, r3
 800841c:	f7ff fd44 	bl	8007ea8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	3338      	adds	r3, #56	; 0x38
 8008424:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	4619      	mov	r1, r3
 800842e:	4610      	mov	r0, r2
 8008430:	f7ff fd3a 	bl	8007ea8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	3338      	adds	r3, #56	; 0x38
 8008438:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	695b      	ldr	r3, [r3, #20]
 8008440:	4619      	mov	r1, r3
 8008442:	4610      	mov	r0, r2
 8008444:	f7ff fd30 	bl	8007ea8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	7858      	ldrb	r0, [r3, #1]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008460:	2301      	movs	r3, #1
 8008462:	f7ff fc8d 	bl	8007d80 <disk_write>
			fs->fsi_flag = 0;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	785b      	ldrb	r3, [r3, #1]
 8008470:	2200      	movs	r2, #0
 8008472:	2100      	movs	r1, #0
 8008474:	4618      	mov	r0, r3
 8008476:	f7ff fca3 	bl	8007dc0 <disk_ioctl>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <sync_fs+0xcc>
 8008480:	2301      	movs	r3, #1
 8008482:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008484:	7bfb      	ldrb	r3, [r7, #15]
}
 8008486:	4618      	mov	r0, r3
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	41615252 	.word	0x41615252
 8008494:	61417272 	.word	0x61417272

08008498 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	3b02      	subs	r3, #2
 80084a6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	3b02      	subs	r3, #2
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d301      	bcc.n	80084b8 <clust2sect+0x20>
 80084b4:	2300      	movs	r3, #0
 80084b6:	e008      	b.n	80084ca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	895b      	ldrh	r3, [r3, #10]
 80084bc:	461a      	mov	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	fb03 f202 	mul.w	r2, r3, r2
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c8:	4413      	add	r3, r2
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	370c      	adds	r7, #12
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b086      	sub	sp, #24
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
 80084de:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d904      	bls.n	80084f6 <get_fat+0x20>
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	69db      	ldr	r3, [r3, #28]
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d302      	bcc.n	80084fc <get_fat+0x26>
		val = 1;	/* Internal error */
 80084f6:	2301      	movs	r3, #1
 80084f8:	617b      	str	r3, [r7, #20]
 80084fa:	e0bb      	b.n	8008674 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80084fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008500:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	2b03      	cmp	r3, #3
 8008508:	f000 8083 	beq.w	8008612 <get_fat+0x13c>
 800850c:	2b03      	cmp	r3, #3
 800850e:	f300 80a7 	bgt.w	8008660 <get_fat+0x18a>
 8008512:	2b01      	cmp	r3, #1
 8008514:	d002      	beq.n	800851c <get_fat+0x46>
 8008516:	2b02      	cmp	r3, #2
 8008518:	d056      	beq.n	80085c8 <get_fat+0xf2>
 800851a:	e0a1      	b.n	8008660 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	085b      	lsrs	r3, r3, #1
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4413      	add	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	899b      	ldrh	r3, [r3, #12]
 8008532:	4619      	mov	r1, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	fbb3 f3f1 	udiv	r3, r3, r1
 800853a:	4413      	add	r3, r2
 800853c:	4619      	mov	r1, r3
 800853e:	6938      	ldr	r0, [r7, #16]
 8008540:	f7ff ff0c 	bl	800835c <move_window>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	f040 808d 	bne.w	8008666 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	1c5a      	adds	r2, r3, #1
 8008550:	60fa      	str	r2, [r7, #12]
 8008552:	693a      	ldr	r2, [r7, #16]
 8008554:	8992      	ldrh	r2, [r2, #12]
 8008556:	fbb3 f1f2 	udiv	r1, r3, r2
 800855a:	fb01 f202 	mul.w	r2, r1, r2
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	4413      	add	r3, r2
 8008564:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008568:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	899b      	ldrh	r3, [r3, #12]
 8008572:	4619      	mov	r1, r3
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	fbb3 f3f1 	udiv	r3, r3, r1
 800857a:	4413      	add	r3, r2
 800857c:	4619      	mov	r1, r3
 800857e:	6938      	ldr	r0, [r7, #16]
 8008580:	f7ff feec 	bl	800835c <move_window>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d16f      	bne.n	800866a <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	899b      	ldrh	r3, [r3, #12]
 800858e:	461a      	mov	r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	fbb3 f1f2 	udiv	r1, r3, r2
 8008596:	fb01 f202 	mul.w	r2, r1, r2
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4413      	add	r3, r2
 80085a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80085a4:	021b      	lsls	r3, r3, #8
 80085a6:	461a      	mov	r2, r3
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	4313      	orrs	r3, r2
 80085ac:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	f003 0301 	and.w	r3, r3, #1
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d002      	beq.n	80085be <get_fat+0xe8>
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	091b      	lsrs	r3, r3, #4
 80085bc:	e002      	b.n	80085c4 <get_fat+0xee>
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085c4:	617b      	str	r3, [r7, #20]
			break;
 80085c6:	e055      	b.n	8008674 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	899b      	ldrh	r3, [r3, #12]
 80085d0:	085b      	lsrs	r3, r3, #1
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	4619      	mov	r1, r3
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80085dc:	4413      	add	r3, r2
 80085de:	4619      	mov	r1, r3
 80085e0:	6938      	ldr	r0, [r7, #16]
 80085e2:	f7ff febb 	bl	800835c <move_window>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d140      	bne.n	800866e <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	005b      	lsls	r3, r3, #1
 80085f6:	693a      	ldr	r2, [r7, #16]
 80085f8:	8992      	ldrh	r2, [r2, #12]
 80085fa:	fbb3 f0f2 	udiv	r0, r3, r2
 80085fe:	fb00 f202 	mul.w	r2, r0, r2
 8008602:	1a9b      	subs	r3, r3, r2
 8008604:	440b      	add	r3, r1
 8008606:	4618      	mov	r0, r3
 8008608:	f7ff fbf8 	bl	8007dfc <ld_word>
 800860c:	4603      	mov	r3, r0
 800860e:	617b      	str	r3, [r7, #20]
			break;
 8008610:	e030      	b.n	8008674 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	899b      	ldrh	r3, [r3, #12]
 800861a:	089b      	lsrs	r3, r3, #2
 800861c:	b29b      	uxth	r3, r3
 800861e:	4619      	mov	r1, r3
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	fbb3 f3f1 	udiv	r3, r3, r1
 8008626:	4413      	add	r3, r2
 8008628:	4619      	mov	r1, r3
 800862a:	6938      	ldr	r0, [r7, #16]
 800862c:	f7ff fe96 	bl	800835c <move_window>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d11d      	bne.n	8008672 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	693a      	ldr	r2, [r7, #16]
 8008642:	8992      	ldrh	r2, [r2, #12]
 8008644:	fbb3 f0f2 	udiv	r0, r3, r2
 8008648:	fb00 f202 	mul.w	r2, r0, r2
 800864c:	1a9b      	subs	r3, r3, r2
 800864e:	440b      	add	r3, r1
 8008650:	4618      	mov	r0, r3
 8008652:	f7ff fbeb 	bl	8007e2c <ld_dword>
 8008656:	4603      	mov	r3, r0
 8008658:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800865c:	617b      	str	r3, [r7, #20]
			break;
 800865e:	e009      	b.n	8008674 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008660:	2301      	movs	r3, #1
 8008662:	617b      	str	r3, [r7, #20]
 8008664:	e006      	b.n	8008674 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008666:	bf00      	nop
 8008668:	e004      	b.n	8008674 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800866a:	bf00      	nop
 800866c:	e002      	b.n	8008674 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800866e:	bf00      	nop
 8008670:	e000      	b.n	8008674 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008672:	bf00      	nop
		}
	}

	return val;
 8008674:	697b      	ldr	r3, [r7, #20]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800867e:	b590      	push	{r4, r7, lr}
 8008680:	b089      	sub	sp, #36	; 0x24
 8008682:	af00      	add	r7, sp, #0
 8008684:	60f8      	str	r0, [r7, #12]
 8008686:	60b9      	str	r1, [r7, #8]
 8008688:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800868a:	2302      	movs	r3, #2
 800868c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	2b01      	cmp	r3, #1
 8008692:	f240 8109 	bls.w	80088a8 <put_fat+0x22a>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	69db      	ldr	r3, [r3, #28]
 800869a:	68ba      	ldr	r2, [r7, #8]
 800869c:	429a      	cmp	r2, r3
 800869e:	f080 8103 	bcs.w	80088a8 <put_fat+0x22a>
		switch (fs->fs_type) {
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	2b03      	cmp	r3, #3
 80086a8:	f000 80b6 	beq.w	8008818 <put_fat+0x19a>
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	f300 80fb 	bgt.w	80088a8 <put_fat+0x22a>
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d003      	beq.n	80086be <put_fat+0x40>
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	f000 8083 	beq.w	80087c2 <put_fat+0x144>
 80086bc:	e0f4      	b.n	80088a8 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	61bb      	str	r3, [r7, #24]
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	085b      	lsrs	r3, r3, #1
 80086c6:	69ba      	ldr	r2, [r7, #24]
 80086c8:	4413      	add	r3, r2
 80086ca:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	899b      	ldrh	r3, [r3, #12]
 80086d4:	4619      	mov	r1, r3
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80086dc:	4413      	add	r3, r2
 80086de:	4619      	mov	r1, r3
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	f7ff fe3b 	bl	800835c <move_window>
 80086e6:	4603      	mov	r3, r0
 80086e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80086ea:	7ffb      	ldrb	r3, [r7, #31]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	f040 80d4 	bne.w	800889a <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	1c5a      	adds	r2, r3, #1
 80086fc:	61ba      	str	r2, [r7, #24]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	8992      	ldrh	r2, [r2, #12]
 8008702:	fbb3 f0f2 	udiv	r0, r3, r2
 8008706:	fb00 f202 	mul.w	r2, r0, r2
 800870a:	1a9b      	subs	r3, r3, r2
 800870c:	440b      	add	r3, r1
 800870e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00d      	beq.n	8008736 <put_fat+0xb8>
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	b25b      	sxtb	r3, r3
 8008720:	f003 030f 	and.w	r3, r3, #15
 8008724:	b25a      	sxtb	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	b2db      	uxtb	r3, r3
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	b25b      	sxtb	r3, r3
 800872e:	4313      	orrs	r3, r2
 8008730:	b25b      	sxtb	r3, r3
 8008732:	b2db      	uxtb	r3, r3
 8008734:	e001      	b.n	800873a <put_fat+0xbc>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	b2db      	uxtb	r3, r3
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2201      	movs	r2, #1
 8008742:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	899b      	ldrh	r3, [r3, #12]
 800874c:	4619      	mov	r1, r3
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	fbb3 f3f1 	udiv	r3, r3, r1
 8008754:	4413      	add	r3, r2
 8008756:	4619      	mov	r1, r3
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f7ff fdff 	bl	800835c <move_window>
 800875e:	4603      	mov	r3, r0
 8008760:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008762:	7ffb      	ldrb	r3, [r7, #31]
 8008764:	2b00      	cmp	r3, #0
 8008766:	f040 809a 	bne.w	800889e <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	899b      	ldrh	r3, [r3, #12]
 8008774:	461a      	mov	r2, r3
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	fbb3 f0f2 	udiv	r0, r3, r2
 800877c:	fb00 f202 	mul.w	r2, r0, r2
 8008780:	1a9b      	subs	r3, r3, r2
 8008782:	440b      	add	r3, r1
 8008784:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d003      	beq.n	8008798 <put_fat+0x11a>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	091b      	lsrs	r3, r3, #4
 8008794:	b2db      	uxtb	r3, r3
 8008796:	e00e      	b.n	80087b6 <put_fat+0x138>
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	b25b      	sxtb	r3, r3
 800879e:	f023 030f 	bic.w	r3, r3, #15
 80087a2:	b25a      	sxtb	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	0a1b      	lsrs	r3, r3, #8
 80087a8:	b25b      	sxtb	r3, r3
 80087aa:	f003 030f 	and.w	r3, r3, #15
 80087ae:	b25b      	sxtb	r3, r3
 80087b0:	4313      	orrs	r3, r2
 80087b2:	b25b      	sxtb	r3, r3
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	697a      	ldr	r2, [r7, #20]
 80087b8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2201      	movs	r2, #1
 80087be:	70da      	strb	r2, [r3, #3]
			break;
 80087c0:	e072      	b.n	80088a8 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	899b      	ldrh	r3, [r3, #12]
 80087ca:	085b      	lsrs	r3, r3, #1
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	4619      	mov	r1, r3
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80087d6:	4413      	add	r3, r2
 80087d8:	4619      	mov	r1, r3
 80087da:	68f8      	ldr	r0, [r7, #12]
 80087dc:	f7ff fdbe 	bl	800835c <move_window>
 80087e0:	4603      	mov	r3, r0
 80087e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087e4:	7ffb      	ldrb	r3, [r7, #31]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d15b      	bne.n	80088a2 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	8992      	ldrh	r2, [r2, #12]
 80087f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80087fc:	fb00 f202 	mul.w	r2, r0, r2
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	440b      	add	r3, r1
 8008804:	687a      	ldr	r2, [r7, #4]
 8008806:	b292      	uxth	r2, r2
 8008808:	4611      	mov	r1, r2
 800880a:	4618      	mov	r0, r3
 800880c:	f7ff fb31 	bl	8007e72 <st_word>
			fs->wflag = 1;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2201      	movs	r2, #1
 8008814:	70da      	strb	r2, [r3, #3]
			break;
 8008816:	e047      	b.n	80088a8 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	899b      	ldrh	r3, [r3, #12]
 8008820:	089b      	lsrs	r3, r3, #2
 8008822:	b29b      	uxth	r3, r3
 8008824:	4619      	mov	r1, r3
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	fbb3 f3f1 	udiv	r3, r3, r1
 800882c:	4413      	add	r3, r2
 800882e:	4619      	mov	r1, r3
 8008830:	68f8      	ldr	r0, [r7, #12]
 8008832:	f7ff fd93 	bl	800835c <move_window>
 8008836:	4603      	mov	r3, r0
 8008838:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800883a:	7ffb      	ldrb	r3, [r7, #31]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d132      	bne.n	80088a6 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	8992      	ldrh	r2, [r2, #12]
 8008854:	fbb3 f0f2 	udiv	r0, r3, r2
 8008858:	fb00 f202 	mul.w	r2, r0, r2
 800885c:	1a9b      	subs	r3, r3, r2
 800885e:	440b      	add	r3, r1
 8008860:	4618      	mov	r0, r3
 8008862:	f7ff fae3 	bl	8007e2c <ld_dword>
 8008866:	4603      	mov	r3, r0
 8008868:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800886c:	4323      	orrs	r3, r4
 800886e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	68fa      	ldr	r2, [r7, #12]
 800887c:	8992      	ldrh	r2, [r2, #12]
 800887e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008882:	fb00 f202 	mul.w	r2, r0, r2
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	440b      	add	r3, r1
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	4618      	mov	r0, r3
 800888e:	f7ff fb0b 	bl	8007ea8 <st_dword>
			fs->wflag = 1;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2201      	movs	r2, #1
 8008896:	70da      	strb	r2, [r3, #3]
			break;
 8008898:	e006      	b.n	80088a8 <put_fat+0x22a>
			if (res != FR_OK) break;
 800889a:	bf00      	nop
 800889c:	e004      	b.n	80088a8 <put_fat+0x22a>
			if (res != FR_OK) break;
 800889e:	bf00      	nop
 80088a0:	e002      	b.n	80088a8 <put_fat+0x22a>
			if (res != FR_OK) break;
 80088a2:	bf00      	nop
 80088a4:	e000      	b.n	80088a8 <put_fat+0x22a>
			if (res != FR_OK) break;
 80088a6:	bf00      	nop
		}
	}
	return res;
 80088a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3724      	adds	r7, #36	; 0x24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd90      	pop	{r4, r7, pc}

080088b2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b088      	sub	sp, #32
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	60f8      	str	r0, [r7, #12]
 80088ba:	60b9      	str	r1, [r7, #8]
 80088bc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80088be:	2300      	movs	r3, #0
 80088c0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d904      	bls.n	80088d8 <remove_chain+0x26>
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	69db      	ldr	r3, [r3, #28]
 80088d2:	68ba      	ldr	r2, [r7, #8]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d301      	bcc.n	80088dc <remove_chain+0x2a>
 80088d8:	2302      	movs	r3, #2
 80088da:	e04b      	b.n	8008974 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00c      	beq.n	80088fc <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80088e2:	f04f 32ff 	mov.w	r2, #4294967295
 80088e6:	6879      	ldr	r1, [r7, #4]
 80088e8:	69b8      	ldr	r0, [r7, #24]
 80088ea:	f7ff fec8 	bl	800867e <put_fat>
 80088ee:	4603      	mov	r3, r0
 80088f0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80088f2:	7ffb      	ldrb	r3, [r7, #31]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d001      	beq.n	80088fc <remove_chain+0x4a>
 80088f8:	7ffb      	ldrb	r3, [r7, #31]
 80088fa:	e03b      	b.n	8008974 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80088fc:	68b9      	ldr	r1, [r7, #8]
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f7ff fde9 	bl	80084d6 <get_fat>
 8008904:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d031      	beq.n	8008970 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	2b01      	cmp	r3, #1
 8008910:	d101      	bne.n	8008916 <remove_chain+0x64>
 8008912:	2302      	movs	r3, #2
 8008914:	e02e      	b.n	8008974 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891c:	d101      	bne.n	8008922 <remove_chain+0x70>
 800891e:	2301      	movs	r3, #1
 8008920:	e028      	b.n	8008974 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008922:	2200      	movs	r2, #0
 8008924:	68b9      	ldr	r1, [r7, #8]
 8008926:	69b8      	ldr	r0, [r7, #24]
 8008928:	f7ff fea9 	bl	800867e <put_fat>
 800892c:	4603      	mov	r3, r0
 800892e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008930:	7ffb      	ldrb	r3, [r7, #31]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d001      	beq.n	800893a <remove_chain+0x88>
 8008936:	7ffb      	ldrb	r3, [r7, #31]
 8008938:	e01c      	b.n	8008974 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	699a      	ldr	r2, [r3, #24]
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	3b02      	subs	r3, #2
 8008944:	429a      	cmp	r2, r3
 8008946:	d20b      	bcs.n	8008960 <remove_chain+0xae>
			fs->free_clst++;
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	699b      	ldr	r3, [r3, #24]
 800894c:	1c5a      	adds	r2, r3, #1
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	791b      	ldrb	r3, [r3, #4]
 8008956:	f043 0301 	orr.w	r3, r3, #1
 800895a:	b2da      	uxtb	r2, r3
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	69db      	ldr	r3, [r3, #28]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	429a      	cmp	r2, r3
 800896c:	d3c6      	bcc.n	80088fc <remove_chain+0x4a>
 800896e:	e000      	b.n	8008972 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008970:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3720      	adds	r7, #32
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b088      	sub	sp, #32
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10d      	bne.n	80089ae <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d004      	beq.n	80089a8 <create_chain+0x2c>
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	69ba      	ldr	r2, [r7, #24]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d31b      	bcc.n	80089e0 <create_chain+0x64>
 80089a8:	2301      	movs	r3, #1
 80089aa:	61bb      	str	r3, [r7, #24]
 80089ac:	e018      	b.n	80089e0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80089ae:	6839      	ldr	r1, [r7, #0]
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff fd90 	bl	80084d6 <get_fat>
 80089b6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d801      	bhi.n	80089c2 <create_chain+0x46>
 80089be:	2301      	movs	r3, #1
 80089c0:	e070      	b.n	8008aa4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c8:	d101      	bne.n	80089ce <create_chain+0x52>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	e06a      	b.n	8008aa4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	69db      	ldr	r3, [r3, #28]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d201      	bcs.n	80089dc <create_chain+0x60>
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	e063      	b.n	8008aa4 <create_chain+0x128>
		scl = clst;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80089e4:	69fb      	ldr	r3, [r7, #28]
 80089e6:	3301      	adds	r3, #1
 80089e8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	69db      	ldr	r3, [r3, #28]
 80089ee:	69fa      	ldr	r2, [r7, #28]
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d307      	bcc.n	8008a04 <create_chain+0x88>
				ncl = 2;
 80089f4:	2302      	movs	r3, #2
 80089f6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d901      	bls.n	8008a04 <create_chain+0x88>
 8008a00:	2300      	movs	r3, #0
 8008a02:	e04f      	b.n	8008aa4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008a04:	69f9      	ldr	r1, [r7, #28]
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff fd65 	bl	80084d6 <get_fat>
 8008a0c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00e      	beq.n	8008a32 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d003      	beq.n	8008a22 <create_chain+0xa6>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a20:	d101      	bne.n	8008a26 <create_chain+0xaa>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	e03e      	b.n	8008aa4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d1da      	bne.n	80089e4 <create_chain+0x68>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e038      	b.n	8008aa4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008a32:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008a34:	f04f 32ff 	mov.w	r2, #4294967295
 8008a38:	69f9      	ldr	r1, [r7, #28]
 8008a3a:	6938      	ldr	r0, [r7, #16]
 8008a3c:	f7ff fe1f 	bl	800867e <put_fat>
 8008a40:	4603      	mov	r3, r0
 8008a42:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008a44:	7dfb      	ldrb	r3, [r7, #23]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d109      	bne.n	8008a5e <create_chain+0xe2>
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d006      	beq.n	8008a5e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008a50:	69fa      	ldr	r2, [r7, #28]
 8008a52:	6839      	ldr	r1, [r7, #0]
 8008a54:	6938      	ldr	r0, [r7, #16]
 8008a56:	f7ff fe12 	bl	800867e <put_fat>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008a5e:	7dfb      	ldrb	r3, [r7, #23]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d116      	bne.n	8008a92 <create_chain+0x116>
		fs->last_clst = ncl;
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	69fa      	ldr	r2, [r7, #28]
 8008a68:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	69db      	ldr	r3, [r3, #28]
 8008a72:	3b02      	subs	r3, #2
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d804      	bhi.n	8008a82 <create_chain+0x106>
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	699b      	ldr	r3, [r3, #24]
 8008a7c:	1e5a      	subs	r2, r3, #1
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	791b      	ldrb	r3, [r3, #4]
 8008a86:	f043 0301 	orr.w	r3, r3, #1
 8008a8a:	b2da      	uxtb	r2, r3
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	711a      	strb	r2, [r3, #4]
 8008a90:	e007      	b.n	8008aa2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008a92:	7dfb      	ldrb	r3, [r7, #23]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d102      	bne.n	8008a9e <create_chain+0x122>
 8008a98:	f04f 33ff 	mov.w	r3, #4294967295
 8008a9c:	e000      	b.n	8008aa0 <create_chain+0x124>
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008aa2:	69fb      	ldr	r3, [r7, #28]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3720      	adds	r7, #32
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b087      	sub	sp, #28
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac0:	3304      	adds	r3, #4
 8008ac2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	899b      	ldrh	r3, [r3, #12]
 8008ac8:	461a      	mov	r2, r3
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	8952      	ldrh	r2, [r2, #10]
 8008ad4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ad8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	1d1a      	adds	r2, r3, #4
 8008ade:	613a      	str	r2, [r7, #16]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d101      	bne.n	8008aee <clmt_clust+0x42>
 8008aea:	2300      	movs	r3, #0
 8008aec:	e010      	b.n	8008b10 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d307      	bcc.n	8008b06 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	617b      	str	r3, [r7, #20]
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	3304      	adds	r3, #4
 8008b02:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008b04:	e7e9      	b.n	8008ada <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8008b06:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	4413      	add	r3, r2
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	371c      	adds	r7, #28
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008b32:	d204      	bcs.n	8008b3e <dir_sdi+0x22>
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	f003 031f 	and.w	r3, r3, #31
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d001      	beq.n	8008b42 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008b3e:	2302      	movs	r3, #2
 8008b40:	e071      	b.n	8008c26 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	683a      	ldr	r2, [r7, #0]
 8008b46:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d106      	bne.n	8008b62 <dir_sdi+0x46>
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d902      	bls.n	8008b62 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b60:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10c      	bne.n	8008b82 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	095b      	lsrs	r3, r3, #5
 8008b6c:	693a      	ldr	r2, [r7, #16]
 8008b6e:	8912      	ldrh	r2, [r2, #8]
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d301      	bcc.n	8008b78 <dir_sdi+0x5c>
 8008b74:	2302      	movs	r3, #2
 8008b76:	e056      	b.n	8008c26 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	61da      	str	r2, [r3, #28]
 8008b80:	e02d      	b.n	8008bde <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	895b      	ldrh	r3, [r3, #10]
 8008b86:	461a      	mov	r2, r3
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	899b      	ldrh	r3, [r3, #12]
 8008b8c:	fb02 f303 	mul.w	r3, r2, r3
 8008b90:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b92:	e019      	b.n	8008bc8 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6979      	ldr	r1, [r7, #20]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7ff fc9c 	bl	80084d6 <get_fat>
 8008b9e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba6:	d101      	bne.n	8008bac <dir_sdi+0x90>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e03c      	b.n	8008c26 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d904      	bls.n	8008bbc <dir_sdi+0xa0>
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	697a      	ldr	r2, [r7, #20]
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d301      	bcc.n	8008bc0 <dir_sdi+0xa4>
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	e032      	b.n	8008c26 <dir_sdi+0x10a>
			ofs -= csz;
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	1ad3      	subs	r3, r2, r3
 8008bc6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008bc8:	683a      	ldr	r2, [r7, #0]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d2e1      	bcs.n	8008b94 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008bd0:	6979      	ldr	r1, [r7, #20]
 8008bd2:	6938      	ldr	r0, [r7, #16]
 8008bd4:	f7ff fc60 	bl	8008498 <clust2sect>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	697a      	ldr	r2, [r7, #20]
 8008be2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	69db      	ldr	r3, [r3, #28]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <dir_sdi+0xd4>
 8008bec:	2302      	movs	r3, #2
 8008bee:	e01a      	b.n	8008c26 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	899b      	ldrh	r3, [r3, #12]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c00:	441a      	add	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	899b      	ldrh	r3, [r3, #12]
 8008c10:	461a      	mov	r2, r3
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	fbb3 f0f2 	udiv	r0, r3, r2
 8008c18:	fb00 f202 	mul.w	r2, r0, r2
 8008c1c:	1a9b      	subs	r3, r3, r2
 8008c1e:	18ca      	adds	r2, r1, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3718      	adds	r7, #24
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b086      	sub	sp, #24
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	3320      	adds	r3, #32
 8008c44:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	69db      	ldr	r3, [r3, #28]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d003      	beq.n	8008c56 <dir_next+0x28>
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c54:	d301      	bcc.n	8008c5a <dir_next+0x2c>
 8008c56:	2304      	movs	r3, #4
 8008c58:	e0bb      	b.n	8008dd2 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	899b      	ldrh	r3, [r3, #12]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c66:	fb01 f202 	mul.w	r2, r1, r2
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f040 809d 	bne.w	8008dac <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	69db      	ldr	r3, [r3, #28]
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	699b      	ldr	r3, [r3, #24]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10b      	bne.n	8008c9c <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	095b      	lsrs	r3, r3, #5
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	8912      	ldrh	r2, [r2, #8]
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	f0c0 808d 	bcc.w	8008dac <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	61da      	str	r2, [r3, #28]
 8008c98:	2304      	movs	r3, #4
 8008c9a:	e09a      	b.n	8008dd2 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	899b      	ldrh	r3, [r3, #12]
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	8952      	ldrh	r2, [r2, #10]
 8008cac:	3a01      	subs	r2, #1
 8008cae:	4013      	ands	r3, r2
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d17b      	bne.n	8008dac <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	699b      	ldr	r3, [r3, #24]
 8008cba:	4619      	mov	r1, r3
 8008cbc:	4610      	mov	r0, r2
 8008cbe:	f7ff fc0a 	bl	80084d6 <get_fat>
 8008cc2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d801      	bhi.n	8008cce <dir_next+0xa0>
 8008cca:	2302      	movs	r3, #2
 8008ccc:	e081      	b.n	8008dd2 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd4:	d101      	bne.n	8008cda <dir_next+0xac>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e07b      	b.n	8008dd2 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	69db      	ldr	r3, [r3, #28]
 8008cde:	697a      	ldr	r2, [r7, #20]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d359      	bcc.n	8008d98 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d104      	bne.n	8008cf4 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	61da      	str	r2, [r3, #28]
 8008cf0:	2304      	movs	r3, #4
 8008cf2:	e06e      	b.n	8008dd2 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	4610      	mov	r0, r2
 8008cfe:	f7ff fe3d 	bl	800897c <create_chain>
 8008d02:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d101      	bne.n	8008d0e <dir_next+0xe0>
 8008d0a:	2307      	movs	r3, #7
 8008d0c:	e061      	b.n	8008dd2 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d101      	bne.n	8008d18 <dir_next+0xea>
 8008d14:	2302      	movs	r3, #2
 8008d16:	e05c      	b.n	8008dd2 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d1e:	d101      	bne.n	8008d24 <dir_next+0xf6>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e056      	b.n	8008dd2 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	f7ff fad5 	bl	80082d4 <sync_window>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d001      	beq.n	8008d34 <dir_next+0x106>
 8008d30:	2301      	movs	r3, #1
 8008d32:	e04e      	b.n	8008dd2 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	899b      	ldrh	r3, [r3, #12]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	2100      	movs	r1, #0
 8008d42:	f7ff f8fe 	bl	8007f42 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d46:	2300      	movs	r3, #0
 8008d48:	613b      	str	r3, [r7, #16]
 8008d4a:	6979      	ldr	r1, [r7, #20]
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff fba3 	bl	8008498 <clust2sect>
 8008d52:	4602      	mov	r2, r0
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	635a      	str	r2, [r3, #52]	; 0x34
 8008d58:	e012      	b.n	8008d80 <dir_next+0x152>
						fs->wflag = 1;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	f7ff fab7 	bl	80082d4 <sync_window>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d001      	beq.n	8008d70 <dir_next+0x142>
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e030      	b.n	8008dd2 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	3301      	adds	r3, #1
 8008d74:	613b      	str	r3, [r7, #16]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d7a:	1c5a      	adds	r2, r3, #1
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	635a      	str	r2, [r3, #52]	; 0x34
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	895b      	ldrh	r3, [r3, #10]
 8008d84:	461a      	mov	r2, r3
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d3e6      	bcc.n	8008d5a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	1ad2      	subs	r2, r2, r3
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008d9e:	6979      	ldr	r1, [r7, #20]
 8008da0:	68f8      	ldr	r0, [r7, #12]
 8008da2:	f7ff fb79 	bl	8008498 <clust2sect>
 8008da6:	4602      	mov	r2, r0
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	899b      	ldrh	r3, [r3, #12]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	fbb3 f0f2 	udiv	r0, r3, r2
 8008dc4:	fb00 f202 	mul.w	r2, r0, r2
 8008dc8:	1a9b      	subs	r3, r3, r2
 8008dca:	18ca      	adds	r2, r1, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3718      	adds	r7, #24
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b086      	sub	sp, #24
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008dea:	2100      	movs	r1, #0
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7ff fe95 	bl	8008b1c <dir_sdi>
 8008df2:	4603      	mov	r3, r0
 8008df4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008df6:	7dfb      	ldrb	r3, [r7, #23]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d12b      	bne.n	8008e54 <dir_alloc+0x7a>
		n = 0;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	69db      	ldr	r3, [r3, #28]
 8008e04:	4619      	mov	r1, r3
 8008e06:	68f8      	ldr	r0, [r7, #12]
 8008e08:	f7ff faa8 	bl	800835c <move_window>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008e10:	7dfb      	ldrb	r3, [r7, #23]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d11d      	bne.n	8008e52 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6a1b      	ldr	r3, [r3, #32]
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	2be5      	cmp	r3, #229	; 0xe5
 8008e1e:	d004      	beq.n	8008e2a <dir_alloc+0x50>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d107      	bne.n	8008e3a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	613b      	str	r3, [r7, #16]
 8008e30:	693a      	ldr	r2, [r7, #16]
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d102      	bne.n	8008e3e <dir_alloc+0x64>
 8008e38:	e00c      	b.n	8008e54 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008e3e:	2101      	movs	r1, #1
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f7ff fef4 	bl	8008c2e <dir_next>
 8008e46:	4603      	mov	r3, r0
 8008e48:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008e4a:	7dfb      	ldrb	r3, [r7, #23]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d0d7      	beq.n	8008e00 <dir_alloc+0x26>
 8008e50:	e000      	b.n	8008e54 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008e52:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	2b04      	cmp	r3, #4
 8008e58:	d101      	bne.n	8008e5e <dir_alloc+0x84>
 8008e5a:	2307      	movs	r3, #7
 8008e5c:	75fb      	strb	r3, [r7, #23]
	return res;
 8008e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3718      	adds	r7, #24
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	331a      	adds	r3, #26
 8008e76:	4618      	mov	r0, r3
 8008e78:	f7fe ffc0 	bl	8007dfc <ld_word>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	2b03      	cmp	r3, #3
 8008e86:	d109      	bne.n	8008e9c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	3314      	adds	r3, #20
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f7fe ffb5 	bl	8007dfc <ld_word>
 8008e92:	4603      	mov	r3, r0
 8008e94:	041b      	lsls	r3, r3, #16
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}

08008ea6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008ea6:	b580      	push	{r7, lr}
 8008ea8:	b084      	sub	sp, #16
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	60f8      	str	r0, [r7, #12]
 8008eae:	60b9      	str	r1, [r7, #8]
 8008eb0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	331a      	adds	r3, #26
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	b292      	uxth	r2, r2
 8008eba:	4611      	mov	r1, r2
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f7fe ffd8 	bl	8007e72 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d109      	bne.n	8008ede <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	f103 0214 	add.w	r2, r3, #20
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	0c1b      	lsrs	r3, r3, #16
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4610      	mov	r0, r2
 8008eda:	f7fe ffca 	bl	8007e72 <st_word>
	}
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
	...

08008ee8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008ee8:	b590      	push	{r4, r7, lr}
 8008eea:	b087      	sub	sp, #28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	331a      	adds	r3, #26
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7fe ff80 	bl	8007dfc <ld_word>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d001      	beq.n	8008f06 <cmp_lfn+0x1e>
 8008f02:	2300      	movs	r3, #0
 8008f04:	e059      	b.n	8008fba <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f0e:	1e5a      	subs	r2, r3, #1
 8008f10:	4613      	mov	r3, r2
 8008f12:	005b      	lsls	r3, r3, #1
 8008f14:	4413      	add	r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4413      	add	r3, r2
 8008f1a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	81fb      	strh	r3, [r7, #14]
 8008f20:	2300      	movs	r3, #0
 8008f22:	613b      	str	r3, [r7, #16]
 8008f24:	e033      	b.n	8008f8e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008f26:	4a27      	ldr	r2, [pc, #156]	; (8008fc4 <cmp_lfn+0xdc>)
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	4413      	add	r3, r2
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fe ff61 	bl	8007dfc <ld_word>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008f3e:	89fb      	ldrh	r3, [r7, #14]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d01a      	beq.n	8008f7a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	2bfe      	cmp	r3, #254	; 0xfe
 8008f48:	d812      	bhi.n	8008f70 <cmp_lfn+0x88>
 8008f4a:	89bb      	ldrh	r3, [r7, #12]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f001 fe11 	bl	800ab74 <ff_wtoupper>
 8008f52:	4603      	mov	r3, r0
 8008f54:	461c      	mov	r4, r3
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	1c5a      	adds	r2, r3, #1
 8008f5a:	617a      	str	r2, [r7, #20]
 8008f5c:	005b      	lsls	r3, r3, #1
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	4413      	add	r3, r2
 8008f62:	881b      	ldrh	r3, [r3, #0]
 8008f64:	4618      	mov	r0, r3
 8008f66:	f001 fe05 	bl	800ab74 <ff_wtoupper>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	429c      	cmp	r4, r3
 8008f6e:	d001      	beq.n	8008f74 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008f70:	2300      	movs	r3, #0
 8008f72:	e022      	b.n	8008fba <cmp_lfn+0xd2>
			}
			wc = uc;
 8008f74:	89bb      	ldrh	r3, [r7, #12]
 8008f76:	81fb      	strh	r3, [r7, #14]
 8008f78:	e006      	b.n	8008f88 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008f7a:	89bb      	ldrh	r3, [r7, #12]
 8008f7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d001      	beq.n	8008f88 <cmp_lfn+0xa0>
 8008f84:	2300      	movs	r3, #0
 8008f86:	e018      	b.n	8008fba <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	613b      	str	r3, [r7, #16]
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	2b0c      	cmp	r3, #12
 8008f92:	d9c8      	bls.n	8008f26 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00b      	beq.n	8008fb8 <cmp_lfn+0xd0>
 8008fa0:	89fb      	ldrh	r3, [r7, #14]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d008      	beq.n	8008fb8 <cmp_lfn+0xd0>
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	4413      	add	r3, r2
 8008fae:	881b      	ldrh	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d001      	beq.n	8008fb8 <cmp_lfn+0xd0>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	e000      	b.n	8008fba <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008fb8:	2301      	movs	r3, #1
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd90      	pop	{r4, r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	0800ba78 	.word	0x0800ba78

08008fc8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b088      	sub	sp, #32
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	4611      	mov	r1, r2
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	71fb      	strb	r3, [r7, #7]
 8008fda:	4613      	mov	r3, r2
 8008fdc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	330d      	adds	r3, #13
 8008fe2:	79ba      	ldrb	r2, [r7, #6]
 8008fe4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	330b      	adds	r3, #11
 8008fea:	220f      	movs	r2, #15
 8008fec:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	330c      	adds	r3, #12
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	331a      	adds	r3, #26
 8008ffa:	2100      	movs	r1, #0
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7fe ff38 	bl	8007e72 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009002:	79fb      	ldrb	r3, [r7, #7]
 8009004:	1e5a      	subs	r2, r3, #1
 8009006:	4613      	mov	r3, r2
 8009008:	005b      	lsls	r3, r3, #1
 800900a:	4413      	add	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	4413      	add	r3, r2
 8009010:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009012:	2300      	movs	r3, #0
 8009014:	82fb      	strh	r3, [r7, #22]
 8009016:	2300      	movs	r3, #0
 8009018:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800901a:	8afb      	ldrh	r3, [r7, #22]
 800901c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009020:	4293      	cmp	r3, r2
 8009022:	d007      	beq.n	8009034 <put_lfn+0x6c>
 8009024:	69fb      	ldr	r3, [r7, #28]
 8009026:	1c5a      	adds	r2, r3, #1
 8009028:	61fa      	str	r2, [r7, #28]
 800902a:	005b      	lsls	r3, r3, #1
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	4413      	add	r3, r2
 8009030:	881b      	ldrh	r3, [r3, #0]
 8009032:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009034:	4a17      	ldr	r2, [pc, #92]	; (8009094 <put_lfn+0xcc>)
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	4413      	add	r3, r2
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	461a      	mov	r2, r3
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	4413      	add	r3, r2
 8009042:	8afa      	ldrh	r2, [r7, #22]
 8009044:	4611      	mov	r1, r2
 8009046:	4618      	mov	r0, r3
 8009048:	f7fe ff13 	bl	8007e72 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800904c:	8afb      	ldrh	r3, [r7, #22]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d102      	bne.n	8009058 <put_lfn+0x90>
 8009052:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009056:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	3301      	adds	r3, #1
 800905c:	61bb      	str	r3, [r7, #24]
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	2b0c      	cmp	r3, #12
 8009062:	d9da      	bls.n	800901a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009064:	8afb      	ldrh	r3, [r7, #22]
 8009066:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800906a:	4293      	cmp	r3, r2
 800906c:	d006      	beq.n	800907c <put_lfn+0xb4>
 800906e:	69fb      	ldr	r3, [r7, #28]
 8009070:	005b      	lsls	r3, r3, #1
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	4413      	add	r3, r2
 8009076:	881b      	ldrh	r3, [r3, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d103      	bne.n	8009084 <put_lfn+0xbc>
 800907c:	79fb      	ldrb	r3, [r7, #7]
 800907e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009082:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	79fa      	ldrb	r2, [r7, #7]
 8009088:	701a      	strb	r2, [r3, #0]
}
 800908a:	bf00      	nop
 800908c:	3720      	adds	r7, #32
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	0800ba78 	.word	0x0800ba78

08009098 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b08c      	sub	sp, #48	; 0x30
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
 80090a4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80090a6:	220b      	movs	r2, #11
 80090a8:	68b9      	ldr	r1, [r7, #8]
 80090aa:	68f8      	ldr	r0, [r7, #12]
 80090ac:	f7fe ff28 	bl	8007f00 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	2b05      	cmp	r3, #5
 80090b4:	d92b      	bls.n	800910e <gen_numname+0x76>
		sr = seq;
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80090ba:	e022      	b.n	8009102 <gen_numname+0x6a>
			wc = *lfn++;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	1c9a      	adds	r2, r3, #2
 80090c0:	607a      	str	r2, [r7, #4]
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80090c6:	2300      	movs	r3, #0
 80090c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80090ca:	e017      	b.n	80090fc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	005a      	lsls	r2, r3, #1
 80090d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80090d2:	f003 0301 	and.w	r3, r3, #1
 80090d6:	4413      	add	r3, r2
 80090d8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80090da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80090dc:	085b      	lsrs	r3, r3, #1
 80090de:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <gen_numname+0x5e>
 80090ea:	69fb      	ldr	r3, [r7, #28]
 80090ec:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80090f0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80090f4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80090f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f8:	3301      	adds	r3, #1
 80090fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80090fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090fe:	2b0f      	cmp	r3, #15
 8009100:	d9e4      	bls.n	80090cc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	881b      	ldrh	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1d8      	bne.n	80090bc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800910e:	2307      	movs	r3, #7
 8009110:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	b2db      	uxtb	r3, r3
 8009116:	f003 030f 	and.w	r3, r3, #15
 800911a:	b2db      	uxtb	r3, r3
 800911c:	3330      	adds	r3, #48	; 0x30
 800911e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8009122:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009126:	2b39      	cmp	r3, #57	; 0x39
 8009128:	d904      	bls.n	8009134 <gen_numname+0x9c>
 800912a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800912e:	3307      	adds	r3, #7
 8009130:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009136:	1e5a      	subs	r2, r3, #1
 8009138:	62ba      	str	r2, [r7, #40]	; 0x28
 800913a:	3330      	adds	r3, #48	; 0x30
 800913c:	443b      	add	r3, r7
 800913e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009142:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	091b      	lsrs	r3, r3, #4
 800914a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1df      	bne.n	8009112 <gen_numname+0x7a>
	ns[i] = '~';
 8009152:	f107 0214 	add.w	r2, r7, #20
 8009156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009158:	4413      	add	r3, r2
 800915a:	227e      	movs	r2, #126	; 0x7e
 800915c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800915e:	2300      	movs	r3, #0
 8009160:	627b      	str	r3, [r7, #36]	; 0x24
 8009162:	e002      	b.n	800916a <gen_numname+0xd2>
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	3301      	adds	r3, #1
 8009168:	627b      	str	r3, [r7, #36]	; 0x24
 800916a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800916c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916e:	429a      	cmp	r2, r3
 8009170:	d205      	bcs.n	800917e <gen_numname+0xe6>
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009176:	4413      	add	r3, r2
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b20      	cmp	r3, #32
 800917c:	d1f2      	bne.n	8009164 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800917e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009180:	2b07      	cmp	r3, #7
 8009182:	d807      	bhi.n	8009194 <gen_numname+0xfc>
 8009184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	62ba      	str	r2, [r7, #40]	; 0x28
 800918a:	3330      	adds	r3, #48	; 0x30
 800918c:	443b      	add	r3, r7
 800918e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009192:	e000      	b.n	8009196 <gen_numname+0xfe>
 8009194:	2120      	movs	r1, #32
 8009196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009198:	1c5a      	adds	r2, r3, #1
 800919a:	627a      	str	r2, [r7, #36]	; 0x24
 800919c:	68fa      	ldr	r2, [r7, #12]
 800919e:	4413      	add	r3, r2
 80091a0:	460a      	mov	r2, r1
 80091a2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	2b07      	cmp	r3, #7
 80091a8:	d9e9      	bls.n	800917e <gen_numname+0xe6>
}
 80091aa:	bf00      	nop
 80091ac:	bf00      	nop
 80091ae:	3730      	adds	r7, #48	; 0x30
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80091bc:	2300      	movs	r3, #0
 80091be:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80091c0:	230b      	movs	r3, #11
 80091c2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80091c4:	7bfb      	ldrb	r3, [r7, #15]
 80091c6:	b2da      	uxtb	r2, r3
 80091c8:	0852      	lsrs	r2, r2, #1
 80091ca:	01db      	lsls	r3, r3, #7
 80091cc:	4313      	orrs	r3, r2
 80091ce:	b2da      	uxtb	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	1c59      	adds	r1, r3, #1
 80091d4:	6079      	str	r1, [r7, #4]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	4413      	add	r3, r2
 80091da:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	3b01      	subs	r3, #1
 80091e0:	60bb      	str	r3, [r7, #8]
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1ed      	bne.n	80091c4 <sum_sfn+0x10>
	return sum;
 80091e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3714      	adds	r7, #20
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b086      	sub	sp, #24
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009204:	2100      	movs	r1, #0
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7ff fc88 	bl	8008b1c <dir_sdi>
 800920c:	4603      	mov	r3, r0
 800920e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009210:	7dfb      	ldrb	r3, [r7, #23]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d001      	beq.n	800921a <dir_find+0x24>
 8009216:	7dfb      	ldrb	r3, [r7, #23]
 8009218:	e0a9      	b.n	800936e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800921a:	23ff      	movs	r3, #255	; 0xff
 800921c:	753b      	strb	r3, [r7, #20]
 800921e:	7d3b      	ldrb	r3, [r7, #20]
 8009220:	757b      	strb	r3, [r7, #21]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f04f 32ff 	mov.w	r2, #4294967295
 8009228:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	69db      	ldr	r3, [r3, #28]
 800922e:	4619      	mov	r1, r3
 8009230:	6938      	ldr	r0, [r7, #16]
 8009232:	f7ff f893 	bl	800835c <move_window>
 8009236:	4603      	mov	r3, r0
 8009238:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800923a:	7dfb      	ldrb	r3, [r7, #23]
 800923c:	2b00      	cmp	r3, #0
 800923e:	f040 8090 	bne.w	8009362 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a1b      	ldr	r3, [r3, #32]
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800924a:	7dbb      	ldrb	r3, [r7, #22]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d102      	bne.n	8009256 <dir_find+0x60>
 8009250:	2304      	movs	r3, #4
 8009252:	75fb      	strb	r3, [r7, #23]
 8009254:	e08a      	b.n	800936c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6a1b      	ldr	r3, [r3, #32]
 800925a:	330b      	adds	r3, #11
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009262:	73fb      	strb	r3, [r7, #15]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	7bfa      	ldrb	r2, [r7, #15]
 8009268:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800926a:	7dbb      	ldrb	r3, [r7, #22]
 800926c:	2be5      	cmp	r3, #229	; 0xe5
 800926e:	d007      	beq.n	8009280 <dir_find+0x8a>
 8009270:	7bfb      	ldrb	r3, [r7, #15]
 8009272:	f003 0308 	and.w	r3, r3, #8
 8009276:	2b00      	cmp	r3, #0
 8009278:	d009      	beq.n	800928e <dir_find+0x98>
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	2b0f      	cmp	r3, #15
 800927e:	d006      	beq.n	800928e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009280:	23ff      	movs	r3, #255	; 0xff
 8009282:	757b      	strb	r3, [r7, #21]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f04f 32ff 	mov.w	r2, #4294967295
 800928a:	631a      	str	r2, [r3, #48]	; 0x30
 800928c:	e05e      	b.n	800934c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	2b0f      	cmp	r3, #15
 8009292:	d136      	bne.n	8009302 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800929a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d154      	bne.n	800934c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80092a2:	7dbb      	ldrb	r3, [r7, #22]
 80092a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00d      	beq.n	80092c8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	7b5b      	ldrb	r3, [r3, #13]
 80092b2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80092b4:	7dbb      	ldrb	r3, [r7, #22]
 80092b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092ba:	75bb      	strb	r3, [r7, #22]
 80092bc:	7dbb      	ldrb	r3, [r7, #22]
 80092be:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	695a      	ldr	r2, [r3, #20]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80092c8:	7dba      	ldrb	r2, [r7, #22]
 80092ca:	7d7b      	ldrb	r3, [r7, #21]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d115      	bne.n	80092fc <dir_find+0x106>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a1b      	ldr	r3, [r3, #32]
 80092d4:	330d      	adds	r3, #13
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	7d3a      	ldrb	r2, [r7, #20]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d10e      	bne.n	80092fc <dir_find+0x106>
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	691a      	ldr	r2, [r3, #16]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	4619      	mov	r1, r3
 80092e8:	4610      	mov	r0, r2
 80092ea:	f7ff fdfd 	bl	8008ee8 <cmp_lfn>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d003      	beq.n	80092fc <dir_find+0x106>
 80092f4:	7d7b      	ldrb	r3, [r7, #21]
 80092f6:	3b01      	subs	r3, #1
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	e000      	b.n	80092fe <dir_find+0x108>
 80092fc:	23ff      	movs	r3, #255	; 0xff
 80092fe:	757b      	strb	r3, [r7, #21]
 8009300:	e024      	b.n	800934c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009302:	7d7b      	ldrb	r3, [r7, #21]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d109      	bne.n	800931c <dir_find+0x126>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	4618      	mov	r0, r3
 800930e:	f7ff ff51 	bl	80091b4 <sum_sfn>
 8009312:	4603      	mov	r3, r0
 8009314:	461a      	mov	r2, r3
 8009316:	7d3b      	ldrb	r3, [r7, #20]
 8009318:	4293      	cmp	r3, r2
 800931a:	d024      	beq.n	8009366 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009322:	f003 0301 	and.w	r3, r3, #1
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10a      	bne.n	8009340 <dir_find+0x14a>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6a18      	ldr	r0, [r3, #32]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	3324      	adds	r3, #36	; 0x24
 8009332:	220b      	movs	r2, #11
 8009334:	4619      	mov	r1, r3
 8009336:	f7fe fe1f 	bl	8007f78 <mem_cmp>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d014      	beq.n	800936a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009340:	23ff      	movs	r3, #255	; 0xff
 8009342:	757b      	strb	r3, [r7, #21]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f04f 32ff 	mov.w	r2, #4294967295
 800934a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800934c:	2100      	movs	r1, #0
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f7ff fc6d 	bl	8008c2e <dir_next>
 8009354:	4603      	mov	r3, r0
 8009356:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009358:	7dfb      	ldrb	r3, [r7, #23]
 800935a:	2b00      	cmp	r3, #0
 800935c:	f43f af65 	beq.w	800922a <dir_find+0x34>
 8009360:	e004      	b.n	800936c <dir_find+0x176>
		if (res != FR_OK) break;
 8009362:	bf00      	nop
 8009364:	e002      	b.n	800936c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009366:	bf00      	nop
 8009368:	e000      	b.n	800936c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800936a:	bf00      	nop

	return res;
 800936c:	7dfb      	ldrb	r3, [r7, #23]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3718      	adds	r7, #24
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
	...

08009378 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b08c      	sub	sp, #48	; 0x30
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800938c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <dir_register+0x20>
 8009394:	2306      	movs	r3, #6
 8009396:	e0e0      	b.n	800955a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009398:	2300      	movs	r3, #0
 800939a:	627b      	str	r3, [r7, #36]	; 0x24
 800939c:	e002      	b.n	80093a4 <dir_register+0x2c>
 800939e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a0:	3301      	adds	r3, #1
 80093a2:	627b      	str	r3, [r7, #36]	; 0x24
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	691a      	ldr	r2, [r3, #16]
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	005b      	lsls	r3, r3, #1
 80093ac:	4413      	add	r3, r2
 80093ae:	881b      	ldrh	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1f4      	bne.n	800939e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80093ba:	f107 030c 	add.w	r3, r7, #12
 80093be:	220c      	movs	r2, #12
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fe fd9d 	bl	8007f00 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80093c6:	7dfb      	ldrb	r3, [r7, #23]
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d032      	beq.n	8009436 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2240      	movs	r2, #64	; 0x40
 80093d4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80093d8:	2301      	movs	r3, #1
 80093da:	62bb      	str	r3, [r7, #40]	; 0x28
 80093dc:	e016      	b.n	800940c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	691a      	ldr	r2, [r3, #16]
 80093e8:	f107 010c 	add.w	r1, r7, #12
 80093ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ee:	f7ff fe53 	bl	8009098 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f7ff feff 	bl	80091f6 <dir_find>
 80093f8:	4603      	mov	r3, r0
 80093fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80093fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009402:	2b00      	cmp	r3, #0
 8009404:	d106      	bne.n	8009414 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009408:	3301      	adds	r3, #1
 800940a:	62bb      	str	r3, [r7, #40]	; 0x28
 800940c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940e:	2b63      	cmp	r3, #99	; 0x63
 8009410:	d9e5      	bls.n	80093de <dir_register+0x66>
 8009412:	e000      	b.n	8009416 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009414:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009418:	2b64      	cmp	r3, #100	; 0x64
 800941a:	d101      	bne.n	8009420 <dir_register+0xa8>
 800941c:	2307      	movs	r3, #7
 800941e:	e09c      	b.n	800955a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009420:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009424:	2b04      	cmp	r3, #4
 8009426:	d002      	beq.n	800942e <dir_register+0xb6>
 8009428:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800942c:	e095      	b.n	800955a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800942e:	7dfa      	ldrb	r2, [r7, #23]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009436:	7dfb      	ldrb	r3, [r7, #23]
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d007      	beq.n	8009450 <dir_register+0xd8>
 8009440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009442:	330c      	adds	r3, #12
 8009444:	4a47      	ldr	r2, [pc, #284]	; (8009564 <dir_register+0x1ec>)
 8009446:	fba2 2303 	umull	r2, r3, r2, r3
 800944a:	089b      	lsrs	r3, r3, #2
 800944c:	3301      	adds	r3, #1
 800944e:	e000      	b.n	8009452 <dir_register+0xda>
 8009450:	2301      	movs	r3, #1
 8009452:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009454:	6a39      	ldr	r1, [r7, #32]
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f7ff fcbf 	bl	8008dda <dir_alloc>
 800945c:	4603      	mov	r3, r0
 800945e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009462:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009466:	2b00      	cmp	r3, #0
 8009468:	d148      	bne.n	80094fc <dir_register+0x184>
 800946a:	6a3b      	ldr	r3, [r7, #32]
 800946c:	3b01      	subs	r3, #1
 800946e:	623b      	str	r3, [r7, #32]
 8009470:	6a3b      	ldr	r3, [r7, #32]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d042      	beq.n	80094fc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	695a      	ldr	r2, [r3, #20]
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	015b      	lsls	r3, r3, #5
 800947e:	1ad3      	subs	r3, r2, r3
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f7ff fb4a 	bl	8008b1c <dir_sdi>
 8009488:	4603      	mov	r3, r0
 800948a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800948e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009492:	2b00      	cmp	r3, #0
 8009494:	d132      	bne.n	80094fc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	3324      	adds	r3, #36	; 0x24
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff fe8a 	bl	80091b4 <sum_sfn>
 80094a0:	4603      	mov	r3, r0
 80094a2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	4619      	mov	r1, r3
 80094aa:	69f8      	ldr	r0, [r7, #28]
 80094ac:	f7fe ff56 	bl	800835c <move_window>
 80094b0:	4603      	mov	r3, r0
 80094b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80094b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d11d      	bne.n	80094fa <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	6918      	ldr	r0, [r3, #16]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a19      	ldr	r1, [r3, #32]
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	b2da      	uxtb	r2, r3
 80094ca:	7efb      	ldrb	r3, [r7, #27]
 80094cc:	f7ff fd7c 	bl	8008fc8 <put_lfn>
				fs->wflag = 1;
 80094d0:	69fb      	ldr	r3, [r7, #28]
 80094d2:	2201      	movs	r2, #1
 80094d4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80094d6:	2100      	movs	r1, #0
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f7ff fba8 	bl	8008c2e <dir_next>
 80094de:	4603      	mov	r3, r0
 80094e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80094e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d107      	bne.n	80094fc <dir_register+0x184>
 80094ec:	6a3b      	ldr	r3, [r7, #32]
 80094ee:	3b01      	subs	r3, #1
 80094f0:	623b      	str	r3, [r7, #32]
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d1d5      	bne.n	80094a4 <dir_register+0x12c>
 80094f8:	e000      	b.n	80094fc <dir_register+0x184>
				if (res != FR_OK) break;
 80094fa:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80094fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009500:	2b00      	cmp	r3, #0
 8009502:	d128      	bne.n	8009556 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	69db      	ldr	r3, [r3, #28]
 8009508:	4619      	mov	r1, r3
 800950a:	69f8      	ldr	r0, [r7, #28]
 800950c:	f7fe ff26 	bl	800835c <move_window>
 8009510:	4603      	mov	r3, r0
 8009512:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009516:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800951a:	2b00      	cmp	r3, #0
 800951c:	d11b      	bne.n	8009556 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	2220      	movs	r2, #32
 8009524:	2100      	movs	r1, #0
 8009526:	4618      	mov	r0, r3
 8009528:	f7fe fd0b 	bl	8007f42 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a18      	ldr	r0, [r3, #32]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	3324      	adds	r3, #36	; 0x24
 8009534:	220b      	movs	r2, #11
 8009536:	4619      	mov	r1, r3
 8009538:	f7fe fce2 	bl	8007f00 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	330c      	adds	r3, #12
 8009548:	f002 0218 	and.w	r2, r2, #24
 800954c:	b2d2      	uxtb	r2, r2
 800954e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	2201      	movs	r2, #1
 8009554:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009556:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800955a:	4618      	mov	r0, r3
 800955c:	3730      	adds	r7, #48	; 0x30
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	4ec4ec4f 	.word	0x4ec4ec4f

08009568 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b08a      	sub	sp, #40	; 0x28
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	613b      	str	r3, [r7, #16]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	691b      	ldr	r3, [r3, #16]
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	2300      	movs	r3, #0
 8009582:	617b      	str	r3, [r7, #20]
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	1c5a      	adds	r2, r3, #1
 800958c:	61ba      	str	r2, [r7, #24]
 800958e:	693a      	ldr	r2, [r7, #16]
 8009590:	4413      	add	r3, r2
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009596:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009598:	2b1f      	cmp	r3, #31
 800959a:	d940      	bls.n	800961e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800959c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800959e:	2b2f      	cmp	r3, #47	; 0x2f
 80095a0:	d006      	beq.n	80095b0 <create_name+0x48>
 80095a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095a4:	2b5c      	cmp	r3, #92	; 0x5c
 80095a6:	d110      	bne.n	80095ca <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80095a8:	e002      	b.n	80095b0 <create_name+0x48>
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	3301      	adds	r3, #1
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	693a      	ldr	r2, [r7, #16]
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	4413      	add	r3, r2
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	2b2f      	cmp	r3, #47	; 0x2f
 80095ba:	d0f6      	beq.n	80095aa <create_name+0x42>
 80095bc:	693a      	ldr	r2, [r7, #16]
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	4413      	add	r3, r2
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	2b5c      	cmp	r3, #92	; 0x5c
 80095c6:	d0f0      	beq.n	80095aa <create_name+0x42>
			break;
 80095c8:	e02a      	b.n	8009620 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2bfe      	cmp	r3, #254	; 0xfe
 80095ce:	d901      	bls.n	80095d4 <create_name+0x6c>
 80095d0:	2306      	movs	r3, #6
 80095d2:	e17d      	b.n	80098d0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80095d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80095da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095dc:	2101      	movs	r1, #1
 80095de:	4618      	mov	r0, r3
 80095e0:	f001 fa8c 	bl	800aafc <ff_convert>
 80095e4:	4603      	mov	r3, r0
 80095e6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80095e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d101      	bne.n	80095f2 <create_name+0x8a>
 80095ee:	2306      	movs	r3, #6
 80095f0:	e16e      	b.n	80098d0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80095f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095f4:	2b7f      	cmp	r3, #127	; 0x7f
 80095f6:	d809      	bhi.n	800960c <create_name+0xa4>
 80095f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095fa:	4619      	mov	r1, r3
 80095fc:	488d      	ldr	r0, [pc, #564]	; (8009834 <create_name+0x2cc>)
 80095fe:	f7fe fce2 	bl	8007fc6 <chk_chr>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d001      	beq.n	800960c <create_name+0xa4>
 8009608:	2306      	movs	r3, #6
 800960a:	e161      	b.n	80098d0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	1c5a      	adds	r2, r3, #1
 8009610:	617a      	str	r2, [r7, #20]
 8009612:	005b      	lsls	r3, r3, #1
 8009614:	68fa      	ldr	r2, [r7, #12]
 8009616:	4413      	add	r3, r2
 8009618:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800961a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800961c:	e7b4      	b.n	8009588 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800961e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	441a      	add	r2, r3
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800962a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800962c:	2b1f      	cmp	r3, #31
 800962e:	d801      	bhi.n	8009634 <create_name+0xcc>
 8009630:	2304      	movs	r3, #4
 8009632:	e000      	b.n	8009636 <create_name+0xce>
 8009634:	2300      	movs	r3, #0
 8009636:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800963a:	e011      	b.n	8009660 <create_name+0xf8>
		w = lfn[di - 1];
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009642:	3b01      	subs	r3, #1
 8009644:	005b      	lsls	r3, r3, #1
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	4413      	add	r3, r2
 800964a:	881b      	ldrh	r3, [r3, #0]
 800964c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800964e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009650:	2b20      	cmp	r3, #32
 8009652:	d002      	beq.n	800965a <create_name+0xf2>
 8009654:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009656:	2b2e      	cmp	r3, #46	; 0x2e
 8009658:	d106      	bne.n	8009668 <create_name+0x100>
		di--;
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	3b01      	subs	r3, #1
 800965e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1ea      	bne.n	800963c <create_name+0xd4>
 8009666:	e000      	b.n	800966a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009668:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	005b      	lsls	r3, r3, #1
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	4413      	add	r3, r2
 8009672:	2200      	movs	r2, #0
 8009674:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <create_name+0x118>
 800967c:	2306      	movs	r3, #6
 800967e:	e127      	b.n	80098d0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	3324      	adds	r3, #36	; 0x24
 8009684:	220b      	movs	r2, #11
 8009686:	2120      	movs	r1, #32
 8009688:	4618      	mov	r0, r3
 800968a:	f7fe fc5a 	bl	8007f42 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800968e:	2300      	movs	r3, #0
 8009690:	61bb      	str	r3, [r7, #24]
 8009692:	e002      	b.n	800969a <create_name+0x132>
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	3301      	adds	r3, #1
 8009698:	61bb      	str	r3, [r7, #24]
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	005b      	lsls	r3, r3, #1
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	4413      	add	r3, r2
 80096a2:	881b      	ldrh	r3, [r3, #0]
 80096a4:	2b20      	cmp	r3, #32
 80096a6:	d0f5      	beq.n	8009694 <create_name+0x12c>
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	005b      	lsls	r3, r3, #1
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	4413      	add	r3, r2
 80096b0:	881b      	ldrh	r3, [r3, #0]
 80096b2:	2b2e      	cmp	r3, #46	; 0x2e
 80096b4:	d0ee      	beq.n	8009694 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d009      	beq.n	80096d0 <create_name+0x168>
 80096bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80096c0:	f043 0303 	orr.w	r3, r3, #3
 80096c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80096c8:	e002      	b.n	80096d0 <create_name+0x168>
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	617b      	str	r3, [r7, #20]
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d009      	beq.n	80096ea <create_name+0x182>
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80096dc:	3b01      	subs	r3, #1
 80096de:	005b      	lsls	r3, r3, #1
 80096e0:	68fa      	ldr	r2, [r7, #12]
 80096e2:	4413      	add	r3, r2
 80096e4:	881b      	ldrh	r3, [r3, #0]
 80096e6:	2b2e      	cmp	r3, #46	; 0x2e
 80096e8:	d1ef      	bne.n	80096ca <create_name+0x162>

	i = b = 0; ni = 8;
 80096ea:	2300      	movs	r3, #0
 80096ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80096f0:	2300      	movs	r3, #0
 80096f2:	623b      	str	r3, [r7, #32]
 80096f4:	2308      	movs	r3, #8
 80096f6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	1c5a      	adds	r2, r3, #1
 80096fc:	61ba      	str	r2, [r7, #24]
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	4413      	add	r3, r2
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009708:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 8090 	beq.w	8009830 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009710:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009712:	2b20      	cmp	r3, #32
 8009714:	d006      	beq.n	8009724 <create_name+0x1bc>
 8009716:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009718:	2b2e      	cmp	r3, #46	; 0x2e
 800971a:	d10a      	bne.n	8009732 <create_name+0x1ca>
 800971c:	69ba      	ldr	r2, [r7, #24]
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	429a      	cmp	r2, r3
 8009722:	d006      	beq.n	8009732 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009728:	f043 0303 	orr.w	r3, r3, #3
 800972c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009730:	e07d      	b.n	800982e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009732:	6a3a      	ldr	r2, [r7, #32]
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	429a      	cmp	r2, r3
 8009738:	d203      	bcs.n	8009742 <create_name+0x1da>
 800973a:	69ba      	ldr	r2, [r7, #24]
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	429a      	cmp	r2, r3
 8009740:	d123      	bne.n	800978a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	2b0b      	cmp	r3, #11
 8009746:	d106      	bne.n	8009756 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800974c:	f043 0303 	orr.w	r3, r3, #3
 8009750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009754:	e075      	b.n	8009842 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009756:	69ba      	ldr	r2, [r7, #24]
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	429a      	cmp	r2, r3
 800975c:	d005      	beq.n	800976a <create_name+0x202>
 800975e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009762:	f043 0303 	orr.w	r3, r3, #3
 8009766:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800976a:	69ba      	ldr	r2, [r7, #24]
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	429a      	cmp	r2, r3
 8009770:	d866      	bhi.n	8009840 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	61bb      	str	r3, [r7, #24]
 8009776:	2308      	movs	r3, #8
 8009778:	623b      	str	r3, [r7, #32]
 800977a:	230b      	movs	r3, #11
 800977c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800977e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009788:	e051      	b.n	800982e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800978a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800978c:	2b7f      	cmp	r3, #127	; 0x7f
 800978e:	d914      	bls.n	80097ba <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009790:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009792:	2100      	movs	r1, #0
 8009794:	4618      	mov	r0, r3
 8009796:	f001 f9b1 	bl	800aafc <ff_convert>
 800979a:	4603      	mov	r3, r0
 800979c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800979e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d004      	beq.n	80097ae <create_name+0x246>
 80097a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097a6:	3b80      	subs	r3, #128	; 0x80
 80097a8:	4a23      	ldr	r2, [pc, #140]	; (8009838 <create_name+0x2d0>)
 80097aa:	5cd3      	ldrb	r3, [r2, r3]
 80097ac:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80097ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097b2:	f043 0302 	orr.w	r3, r3, #2
 80097b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80097ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d007      	beq.n	80097d0 <create_name+0x268>
 80097c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097c2:	4619      	mov	r1, r3
 80097c4:	481d      	ldr	r0, [pc, #116]	; (800983c <create_name+0x2d4>)
 80097c6:	f7fe fbfe 	bl	8007fc6 <chk_chr>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d008      	beq.n	80097e2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80097d0:	235f      	movs	r3, #95	; 0x5f
 80097d2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80097d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097d8:	f043 0303 	orr.w	r3, r3, #3
 80097dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80097e0:	e01b      	b.n	800981a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80097e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097e4:	2b40      	cmp	r3, #64	; 0x40
 80097e6:	d909      	bls.n	80097fc <create_name+0x294>
 80097e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097ea:	2b5a      	cmp	r3, #90	; 0x5a
 80097ec:	d806      	bhi.n	80097fc <create_name+0x294>
					b |= 2;
 80097ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80097f2:	f043 0302 	orr.w	r3, r3, #2
 80097f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80097fa:	e00e      	b.n	800981a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80097fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097fe:	2b60      	cmp	r3, #96	; 0x60
 8009800:	d90b      	bls.n	800981a <create_name+0x2b2>
 8009802:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009804:	2b7a      	cmp	r3, #122	; 0x7a
 8009806:	d808      	bhi.n	800981a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009808:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800980c:	f043 0301 	orr.w	r3, r3, #1
 8009810:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009814:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009816:	3b20      	subs	r3, #32
 8009818:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800981a:	6a3b      	ldr	r3, [r7, #32]
 800981c:	1c5a      	adds	r2, r3, #1
 800981e:	623a      	str	r2, [r7, #32]
 8009820:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009822:	b2d1      	uxtb	r1, r2
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	4413      	add	r3, r2
 8009828:	460a      	mov	r2, r1
 800982a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800982e:	e763      	b.n	80096f8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009830:	bf00      	nop
 8009832:	e006      	b.n	8009842 <create_name+0x2da>
 8009834:	0800b990 	.word	0x0800b990
 8009838:	0800b9f8 	.word	0x0800b9f8
 800983c:	0800b99c 	.word	0x0800b99c
			if (si > di) break;			/* No extension */
 8009840:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009848:	2be5      	cmp	r3, #229	; 0xe5
 800984a:	d103      	bne.n	8009854 <create_name+0x2ec>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2205      	movs	r2, #5
 8009850:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	2b08      	cmp	r3, #8
 8009858:	d104      	bne.n	8009864 <create_name+0x2fc>
 800985a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009864:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009868:	f003 030c 	and.w	r3, r3, #12
 800986c:	2b0c      	cmp	r3, #12
 800986e:	d005      	beq.n	800987c <create_name+0x314>
 8009870:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009874:	f003 0303 	and.w	r3, r3, #3
 8009878:	2b03      	cmp	r3, #3
 800987a:	d105      	bne.n	8009888 <create_name+0x320>
 800987c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009880:	f043 0302 	orr.w	r3, r3, #2
 8009884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800988c:	f003 0302 	and.w	r3, r3, #2
 8009890:	2b00      	cmp	r3, #0
 8009892:	d117      	bne.n	80098c4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009894:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009898:	f003 0303 	and.w	r3, r3, #3
 800989c:	2b01      	cmp	r3, #1
 800989e:	d105      	bne.n	80098ac <create_name+0x344>
 80098a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098a4:	f043 0310 	orr.w	r3, r3, #16
 80098a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80098ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80098b0:	f003 030c 	and.w	r3, r3, #12
 80098b4:	2b04      	cmp	r3, #4
 80098b6:	d105      	bne.n	80098c4 <create_name+0x35c>
 80098b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098bc:	f043 0308 	orr.w	r3, r3, #8
 80098c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80098ca:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80098ce:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3728      	adds	r7, #40	; 0x28
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b086      	sub	sp, #24
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80098ec:	e002      	b.n	80098f4 <follow_path+0x1c>
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	3301      	adds	r3, #1
 80098f2:	603b      	str	r3, [r7, #0]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	2b2f      	cmp	r3, #47	; 0x2f
 80098fa:	d0f8      	beq.n	80098ee <follow_path+0x16>
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	2b5c      	cmp	r3, #92	; 0x5c
 8009902:	d0f4      	beq.n	80098ee <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	2200      	movs	r2, #0
 8009908:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	2b1f      	cmp	r3, #31
 8009910:	d80a      	bhi.n	8009928 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2280      	movs	r2, #128	; 0x80
 8009916:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800991a:	2100      	movs	r1, #0
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7ff f8fd 	bl	8008b1c <dir_sdi>
 8009922:	4603      	mov	r3, r0
 8009924:	75fb      	strb	r3, [r7, #23]
 8009926:	e048      	b.n	80099ba <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009928:	463b      	mov	r3, r7
 800992a:	4619      	mov	r1, r3
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f7ff fe1b 	bl	8009568 <create_name>
 8009932:	4603      	mov	r3, r0
 8009934:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009936:	7dfb      	ldrb	r3, [r7, #23]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d139      	bne.n	80099b0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f7ff fc5a 	bl	80091f6 <dir_find>
 8009942:	4603      	mov	r3, r0
 8009944:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800994c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800994e:	7dfb      	ldrb	r3, [r7, #23]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d00a      	beq.n	800996a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009954:	7dfb      	ldrb	r3, [r7, #23]
 8009956:	2b04      	cmp	r3, #4
 8009958:	d12c      	bne.n	80099b4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800995a:	7afb      	ldrb	r3, [r7, #11]
 800995c:	f003 0304 	and.w	r3, r3, #4
 8009960:	2b00      	cmp	r3, #0
 8009962:	d127      	bne.n	80099b4 <follow_path+0xdc>
 8009964:	2305      	movs	r3, #5
 8009966:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009968:	e024      	b.n	80099b4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800996a:	7afb      	ldrb	r3, [r7, #11]
 800996c:	f003 0304 	and.w	r3, r3, #4
 8009970:	2b00      	cmp	r3, #0
 8009972:	d121      	bne.n	80099b8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	799b      	ldrb	r3, [r3, #6]
 8009978:	f003 0310 	and.w	r3, r3, #16
 800997c:	2b00      	cmp	r3, #0
 800997e:	d102      	bne.n	8009986 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009980:	2305      	movs	r3, #5
 8009982:	75fb      	strb	r3, [r7, #23]
 8009984:	e019      	b.n	80099ba <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	695b      	ldr	r3, [r3, #20]
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	8992      	ldrh	r2, [r2, #12]
 8009994:	fbb3 f0f2 	udiv	r0, r3, r2
 8009998:	fb00 f202 	mul.w	r2, r0, r2
 800999c:	1a9b      	subs	r3, r3, r2
 800999e:	440b      	add	r3, r1
 80099a0:	4619      	mov	r1, r3
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f7ff fa60 	bl	8008e68 <ld_clust>
 80099a8:	4602      	mov	r2, r0
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80099ae:	e7bb      	b.n	8009928 <follow_path+0x50>
			if (res != FR_OK) break;
 80099b0:	bf00      	nop
 80099b2:	e002      	b.n	80099ba <follow_path+0xe2>
				break;
 80099b4:	bf00      	nop
 80099b6:	e000      	b.n	80099ba <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80099b8:	bf00      	nop
			}
		}
	}

	return res;
 80099ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3718      	adds	r7, #24
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b087      	sub	sp, #28
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80099cc:	f04f 33ff 	mov.w	r3, #4294967295
 80099d0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d031      	beq.n	8009a3e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	617b      	str	r3, [r7, #20]
 80099e0:	e002      	b.n	80099e8 <get_ldnumber+0x24>
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	3301      	adds	r3, #1
 80099e6:	617b      	str	r3, [r7, #20]
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	2b1f      	cmp	r3, #31
 80099ee:	d903      	bls.n	80099f8 <get_ldnumber+0x34>
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	2b3a      	cmp	r3, #58	; 0x3a
 80099f6:	d1f4      	bne.n	80099e2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	2b3a      	cmp	r3, #58	; 0x3a
 80099fe:	d11c      	bne.n	8009a3a <get_ldnumber+0x76>
			tp = *path;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	1c5a      	adds	r2, r3, #1
 8009a0a:	60fa      	str	r2, [r7, #12]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	3b30      	subs	r3, #48	; 0x30
 8009a10:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	2b09      	cmp	r3, #9
 8009a16:	d80e      	bhi.n	8009a36 <get_ldnumber+0x72>
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d10a      	bne.n	8009a36 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d107      	bne.n	8009a36 <get_ldnumber+0x72>
					vol = (int)i;
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	697a      	ldr	r2, [r7, #20]
 8009a34:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	e002      	b.n	8009a40 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009a3e:	693b      	ldr	r3, [r7, #16]
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	371c      	adds	r7, #28
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	70da      	strb	r2, [r3, #3]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a62:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009a64:	6839      	ldr	r1, [r7, #0]
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f7fe fc78 	bl	800835c <move_window>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <check_fs+0x2a>
 8009a72:	2304      	movs	r3, #4
 8009a74:	e038      	b.n	8009ae8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	3338      	adds	r3, #56	; 0x38
 8009a7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7fe f9bc 	bl	8007dfc <ld_word>
 8009a84:	4603      	mov	r3, r0
 8009a86:	461a      	mov	r2, r3
 8009a88:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d001      	beq.n	8009a94 <check_fs+0x48>
 8009a90:	2303      	movs	r3, #3
 8009a92:	e029      	b.n	8009ae8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009a9a:	2be9      	cmp	r3, #233	; 0xe9
 8009a9c:	d009      	beq.n	8009ab2 <check_fs+0x66>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009aa4:	2beb      	cmp	r3, #235	; 0xeb
 8009aa6:	d11e      	bne.n	8009ae6 <check_fs+0x9a>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009aae:	2b90      	cmp	r3, #144	; 0x90
 8009ab0:	d119      	bne.n	8009ae6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	3338      	adds	r3, #56	; 0x38
 8009ab6:	3336      	adds	r3, #54	; 0x36
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7fe f9b7 	bl	8007e2c <ld_dword>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009ac4:	4a0a      	ldr	r2, [pc, #40]	; (8009af0 <check_fs+0xa4>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d101      	bne.n	8009ace <check_fs+0x82>
 8009aca:	2300      	movs	r3, #0
 8009acc:	e00c      	b.n	8009ae8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	3338      	adds	r3, #56	; 0x38
 8009ad2:	3352      	adds	r3, #82	; 0x52
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe f9a9 	bl	8007e2c <ld_dword>
 8009ada:	4603      	mov	r3, r0
 8009adc:	4a05      	ldr	r2, [pc, #20]	; (8009af4 <check_fs+0xa8>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d101      	bne.n	8009ae6 <check_fs+0x9a>
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	e000      	b.n	8009ae8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009ae6:	2302      	movs	r3, #2
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3708      	adds	r7, #8
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	00544146 	.word	0x00544146
 8009af4:	33544146 	.word	0x33544146

08009af8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b096      	sub	sp, #88	; 0x58
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	60f8      	str	r0, [r7, #12]
 8009b00:	60b9      	str	r1, [r7, #8]
 8009b02:	4613      	mov	r3, r2
 8009b04:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f7ff ff59 	bl	80099c4 <get_ldnumber>
 8009b12:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	da01      	bge.n	8009b1e <find_volume+0x26>
 8009b1a:	230b      	movs	r3, #11
 8009b1c:	e265      	b.n	8009fea <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009b1e:	4a9f      	ldr	r2, [pc, #636]	; (8009d9c <find_volume+0x2a4>)
 8009b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b26:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d101      	bne.n	8009b32 <find_volume+0x3a>
 8009b2e:	230c      	movs	r3, #12
 8009b30:	e25b      	b.n	8009fea <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b36:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009b38:	79fb      	ldrb	r3, [r7, #7]
 8009b3a:	f023 0301 	bic.w	r3, r3, #1
 8009b3e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d01a      	beq.n	8009b7e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b4a:	785b      	ldrb	r3, [r3, #1]
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f7fe f8b5 	bl	8007cbc <disk_status>
 8009b52:	4603      	mov	r3, r0
 8009b54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009b58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b5c:	f003 0301 	and.w	r3, r3, #1
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10c      	bne.n	8009b7e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009b64:	79fb      	ldrb	r3, [r7, #7]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d007      	beq.n	8009b7a <find_volume+0x82>
 8009b6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b6e:	f003 0304 	and.w	r3, r3, #4
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d001      	beq.n	8009b7a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009b76:	230a      	movs	r3, #10
 8009b78:	e237      	b.n	8009fea <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	e235      	b.n	8009fea <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b80:	2200      	movs	r2, #0
 8009b82:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b86:	b2da      	uxtb	r2, r3
 8009b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8e:	785b      	ldrb	r3, [r3, #1]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7fe f8ad 	bl	8007cf0 <disk_initialize>
 8009b96:	4603      	mov	r3, r0
 8009b98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009b9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009ba0:	f003 0301 	and.w	r3, r3, #1
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e21e      	b.n	8009fea <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d007      	beq.n	8009bc2 <find_volume+0xca>
 8009bb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009bb6:	f003 0304 	and.w	r3, r3, #4
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009bbe:	230a      	movs	r3, #10
 8009bc0:	e213      	b.n	8009fea <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8009bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc4:	7858      	ldrb	r0, [r3, #1]
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	330c      	adds	r3, #12
 8009bca:	461a      	mov	r2, r3
 8009bcc:	2102      	movs	r1, #2
 8009bce:	f7fe f8f7 	bl	8007dc0 <disk_ioctl>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d001      	beq.n	8009bdc <find_volume+0xe4>
 8009bd8:	2301      	movs	r3, #1
 8009bda:	e206      	b.n	8009fea <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bde:	899b      	ldrh	r3, [r3, #12]
 8009be0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009be4:	d80d      	bhi.n	8009c02 <find_volume+0x10a>
 8009be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be8:	899b      	ldrh	r3, [r3, #12]
 8009bea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bee:	d308      	bcc.n	8009c02 <find_volume+0x10a>
 8009bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf2:	899b      	ldrh	r3, [r3, #12]
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf8:	899b      	ldrh	r3, [r3, #12]
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	4013      	ands	r3, r2
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d001      	beq.n	8009c06 <find_volume+0x10e>
 8009c02:	2301      	movs	r3, #1
 8009c04:	e1f1      	b.n	8009fea <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009c06:	2300      	movs	r3, #0
 8009c08:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009c0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009c0e:	f7ff ff1d 	bl	8009a4c <check_fs>
 8009c12:	4603      	mov	r3, r0
 8009c14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009c18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d149      	bne.n	8009cb4 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009c20:	2300      	movs	r3, #0
 8009c22:	643b      	str	r3, [r7, #64]	; 0x40
 8009c24:	e01e      	b.n	8009c64 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c28:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009c2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c2e:	011b      	lsls	r3, r3, #4
 8009c30:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009c34:	4413      	add	r3, r2
 8009c36:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d006      	beq.n	8009c50 <find_volume+0x158>
 8009c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c44:	3308      	adds	r3, #8
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fe f8f0 	bl	8007e2c <ld_dword>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	e000      	b.n	8009c52 <find_volume+0x15a>
 8009c50:	2200      	movs	r2, #0
 8009c52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	3358      	adds	r3, #88	; 0x58
 8009c58:	443b      	add	r3, r7
 8009c5a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009c5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c60:	3301      	adds	r3, #1
 8009c62:	643b      	str	r3, [r7, #64]	; 0x40
 8009c64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c66:	2b03      	cmp	r3, #3
 8009c68:	d9dd      	bls.n	8009c26 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d002      	beq.n	8009c7a <find_volume+0x182>
 8009c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c76:	3b01      	subs	r3, #1
 8009c78:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009c7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	3358      	adds	r3, #88	; 0x58
 8009c80:	443b      	add	r3, r7
 8009c82:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009c86:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d005      	beq.n	8009c9a <find_volume+0x1a2>
 8009c8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009c92:	f7ff fedb 	bl	8009a4c <check_fs>
 8009c96:	4603      	mov	r3, r0
 8009c98:	e000      	b.n	8009c9c <find_volume+0x1a4>
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009ca0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d905      	bls.n	8009cb4 <find_volume+0x1bc>
 8009ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009caa:	3301      	adds	r3, #1
 8009cac:	643b      	str	r3, [r7, #64]	; 0x40
 8009cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cb0:	2b03      	cmp	r3, #3
 8009cb2:	d9e2      	bls.n	8009c7a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009cb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009cb8:	2b04      	cmp	r3, #4
 8009cba:	d101      	bne.n	8009cc0 <find_volume+0x1c8>
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e194      	b.n	8009fea <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009cc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d901      	bls.n	8009ccc <find_volume+0x1d4>
 8009cc8:	230d      	movs	r3, #13
 8009cca:	e18e      	b.n	8009fea <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cce:	3338      	adds	r3, #56	; 0x38
 8009cd0:	330b      	adds	r3, #11
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f7fe f892 	bl	8007dfc <ld_word>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	461a      	mov	r2, r3
 8009cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cde:	899b      	ldrh	r3, [r3, #12]
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d001      	beq.n	8009ce8 <find_volume+0x1f0>
 8009ce4:	230d      	movs	r3, #13
 8009ce6:	e180      	b.n	8009fea <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cea:	3338      	adds	r3, #56	; 0x38
 8009cec:	3316      	adds	r3, #22
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fe f884 	bl	8007dfc <ld_word>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d106      	bne.n	8009d0c <find_volume+0x214>
 8009cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d00:	3338      	adds	r3, #56	; 0x38
 8009d02:	3324      	adds	r3, #36	; 0x24
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fe f891 	bl	8007e2c <ld_dword>
 8009d0a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d10:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d14:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d1a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d1e:	789b      	ldrb	r3, [r3, #2]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d005      	beq.n	8009d30 <find_volume+0x238>
 8009d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d26:	789b      	ldrb	r3, [r3, #2]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d001      	beq.n	8009d30 <find_volume+0x238>
 8009d2c:	230d      	movs	r3, #13
 8009d2e:	e15c      	b.n	8009fea <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d32:	789b      	ldrb	r3, [r3, #2]
 8009d34:	461a      	mov	r2, r3
 8009d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d38:	fb02 f303 	mul.w	r3, r2, r3
 8009d3c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d44:	b29a      	uxth	r2, r3
 8009d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d48:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d4c:	895b      	ldrh	r3, [r3, #10]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d008      	beq.n	8009d64 <find_volume+0x26c>
 8009d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d54:	895b      	ldrh	r3, [r3, #10]
 8009d56:	461a      	mov	r2, r3
 8009d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5a:	895b      	ldrh	r3, [r3, #10]
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	4013      	ands	r3, r2
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d001      	beq.n	8009d68 <find_volume+0x270>
 8009d64:	230d      	movs	r3, #13
 8009d66:	e140      	b.n	8009fea <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d6a:	3338      	adds	r3, #56	; 0x38
 8009d6c:	3311      	adds	r3, #17
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe f844 	bl	8007dfc <ld_word>
 8009d74:	4603      	mov	r3, r0
 8009d76:	461a      	mov	r2, r3
 8009d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7e:	891b      	ldrh	r3, [r3, #8]
 8009d80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d82:	8992      	ldrh	r2, [r2, #12]
 8009d84:	0952      	lsrs	r2, r2, #5
 8009d86:	b292      	uxth	r2, r2
 8009d88:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d8c:	fb01 f202 	mul.w	r2, r1, r2
 8009d90:	1a9b      	subs	r3, r3, r2
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d003      	beq.n	8009da0 <find_volume+0x2a8>
 8009d98:	230d      	movs	r3, #13
 8009d9a:	e126      	b.n	8009fea <find_volume+0x4f2>
 8009d9c:	2000263c 	.word	0x2000263c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da2:	3338      	adds	r3, #56	; 0x38
 8009da4:	3313      	adds	r3, #19
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7fe f828 	bl	8007dfc <ld_word>
 8009dac:	4603      	mov	r3, r0
 8009dae:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009db0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d106      	bne.n	8009dc4 <find_volume+0x2cc>
 8009db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009db8:	3338      	adds	r3, #56	; 0x38
 8009dba:	3320      	adds	r3, #32
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f7fe f835 	bl	8007e2c <ld_dword>
 8009dc2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc6:	3338      	adds	r3, #56	; 0x38
 8009dc8:	330e      	adds	r3, #14
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fe f816 	bl	8007dfc <ld_word>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009dd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <find_volume+0x2e6>
 8009dda:	230d      	movs	r3, #13
 8009ddc:	e105      	b.n	8009fea <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009dde:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009de2:	4413      	add	r3, r2
 8009de4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009de6:	8911      	ldrh	r1, [r2, #8]
 8009de8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009dea:	8992      	ldrh	r2, [r2, #12]
 8009dec:	0952      	lsrs	r2, r2, #5
 8009dee:	b292      	uxth	r2, r2
 8009df0:	fbb1 f2f2 	udiv	r2, r1, r2
 8009df4:	b292      	uxth	r2, r2
 8009df6:	4413      	add	r3, r2
 8009df8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009dfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d201      	bcs.n	8009e06 <find_volume+0x30e>
 8009e02:	230d      	movs	r3, #13
 8009e04:	e0f1      	b.n	8009fea <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009e06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e0e:	8952      	ldrh	r2, [r2, #10]
 8009e10:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e14:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d101      	bne.n	8009e20 <find_volume+0x328>
 8009e1c:	230d      	movs	r3, #13
 8009e1e:	e0e4      	b.n	8009fea <find_volume+0x4f2>
		fmt = FS_FAT32;
 8009e20:	2303      	movs	r3, #3
 8009e22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e28:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d802      	bhi.n	8009e36 <find_volume+0x33e>
 8009e30:	2302      	movs	r3, #2
 8009e32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e38:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d802      	bhi.n	8009e46 <find_volume+0x34e>
 8009e40:	2301      	movs	r3, #1
 8009e42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e48:	1c9a      	adds	r2, r3, #2
 8009e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e4c:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8009e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e52:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009e54:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e58:	441a      	add	r2, r3
 8009e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e5c:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8009e5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e62:	441a      	add	r2, r3
 8009e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e66:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8009e68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e6c:	2b03      	cmp	r3, #3
 8009e6e:	d11e      	bne.n	8009eae <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e72:	3338      	adds	r3, #56	; 0x38
 8009e74:	332a      	adds	r3, #42	; 0x2a
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7fd ffc0 	bl	8007dfc <ld_word>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d001      	beq.n	8009e86 <find_volume+0x38e>
 8009e82:	230d      	movs	r3, #13
 8009e84:	e0b1      	b.n	8009fea <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e88:	891b      	ldrh	r3, [r3, #8]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d001      	beq.n	8009e92 <find_volume+0x39a>
 8009e8e:	230d      	movs	r3, #13
 8009e90:	e0ab      	b.n	8009fea <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e94:	3338      	adds	r3, #56	; 0x38
 8009e96:	332c      	adds	r3, #44	; 0x2c
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f7fd ffc7 	bl	8007e2c <ld_dword>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea2:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea6:	69db      	ldr	r3, [r3, #28]
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8009eac:	e01f      	b.n	8009eee <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eb0:	891b      	ldrh	r3, [r3, #8]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <find_volume+0x3c2>
 8009eb6:	230d      	movs	r3, #13
 8009eb8:	e097      	b.n	8009fea <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ec0:	441a      	add	r2, r3
 8009ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009ec6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d103      	bne.n	8009ed6 <find_volume+0x3de>
 8009ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed0:	69db      	ldr	r3, [r3, #28]
 8009ed2:	005b      	lsls	r3, r3, #1
 8009ed4:	e00a      	b.n	8009eec <find_volume+0x3f4>
 8009ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed8:	69da      	ldr	r2, [r3, #28]
 8009eda:	4613      	mov	r3, r2
 8009edc:	005b      	lsls	r3, r3, #1
 8009ede:	4413      	add	r3, r2
 8009ee0:	085a      	lsrs	r2, r3, #1
 8009ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee4:	69db      	ldr	r3, [r3, #28]
 8009ee6:	f003 0301 	and.w	r3, r3, #1
 8009eea:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009eec:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef0:	6a1a      	ldr	r2, [r3, #32]
 8009ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef4:	899b      	ldrh	r3, [r3, #12]
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009efa:	440b      	add	r3, r1
 8009efc:	3b01      	subs	r3, #1
 8009efe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f00:	8989      	ldrh	r1, [r1, #12]
 8009f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d201      	bcs.n	8009f0e <find_volume+0x416>
 8009f0a:	230d      	movs	r3, #13
 8009f0c:	e06d      	b.n	8009fea <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	f04f 32ff 	mov.w	r2, #4294967295
 8009f14:	619a      	str	r2, [r3, #24]
 8009f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f18:	699a      	ldr	r2, [r3, #24]
 8009f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f1c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8009f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f20:	2280      	movs	r2, #128	; 0x80
 8009f22:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009f24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d149      	bne.n	8009fc0 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f2e:	3338      	adds	r3, #56	; 0x38
 8009f30:	3330      	adds	r3, #48	; 0x30
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fd ff62 	bl	8007dfc <ld_word>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d140      	bne.n	8009fc0 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f40:	3301      	adds	r3, #1
 8009f42:	4619      	mov	r1, r3
 8009f44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009f46:	f7fe fa09 	bl	800835c <move_window>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d137      	bne.n	8009fc0 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8009f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f52:	2200      	movs	r2, #0
 8009f54:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f58:	3338      	adds	r3, #56	; 0x38
 8009f5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7fd ff4c 	bl	8007dfc <ld_word>
 8009f64:	4603      	mov	r3, r0
 8009f66:	461a      	mov	r2, r3
 8009f68:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d127      	bne.n	8009fc0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f72:	3338      	adds	r3, #56	; 0x38
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7fd ff59 	bl	8007e2c <ld_dword>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	4a1d      	ldr	r2, [pc, #116]	; (8009ff4 <find_volume+0x4fc>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d11e      	bne.n	8009fc0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f84:	3338      	adds	r3, #56	; 0x38
 8009f86:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7fd ff4e 	bl	8007e2c <ld_dword>
 8009f90:	4603      	mov	r3, r0
 8009f92:	4a19      	ldr	r2, [pc, #100]	; (8009ff8 <find_volume+0x500>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d113      	bne.n	8009fc0 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f9a:	3338      	adds	r3, #56	; 0x38
 8009f9c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fd ff43 	bl	8007e2c <ld_dword>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009faa:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fae:	3338      	adds	r3, #56	; 0x38
 8009fb0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7fd ff39 	bl	8007e2c <ld_dword>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fbe:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fc2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009fc6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009fc8:	4b0c      	ldr	r3, [pc, #48]	; (8009ffc <find_volume+0x504>)
 8009fca:	881b      	ldrh	r3, [r3, #0]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	b29a      	uxth	r2, r3
 8009fd0:	4b0a      	ldr	r3, [pc, #40]	; (8009ffc <find_volume+0x504>)
 8009fd2:	801a      	strh	r2, [r3, #0]
 8009fd4:	4b09      	ldr	r3, [pc, #36]	; (8009ffc <find_volume+0x504>)
 8009fd6:	881a      	ldrh	r2, [r3, #0]
 8009fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fda:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8009fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fde:	4a08      	ldr	r2, [pc, #32]	; (800a000 <find_volume+0x508>)
 8009fe0:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009fe2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009fe4:	f7fe f952 	bl	800828c <clear_lock>
#endif
	return FR_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3758      	adds	r7, #88	; 0x58
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	41615252 	.word	0x41615252
 8009ff8:	61417272 	.word	0x61417272
 8009ffc:	20002640 	.word	0x20002640
 800a000:	20002664 	.word	0x20002664

0800a004 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a00e:	2309      	movs	r3, #9
 800a010:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d01c      	beq.n	800a052 <validate+0x4e>
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d018      	beq.n	800a052 <validate+0x4e>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d013      	beq.n	800a052 <validate+0x4e>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	889a      	ldrh	r2, [r3, #4]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	88db      	ldrh	r3, [r3, #6]
 800a034:	429a      	cmp	r2, r3
 800a036:	d10c      	bne.n	800a052 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	785b      	ldrb	r3, [r3, #1]
 800a03e:	4618      	mov	r0, r3
 800a040:	f7fd fe3c 	bl	8007cbc <disk_status>
 800a044:	4603      	mov	r3, r0
 800a046:	f003 0301 	and.w	r3, r3, #1
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d101      	bne.n	800a052 <validate+0x4e>
			res = FR_OK;
 800a04e:	2300      	movs	r3, #0
 800a050:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d102      	bne.n	800a05e <validate+0x5a>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	e000      	b.n	800a060 <validate+0x5c>
 800a05e:	2300      	movs	r3, #0
 800a060:	683a      	ldr	r2, [r7, #0]
 800a062:	6013      	str	r3, [r2, #0]
	return res;
 800a064:	7bfb      	ldrb	r3, [r7, #15]
}
 800a066:	4618      	mov	r0, r3
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
	...

0800a070 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b088      	sub	sp, #32
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	4613      	mov	r3, r2
 800a07c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a082:	f107 0310 	add.w	r3, r7, #16
 800a086:	4618      	mov	r0, r3
 800a088:	f7ff fc9c 	bl	80099c4 <get_ldnumber>
 800a08c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	2b00      	cmp	r3, #0
 800a092:	da01      	bge.n	800a098 <f_mount+0x28>
 800a094:	230b      	movs	r3, #11
 800a096:	e02b      	b.n	800a0f0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a098:	4a17      	ldr	r2, [pc, #92]	; (800a0f8 <f_mount+0x88>)
 800a09a:	69fb      	ldr	r3, [r7, #28]
 800a09c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d005      	beq.n	800a0b4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a0a8:	69b8      	ldr	r0, [r7, #24]
 800a0aa:	f7fe f8ef 	bl	800828c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	490d      	ldr	r1, [pc, #52]	; (800a0f8 <f_mount+0x88>)
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d002      	beq.n	800a0d6 <f_mount+0x66>
 800a0d0:	79fb      	ldrb	r3, [r7, #7]
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d001      	beq.n	800a0da <f_mount+0x6a>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e00a      	b.n	800a0f0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a0da:	f107 010c 	add.w	r1, r7, #12
 800a0de:	f107 0308 	add.w	r3, r7, #8
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f7ff fd07 	bl	8009af8 <find_volume>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a0ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3720      	adds	r7, #32
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	2000263c 	.word	0x2000263c

0800a0fc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b09a      	sub	sp, #104	; 0x68
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d101      	bne.n	800a114 <f_open+0x18>
 800a110:	2309      	movs	r3, #9
 800a112:	e1bb      	b.n	800a48c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a114:	79fb      	ldrb	r3, [r7, #7]
 800a116:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a11a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a11c:	79fa      	ldrb	r2, [r7, #7]
 800a11e:	f107 0114 	add.w	r1, r7, #20
 800a122:	f107 0308 	add.w	r3, r7, #8
 800a126:	4618      	mov	r0, r3
 800a128:	f7ff fce6 	bl	8009af8 <find_volume>
 800a12c:	4603      	mov	r3, r0
 800a12e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a132:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a136:	2b00      	cmp	r3, #0
 800a138:	f040 819f 	bne.w	800a47a <f_open+0x37e>
		dj.obj.fs = fs;
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a140:	68ba      	ldr	r2, [r7, #8]
 800a142:	f107 0318 	add.w	r3, r7, #24
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f7ff fbc5 	bl	80098d8 <follow_path>
 800a14e:	4603      	mov	r3, r0
 800a150:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a154:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d11a      	bne.n	800a192 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a15c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a160:	b25b      	sxtb	r3, r3
 800a162:	2b00      	cmp	r3, #0
 800a164:	da03      	bge.n	800a16e <f_open+0x72>
				res = FR_INVALID_NAME;
 800a166:	2306      	movs	r3, #6
 800a168:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a16c:	e011      	b.n	800a192 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a16e:	79fb      	ldrb	r3, [r7, #7]
 800a170:	f023 0301 	bic.w	r3, r3, #1
 800a174:	2b00      	cmp	r3, #0
 800a176:	bf14      	ite	ne
 800a178:	2301      	movne	r3, #1
 800a17a:	2300      	moveq	r3, #0
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	461a      	mov	r2, r3
 800a180:	f107 0318 	add.w	r3, r7, #24
 800a184:	4611      	mov	r1, r2
 800a186:	4618      	mov	r0, r3
 800a188:	f7fd ff38 	bl	8007ffc <chk_lock>
 800a18c:	4603      	mov	r3, r0
 800a18e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a192:	79fb      	ldrb	r3, [r7, #7]
 800a194:	f003 031c 	and.w	r3, r3, #28
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d07f      	beq.n	800a29c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a19c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d017      	beq.n	800a1d4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a1a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a1a8:	2b04      	cmp	r3, #4
 800a1aa:	d10e      	bne.n	800a1ca <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a1ac:	f7fd ff82 	bl	80080b4 <enq_lock>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d006      	beq.n	800a1c4 <f_open+0xc8>
 800a1b6:	f107 0318 	add.w	r3, r7, #24
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7ff f8dc 	bl	8009378 <dir_register>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	e000      	b.n	800a1c6 <f_open+0xca>
 800a1c4:	2312      	movs	r3, #18
 800a1c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a1ca:	79fb      	ldrb	r3, [r7, #7]
 800a1cc:	f043 0308 	orr.w	r3, r3, #8
 800a1d0:	71fb      	strb	r3, [r7, #7]
 800a1d2:	e010      	b.n	800a1f6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a1d4:	7fbb      	ldrb	r3, [r7, #30]
 800a1d6:	f003 0311 	and.w	r3, r3, #17
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d003      	beq.n	800a1e6 <f_open+0xea>
					res = FR_DENIED;
 800a1de:	2307      	movs	r3, #7
 800a1e0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a1e4:	e007      	b.n	800a1f6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a1e6:	79fb      	ldrb	r3, [r7, #7]
 800a1e8:	f003 0304 	and.w	r3, r3, #4
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d002      	beq.n	800a1f6 <f_open+0xfa>
 800a1f0:	2308      	movs	r3, #8
 800a1f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a1f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d168      	bne.n	800a2d0 <f_open+0x1d4>
 800a1fe:	79fb      	ldrb	r3, [r7, #7]
 800a200:	f003 0308 	and.w	r3, r3, #8
 800a204:	2b00      	cmp	r3, #0
 800a206:	d063      	beq.n	800a2d0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a208:	f7fd fcfa 	bl	8007c00 <get_fattime>
 800a20c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a210:	330e      	adds	r3, #14
 800a212:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a214:	4618      	mov	r0, r3
 800a216:	f7fd fe47 	bl	8007ea8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a21c:	3316      	adds	r3, #22
 800a21e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a220:	4618      	mov	r0, r3
 800a222:	f7fd fe41 	bl	8007ea8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a228:	330b      	adds	r3, #11
 800a22a:	2220      	movs	r2, #32
 800a22c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a232:	4611      	mov	r1, r2
 800a234:	4618      	mov	r0, r3
 800a236:	f7fe fe17 	bl	8008e68 <ld_clust>
 800a23a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a240:	2200      	movs	r2, #0
 800a242:	4618      	mov	r0, r3
 800a244:	f7fe fe2f 	bl	8008ea6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a24a:	331c      	adds	r3, #28
 800a24c:	2100      	movs	r1, #0
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fd fe2a 	bl	8007ea8 <st_dword>
					fs->wflag = 1;
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	2201      	movs	r2, #1
 800a258:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a25a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d037      	beq.n	800a2d0 <f_open+0x1d4>
						dw = fs->winsect;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a264:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a266:	f107 0318 	add.w	r3, r7, #24
 800a26a:	2200      	movs	r2, #0
 800a26c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a26e:	4618      	mov	r0, r3
 800a270:	f7fe fb1f 	bl	80088b2 <remove_chain>
 800a274:	4603      	mov	r3, r0
 800a276:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800a27a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d126      	bne.n	800a2d0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a286:	4618      	mov	r0, r3
 800a288:	f7fe f868 	bl	800835c <move_window>
 800a28c:	4603      	mov	r3, r0
 800a28e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a296:	3a01      	subs	r2, #1
 800a298:	615a      	str	r2, [r3, #20]
 800a29a:	e019      	b.n	800a2d0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a29c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d115      	bne.n	800a2d0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a2a4:	7fbb      	ldrb	r3, [r7, #30]
 800a2a6:	f003 0310 	and.w	r3, r3, #16
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d003      	beq.n	800a2b6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a2ae:	2304      	movs	r3, #4
 800a2b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a2b4:	e00c      	b.n	800a2d0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a2b6:	79fb      	ldrb	r3, [r7, #7]
 800a2b8:	f003 0302 	and.w	r3, r3, #2
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d007      	beq.n	800a2d0 <f_open+0x1d4>
 800a2c0:	7fbb      	ldrb	r3, [r7, #30]
 800a2c2:	f003 0301 	and.w	r3, r3, #1
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <f_open+0x1d4>
						res = FR_DENIED;
 800a2ca:	2307      	movs	r3, #7
 800a2cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a2d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d128      	bne.n	800a32a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a2d8:	79fb      	ldrb	r3, [r7, #7]
 800a2da:	f003 0308 	and.w	r3, r3, #8
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2e8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a2f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a2f8:	79fb      	ldrb	r3, [r7, #7]
 800a2fa:	f023 0301 	bic.w	r3, r3, #1
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	bf14      	ite	ne
 800a302:	2301      	movne	r3, #1
 800a304:	2300      	moveq	r3, #0
 800a306:	b2db      	uxtb	r3, r3
 800a308:	461a      	mov	r2, r3
 800a30a:	f107 0318 	add.w	r3, r7, #24
 800a30e:	4611      	mov	r1, r2
 800a310:	4618      	mov	r0, r3
 800a312:	f7fd fef1 	bl	80080f8 <inc_lock>
 800a316:	4602      	mov	r2, r0
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d102      	bne.n	800a32a <f_open+0x22e>
 800a324:	2302      	movs	r3, #2
 800a326:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a32a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a32e:	2b00      	cmp	r3, #0
 800a330:	f040 80a3 	bne.w	800a47a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a338:	4611      	mov	r1, r2
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe fd94 	bl	8008e68 <ld_clust>
 800a340:	4602      	mov	r2, r0
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a348:	331c      	adds	r3, #28
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fd fd6e 	bl	8007e2c <ld_dword>
 800a350:	4602      	mov	r2, r0
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a35c:	697a      	ldr	r2, [r7, #20]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	88da      	ldrh	r2, [r3, #6]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	79fa      	ldrb	r2, [r7, #7]
 800a36e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	2200      	movs	r2, #0
 800a374:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2200      	movs	r2, #0
 800a37a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2200      	movs	r2, #0
 800a380:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	3330      	adds	r3, #48	; 0x30
 800a386:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a38a:	2100      	movs	r1, #0
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7fd fdd8 	bl	8007f42 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a392:	79fb      	ldrb	r3, [r7, #7]
 800a394:	f003 0320 	and.w	r3, r3, #32
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d06e      	beq.n	800a47a <f_open+0x37e>
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d06a      	beq.n	800a47a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	68da      	ldr	r2, [r3, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	895b      	ldrh	r3, [r3, #10]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	899b      	ldrh	r3, [r3, #12]
 800a3b6:	fb02 f303 	mul.w	r3, r2, r3
 800a3ba:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a3c8:	e016      	b.n	800a3f8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fe f881 	bl	80084d6 <get_fat>
 800a3d4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a3d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	d802      	bhi.n	800a3e2 <f_open+0x2e6>
 800a3dc:	2302      	movs	r3, #2
 800a3de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a3e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a3e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e8:	d102      	bne.n	800a3f0 <f_open+0x2f4>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a3f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a3f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3f4:	1ad3      	subs	r3, r2, r3
 800a3f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a3f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d103      	bne.n	800a408 <f_open+0x30c>
 800a400:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a402:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a404:	429a      	cmp	r2, r3
 800a406:	d8e0      	bhi.n	800a3ca <f_open+0x2ce>
				}
				fp->clust = clst;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a40c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a40e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a412:	2b00      	cmp	r3, #0
 800a414:	d131      	bne.n	800a47a <f_open+0x37e>
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	899b      	ldrh	r3, [r3, #12]
 800a41a:	461a      	mov	r2, r3
 800a41c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a41e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a422:	fb01 f202 	mul.w	r2, r1, r2
 800a426:	1a9b      	subs	r3, r3, r2
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d026      	beq.n	800a47a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a430:	4618      	mov	r0, r3
 800a432:	f7fe f831 	bl	8008498 <clust2sect>
 800a436:	64f8      	str	r0, [r7, #76]	; 0x4c
 800a438:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d103      	bne.n	800a446 <f_open+0x34a>
						res = FR_INT_ERR;
 800a43e:	2302      	movs	r3, #2
 800a440:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a444:	e019      	b.n	800a47a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	899b      	ldrh	r3, [r3, #12]
 800a44a:	461a      	mov	r2, r3
 800a44c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a44e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a454:	441a      	add	r2, r3
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	7858      	ldrb	r0, [r3, #1]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6a1a      	ldr	r2, [r3, #32]
 800a468:	2301      	movs	r3, #1
 800a46a:	f7fd fc69 	bl	8007d40 <disk_read>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d002      	beq.n	800a47a <f_open+0x37e>
 800a474:	2301      	movs	r3, #1
 800a476:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a47a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d002      	beq.n	800a488 <f_open+0x38c>
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2200      	movs	r2, #0
 800a486:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a488:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3768      	adds	r7, #104	; 0x68
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b08c      	sub	sp, #48	; 0x30
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
 800a4a0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	f107 0210 	add.w	r2, r7, #16
 800a4b2:	4611      	mov	r1, r2
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f7ff fda5 	bl	800a004 <validate>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a4c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d107      	bne.n	800a4d8 <f_write+0x44>
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	7d5b      	ldrb	r3, [r3, #21]
 800a4cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a4d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d002      	beq.n	800a4de <f_write+0x4a>
 800a4d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a4dc:	e16a      	b.n	800a7b4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	7d1b      	ldrb	r3, [r3, #20]
 800a4e2:	f003 0302 	and.w	r3, r3, #2
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <f_write+0x5a>
 800a4ea:	2307      	movs	r3, #7
 800a4ec:	e162      	b.n	800a7b4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	699a      	ldr	r2, [r3, #24]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	441a      	add	r2, r3
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	699b      	ldr	r3, [r3, #24]
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	f080 814c 	bcs.w	800a798 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	699b      	ldr	r3, [r3, #24]
 800a504:	43db      	mvns	r3, r3
 800a506:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a508:	e146      	b.n	800a798 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	8992      	ldrh	r2, [r2, #12]
 800a512:	fbb3 f1f2 	udiv	r1, r3, r2
 800a516:	fb01 f202 	mul.w	r2, r1, r2
 800a51a:	1a9b      	subs	r3, r3, r2
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f040 80f1 	bne.w	800a704 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	8992      	ldrh	r2, [r2, #12]
 800a52a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	8952      	ldrh	r2, [r2, #10]
 800a532:	3a01      	subs	r2, #1
 800a534:	4013      	ands	r3, r2
 800a536:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d143      	bne.n	800a5c6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	699b      	ldr	r3, [r3, #24]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10c      	bne.n	800a560 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	689b      	ldr	r3, [r3, #8]
 800a54a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d11a      	bne.n	800a588 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2100      	movs	r1, #0
 800a556:	4618      	mov	r0, r3
 800a558:	f7fe fa10 	bl	800897c <create_chain>
 800a55c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a55e:	e013      	b.n	800a588 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a564:	2b00      	cmp	r3, #0
 800a566:	d007      	beq.n	800a578 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	4619      	mov	r1, r3
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f7fe fa9c 	bl	8008aac <clmt_clust>
 800a574:	62b8      	str	r0, [r7, #40]	; 0x28
 800a576:	e007      	b.n	800a588 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	69db      	ldr	r3, [r3, #28]
 800a57e:	4619      	mov	r1, r3
 800a580:	4610      	mov	r0, r2
 800a582:	f7fe f9fb 	bl	800897c <create_chain>
 800a586:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f000 8109 	beq.w	800a7a2 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a592:	2b01      	cmp	r3, #1
 800a594:	d104      	bne.n	800a5a0 <f_write+0x10c>
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2202      	movs	r2, #2
 800a59a:	755a      	strb	r2, [r3, #21]
 800a59c:	2302      	movs	r3, #2
 800a59e:	e109      	b.n	800a7b4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5a6:	d104      	bne.n	800a5b2 <f_write+0x11e>
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	755a      	strb	r2, [r3, #21]
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e100      	b.n	800a7b4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5b6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d102      	bne.n	800a5c6 <f_write+0x132>
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5c4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	7d1b      	ldrb	r3, [r3, #20]
 800a5ca:	b25b      	sxtb	r3, r3
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	da18      	bge.n	800a602 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	7858      	ldrb	r0, [r3, #1]
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	6a1a      	ldr	r2, [r3, #32]
 800a5de:	2301      	movs	r3, #1
 800a5e0:	f7fd fbce 	bl	8007d80 <disk_write>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d004      	beq.n	800a5f4 <f_write+0x160>
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	755a      	strb	r2, [r3, #21]
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e0df      	b.n	800a7b4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	7d1b      	ldrb	r3, [r3, #20]
 800a5f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5fc:	b2da      	uxtb	r2, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a602:	693a      	ldr	r2, [r7, #16]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	69db      	ldr	r3, [r3, #28]
 800a608:	4619      	mov	r1, r3
 800a60a:	4610      	mov	r0, r2
 800a60c:	f7fd ff44 	bl	8008498 <clust2sect>
 800a610:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d104      	bne.n	800a622 <f_write+0x18e>
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2202      	movs	r2, #2
 800a61c:	755a      	strb	r2, [r3, #21]
 800a61e:	2302      	movs	r3, #2
 800a620:	e0c8      	b.n	800a7b4 <f_write+0x320>
			sect += csect;
 800a622:	697a      	ldr	r2, [r7, #20]
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	4413      	add	r3, r2
 800a628:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a62a:	693b      	ldr	r3, [r7, #16]
 800a62c:	899b      	ldrh	r3, [r3, #12]
 800a62e:	461a      	mov	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	fbb3 f3f2 	udiv	r3, r3, r2
 800a636:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a638:	6a3b      	ldr	r3, [r7, #32]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d043      	beq.n	800a6c6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a63e:	69ba      	ldr	r2, [r7, #24]
 800a640:	6a3b      	ldr	r3, [r7, #32]
 800a642:	4413      	add	r3, r2
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	8952      	ldrh	r2, [r2, #10]
 800a648:	4293      	cmp	r3, r2
 800a64a:	d905      	bls.n	800a658 <f_write+0x1c4>
					cc = fs->csize - csect;
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	895b      	ldrh	r3, [r3, #10]
 800a650:	461a      	mov	r2, r3
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	1ad3      	subs	r3, r2, r3
 800a656:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	7858      	ldrb	r0, [r3, #1]
 800a65c:	6a3b      	ldr	r3, [r7, #32]
 800a65e:	697a      	ldr	r2, [r7, #20]
 800a660:	69f9      	ldr	r1, [r7, #28]
 800a662:	f7fd fb8d 	bl	8007d80 <disk_write>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d004      	beq.n	800a676 <f_write+0x1e2>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2201      	movs	r2, #1
 800a670:	755a      	strb	r2, [r3, #21]
 800a672:	2301      	movs	r3, #1
 800a674:	e09e      	b.n	800a7b4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6a1a      	ldr	r2, [r3, #32]
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	1ad3      	subs	r3, r2, r3
 800a67e:	6a3a      	ldr	r2, [r7, #32]
 800a680:	429a      	cmp	r2, r3
 800a682:	d918      	bls.n	800a6b6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6a1a      	ldr	r2, [r3, #32]
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	1ad3      	subs	r3, r2, r3
 800a692:	693a      	ldr	r2, [r7, #16]
 800a694:	8992      	ldrh	r2, [r2, #12]
 800a696:	fb02 f303 	mul.w	r3, r2, r3
 800a69a:	69fa      	ldr	r2, [r7, #28]
 800a69c:	18d1      	adds	r1, r2, r3
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	899b      	ldrh	r3, [r3, #12]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	f7fd fc2c 	bl	8007f00 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	7d1b      	ldrb	r3, [r3, #20]
 800a6ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6b0:	b2da      	uxtb	r2, r3
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	899b      	ldrh	r3, [r3, #12]
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	6a3b      	ldr	r3, [r7, #32]
 800a6be:	fb02 f303 	mul.w	r3, r2, r3
 800a6c2:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a6c4:	e04b      	b.n	800a75e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d016      	beq.n	800a6fe <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	699a      	ldr	r2, [r3, #24]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a6d8:	429a      	cmp	r2, r3
 800a6da:	d210      	bcs.n	800a6fe <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	7858      	ldrb	r0, [r3, #1]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	697a      	ldr	r2, [r7, #20]
 800a6ea:	f7fd fb29 	bl	8007d40 <disk_read>
 800a6ee:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d004      	beq.n	800a6fe <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	755a      	strb	r2, [r3, #21]
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e05a      	b.n	800a7b4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	899b      	ldrh	r3, [r3, #12]
 800a708:	4618      	mov	r0, r3
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	699b      	ldr	r3, [r3, #24]
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	8992      	ldrh	r2, [r2, #12]
 800a712:	fbb3 f1f2 	udiv	r1, r3, r2
 800a716:	fb01 f202 	mul.w	r2, r1, r2
 800a71a:	1a9b      	subs	r3, r3, r2
 800a71c:	1ac3      	subs	r3, r0, r3
 800a71e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	429a      	cmp	r2, r3
 800a726:	d901      	bls.n	800a72c <f_write+0x298>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	699b      	ldr	r3, [r3, #24]
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	8992      	ldrh	r2, [r2, #12]
 800a73a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a73e:	fb00 f202 	mul.w	r2, r0, r2
 800a742:	1a9b      	subs	r3, r3, r2
 800a744:	440b      	add	r3, r1
 800a746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a748:	69f9      	ldr	r1, [r7, #28]
 800a74a:	4618      	mov	r0, r3
 800a74c:	f7fd fbd8 	bl	8007f00 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	7d1b      	ldrb	r3, [r3, #20]
 800a754:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a75e:	69fa      	ldr	r2, [r7, #28]
 800a760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a762:	4413      	add	r3, r2
 800a764:	61fb      	str	r3, [r7, #28]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	699a      	ldr	r2, [r3, #24]
 800a76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a76c:	441a      	add	r2, r3
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	619a      	str	r2, [r3, #24]
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	68da      	ldr	r2, [r3, #12]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	699b      	ldr	r3, [r3, #24]
 800a77a:	429a      	cmp	r2, r3
 800a77c:	bf38      	it	cc
 800a77e:	461a      	movcc	r2, r3
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	60da      	str	r2, [r3, #12]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a78a:	441a      	add	r2, r3
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	601a      	str	r2, [r3, #0]
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a794:	1ad3      	subs	r3, r2, r3
 800a796:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f47f aeb5 	bne.w	800a50a <f_write+0x76>
 800a7a0:	e000      	b.n	800a7a4 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a7a2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	7d1b      	ldrb	r3, [r3, #20]
 800a7a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7ac:	b2da      	uxtb	r2, r3
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3730      	adds	r7, #48	; 0x30
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b086      	sub	sp, #24
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f107 0208 	add.w	r2, r7, #8
 800a7ca:	4611      	mov	r1, r2
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7ff fc19 	bl	800a004 <validate>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a7d6:	7dfb      	ldrb	r3, [r7, #23]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d168      	bne.n	800a8ae <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	7d1b      	ldrb	r3, [r3, #20]
 800a7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d062      	beq.n	800a8ae <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	7d1b      	ldrb	r3, [r3, #20]
 800a7ec:	b25b      	sxtb	r3, r3
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	da15      	bge.n	800a81e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	7858      	ldrb	r0, [r3, #1]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6a1a      	ldr	r2, [r3, #32]
 800a800:	2301      	movs	r3, #1
 800a802:	f7fd fabd 	bl	8007d80 <disk_write>
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d001      	beq.n	800a810 <f_sync+0x54>
 800a80c:	2301      	movs	r3, #1
 800a80e:	e04f      	b.n	800a8b0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	7d1b      	ldrb	r3, [r3, #20]
 800a814:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a818:	b2da      	uxtb	r2, r3
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a81e:	f7fd f9ef 	bl	8007c00 <get_fattime>
 800a822:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a824:	68ba      	ldr	r2, [r7, #8]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a82a:	4619      	mov	r1, r3
 800a82c:	4610      	mov	r0, r2
 800a82e:	f7fd fd95 	bl	800835c <move_window>
 800a832:	4603      	mov	r3, r0
 800a834:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a836:	7dfb      	ldrb	r3, [r7, #23]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d138      	bne.n	800a8ae <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a840:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	330b      	adds	r3, #11
 800a846:	781a      	ldrb	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	330b      	adds	r3, #11
 800a84c:	f042 0220 	orr.w	r2, r2, #32
 800a850:	b2d2      	uxtb	r2, r2
 800a852:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6818      	ldr	r0, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	461a      	mov	r2, r3
 800a85e:	68f9      	ldr	r1, [r7, #12]
 800a860:	f7fe fb21 	bl	8008ea6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f103 021c 	add.w	r2, r3, #28
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	4619      	mov	r1, r3
 800a870:	4610      	mov	r0, r2
 800a872:	f7fd fb19 	bl	8007ea8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	3316      	adds	r3, #22
 800a87a:	6939      	ldr	r1, [r7, #16]
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7fd fb13 	bl	8007ea8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3312      	adds	r3, #18
 800a886:	2100      	movs	r1, #0
 800a888:	4618      	mov	r0, r3
 800a88a:	f7fd faf2 	bl	8007e72 <st_word>
					fs->wflag = 1;
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	2201      	movs	r2, #1
 800a892:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	4618      	mov	r0, r3
 800a898:	f7fd fd8e 	bl	80083b8 <sync_fs>
 800a89c:	4603      	mov	r3, r0
 800a89e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	7d1b      	ldrb	r3, [r3, #20]
 800a8a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8a8:	b2da      	uxtb	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3718      	adds	r7, #24
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f7ff ff7b 	bl	800a7bc <f_sync>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a8ca:	7bfb      	ldrb	r3, [r7, #15]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d118      	bne.n	800a902 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f107 0208 	add.w	r2, r7, #8
 800a8d6:	4611      	mov	r1, r2
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7ff fb93 	bl	800a004 <validate>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a8e2:	7bfb      	ldrb	r3, [r7, #15]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d10c      	bne.n	800a902 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fd fc91 	bl	8008214 <dec_lock>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a8f6:	7bfb      	ldrb	r3, [r7, #15]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d102      	bne.n	800a902 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a902:	7bfb      	ldrb	r3, [r7, #15]
}
 800a904:	4618      	mov	r0, r3
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	460b      	mov	r3, r1
 800a916:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a918:	78fb      	ldrb	r3, [r7, #3]
 800a91a:	2b0a      	cmp	r3, #10
 800a91c:	d103      	bne.n	800a926 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a91e:	210d      	movs	r1, #13
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f7ff fff3 	bl	800a90c <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	db25      	blt.n	800a97e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	1c5a      	adds	r2, r3, #1
 800a936:	60fa      	str	r2, [r7, #12]
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	4413      	add	r3, r2
 800a93c:	78fa      	ldrb	r2, [r7, #3]
 800a93e:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	2b3c      	cmp	r3, #60	; 0x3c
 800a944:	dd12      	ble.n	800a96c <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6818      	ldr	r0, [r3, #0]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f103 010c 	add.w	r1, r3, #12
 800a950:	68fa      	ldr	r2, [r7, #12]
 800a952:	f107 0308 	add.w	r3, r7, #8
 800a956:	f7ff fd9d 	bl	800a494 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a95a:	68ba      	ldr	r2, [r7, #8]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d101      	bne.n	800a966 <putc_bfd+0x5a>
 800a962:	2300      	movs	r3, #0
 800a964:	e001      	b.n	800a96a <putc_bfd+0x5e>
 800a966:	f04f 33ff 	mov.w	r3, #4294967295
 800a96a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	1c5a      	adds	r2, r3, #1
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	609a      	str	r2, [r3, #8]
 800a97c:	e000      	b.n	800a980 <putc_bfd+0x74>
	if (i < 0) return;
 800a97e:	bf00      	nop
}
 800a980:	3710      	adds	r7, #16
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}

0800a986 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a986:	b580      	push	{r7, lr}
 800a988:	b084      	sub	sp, #16
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	2b00      	cmp	r3, #0
 800a994:	db16      	blt.n	800a9c4 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6818      	ldr	r0, [r3, #0]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f103 010c 	add.w	r1, r3, #12
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	f107 030c 	add.w	r3, r7, #12
 800a9aa:	f7ff fd73 	bl	800a494 <f_write>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d107      	bne.n	800a9c4 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d102      	bne.n	800a9c4 <putc_flush+0x3e>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	689b      	ldr	r3, [r3, #8]
 800a9c2:	e001      	b.n	800a9c8 <putc_flush+0x42>
	return EOF;
 800a9c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3710      	adds	r7, #16
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b083      	sub	sp, #12
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
 800a9d8:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	683a      	ldr	r2, [r7, #0]
 800a9de:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	605a      	str	r2, [r3, #4]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	685a      	ldr	r2, [r3, #4]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	609a      	str	r2, [r3, #8]
}
 800a9ee:	bf00      	nop
 800a9f0:	370c      	adds	r7, #12
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr

0800a9fa <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800a9fa:	b580      	push	{r7, lr}
 800a9fc:	b096      	sub	sp, #88	; 0x58
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
 800aa02:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800aa04:	f107 030c 	add.w	r3, r7, #12
 800aa08:	6839      	ldr	r1, [r7, #0]
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f7ff ffe0 	bl	800a9d0 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800aa10:	e009      	b.n	800aa26 <f_puts+0x2c>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	1c5a      	adds	r2, r3, #1
 800aa16:	607a      	str	r2, [r7, #4]
 800aa18:	781a      	ldrb	r2, [r3, #0]
 800aa1a:	f107 030c 	add.w	r3, r7, #12
 800aa1e:	4611      	mov	r1, r2
 800aa20:	4618      	mov	r0, r3
 800aa22:	f7ff ff73 	bl	800a90c <putc_bfd>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1f1      	bne.n	800aa12 <f_puts+0x18>
	return putc_flush(&pb);
 800aa2e:	f107 030c 	add.w	r3, r7, #12
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7ff ffa7 	bl	800a986 <putc_flush>
 800aa38:	4603      	mov	r3, r0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3758      	adds	r7, #88	; 0x58
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
	...

0800aa44 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b087      	sub	sp, #28
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800aa52:	2301      	movs	r3, #1
 800aa54:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800aa5a:	4b1f      	ldr	r3, [pc, #124]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa5c:	7a5b      	ldrb	r3, [r3, #9]
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d131      	bne.n	800aac8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800aa64:	4b1c      	ldr	r3, [pc, #112]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa66:	7a5b      	ldrb	r3, [r3, #9]
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	4b1a      	ldr	r3, [pc, #104]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa6e:	2100      	movs	r1, #0
 800aa70:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800aa72:	4b19      	ldr	r3, [pc, #100]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa74:	7a5b      	ldrb	r3, [r3, #9]
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	4a17      	ldr	r2, [pc, #92]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa7a:	009b      	lsls	r3, r3, #2
 800aa7c:	4413      	add	r3, r2
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800aa82:	4b15      	ldr	r3, [pc, #84]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa84:	7a5b      	ldrb	r3, [r3, #9]
 800aa86:	b2db      	uxtb	r3, r3
 800aa88:	461a      	mov	r2, r3
 800aa8a:	4b13      	ldr	r3, [pc, #76]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa8c:	4413      	add	r3, r2
 800aa8e:	79fa      	ldrb	r2, [r7, #7]
 800aa90:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800aa92:	4b11      	ldr	r3, [pc, #68]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa94:	7a5b      	ldrb	r3, [r3, #9]
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	1c5a      	adds	r2, r3, #1
 800aa9a:	b2d1      	uxtb	r1, r2
 800aa9c:	4a0e      	ldr	r2, [pc, #56]	; (800aad8 <FATFS_LinkDriverEx+0x94>)
 800aa9e:	7251      	strb	r1, [r2, #9]
 800aaa0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800aaa2:	7dbb      	ldrb	r3, [r7, #22]
 800aaa4:	3330      	adds	r3, #48	; 0x30
 800aaa6:	b2da      	uxtb	r2, r3
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	3301      	adds	r3, #1
 800aab0:	223a      	movs	r2, #58	; 0x3a
 800aab2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	3302      	adds	r3, #2
 800aab8:	222f      	movs	r2, #47	; 0x2f
 800aaba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	3303      	adds	r3, #3
 800aac0:	2200      	movs	r2, #0
 800aac2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800aac4:	2300      	movs	r3, #0
 800aac6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800aac8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	371c      	adds	r7, #28
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	20002864 	.word	0x20002864

0800aadc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800aae6:	2200      	movs	r2, #0
 800aae8:	6839      	ldr	r1, [r7, #0]
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f7ff ffaa 	bl	800aa44 <FATFS_LinkDriverEx>
 800aaf0:	4603      	mov	r3, r0
}
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	3708      	adds	r7, #8
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
	...

0800aafc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b085      	sub	sp, #20
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	4603      	mov	r3, r0
 800ab04:	6039      	str	r1, [r7, #0]
 800ab06:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800ab08:	88fb      	ldrh	r3, [r7, #6]
 800ab0a:	2b7f      	cmp	r3, #127	; 0x7f
 800ab0c:	d802      	bhi.n	800ab14 <ff_convert+0x18>
		c = chr;
 800ab0e:	88fb      	ldrh	r3, [r7, #6]
 800ab10:	81fb      	strh	r3, [r7, #14]
 800ab12:	e025      	b.n	800ab60 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00b      	beq.n	800ab32 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800ab1a:	88fb      	ldrh	r3, [r7, #6]
 800ab1c:	2bff      	cmp	r3, #255	; 0xff
 800ab1e:	d805      	bhi.n	800ab2c <ff_convert+0x30>
 800ab20:	88fb      	ldrh	r3, [r7, #6]
 800ab22:	3b80      	subs	r3, #128	; 0x80
 800ab24:	4a12      	ldr	r2, [pc, #72]	; (800ab70 <ff_convert+0x74>)
 800ab26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab2a:	e000      	b.n	800ab2e <ff_convert+0x32>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	81fb      	strh	r3, [r7, #14]
 800ab30:	e016      	b.n	800ab60 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800ab32:	2300      	movs	r3, #0
 800ab34:	81fb      	strh	r3, [r7, #14]
 800ab36:	e009      	b.n	800ab4c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800ab38:	89fb      	ldrh	r3, [r7, #14]
 800ab3a:	4a0d      	ldr	r2, [pc, #52]	; (800ab70 <ff_convert+0x74>)
 800ab3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab40:	88fa      	ldrh	r2, [r7, #6]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d006      	beq.n	800ab54 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ab46:	89fb      	ldrh	r3, [r7, #14]
 800ab48:	3301      	adds	r3, #1
 800ab4a:	81fb      	strh	r3, [r7, #14]
 800ab4c:	89fb      	ldrh	r3, [r7, #14]
 800ab4e:	2b7f      	cmp	r3, #127	; 0x7f
 800ab50:	d9f2      	bls.n	800ab38 <ff_convert+0x3c>
 800ab52:	e000      	b.n	800ab56 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ab54:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ab56:	89fb      	ldrh	r3, [r7, #14]
 800ab58:	3380      	adds	r3, #128	; 0x80
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ab60:	89fb      	ldrh	r3, [r7, #14]
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3714      	adds	r7, #20
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	0800ba88 	.word	0x0800ba88

0800ab74 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b087      	sub	sp, #28
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ab7e:	88fb      	ldrh	r3, [r7, #6]
 800ab80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab84:	d201      	bcs.n	800ab8a <ff_wtoupper+0x16>
 800ab86:	4b3e      	ldr	r3, [pc, #248]	; (800ac80 <ff_wtoupper+0x10c>)
 800ab88:	e000      	b.n	800ab8c <ff_wtoupper+0x18>
 800ab8a:	4b3e      	ldr	r3, [pc, #248]	; (800ac84 <ff_wtoupper+0x110>)
 800ab8c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	1c9a      	adds	r2, r3, #2
 800ab92:	617a      	str	r2, [r7, #20]
 800ab94:	881b      	ldrh	r3, [r3, #0]
 800ab96:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ab98:	8a7b      	ldrh	r3, [r7, #18]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d068      	beq.n	800ac70 <ff_wtoupper+0xfc>
 800ab9e:	88fa      	ldrh	r2, [r7, #6]
 800aba0:	8a7b      	ldrh	r3, [r7, #18]
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d364      	bcc.n	800ac70 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	1c9a      	adds	r2, r3, #2
 800abaa:	617a      	str	r2, [r7, #20]
 800abac:	881b      	ldrh	r3, [r3, #0]
 800abae:	823b      	strh	r3, [r7, #16]
 800abb0:	8a3b      	ldrh	r3, [r7, #16]
 800abb2:	0a1b      	lsrs	r3, r3, #8
 800abb4:	81fb      	strh	r3, [r7, #14]
 800abb6:	8a3b      	ldrh	r3, [r7, #16]
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800abbc:	88fa      	ldrh	r2, [r7, #6]
 800abbe:	8a79      	ldrh	r1, [r7, #18]
 800abc0:	8a3b      	ldrh	r3, [r7, #16]
 800abc2:	440b      	add	r3, r1
 800abc4:	429a      	cmp	r2, r3
 800abc6:	da49      	bge.n	800ac5c <ff_wtoupper+0xe8>
			switch (cmd) {
 800abc8:	89fb      	ldrh	r3, [r7, #14]
 800abca:	2b08      	cmp	r3, #8
 800abcc:	d84f      	bhi.n	800ac6e <ff_wtoupper+0xfa>
 800abce:	a201      	add	r2, pc, #4	; (adr r2, 800abd4 <ff_wtoupper+0x60>)
 800abd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd4:	0800abf9 	.word	0x0800abf9
 800abd8:	0800ac0b 	.word	0x0800ac0b
 800abdc:	0800ac21 	.word	0x0800ac21
 800abe0:	0800ac29 	.word	0x0800ac29
 800abe4:	0800ac31 	.word	0x0800ac31
 800abe8:	0800ac39 	.word	0x0800ac39
 800abec:	0800ac41 	.word	0x0800ac41
 800abf0:	0800ac49 	.word	0x0800ac49
 800abf4:	0800ac51 	.word	0x0800ac51
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800abf8:	88fa      	ldrh	r2, [r7, #6]
 800abfa:	8a7b      	ldrh	r3, [r7, #18]
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	005b      	lsls	r3, r3, #1
 800ac00:	697a      	ldr	r2, [r7, #20]
 800ac02:	4413      	add	r3, r2
 800ac04:	881b      	ldrh	r3, [r3, #0]
 800ac06:	80fb      	strh	r3, [r7, #6]
 800ac08:	e027      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ac0a:	88fa      	ldrh	r2, [r7, #6]
 800ac0c:	8a7b      	ldrh	r3, [r7, #18]
 800ac0e:	1ad3      	subs	r3, r2, r3
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	f003 0301 	and.w	r3, r3, #1
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	88fa      	ldrh	r2, [r7, #6]
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	80fb      	strh	r3, [r7, #6]
 800ac1e:	e01c      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ac20:	88fb      	ldrh	r3, [r7, #6]
 800ac22:	3b10      	subs	r3, #16
 800ac24:	80fb      	strh	r3, [r7, #6]
 800ac26:	e018      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ac28:	88fb      	ldrh	r3, [r7, #6]
 800ac2a:	3b20      	subs	r3, #32
 800ac2c:	80fb      	strh	r3, [r7, #6]
 800ac2e:	e014      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ac30:	88fb      	ldrh	r3, [r7, #6]
 800ac32:	3b30      	subs	r3, #48	; 0x30
 800ac34:	80fb      	strh	r3, [r7, #6]
 800ac36:	e010      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ac38:	88fb      	ldrh	r3, [r7, #6]
 800ac3a:	3b1a      	subs	r3, #26
 800ac3c:	80fb      	strh	r3, [r7, #6]
 800ac3e:	e00c      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ac40:	88fb      	ldrh	r3, [r7, #6]
 800ac42:	3308      	adds	r3, #8
 800ac44:	80fb      	strh	r3, [r7, #6]
 800ac46:	e008      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ac48:	88fb      	ldrh	r3, [r7, #6]
 800ac4a:	3b50      	subs	r3, #80	; 0x50
 800ac4c:	80fb      	strh	r3, [r7, #6]
 800ac4e:	e004      	b.n	800ac5a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ac50:	88fb      	ldrh	r3, [r7, #6]
 800ac52:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800ac56:	80fb      	strh	r3, [r7, #6]
 800ac58:	bf00      	nop
			}
			break;
 800ac5a:	e008      	b.n	800ac6e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ac5c:	89fb      	ldrh	r3, [r7, #14]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d195      	bne.n	800ab8e <ff_wtoupper+0x1a>
 800ac62:	8a3b      	ldrh	r3, [r7, #16]
 800ac64:	005b      	lsls	r3, r3, #1
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	4413      	add	r3, r2
 800ac6a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ac6c:	e78f      	b.n	800ab8e <ff_wtoupper+0x1a>
			break;
 800ac6e:	bf00      	nop
	}

	return chr;
 800ac70:	88fb      	ldrh	r3, [r7, #6]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	371c      	adds	r7, #28
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	0800bb88 	.word	0x0800bb88
 800ac84:	0800bd7c 	.word	0x0800bd7c

0800ac88 <malloc>:
 800ac88:	4b02      	ldr	r3, [pc, #8]	; (800ac94 <malloc+0xc>)
 800ac8a:	4601      	mov	r1, r0
 800ac8c:	6818      	ldr	r0, [r3, #0]
 800ac8e:	f000 b82b 	b.w	800ace8 <_malloc_r>
 800ac92:	bf00      	nop
 800ac94:	20000078 	.word	0x20000078

0800ac98 <free>:
 800ac98:	4b02      	ldr	r3, [pc, #8]	; (800aca4 <free+0xc>)
 800ac9a:	4601      	mov	r1, r0
 800ac9c:	6818      	ldr	r0, [r3, #0]
 800ac9e:	f000 b913 	b.w	800aec8 <_free_r>
 800aca2:	bf00      	nop
 800aca4:	20000078 	.word	0x20000078

0800aca8 <sbrk_aligned>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	4e0e      	ldr	r6, [pc, #56]	; (800ace4 <sbrk_aligned+0x3c>)
 800acac:	460c      	mov	r4, r1
 800acae:	6831      	ldr	r1, [r6, #0]
 800acb0:	4605      	mov	r5, r0
 800acb2:	b911      	cbnz	r1, 800acba <sbrk_aligned+0x12>
 800acb4:	f000 f8cc 	bl	800ae50 <_sbrk_r>
 800acb8:	6030      	str	r0, [r6, #0]
 800acba:	4621      	mov	r1, r4
 800acbc:	4628      	mov	r0, r5
 800acbe:	f000 f8c7 	bl	800ae50 <_sbrk_r>
 800acc2:	1c43      	adds	r3, r0, #1
 800acc4:	d00a      	beq.n	800acdc <sbrk_aligned+0x34>
 800acc6:	1cc4      	adds	r4, r0, #3
 800acc8:	f024 0403 	bic.w	r4, r4, #3
 800accc:	42a0      	cmp	r0, r4
 800acce:	d007      	beq.n	800ace0 <sbrk_aligned+0x38>
 800acd0:	1a21      	subs	r1, r4, r0
 800acd2:	4628      	mov	r0, r5
 800acd4:	f000 f8bc 	bl	800ae50 <_sbrk_r>
 800acd8:	3001      	adds	r0, #1
 800acda:	d101      	bne.n	800ace0 <sbrk_aligned+0x38>
 800acdc:	f04f 34ff 	mov.w	r4, #4294967295
 800ace0:	4620      	mov	r0, r4
 800ace2:	bd70      	pop	{r4, r5, r6, pc}
 800ace4:	20002874 	.word	0x20002874

0800ace8 <_malloc_r>:
 800ace8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acec:	1ccd      	adds	r5, r1, #3
 800acee:	f025 0503 	bic.w	r5, r5, #3
 800acf2:	3508      	adds	r5, #8
 800acf4:	2d0c      	cmp	r5, #12
 800acf6:	bf38      	it	cc
 800acf8:	250c      	movcc	r5, #12
 800acfa:	2d00      	cmp	r5, #0
 800acfc:	4607      	mov	r7, r0
 800acfe:	db01      	blt.n	800ad04 <_malloc_r+0x1c>
 800ad00:	42a9      	cmp	r1, r5
 800ad02:	d905      	bls.n	800ad10 <_malloc_r+0x28>
 800ad04:	230c      	movs	r3, #12
 800ad06:	603b      	str	r3, [r7, #0]
 800ad08:	2600      	movs	r6, #0
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad10:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ade4 <_malloc_r+0xfc>
 800ad14:	f000 f868 	bl	800ade8 <__malloc_lock>
 800ad18:	f8d8 3000 	ldr.w	r3, [r8]
 800ad1c:	461c      	mov	r4, r3
 800ad1e:	bb5c      	cbnz	r4, 800ad78 <_malloc_r+0x90>
 800ad20:	4629      	mov	r1, r5
 800ad22:	4638      	mov	r0, r7
 800ad24:	f7ff ffc0 	bl	800aca8 <sbrk_aligned>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	4604      	mov	r4, r0
 800ad2c:	d155      	bne.n	800adda <_malloc_r+0xf2>
 800ad2e:	f8d8 4000 	ldr.w	r4, [r8]
 800ad32:	4626      	mov	r6, r4
 800ad34:	2e00      	cmp	r6, #0
 800ad36:	d145      	bne.n	800adc4 <_malloc_r+0xdc>
 800ad38:	2c00      	cmp	r4, #0
 800ad3a:	d048      	beq.n	800adce <_malloc_r+0xe6>
 800ad3c:	6823      	ldr	r3, [r4, #0]
 800ad3e:	4631      	mov	r1, r6
 800ad40:	4638      	mov	r0, r7
 800ad42:	eb04 0903 	add.w	r9, r4, r3
 800ad46:	f000 f883 	bl	800ae50 <_sbrk_r>
 800ad4a:	4581      	cmp	r9, r0
 800ad4c:	d13f      	bne.n	800adce <_malloc_r+0xe6>
 800ad4e:	6821      	ldr	r1, [r4, #0]
 800ad50:	1a6d      	subs	r5, r5, r1
 800ad52:	4629      	mov	r1, r5
 800ad54:	4638      	mov	r0, r7
 800ad56:	f7ff ffa7 	bl	800aca8 <sbrk_aligned>
 800ad5a:	3001      	adds	r0, #1
 800ad5c:	d037      	beq.n	800adce <_malloc_r+0xe6>
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	442b      	add	r3, r5
 800ad62:	6023      	str	r3, [r4, #0]
 800ad64:	f8d8 3000 	ldr.w	r3, [r8]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d038      	beq.n	800adde <_malloc_r+0xf6>
 800ad6c:	685a      	ldr	r2, [r3, #4]
 800ad6e:	42a2      	cmp	r2, r4
 800ad70:	d12b      	bne.n	800adca <_malloc_r+0xe2>
 800ad72:	2200      	movs	r2, #0
 800ad74:	605a      	str	r2, [r3, #4]
 800ad76:	e00f      	b.n	800ad98 <_malloc_r+0xb0>
 800ad78:	6822      	ldr	r2, [r4, #0]
 800ad7a:	1b52      	subs	r2, r2, r5
 800ad7c:	d41f      	bmi.n	800adbe <_malloc_r+0xd6>
 800ad7e:	2a0b      	cmp	r2, #11
 800ad80:	d917      	bls.n	800adb2 <_malloc_r+0xca>
 800ad82:	1961      	adds	r1, r4, r5
 800ad84:	42a3      	cmp	r3, r4
 800ad86:	6025      	str	r5, [r4, #0]
 800ad88:	bf18      	it	ne
 800ad8a:	6059      	strne	r1, [r3, #4]
 800ad8c:	6863      	ldr	r3, [r4, #4]
 800ad8e:	bf08      	it	eq
 800ad90:	f8c8 1000 	streq.w	r1, [r8]
 800ad94:	5162      	str	r2, [r4, r5]
 800ad96:	604b      	str	r3, [r1, #4]
 800ad98:	4638      	mov	r0, r7
 800ad9a:	f104 060b 	add.w	r6, r4, #11
 800ad9e:	f000 f829 	bl	800adf4 <__malloc_unlock>
 800ada2:	f026 0607 	bic.w	r6, r6, #7
 800ada6:	1d23      	adds	r3, r4, #4
 800ada8:	1af2      	subs	r2, r6, r3
 800adaa:	d0ae      	beq.n	800ad0a <_malloc_r+0x22>
 800adac:	1b9b      	subs	r3, r3, r6
 800adae:	50a3      	str	r3, [r4, r2]
 800adb0:	e7ab      	b.n	800ad0a <_malloc_r+0x22>
 800adb2:	42a3      	cmp	r3, r4
 800adb4:	6862      	ldr	r2, [r4, #4]
 800adb6:	d1dd      	bne.n	800ad74 <_malloc_r+0x8c>
 800adb8:	f8c8 2000 	str.w	r2, [r8]
 800adbc:	e7ec      	b.n	800ad98 <_malloc_r+0xb0>
 800adbe:	4623      	mov	r3, r4
 800adc0:	6864      	ldr	r4, [r4, #4]
 800adc2:	e7ac      	b.n	800ad1e <_malloc_r+0x36>
 800adc4:	4634      	mov	r4, r6
 800adc6:	6876      	ldr	r6, [r6, #4]
 800adc8:	e7b4      	b.n	800ad34 <_malloc_r+0x4c>
 800adca:	4613      	mov	r3, r2
 800adcc:	e7cc      	b.n	800ad68 <_malloc_r+0x80>
 800adce:	230c      	movs	r3, #12
 800add0:	603b      	str	r3, [r7, #0]
 800add2:	4638      	mov	r0, r7
 800add4:	f000 f80e 	bl	800adf4 <__malloc_unlock>
 800add8:	e797      	b.n	800ad0a <_malloc_r+0x22>
 800adda:	6025      	str	r5, [r4, #0]
 800addc:	e7dc      	b.n	800ad98 <_malloc_r+0xb0>
 800adde:	605b      	str	r3, [r3, #4]
 800ade0:	deff      	udf	#255	; 0xff
 800ade2:	bf00      	nop
 800ade4:	20002870 	.word	0x20002870

0800ade8 <__malloc_lock>:
 800ade8:	4801      	ldr	r0, [pc, #4]	; (800adf0 <__malloc_lock+0x8>)
 800adea:	f000 b86b 	b.w	800aec4 <__retarget_lock_acquire_recursive>
 800adee:	bf00      	nop
 800adf0:	200029b4 	.word	0x200029b4

0800adf4 <__malloc_unlock>:
 800adf4:	4801      	ldr	r0, [pc, #4]	; (800adfc <__malloc_unlock+0x8>)
 800adf6:	f000 b866 	b.w	800aec6 <__retarget_lock_release_recursive>
 800adfa:	bf00      	nop
 800adfc:	200029b4 	.word	0x200029b4

0800ae00 <siprintf>:
 800ae00:	b40e      	push	{r1, r2, r3}
 800ae02:	b500      	push	{lr}
 800ae04:	b09c      	sub	sp, #112	; 0x70
 800ae06:	ab1d      	add	r3, sp, #116	; 0x74
 800ae08:	9002      	str	r0, [sp, #8]
 800ae0a:	9006      	str	r0, [sp, #24]
 800ae0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ae10:	4809      	ldr	r0, [pc, #36]	; (800ae38 <siprintf+0x38>)
 800ae12:	9107      	str	r1, [sp, #28]
 800ae14:	9104      	str	r1, [sp, #16]
 800ae16:	4909      	ldr	r1, [pc, #36]	; (800ae3c <siprintf+0x3c>)
 800ae18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae1c:	9105      	str	r1, [sp, #20]
 800ae1e:	6800      	ldr	r0, [r0, #0]
 800ae20:	9301      	str	r3, [sp, #4]
 800ae22:	a902      	add	r1, sp, #8
 800ae24:	f000 f8f6 	bl	800b014 <_svfiprintf_r>
 800ae28:	9b02      	ldr	r3, [sp, #8]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	701a      	strb	r2, [r3, #0]
 800ae2e:	b01c      	add	sp, #112	; 0x70
 800ae30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae34:	b003      	add	sp, #12
 800ae36:	4770      	bx	lr
 800ae38:	20000078 	.word	0x20000078
 800ae3c:	ffff0208 	.word	0xffff0208

0800ae40 <memset>:
 800ae40:	4402      	add	r2, r0
 800ae42:	4603      	mov	r3, r0
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d100      	bne.n	800ae4a <memset+0xa>
 800ae48:	4770      	bx	lr
 800ae4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae4e:	e7f9      	b.n	800ae44 <memset+0x4>

0800ae50 <_sbrk_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d06      	ldr	r5, [pc, #24]	; (800ae6c <_sbrk_r+0x1c>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4604      	mov	r4, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	602b      	str	r3, [r5, #0]
 800ae5c:	f7f8 fc20 	bl	80036a0 <_sbrk>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_sbrk_r+0x1a>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_sbrk_r+0x1a>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	200029b0 	.word	0x200029b0

0800ae70 <__errno>:
 800ae70:	4b01      	ldr	r3, [pc, #4]	; (800ae78 <__errno+0x8>)
 800ae72:	6818      	ldr	r0, [r3, #0]
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	20000078 	.word	0x20000078

0800ae7c <__libc_init_array>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4d0d      	ldr	r5, [pc, #52]	; (800aeb4 <__libc_init_array+0x38>)
 800ae80:	4c0d      	ldr	r4, [pc, #52]	; (800aeb8 <__libc_init_array+0x3c>)
 800ae82:	1b64      	subs	r4, r4, r5
 800ae84:	10a4      	asrs	r4, r4, #2
 800ae86:	2600      	movs	r6, #0
 800ae88:	42a6      	cmp	r6, r4
 800ae8a:	d109      	bne.n	800aea0 <__libc_init_array+0x24>
 800ae8c:	4d0b      	ldr	r5, [pc, #44]	; (800aebc <__libc_init_array+0x40>)
 800ae8e:	4c0c      	ldr	r4, [pc, #48]	; (800aec0 <__libc_init_array+0x44>)
 800ae90:	f000 fcb4 	bl	800b7fc <_init>
 800ae94:	1b64      	subs	r4, r4, r5
 800ae96:	10a4      	asrs	r4, r4, #2
 800ae98:	2600      	movs	r6, #0
 800ae9a:	42a6      	cmp	r6, r4
 800ae9c:	d105      	bne.n	800aeaa <__libc_init_array+0x2e>
 800ae9e:	bd70      	pop	{r4, r5, r6, pc}
 800aea0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea4:	4798      	blx	r3
 800aea6:	3601      	adds	r6, #1
 800aea8:	e7ee      	b.n	800ae88 <__libc_init_array+0xc>
 800aeaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeae:	4798      	blx	r3
 800aeb0:	3601      	adds	r6, #1
 800aeb2:	e7f2      	b.n	800ae9a <__libc_init_array+0x1e>
 800aeb4:	0800be74 	.word	0x0800be74
 800aeb8:	0800be74 	.word	0x0800be74
 800aebc:	0800be74 	.word	0x0800be74
 800aec0:	0800be78 	.word	0x0800be78

0800aec4 <__retarget_lock_acquire_recursive>:
 800aec4:	4770      	bx	lr

0800aec6 <__retarget_lock_release_recursive>:
 800aec6:	4770      	bx	lr

0800aec8 <_free_r>:
 800aec8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aeca:	2900      	cmp	r1, #0
 800aecc:	d044      	beq.n	800af58 <_free_r+0x90>
 800aece:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aed2:	9001      	str	r0, [sp, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f1a1 0404 	sub.w	r4, r1, #4
 800aeda:	bfb8      	it	lt
 800aedc:	18e4      	addlt	r4, r4, r3
 800aede:	f7ff ff83 	bl	800ade8 <__malloc_lock>
 800aee2:	4a1e      	ldr	r2, [pc, #120]	; (800af5c <_free_r+0x94>)
 800aee4:	9801      	ldr	r0, [sp, #4]
 800aee6:	6813      	ldr	r3, [r2, #0]
 800aee8:	b933      	cbnz	r3, 800aef8 <_free_r+0x30>
 800aeea:	6063      	str	r3, [r4, #4]
 800aeec:	6014      	str	r4, [r2, #0]
 800aeee:	b003      	add	sp, #12
 800aef0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aef4:	f7ff bf7e 	b.w	800adf4 <__malloc_unlock>
 800aef8:	42a3      	cmp	r3, r4
 800aefa:	d908      	bls.n	800af0e <_free_r+0x46>
 800aefc:	6825      	ldr	r5, [r4, #0]
 800aefe:	1961      	adds	r1, r4, r5
 800af00:	428b      	cmp	r3, r1
 800af02:	bf01      	itttt	eq
 800af04:	6819      	ldreq	r1, [r3, #0]
 800af06:	685b      	ldreq	r3, [r3, #4]
 800af08:	1949      	addeq	r1, r1, r5
 800af0a:	6021      	streq	r1, [r4, #0]
 800af0c:	e7ed      	b.n	800aeea <_free_r+0x22>
 800af0e:	461a      	mov	r2, r3
 800af10:	685b      	ldr	r3, [r3, #4]
 800af12:	b10b      	cbz	r3, 800af18 <_free_r+0x50>
 800af14:	42a3      	cmp	r3, r4
 800af16:	d9fa      	bls.n	800af0e <_free_r+0x46>
 800af18:	6811      	ldr	r1, [r2, #0]
 800af1a:	1855      	adds	r5, r2, r1
 800af1c:	42a5      	cmp	r5, r4
 800af1e:	d10b      	bne.n	800af38 <_free_r+0x70>
 800af20:	6824      	ldr	r4, [r4, #0]
 800af22:	4421      	add	r1, r4
 800af24:	1854      	adds	r4, r2, r1
 800af26:	42a3      	cmp	r3, r4
 800af28:	6011      	str	r1, [r2, #0]
 800af2a:	d1e0      	bne.n	800aeee <_free_r+0x26>
 800af2c:	681c      	ldr	r4, [r3, #0]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	6053      	str	r3, [r2, #4]
 800af32:	440c      	add	r4, r1
 800af34:	6014      	str	r4, [r2, #0]
 800af36:	e7da      	b.n	800aeee <_free_r+0x26>
 800af38:	d902      	bls.n	800af40 <_free_r+0x78>
 800af3a:	230c      	movs	r3, #12
 800af3c:	6003      	str	r3, [r0, #0]
 800af3e:	e7d6      	b.n	800aeee <_free_r+0x26>
 800af40:	6825      	ldr	r5, [r4, #0]
 800af42:	1961      	adds	r1, r4, r5
 800af44:	428b      	cmp	r3, r1
 800af46:	bf04      	itt	eq
 800af48:	6819      	ldreq	r1, [r3, #0]
 800af4a:	685b      	ldreq	r3, [r3, #4]
 800af4c:	6063      	str	r3, [r4, #4]
 800af4e:	bf04      	itt	eq
 800af50:	1949      	addeq	r1, r1, r5
 800af52:	6021      	streq	r1, [r4, #0]
 800af54:	6054      	str	r4, [r2, #4]
 800af56:	e7ca      	b.n	800aeee <_free_r+0x26>
 800af58:	b003      	add	sp, #12
 800af5a:	bd30      	pop	{r4, r5, pc}
 800af5c:	20002870 	.word	0x20002870

0800af60 <__ssputs_r>:
 800af60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af64:	688e      	ldr	r6, [r1, #8]
 800af66:	461f      	mov	r7, r3
 800af68:	42be      	cmp	r6, r7
 800af6a:	680b      	ldr	r3, [r1, #0]
 800af6c:	4682      	mov	sl, r0
 800af6e:	460c      	mov	r4, r1
 800af70:	4690      	mov	r8, r2
 800af72:	d82c      	bhi.n	800afce <__ssputs_r+0x6e>
 800af74:	898a      	ldrh	r2, [r1, #12]
 800af76:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af7a:	d026      	beq.n	800afca <__ssputs_r+0x6a>
 800af7c:	6965      	ldr	r5, [r4, #20]
 800af7e:	6909      	ldr	r1, [r1, #16]
 800af80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af84:	eba3 0901 	sub.w	r9, r3, r1
 800af88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af8c:	1c7b      	adds	r3, r7, #1
 800af8e:	444b      	add	r3, r9
 800af90:	106d      	asrs	r5, r5, #1
 800af92:	429d      	cmp	r5, r3
 800af94:	bf38      	it	cc
 800af96:	461d      	movcc	r5, r3
 800af98:	0553      	lsls	r3, r2, #21
 800af9a:	d527      	bpl.n	800afec <__ssputs_r+0x8c>
 800af9c:	4629      	mov	r1, r5
 800af9e:	f7ff fea3 	bl	800ace8 <_malloc_r>
 800afa2:	4606      	mov	r6, r0
 800afa4:	b360      	cbz	r0, 800b000 <__ssputs_r+0xa0>
 800afa6:	6921      	ldr	r1, [r4, #16]
 800afa8:	464a      	mov	r2, r9
 800afaa:	f000 fadb 	bl	800b564 <memcpy>
 800afae:	89a3      	ldrh	r3, [r4, #12]
 800afb0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800afb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afb8:	81a3      	strh	r3, [r4, #12]
 800afba:	6126      	str	r6, [r4, #16]
 800afbc:	6165      	str	r5, [r4, #20]
 800afbe:	444e      	add	r6, r9
 800afc0:	eba5 0509 	sub.w	r5, r5, r9
 800afc4:	6026      	str	r6, [r4, #0]
 800afc6:	60a5      	str	r5, [r4, #8]
 800afc8:	463e      	mov	r6, r7
 800afca:	42be      	cmp	r6, r7
 800afcc:	d900      	bls.n	800afd0 <__ssputs_r+0x70>
 800afce:	463e      	mov	r6, r7
 800afd0:	6820      	ldr	r0, [r4, #0]
 800afd2:	4632      	mov	r2, r6
 800afd4:	4641      	mov	r1, r8
 800afd6:	f000 faab 	bl	800b530 <memmove>
 800afda:	68a3      	ldr	r3, [r4, #8]
 800afdc:	1b9b      	subs	r3, r3, r6
 800afde:	60a3      	str	r3, [r4, #8]
 800afe0:	6823      	ldr	r3, [r4, #0]
 800afe2:	4433      	add	r3, r6
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	2000      	movs	r0, #0
 800afe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afec:	462a      	mov	r2, r5
 800afee:	f000 fac7 	bl	800b580 <_realloc_r>
 800aff2:	4606      	mov	r6, r0
 800aff4:	2800      	cmp	r0, #0
 800aff6:	d1e0      	bne.n	800afba <__ssputs_r+0x5a>
 800aff8:	6921      	ldr	r1, [r4, #16]
 800affa:	4650      	mov	r0, sl
 800affc:	f7ff ff64 	bl	800aec8 <_free_r>
 800b000:	230c      	movs	r3, #12
 800b002:	f8ca 3000 	str.w	r3, [sl]
 800b006:	89a3      	ldrh	r3, [r4, #12]
 800b008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b00c:	81a3      	strh	r3, [r4, #12]
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	e7e9      	b.n	800afe8 <__ssputs_r+0x88>

0800b014 <_svfiprintf_r>:
 800b014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b018:	4698      	mov	r8, r3
 800b01a:	898b      	ldrh	r3, [r1, #12]
 800b01c:	061b      	lsls	r3, r3, #24
 800b01e:	b09d      	sub	sp, #116	; 0x74
 800b020:	4607      	mov	r7, r0
 800b022:	460d      	mov	r5, r1
 800b024:	4614      	mov	r4, r2
 800b026:	d50e      	bpl.n	800b046 <_svfiprintf_r+0x32>
 800b028:	690b      	ldr	r3, [r1, #16]
 800b02a:	b963      	cbnz	r3, 800b046 <_svfiprintf_r+0x32>
 800b02c:	2140      	movs	r1, #64	; 0x40
 800b02e:	f7ff fe5b 	bl	800ace8 <_malloc_r>
 800b032:	6028      	str	r0, [r5, #0]
 800b034:	6128      	str	r0, [r5, #16]
 800b036:	b920      	cbnz	r0, 800b042 <_svfiprintf_r+0x2e>
 800b038:	230c      	movs	r3, #12
 800b03a:	603b      	str	r3, [r7, #0]
 800b03c:	f04f 30ff 	mov.w	r0, #4294967295
 800b040:	e0d0      	b.n	800b1e4 <_svfiprintf_r+0x1d0>
 800b042:	2340      	movs	r3, #64	; 0x40
 800b044:	616b      	str	r3, [r5, #20]
 800b046:	2300      	movs	r3, #0
 800b048:	9309      	str	r3, [sp, #36]	; 0x24
 800b04a:	2320      	movs	r3, #32
 800b04c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b050:	f8cd 800c 	str.w	r8, [sp, #12]
 800b054:	2330      	movs	r3, #48	; 0x30
 800b056:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b1fc <_svfiprintf_r+0x1e8>
 800b05a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b05e:	f04f 0901 	mov.w	r9, #1
 800b062:	4623      	mov	r3, r4
 800b064:	469a      	mov	sl, r3
 800b066:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b06a:	b10a      	cbz	r2, 800b070 <_svfiprintf_r+0x5c>
 800b06c:	2a25      	cmp	r2, #37	; 0x25
 800b06e:	d1f9      	bne.n	800b064 <_svfiprintf_r+0x50>
 800b070:	ebba 0b04 	subs.w	fp, sl, r4
 800b074:	d00b      	beq.n	800b08e <_svfiprintf_r+0x7a>
 800b076:	465b      	mov	r3, fp
 800b078:	4622      	mov	r2, r4
 800b07a:	4629      	mov	r1, r5
 800b07c:	4638      	mov	r0, r7
 800b07e:	f7ff ff6f 	bl	800af60 <__ssputs_r>
 800b082:	3001      	adds	r0, #1
 800b084:	f000 80a9 	beq.w	800b1da <_svfiprintf_r+0x1c6>
 800b088:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b08a:	445a      	add	r2, fp
 800b08c:	9209      	str	r2, [sp, #36]	; 0x24
 800b08e:	f89a 3000 	ldrb.w	r3, [sl]
 800b092:	2b00      	cmp	r3, #0
 800b094:	f000 80a1 	beq.w	800b1da <_svfiprintf_r+0x1c6>
 800b098:	2300      	movs	r3, #0
 800b09a:	f04f 32ff 	mov.w	r2, #4294967295
 800b09e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0a2:	f10a 0a01 	add.w	sl, sl, #1
 800b0a6:	9304      	str	r3, [sp, #16]
 800b0a8:	9307      	str	r3, [sp, #28]
 800b0aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0ae:	931a      	str	r3, [sp, #104]	; 0x68
 800b0b0:	4654      	mov	r4, sl
 800b0b2:	2205      	movs	r2, #5
 800b0b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0b8:	4850      	ldr	r0, [pc, #320]	; (800b1fc <_svfiprintf_r+0x1e8>)
 800b0ba:	f7f5 f891 	bl	80001e0 <memchr>
 800b0be:	9a04      	ldr	r2, [sp, #16]
 800b0c0:	b9d8      	cbnz	r0, 800b0fa <_svfiprintf_r+0xe6>
 800b0c2:	06d0      	lsls	r0, r2, #27
 800b0c4:	bf44      	itt	mi
 800b0c6:	2320      	movmi	r3, #32
 800b0c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0cc:	0711      	lsls	r1, r2, #28
 800b0ce:	bf44      	itt	mi
 800b0d0:	232b      	movmi	r3, #43	; 0x2b
 800b0d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0d6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0da:	2b2a      	cmp	r3, #42	; 0x2a
 800b0dc:	d015      	beq.n	800b10a <_svfiprintf_r+0xf6>
 800b0de:	9a07      	ldr	r2, [sp, #28]
 800b0e0:	4654      	mov	r4, sl
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	f04f 0c0a 	mov.w	ip, #10
 800b0e8:	4621      	mov	r1, r4
 800b0ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0ee:	3b30      	subs	r3, #48	; 0x30
 800b0f0:	2b09      	cmp	r3, #9
 800b0f2:	d94d      	bls.n	800b190 <_svfiprintf_r+0x17c>
 800b0f4:	b1b0      	cbz	r0, 800b124 <_svfiprintf_r+0x110>
 800b0f6:	9207      	str	r2, [sp, #28]
 800b0f8:	e014      	b.n	800b124 <_svfiprintf_r+0x110>
 800b0fa:	eba0 0308 	sub.w	r3, r0, r8
 800b0fe:	fa09 f303 	lsl.w	r3, r9, r3
 800b102:	4313      	orrs	r3, r2
 800b104:	9304      	str	r3, [sp, #16]
 800b106:	46a2      	mov	sl, r4
 800b108:	e7d2      	b.n	800b0b0 <_svfiprintf_r+0x9c>
 800b10a:	9b03      	ldr	r3, [sp, #12]
 800b10c:	1d19      	adds	r1, r3, #4
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	9103      	str	r1, [sp, #12]
 800b112:	2b00      	cmp	r3, #0
 800b114:	bfbb      	ittet	lt
 800b116:	425b      	neglt	r3, r3
 800b118:	f042 0202 	orrlt.w	r2, r2, #2
 800b11c:	9307      	strge	r3, [sp, #28]
 800b11e:	9307      	strlt	r3, [sp, #28]
 800b120:	bfb8      	it	lt
 800b122:	9204      	strlt	r2, [sp, #16]
 800b124:	7823      	ldrb	r3, [r4, #0]
 800b126:	2b2e      	cmp	r3, #46	; 0x2e
 800b128:	d10c      	bne.n	800b144 <_svfiprintf_r+0x130>
 800b12a:	7863      	ldrb	r3, [r4, #1]
 800b12c:	2b2a      	cmp	r3, #42	; 0x2a
 800b12e:	d134      	bne.n	800b19a <_svfiprintf_r+0x186>
 800b130:	9b03      	ldr	r3, [sp, #12]
 800b132:	1d1a      	adds	r2, r3, #4
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	9203      	str	r2, [sp, #12]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	bfb8      	it	lt
 800b13c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b140:	3402      	adds	r4, #2
 800b142:	9305      	str	r3, [sp, #20]
 800b144:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b20c <_svfiprintf_r+0x1f8>
 800b148:	7821      	ldrb	r1, [r4, #0]
 800b14a:	2203      	movs	r2, #3
 800b14c:	4650      	mov	r0, sl
 800b14e:	f7f5 f847 	bl	80001e0 <memchr>
 800b152:	b138      	cbz	r0, 800b164 <_svfiprintf_r+0x150>
 800b154:	9b04      	ldr	r3, [sp, #16]
 800b156:	eba0 000a 	sub.w	r0, r0, sl
 800b15a:	2240      	movs	r2, #64	; 0x40
 800b15c:	4082      	lsls	r2, r0
 800b15e:	4313      	orrs	r3, r2
 800b160:	3401      	adds	r4, #1
 800b162:	9304      	str	r3, [sp, #16]
 800b164:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b168:	4825      	ldr	r0, [pc, #148]	; (800b200 <_svfiprintf_r+0x1ec>)
 800b16a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b16e:	2206      	movs	r2, #6
 800b170:	f7f5 f836 	bl	80001e0 <memchr>
 800b174:	2800      	cmp	r0, #0
 800b176:	d038      	beq.n	800b1ea <_svfiprintf_r+0x1d6>
 800b178:	4b22      	ldr	r3, [pc, #136]	; (800b204 <_svfiprintf_r+0x1f0>)
 800b17a:	bb1b      	cbnz	r3, 800b1c4 <_svfiprintf_r+0x1b0>
 800b17c:	9b03      	ldr	r3, [sp, #12]
 800b17e:	3307      	adds	r3, #7
 800b180:	f023 0307 	bic.w	r3, r3, #7
 800b184:	3308      	adds	r3, #8
 800b186:	9303      	str	r3, [sp, #12]
 800b188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b18a:	4433      	add	r3, r6
 800b18c:	9309      	str	r3, [sp, #36]	; 0x24
 800b18e:	e768      	b.n	800b062 <_svfiprintf_r+0x4e>
 800b190:	fb0c 3202 	mla	r2, ip, r2, r3
 800b194:	460c      	mov	r4, r1
 800b196:	2001      	movs	r0, #1
 800b198:	e7a6      	b.n	800b0e8 <_svfiprintf_r+0xd4>
 800b19a:	2300      	movs	r3, #0
 800b19c:	3401      	adds	r4, #1
 800b19e:	9305      	str	r3, [sp, #20]
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	f04f 0c0a 	mov.w	ip, #10
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1ac:	3a30      	subs	r2, #48	; 0x30
 800b1ae:	2a09      	cmp	r2, #9
 800b1b0:	d903      	bls.n	800b1ba <_svfiprintf_r+0x1a6>
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d0c6      	beq.n	800b144 <_svfiprintf_r+0x130>
 800b1b6:	9105      	str	r1, [sp, #20]
 800b1b8:	e7c4      	b.n	800b144 <_svfiprintf_r+0x130>
 800b1ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1be:	4604      	mov	r4, r0
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e7f0      	b.n	800b1a6 <_svfiprintf_r+0x192>
 800b1c4:	ab03      	add	r3, sp, #12
 800b1c6:	9300      	str	r3, [sp, #0]
 800b1c8:	462a      	mov	r2, r5
 800b1ca:	4b0f      	ldr	r3, [pc, #60]	; (800b208 <_svfiprintf_r+0x1f4>)
 800b1cc:	a904      	add	r1, sp, #16
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	f3af 8000 	nop.w
 800b1d4:	1c42      	adds	r2, r0, #1
 800b1d6:	4606      	mov	r6, r0
 800b1d8:	d1d6      	bne.n	800b188 <_svfiprintf_r+0x174>
 800b1da:	89ab      	ldrh	r3, [r5, #12]
 800b1dc:	065b      	lsls	r3, r3, #25
 800b1de:	f53f af2d 	bmi.w	800b03c <_svfiprintf_r+0x28>
 800b1e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1e4:	b01d      	add	sp, #116	; 0x74
 800b1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ea:	ab03      	add	r3, sp, #12
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	462a      	mov	r2, r5
 800b1f0:	4b05      	ldr	r3, [pc, #20]	; (800b208 <_svfiprintf_r+0x1f4>)
 800b1f2:	a904      	add	r1, sp, #16
 800b1f4:	4638      	mov	r0, r7
 800b1f6:	f000 f879 	bl	800b2ec <_printf_i>
 800b1fa:	e7eb      	b.n	800b1d4 <_svfiprintf_r+0x1c0>
 800b1fc:	0800be38 	.word	0x0800be38
 800b200:	0800be42 	.word	0x0800be42
 800b204:	00000000 	.word	0x00000000
 800b208:	0800af61 	.word	0x0800af61
 800b20c:	0800be3e 	.word	0x0800be3e

0800b210 <_printf_common>:
 800b210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b214:	4616      	mov	r6, r2
 800b216:	4699      	mov	r9, r3
 800b218:	688a      	ldr	r2, [r1, #8]
 800b21a:	690b      	ldr	r3, [r1, #16]
 800b21c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b220:	4293      	cmp	r3, r2
 800b222:	bfb8      	it	lt
 800b224:	4613      	movlt	r3, r2
 800b226:	6033      	str	r3, [r6, #0]
 800b228:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b22c:	4607      	mov	r7, r0
 800b22e:	460c      	mov	r4, r1
 800b230:	b10a      	cbz	r2, 800b236 <_printf_common+0x26>
 800b232:	3301      	adds	r3, #1
 800b234:	6033      	str	r3, [r6, #0]
 800b236:	6823      	ldr	r3, [r4, #0]
 800b238:	0699      	lsls	r1, r3, #26
 800b23a:	bf42      	ittt	mi
 800b23c:	6833      	ldrmi	r3, [r6, #0]
 800b23e:	3302      	addmi	r3, #2
 800b240:	6033      	strmi	r3, [r6, #0]
 800b242:	6825      	ldr	r5, [r4, #0]
 800b244:	f015 0506 	ands.w	r5, r5, #6
 800b248:	d106      	bne.n	800b258 <_printf_common+0x48>
 800b24a:	f104 0a19 	add.w	sl, r4, #25
 800b24e:	68e3      	ldr	r3, [r4, #12]
 800b250:	6832      	ldr	r2, [r6, #0]
 800b252:	1a9b      	subs	r3, r3, r2
 800b254:	42ab      	cmp	r3, r5
 800b256:	dc26      	bgt.n	800b2a6 <_printf_common+0x96>
 800b258:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b25c:	1e13      	subs	r3, r2, #0
 800b25e:	6822      	ldr	r2, [r4, #0]
 800b260:	bf18      	it	ne
 800b262:	2301      	movne	r3, #1
 800b264:	0692      	lsls	r2, r2, #26
 800b266:	d42b      	bmi.n	800b2c0 <_printf_common+0xb0>
 800b268:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b26c:	4649      	mov	r1, r9
 800b26e:	4638      	mov	r0, r7
 800b270:	47c0      	blx	r8
 800b272:	3001      	adds	r0, #1
 800b274:	d01e      	beq.n	800b2b4 <_printf_common+0xa4>
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	6922      	ldr	r2, [r4, #16]
 800b27a:	f003 0306 	and.w	r3, r3, #6
 800b27e:	2b04      	cmp	r3, #4
 800b280:	bf02      	ittt	eq
 800b282:	68e5      	ldreq	r5, [r4, #12]
 800b284:	6833      	ldreq	r3, [r6, #0]
 800b286:	1aed      	subeq	r5, r5, r3
 800b288:	68a3      	ldr	r3, [r4, #8]
 800b28a:	bf0c      	ite	eq
 800b28c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b290:	2500      	movne	r5, #0
 800b292:	4293      	cmp	r3, r2
 800b294:	bfc4      	itt	gt
 800b296:	1a9b      	subgt	r3, r3, r2
 800b298:	18ed      	addgt	r5, r5, r3
 800b29a:	2600      	movs	r6, #0
 800b29c:	341a      	adds	r4, #26
 800b29e:	42b5      	cmp	r5, r6
 800b2a0:	d11a      	bne.n	800b2d8 <_printf_common+0xc8>
 800b2a2:	2000      	movs	r0, #0
 800b2a4:	e008      	b.n	800b2b8 <_printf_common+0xa8>
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	4652      	mov	r2, sl
 800b2aa:	4649      	mov	r1, r9
 800b2ac:	4638      	mov	r0, r7
 800b2ae:	47c0      	blx	r8
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	d103      	bne.n	800b2bc <_printf_common+0xac>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2bc:	3501      	adds	r5, #1
 800b2be:	e7c6      	b.n	800b24e <_printf_common+0x3e>
 800b2c0:	18e1      	adds	r1, r4, r3
 800b2c2:	1c5a      	adds	r2, r3, #1
 800b2c4:	2030      	movs	r0, #48	; 0x30
 800b2c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2ca:	4422      	add	r2, r4
 800b2cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2d4:	3302      	adds	r3, #2
 800b2d6:	e7c7      	b.n	800b268 <_printf_common+0x58>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	4622      	mov	r2, r4
 800b2dc:	4649      	mov	r1, r9
 800b2de:	4638      	mov	r0, r7
 800b2e0:	47c0      	blx	r8
 800b2e2:	3001      	adds	r0, #1
 800b2e4:	d0e6      	beq.n	800b2b4 <_printf_common+0xa4>
 800b2e6:	3601      	adds	r6, #1
 800b2e8:	e7d9      	b.n	800b29e <_printf_common+0x8e>
	...

0800b2ec <_printf_i>:
 800b2ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	7e0f      	ldrb	r7, [r1, #24]
 800b2f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b2f4:	2f78      	cmp	r7, #120	; 0x78
 800b2f6:	4691      	mov	r9, r2
 800b2f8:	4680      	mov	r8, r0
 800b2fa:	460c      	mov	r4, r1
 800b2fc:	469a      	mov	sl, r3
 800b2fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b302:	d807      	bhi.n	800b314 <_printf_i+0x28>
 800b304:	2f62      	cmp	r7, #98	; 0x62
 800b306:	d80a      	bhi.n	800b31e <_printf_i+0x32>
 800b308:	2f00      	cmp	r7, #0
 800b30a:	f000 80d4 	beq.w	800b4b6 <_printf_i+0x1ca>
 800b30e:	2f58      	cmp	r7, #88	; 0x58
 800b310:	f000 80c0 	beq.w	800b494 <_printf_i+0x1a8>
 800b314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b318:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b31c:	e03a      	b.n	800b394 <_printf_i+0xa8>
 800b31e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b322:	2b15      	cmp	r3, #21
 800b324:	d8f6      	bhi.n	800b314 <_printf_i+0x28>
 800b326:	a101      	add	r1, pc, #4	; (adr r1, 800b32c <_printf_i+0x40>)
 800b328:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b32c:	0800b385 	.word	0x0800b385
 800b330:	0800b399 	.word	0x0800b399
 800b334:	0800b315 	.word	0x0800b315
 800b338:	0800b315 	.word	0x0800b315
 800b33c:	0800b315 	.word	0x0800b315
 800b340:	0800b315 	.word	0x0800b315
 800b344:	0800b399 	.word	0x0800b399
 800b348:	0800b315 	.word	0x0800b315
 800b34c:	0800b315 	.word	0x0800b315
 800b350:	0800b315 	.word	0x0800b315
 800b354:	0800b315 	.word	0x0800b315
 800b358:	0800b49d 	.word	0x0800b49d
 800b35c:	0800b3c5 	.word	0x0800b3c5
 800b360:	0800b457 	.word	0x0800b457
 800b364:	0800b315 	.word	0x0800b315
 800b368:	0800b315 	.word	0x0800b315
 800b36c:	0800b4bf 	.word	0x0800b4bf
 800b370:	0800b315 	.word	0x0800b315
 800b374:	0800b3c5 	.word	0x0800b3c5
 800b378:	0800b315 	.word	0x0800b315
 800b37c:	0800b315 	.word	0x0800b315
 800b380:	0800b45f 	.word	0x0800b45f
 800b384:	682b      	ldr	r3, [r5, #0]
 800b386:	1d1a      	adds	r2, r3, #4
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	602a      	str	r2, [r5, #0]
 800b38c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b390:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b394:	2301      	movs	r3, #1
 800b396:	e09f      	b.n	800b4d8 <_printf_i+0x1ec>
 800b398:	6820      	ldr	r0, [r4, #0]
 800b39a:	682b      	ldr	r3, [r5, #0]
 800b39c:	0607      	lsls	r7, r0, #24
 800b39e:	f103 0104 	add.w	r1, r3, #4
 800b3a2:	6029      	str	r1, [r5, #0]
 800b3a4:	d501      	bpl.n	800b3aa <_printf_i+0xbe>
 800b3a6:	681e      	ldr	r6, [r3, #0]
 800b3a8:	e003      	b.n	800b3b2 <_printf_i+0xc6>
 800b3aa:	0646      	lsls	r6, r0, #25
 800b3ac:	d5fb      	bpl.n	800b3a6 <_printf_i+0xba>
 800b3ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b3b2:	2e00      	cmp	r6, #0
 800b3b4:	da03      	bge.n	800b3be <_printf_i+0xd2>
 800b3b6:	232d      	movs	r3, #45	; 0x2d
 800b3b8:	4276      	negs	r6, r6
 800b3ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3be:	485a      	ldr	r0, [pc, #360]	; (800b528 <_printf_i+0x23c>)
 800b3c0:	230a      	movs	r3, #10
 800b3c2:	e012      	b.n	800b3ea <_printf_i+0xfe>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	6820      	ldr	r0, [r4, #0]
 800b3c8:	1d19      	adds	r1, r3, #4
 800b3ca:	6029      	str	r1, [r5, #0]
 800b3cc:	0605      	lsls	r5, r0, #24
 800b3ce:	d501      	bpl.n	800b3d4 <_printf_i+0xe8>
 800b3d0:	681e      	ldr	r6, [r3, #0]
 800b3d2:	e002      	b.n	800b3da <_printf_i+0xee>
 800b3d4:	0641      	lsls	r1, r0, #25
 800b3d6:	d5fb      	bpl.n	800b3d0 <_printf_i+0xe4>
 800b3d8:	881e      	ldrh	r6, [r3, #0]
 800b3da:	4853      	ldr	r0, [pc, #332]	; (800b528 <_printf_i+0x23c>)
 800b3dc:	2f6f      	cmp	r7, #111	; 0x6f
 800b3de:	bf0c      	ite	eq
 800b3e0:	2308      	moveq	r3, #8
 800b3e2:	230a      	movne	r3, #10
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3ea:	6865      	ldr	r5, [r4, #4]
 800b3ec:	60a5      	str	r5, [r4, #8]
 800b3ee:	2d00      	cmp	r5, #0
 800b3f0:	bfa2      	ittt	ge
 800b3f2:	6821      	ldrge	r1, [r4, #0]
 800b3f4:	f021 0104 	bicge.w	r1, r1, #4
 800b3f8:	6021      	strge	r1, [r4, #0]
 800b3fa:	b90e      	cbnz	r6, 800b400 <_printf_i+0x114>
 800b3fc:	2d00      	cmp	r5, #0
 800b3fe:	d04b      	beq.n	800b498 <_printf_i+0x1ac>
 800b400:	4615      	mov	r5, r2
 800b402:	fbb6 f1f3 	udiv	r1, r6, r3
 800b406:	fb03 6711 	mls	r7, r3, r1, r6
 800b40a:	5dc7      	ldrb	r7, [r0, r7]
 800b40c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b410:	4637      	mov	r7, r6
 800b412:	42bb      	cmp	r3, r7
 800b414:	460e      	mov	r6, r1
 800b416:	d9f4      	bls.n	800b402 <_printf_i+0x116>
 800b418:	2b08      	cmp	r3, #8
 800b41a:	d10b      	bne.n	800b434 <_printf_i+0x148>
 800b41c:	6823      	ldr	r3, [r4, #0]
 800b41e:	07de      	lsls	r6, r3, #31
 800b420:	d508      	bpl.n	800b434 <_printf_i+0x148>
 800b422:	6923      	ldr	r3, [r4, #16]
 800b424:	6861      	ldr	r1, [r4, #4]
 800b426:	4299      	cmp	r1, r3
 800b428:	bfde      	ittt	le
 800b42a:	2330      	movle	r3, #48	; 0x30
 800b42c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b430:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b434:	1b52      	subs	r2, r2, r5
 800b436:	6122      	str	r2, [r4, #16]
 800b438:	f8cd a000 	str.w	sl, [sp]
 800b43c:	464b      	mov	r3, r9
 800b43e:	aa03      	add	r2, sp, #12
 800b440:	4621      	mov	r1, r4
 800b442:	4640      	mov	r0, r8
 800b444:	f7ff fee4 	bl	800b210 <_printf_common>
 800b448:	3001      	adds	r0, #1
 800b44a:	d14a      	bne.n	800b4e2 <_printf_i+0x1f6>
 800b44c:	f04f 30ff 	mov.w	r0, #4294967295
 800b450:	b004      	add	sp, #16
 800b452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	f043 0320 	orr.w	r3, r3, #32
 800b45c:	6023      	str	r3, [r4, #0]
 800b45e:	4833      	ldr	r0, [pc, #204]	; (800b52c <_printf_i+0x240>)
 800b460:	2778      	movs	r7, #120	; 0x78
 800b462:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b466:	6823      	ldr	r3, [r4, #0]
 800b468:	6829      	ldr	r1, [r5, #0]
 800b46a:	061f      	lsls	r7, r3, #24
 800b46c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b470:	d402      	bmi.n	800b478 <_printf_i+0x18c>
 800b472:	065f      	lsls	r7, r3, #25
 800b474:	bf48      	it	mi
 800b476:	b2b6      	uxthmi	r6, r6
 800b478:	07df      	lsls	r7, r3, #31
 800b47a:	bf48      	it	mi
 800b47c:	f043 0320 	orrmi.w	r3, r3, #32
 800b480:	6029      	str	r1, [r5, #0]
 800b482:	bf48      	it	mi
 800b484:	6023      	strmi	r3, [r4, #0]
 800b486:	b91e      	cbnz	r6, 800b490 <_printf_i+0x1a4>
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	f023 0320 	bic.w	r3, r3, #32
 800b48e:	6023      	str	r3, [r4, #0]
 800b490:	2310      	movs	r3, #16
 800b492:	e7a7      	b.n	800b3e4 <_printf_i+0xf8>
 800b494:	4824      	ldr	r0, [pc, #144]	; (800b528 <_printf_i+0x23c>)
 800b496:	e7e4      	b.n	800b462 <_printf_i+0x176>
 800b498:	4615      	mov	r5, r2
 800b49a:	e7bd      	b.n	800b418 <_printf_i+0x12c>
 800b49c:	682b      	ldr	r3, [r5, #0]
 800b49e:	6826      	ldr	r6, [r4, #0]
 800b4a0:	6961      	ldr	r1, [r4, #20]
 800b4a2:	1d18      	adds	r0, r3, #4
 800b4a4:	6028      	str	r0, [r5, #0]
 800b4a6:	0635      	lsls	r5, r6, #24
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	d501      	bpl.n	800b4b0 <_printf_i+0x1c4>
 800b4ac:	6019      	str	r1, [r3, #0]
 800b4ae:	e002      	b.n	800b4b6 <_printf_i+0x1ca>
 800b4b0:	0670      	lsls	r0, r6, #25
 800b4b2:	d5fb      	bpl.n	800b4ac <_printf_i+0x1c0>
 800b4b4:	8019      	strh	r1, [r3, #0]
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	6123      	str	r3, [r4, #16]
 800b4ba:	4615      	mov	r5, r2
 800b4bc:	e7bc      	b.n	800b438 <_printf_i+0x14c>
 800b4be:	682b      	ldr	r3, [r5, #0]
 800b4c0:	1d1a      	adds	r2, r3, #4
 800b4c2:	602a      	str	r2, [r5, #0]
 800b4c4:	681d      	ldr	r5, [r3, #0]
 800b4c6:	6862      	ldr	r2, [r4, #4]
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	f7f4 fe88 	bl	80001e0 <memchr>
 800b4d0:	b108      	cbz	r0, 800b4d6 <_printf_i+0x1ea>
 800b4d2:	1b40      	subs	r0, r0, r5
 800b4d4:	6060      	str	r0, [r4, #4]
 800b4d6:	6863      	ldr	r3, [r4, #4]
 800b4d8:	6123      	str	r3, [r4, #16]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4e0:	e7aa      	b.n	800b438 <_printf_i+0x14c>
 800b4e2:	6923      	ldr	r3, [r4, #16]
 800b4e4:	462a      	mov	r2, r5
 800b4e6:	4649      	mov	r1, r9
 800b4e8:	4640      	mov	r0, r8
 800b4ea:	47d0      	blx	sl
 800b4ec:	3001      	adds	r0, #1
 800b4ee:	d0ad      	beq.n	800b44c <_printf_i+0x160>
 800b4f0:	6823      	ldr	r3, [r4, #0]
 800b4f2:	079b      	lsls	r3, r3, #30
 800b4f4:	d413      	bmi.n	800b51e <_printf_i+0x232>
 800b4f6:	68e0      	ldr	r0, [r4, #12]
 800b4f8:	9b03      	ldr	r3, [sp, #12]
 800b4fa:	4298      	cmp	r0, r3
 800b4fc:	bfb8      	it	lt
 800b4fe:	4618      	movlt	r0, r3
 800b500:	e7a6      	b.n	800b450 <_printf_i+0x164>
 800b502:	2301      	movs	r3, #1
 800b504:	4632      	mov	r2, r6
 800b506:	4649      	mov	r1, r9
 800b508:	4640      	mov	r0, r8
 800b50a:	47d0      	blx	sl
 800b50c:	3001      	adds	r0, #1
 800b50e:	d09d      	beq.n	800b44c <_printf_i+0x160>
 800b510:	3501      	adds	r5, #1
 800b512:	68e3      	ldr	r3, [r4, #12]
 800b514:	9903      	ldr	r1, [sp, #12]
 800b516:	1a5b      	subs	r3, r3, r1
 800b518:	42ab      	cmp	r3, r5
 800b51a:	dcf2      	bgt.n	800b502 <_printf_i+0x216>
 800b51c:	e7eb      	b.n	800b4f6 <_printf_i+0x20a>
 800b51e:	2500      	movs	r5, #0
 800b520:	f104 0619 	add.w	r6, r4, #25
 800b524:	e7f5      	b.n	800b512 <_printf_i+0x226>
 800b526:	bf00      	nop
 800b528:	0800be49 	.word	0x0800be49
 800b52c:	0800be5a 	.word	0x0800be5a

0800b530 <memmove>:
 800b530:	4288      	cmp	r0, r1
 800b532:	b510      	push	{r4, lr}
 800b534:	eb01 0402 	add.w	r4, r1, r2
 800b538:	d902      	bls.n	800b540 <memmove+0x10>
 800b53a:	4284      	cmp	r4, r0
 800b53c:	4623      	mov	r3, r4
 800b53e:	d807      	bhi.n	800b550 <memmove+0x20>
 800b540:	1e43      	subs	r3, r0, #1
 800b542:	42a1      	cmp	r1, r4
 800b544:	d008      	beq.n	800b558 <memmove+0x28>
 800b546:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b54a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b54e:	e7f8      	b.n	800b542 <memmove+0x12>
 800b550:	4402      	add	r2, r0
 800b552:	4601      	mov	r1, r0
 800b554:	428a      	cmp	r2, r1
 800b556:	d100      	bne.n	800b55a <memmove+0x2a>
 800b558:	bd10      	pop	{r4, pc}
 800b55a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b55e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b562:	e7f7      	b.n	800b554 <memmove+0x24>

0800b564 <memcpy>:
 800b564:	440a      	add	r2, r1
 800b566:	4291      	cmp	r1, r2
 800b568:	f100 33ff 	add.w	r3, r0, #4294967295
 800b56c:	d100      	bne.n	800b570 <memcpy+0xc>
 800b56e:	4770      	bx	lr
 800b570:	b510      	push	{r4, lr}
 800b572:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b576:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b57a:	4291      	cmp	r1, r2
 800b57c:	d1f9      	bne.n	800b572 <memcpy+0xe>
 800b57e:	bd10      	pop	{r4, pc}

0800b580 <_realloc_r>:
 800b580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b584:	4680      	mov	r8, r0
 800b586:	4614      	mov	r4, r2
 800b588:	460e      	mov	r6, r1
 800b58a:	b921      	cbnz	r1, 800b596 <_realloc_r+0x16>
 800b58c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b590:	4611      	mov	r1, r2
 800b592:	f7ff bba9 	b.w	800ace8 <_malloc_r>
 800b596:	b92a      	cbnz	r2, 800b5a4 <_realloc_r+0x24>
 800b598:	f7ff fc96 	bl	800aec8 <_free_r>
 800b59c:	4625      	mov	r5, r4
 800b59e:	4628      	mov	r0, r5
 800b5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5a4:	f000 f81b 	bl	800b5de <_malloc_usable_size_r>
 800b5a8:	4284      	cmp	r4, r0
 800b5aa:	4607      	mov	r7, r0
 800b5ac:	d802      	bhi.n	800b5b4 <_realloc_r+0x34>
 800b5ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5b2:	d812      	bhi.n	800b5da <_realloc_r+0x5a>
 800b5b4:	4621      	mov	r1, r4
 800b5b6:	4640      	mov	r0, r8
 800b5b8:	f7ff fb96 	bl	800ace8 <_malloc_r>
 800b5bc:	4605      	mov	r5, r0
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	d0ed      	beq.n	800b59e <_realloc_r+0x1e>
 800b5c2:	42bc      	cmp	r4, r7
 800b5c4:	4622      	mov	r2, r4
 800b5c6:	4631      	mov	r1, r6
 800b5c8:	bf28      	it	cs
 800b5ca:	463a      	movcs	r2, r7
 800b5cc:	f7ff ffca 	bl	800b564 <memcpy>
 800b5d0:	4631      	mov	r1, r6
 800b5d2:	4640      	mov	r0, r8
 800b5d4:	f7ff fc78 	bl	800aec8 <_free_r>
 800b5d8:	e7e1      	b.n	800b59e <_realloc_r+0x1e>
 800b5da:	4635      	mov	r5, r6
 800b5dc:	e7df      	b.n	800b59e <_realloc_r+0x1e>

0800b5de <_malloc_usable_size_r>:
 800b5de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5e2:	1f18      	subs	r0, r3, #4
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	bfbc      	itt	lt
 800b5e8:	580b      	ldrlt	r3, [r1, r0]
 800b5ea:	18c0      	addlt	r0, r0, r3
 800b5ec:	4770      	bx	lr

0800b5ee <sqrt>:
 800b5ee:	b538      	push	{r3, r4, r5, lr}
 800b5f0:	ed2d 8b02 	vpush	{d8}
 800b5f4:	ec55 4b10 	vmov	r4, r5, d0
 800b5f8:	f000 f826 	bl	800b648 <__ieee754_sqrt>
 800b5fc:	4622      	mov	r2, r4
 800b5fe:	462b      	mov	r3, r5
 800b600:	4620      	mov	r0, r4
 800b602:	4629      	mov	r1, r5
 800b604:	eeb0 8a40 	vmov.f32	s16, s0
 800b608:	eef0 8a60 	vmov.f32	s17, s1
 800b60c:	f7f5 fa8e 	bl	8000b2c <__aeabi_dcmpun>
 800b610:	b990      	cbnz	r0, 800b638 <sqrt+0x4a>
 800b612:	2200      	movs	r2, #0
 800b614:	2300      	movs	r3, #0
 800b616:	4620      	mov	r0, r4
 800b618:	4629      	mov	r1, r5
 800b61a:	f7f5 fa5f 	bl	8000adc <__aeabi_dcmplt>
 800b61e:	b158      	cbz	r0, 800b638 <sqrt+0x4a>
 800b620:	f7ff fc26 	bl	800ae70 <__errno>
 800b624:	2321      	movs	r3, #33	; 0x21
 800b626:	6003      	str	r3, [r0, #0]
 800b628:	2200      	movs	r2, #0
 800b62a:	2300      	movs	r3, #0
 800b62c:	4610      	mov	r0, r2
 800b62e:	4619      	mov	r1, r3
 800b630:	f7f5 f90c 	bl	800084c <__aeabi_ddiv>
 800b634:	ec41 0b18 	vmov	d8, r0, r1
 800b638:	eeb0 0a48 	vmov.f32	s0, s16
 800b63c:	eef0 0a68 	vmov.f32	s1, s17
 800b640:	ecbd 8b02 	vpop	{d8}
 800b644:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b648 <__ieee754_sqrt>:
 800b648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	ec55 4b10 	vmov	r4, r5, d0
 800b650:	4e67      	ldr	r6, [pc, #412]	; (800b7f0 <__ieee754_sqrt+0x1a8>)
 800b652:	43ae      	bics	r6, r5
 800b654:	ee10 0a10 	vmov	r0, s0
 800b658:	ee10 2a10 	vmov	r2, s0
 800b65c:	4629      	mov	r1, r5
 800b65e:	462b      	mov	r3, r5
 800b660:	d10d      	bne.n	800b67e <__ieee754_sqrt+0x36>
 800b662:	f7f4 ffc9 	bl	80005f8 <__aeabi_dmul>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	4620      	mov	r0, r4
 800b66c:	4629      	mov	r1, r5
 800b66e:	f7f4 fe0d 	bl	800028c <__adddf3>
 800b672:	4604      	mov	r4, r0
 800b674:	460d      	mov	r5, r1
 800b676:	ec45 4b10 	vmov	d0, r4, r5
 800b67a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b67e:	2d00      	cmp	r5, #0
 800b680:	dc0b      	bgt.n	800b69a <__ieee754_sqrt+0x52>
 800b682:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b686:	4326      	orrs	r6, r4
 800b688:	d0f5      	beq.n	800b676 <__ieee754_sqrt+0x2e>
 800b68a:	b135      	cbz	r5, 800b69a <__ieee754_sqrt+0x52>
 800b68c:	f7f4 fdfc 	bl	8000288 <__aeabi_dsub>
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	f7f5 f8da 	bl	800084c <__aeabi_ddiv>
 800b698:	e7eb      	b.n	800b672 <__ieee754_sqrt+0x2a>
 800b69a:	1509      	asrs	r1, r1, #20
 800b69c:	f000 808d 	beq.w	800b7ba <__ieee754_sqrt+0x172>
 800b6a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6a4:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b6a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6ac:	07c9      	lsls	r1, r1, #31
 800b6ae:	bf5c      	itt	pl
 800b6b0:	005b      	lslpl	r3, r3, #1
 800b6b2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b6b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b6ba:	bf58      	it	pl
 800b6bc:	0052      	lslpl	r2, r2, #1
 800b6be:	2500      	movs	r5, #0
 800b6c0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b6c4:	1076      	asrs	r6, r6, #1
 800b6c6:	0052      	lsls	r2, r2, #1
 800b6c8:	f04f 0e16 	mov.w	lr, #22
 800b6cc:	46ac      	mov	ip, r5
 800b6ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b6d2:	eb0c 0001 	add.w	r0, ip, r1
 800b6d6:	4298      	cmp	r0, r3
 800b6d8:	bfde      	ittt	le
 800b6da:	1a1b      	suble	r3, r3, r0
 800b6dc:	eb00 0c01 	addle.w	ip, r0, r1
 800b6e0:	186d      	addle	r5, r5, r1
 800b6e2:	005b      	lsls	r3, r3, #1
 800b6e4:	f1be 0e01 	subs.w	lr, lr, #1
 800b6e8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b6ec:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b6f0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b6f4:	d1ed      	bne.n	800b6d2 <__ieee754_sqrt+0x8a>
 800b6f6:	4674      	mov	r4, lr
 800b6f8:	2720      	movs	r7, #32
 800b6fa:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b6fe:	4563      	cmp	r3, ip
 800b700:	eb01 000e 	add.w	r0, r1, lr
 800b704:	dc02      	bgt.n	800b70c <__ieee754_sqrt+0xc4>
 800b706:	d113      	bne.n	800b730 <__ieee754_sqrt+0xe8>
 800b708:	4290      	cmp	r0, r2
 800b70a:	d811      	bhi.n	800b730 <__ieee754_sqrt+0xe8>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	eb00 0e01 	add.w	lr, r0, r1
 800b712:	da57      	bge.n	800b7c4 <__ieee754_sqrt+0x17c>
 800b714:	f1be 0f00 	cmp.w	lr, #0
 800b718:	db54      	blt.n	800b7c4 <__ieee754_sqrt+0x17c>
 800b71a:	f10c 0801 	add.w	r8, ip, #1
 800b71e:	eba3 030c 	sub.w	r3, r3, ip
 800b722:	4290      	cmp	r0, r2
 800b724:	bf88      	it	hi
 800b726:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b72a:	1a12      	subs	r2, r2, r0
 800b72c:	440c      	add	r4, r1
 800b72e:	46c4      	mov	ip, r8
 800b730:	005b      	lsls	r3, r3, #1
 800b732:	3f01      	subs	r7, #1
 800b734:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b738:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b73c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b740:	d1dd      	bne.n	800b6fe <__ieee754_sqrt+0xb6>
 800b742:	4313      	orrs	r3, r2
 800b744:	d01b      	beq.n	800b77e <__ieee754_sqrt+0x136>
 800b746:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b7f4 <__ieee754_sqrt+0x1ac>
 800b74a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b7f8 <__ieee754_sqrt+0x1b0>
 800b74e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b752:	e9db 2300 	ldrd	r2, r3, [fp]
 800b756:	f7f4 fd97 	bl	8000288 <__aeabi_dsub>
 800b75a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	4640      	mov	r0, r8
 800b764:	4649      	mov	r1, r9
 800b766:	f7f5 f9c3 	bl	8000af0 <__aeabi_dcmple>
 800b76a:	b140      	cbz	r0, 800b77e <__ieee754_sqrt+0x136>
 800b76c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b770:	e9da 0100 	ldrd	r0, r1, [sl]
 800b774:	e9db 2300 	ldrd	r2, r3, [fp]
 800b778:	d126      	bne.n	800b7c8 <__ieee754_sqrt+0x180>
 800b77a:	3501      	adds	r5, #1
 800b77c:	463c      	mov	r4, r7
 800b77e:	106a      	asrs	r2, r5, #1
 800b780:	0863      	lsrs	r3, r4, #1
 800b782:	07e9      	lsls	r1, r5, #31
 800b784:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b788:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b78c:	bf48      	it	mi
 800b78e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b792:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b796:	461c      	mov	r4, r3
 800b798:	e76d      	b.n	800b676 <__ieee754_sqrt+0x2e>
 800b79a:	0ad3      	lsrs	r3, r2, #11
 800b79c:	3815      	subs	r0, #21
 800b79e:	0552      	lsls	r2, r2, #21
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0fa      	beq.n	800b79a <__ieee754_sqrt+0x152>
 800b7a4:	02dc      	lsls	r4, r3, #11
 800b7a6:	d50a      	bpl.n	800b7be <__ieee754_sqrt+0x176>
 800b7a8:	f1c1 0420 	rsb	r4, r1, #32
 800b7ac:	fa22 f404 	lsr.w	r4, r2, r4
 800b7b0:	1e4d      	subs	r5, r1, #1
 800b7b2:	408a      	lsls	r2, r1
 800b7b4:	4323      	orrs	r3, r4
 800b7b6:	1b41      	subs	r1, r0, r5
 800b7b8:	e772      	b.n	800b6a0 <__ieee754_sqrt+0x58>
 800b7ba:	4608      	mov	r0, r1
 800b7bc:	e7f0      	b.n	800b7a0 <__ieee754_sqrt+0x158>
 800b7be:	005b      	lsls	r3, r3, #1
 800b7c0:	3101      	adds	r1, #1
 800b7c2:	e7ef      	b.n	800b7a4 <__ieee754_sqrt+0x15c>
 800b7c4:	46e0      	mov	r8, ip
 800b7c6:	e7aa      	b.n	800b71e <__ieee754_sqrt+0xd6>
 800b7c8:	f7f4 fd60 	bl	800028c <__adddf3>
 800b7cc:	e9da 8900 	ldrd	r8, r9, [sl]
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	4649      	mov	r1, r9
 800b7d8:	f7f5 f980 	bl	8000adc <__aeabi_dcmplt>
 800b7dc:	b120      	cbz	r0, 800b7e8 <__ieee754_sqrt+0x1a0>
 800b7de:	1ca0      	adds	r0, r4, #2
 800b7e0:	bf08      	it	eq
 800b7e2:	3501      	addeq	r5, #1
 800b7e4:	3402      	adds	r4, #2
 800b7e6:	e7ca      	b.n	800b77e <__ieee754_sqrt+0x136>
 800b7e8:	3401      	adds	r4, #1
 800b7ea:	f024 0401 	bic.w	r4, r4, #1
 800b7ee:	e7c6      	b.n	800b77e <__ieee754_sqrt+0x136>
 800b7f0:	7ff00000 	.word	0x7ff00000
 800b7f4:	20000080 	.word	0x20000080
 800b7f8:	20000088 	.word	0x20000088

0800b7fc <_init>:
 800b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fe:	bf00      	nop
 800b800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b802:	bc08      	pop	{r3}
 800b804:	469e      	mov	lr, r3
 800b806:	4770      	bx	lr

0800b808 <_fini>:
 800b808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80a:	bf00      	nop
 800b80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b80e:	bc08      	pop	{r3}
 800b810:	469e      	mov	lr, r3
 800b812:	4770      	bx	lr
