Analysis & Synthesis report for snoopingMSI
Wed Sep 08 20:34:32 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "processador:p3"
  6. Port Connectivity Checks: "processador:p2"
  7. Port Connectivity Checks: "processador:p1|MaquinaEstadoBUS:maquinaBUS"
  8. Port Connectivity Checks: "processador:p1|MaquinaEstadoCPU:maquinaCPU"
  9. Port Connectivity Checks: "processador:p1"
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Sep 08 20:34:32 2021               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; snoopingMSI                                     ;
; Top-level Entity Name              ; snoopingMSI                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; snoopingMSI        ; snoopingMSI        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; Port Connectivity Checks: "processador:p3"            ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; escolhe_processador ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "processador:p2"               ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; escolhe_processador[1] ; Input ; Info     ; Stuck at VCC ;
; escolhe_processador[0] ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:p1|MaquinaEstadoBUS:maquinaBUS"                                                                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alternar            ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MSI                 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "MSI[1..1]" will be connected to GND.                                      ;
; WriteBack           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; abortaAcessoMemoria ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (6 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:p1|MaquinaEstadoCPU:maquinaCPU"                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MSI      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "MSI[1..1]" will be connected to GND.                                      ;
; alternar ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "processador:p1"               ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; escolhe_processador[1] ; Input ; Info     ; Stuck at GND ;
; escolhe_processador[0] ; Input ; Info     ; Stuck at VCC ;
+------------------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Sep 08 20:34:31 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snoopingMSI -c snoopingMSI
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file snoopingmsi.v
    Info (12023): Found entity 1: snoopingMSI
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador
Warning (12019): Can't analyze file -- file emissor.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus
Warning (12019): Can't analyze file -- file receptor.v is missing
Warning (10236): Verilog HDL Implicit Net warning at snoopingMSI.v(17): created implicit net for "Clock"
Info (12127): Elaborating entity "snoopingMSI" for the top level hierarchy
Info (12128): Elaborating entity "processador" for hierarchy "processador:p1"
Warning (12125): Using design file maquinaestadocpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MaquinaEstadoCPU
Info (12128): Elaborating entity "MaquinaEstadoCPU" for hierarchy "processador:p1|MaquinaEstadoCPU:maquinaCPU"
Warning (10036): Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object "newState" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object "mensage" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object "action" assigned a value but never read
Warning (12125): Using design file maquinaestadobus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MaquinaEstadoBUS
Info (12128): Elaborating entity "MaquinaEstadoBUS" for hierarchy "processador:p1|MaquinaEstadoBUS:maquinaBUS"
Warning (10036): Verilog HDL or VHDL warning at maquinaestadobus.v(31): object "mensage" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at maquinaestadobus.v(31): object "action" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at maquinaestadobus.v(34): variable "alternar" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at maquinaestadobus.v(37): variable "MSI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at maquinaestadobus.v(38): variable "MSI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at maquinaestadobus.v(38): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable "WriteBack", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable "abortaAcessoMemoria", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "state[0]" at maquinaestadobus.v(34)
Info (10041): Inferred latch for "state[1]" at maquinaestadobus.v(34)
Info (10041): Inferred latch for "abortaAcessoMemoria" at maquinaestadobus.v(34)
Info (10041): Inferred latch for "WriteBack" at maquinaestadobus.v(34)
Info (12128): Elaborating entity "mem" for hierarchy "mem:m"
Info (12128): Elaborating entity "bus" for hierarchy "bus:barramento"
Warning (10235): Verilog HDL Always Construct warning at bus.v(11): variable "Barramento1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(12): variable "Barramento1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(13): variable "Barramento2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(14): variable "Barramento2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(15): variable "Barramento3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(16): variable "Barramento3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(17): variable "BarramentoMemoria" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at bus.v(18): variable "BarramentoMemoria" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12020): Port "ordered port 0" on the entity instantiation of "maquinaBUS" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12010): Port "ordered port 2" on the entity instantiation of "maquinaBUS" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 5" on the entity instantiation of "maquinaBUS" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 1" on the entity instantiation of "maquinaCPU" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND.
Warning (12020): Port "ordered port 2" on the entity instantiation of "maquinaCPU" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "maquinaBUS" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12010): Port "ordered port 2" on the entity instantiation of "maquinaBUS" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 5" on the entity instantiation of "maquinaBUS" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 1" on the entity instantiation of "maquinaCPU" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND.
Warning (12020): Port "ordered port 2" on the entity instantiation of "maquinaCPU" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Error (12014): Net "processador:p3|cache[0]", which fans out to "processador:p3|barramentoOut", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
    Error (12015): Net is fed by "processador:p3|MaquinaEstadoBUS:maquinaBUS|abortaAcessoMemoria" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 6
    Error (12015): Net is fed by "processador:p3|cache[0]~reg0" File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
Error (12014): Net "processador:p3|state[1]", which fans out to "processador:p3|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p3|MaquinaEstadoCPU:maquinaCPU|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p3|MaquinaEstadoBUS:maquinaBUS|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Error (12014): Net "processador:p3|state[0]", which fans out to "processador:p3|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p3|MaquinaEstadoCPU:maquinaCPU|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p3|MaquinaEstadoBUS:maquinaBUS|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Error (12014): Net "processador:p2|cache[0]", which fans out to "processador:p2|barramentoOut", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
    Error (12015): Net is fed by "processador:p2|MaquinaEstadoBUS:maquinaBUS|abortaAcessoMemoria" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 6
    Error (12015): Net is fed by "processador:p2|cache[0]~reg0" File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
Error (12014): Net "processador:p2|state[1]", which fans out to "processador:p2|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p2|MaquinaEstadoCPU:maquinaCPU|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p2|MaquinaEstadoBUS:maquinaBUS|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Error (12014): Net "processador:p2|state[0]", which fans out to "processador:p2|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p2|MaquinaEstadoCPU:maquinaCPU|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p2|MaquinaEstadoBUS:maquinaBUS|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Error (12014): Net "processador:p1|cache[0]", which fans out to "processador:p1|barramentoOut", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
    Error (12015): Net is fed by "processador:p1|MaquinaEstadoBUS:maquinaBUS|abortaAcessoMemoria" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 6
    Error (12015): Net is fed by "processador:p1|cache[0]~reg0" File: C:/Users/erick/Downloads/Parte II/processador.v Line: 30
Error (12014): Net "processador:p1|state[1]", which fans out to "processador:p1|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p1|MaquinaEstadoCPU:maquinaCPU|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p1|MaquinaEstadoBUS:maquinaBUS|state[1]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Error (12014): Net "processador:p1|state[0]", which fans out to "processador:p1|cache", cannot be assigned more than one value File: C:/Users/erick/Downloads/Parte II/processador.v Line: 28
    Error (12015): Net is fed by "processador:p1|MaquinaEstadoCPU:maquinaCPU|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v Line: 37
    Error (12015): Net is fed by "processador:p1|MaquinaEstadoBUS:maquinaBUS|state[0]" File: C:/Users/erick/Downloads/Parte II/maquinaestadobus.v Line: 34
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 27 errors, 37 warnings
    Error: Peak virtual memory: 4574 megabytes
    Error: Processing ended: Wed Sep 08 20:34:32 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg.


