<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-rc32434 › pci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004 IDT Inc. (rischelp@idt.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Initial Release</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_RC32434_PCI_H_</span>
<span class="cp">#define _ASM_RC32434_PCI_H_</span>

<span class="cp">#define epld_mask ((volatile unsigned char *)0xB900000d)</span>

<span class="cp">#define PCI0_BASE_ADDR		0x18080000</span>
<span class="cp">#define PCI_LBA_COUNT		4</span>

<span class="k">struct</span> <span class="n">pci_map</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">address</span><span class="p">;</span>		<span class="cm">/* Address. */</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>		<span class="cm">/* Control. */</span>
	<span class="n">u32</span> <span class="n">mapping</span><span class="p">;</span>		<span class="cm">/* mapping. */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pci_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pcic</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcis</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcism</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcicfga</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcicfgd</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">pci_map</span> <span class="n">pcilba</span><span class="p">[</span><span class="n">PCI_LBA_COUNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">pcidac</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcidas</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcidasm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcidad</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcidma8c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcidma9c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcitc</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define PCI_MSU_COUNT		2</span>

<span class="k">struct</span> <span class="n">pci_msu</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pciim</span><span class="p">[</span><span class="n">PCI_MSU_COUNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">pciom</span><span class="p">[</span><span class="n">PCI_MSU_COUNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">pciid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pciiic</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pciiim</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pciiod</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pciioic</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pciioim</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Control Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_CTL_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_CTL_TNR		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_CTL_SCE		(1 &lt;&lt; 2)</span>
<span class="cp">#define PCI_CTL_IEN		(1 &lt;&lt; 3)</span>
<span class="cp">#define PCI_CTL_AAA		(1 &lt;&lt; 4)</span>
<span class="cp">#define PCI_CTL_EAP		(1 &lt;&lt; 5)</span>
<span class="cp">#define PCI_CTL_PCIM_BIT	6</span>
<span class="cp">#define PCI_CTL_PCIM		0x000001c0</span>

<span class="cp">#define PCI_CTL_PCIM_DIS	0</span>
<span class="cp">#define PCI_CTL_PCIM_TNR	1 </span><span class="cm">/* Satellite - target not ready */</span><span class="cp"></span>
<span class="cp">#define PCI_CTL_PCIM_SUS	2 </span><span class="cm">/* Satellite - suspended CPU. */</span><span class="cp"></span>
<span class="cp">#define PCI_CTL_PCIM_EXT	3 </span><span class="cm">/* Host - external arbiter. */</span><span class="cp"></span>
<span class="cp">#define PCI_CTL PCIM_PRIO	4 </span><span class="cm">/* Host - fixed priority arb. */</span><span class="cp"></span>
<span class="cp">#define PCI_CTL_PCIM_RR		5 </span><span class="cm">/* Host - round robin priority. */</span><span class="cp"></span>
<span class="cp">#define PCI_CTL_PCIM_RSVD6	6</span>
<span class="cp">#define PCI_CTL_PCIM_RSVD7	7</span>

<span class="cp">#define PCI_CTL_IGM		(1 &lt;&lt; 9)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Status Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_STAT_EED		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_STAT_WR		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_STAT_NMI		(1 &lt;&lt; 2)</span>
<span class="cp">#define PCI_STAT_II		(1 &lt;&lt; 3)</span>
<span class="cp">#define PCI_STAT_CWE		(1 &lt;&lt; 4)</span>
<span class="cp">#define PCI_STAT_CRE		(1 &lt;&lt; 5)</span>
<span class="cp">#define PCI_STAT_MDPE		(1 &lt;&lt; 6)</span>
<span class="cp">#define PCI_STAT_STA		(1 &lt;&lt; 7)</span>
<span class="cp">#define PCI_STAT_RTA		(1 &lt;&lt; 8)</span>
<span class="cp">#define PCI_STAT_RMA		(1 &lt;&lt; 9)</span>
<span class="cp">#define PCI_STAT_SSE		(1 &lt;&lt; 10)</span>
<span class="cp">#define PCI_STAT_OSE		(1 &lt;&lt; 11)</span>
<span class="cp">#define PCI_STAT_PE		(1 &lt;&lt; 12)</span>
<span class="cp">#define PCI_STAT_TAE		(1 &lt;&lt; 13)</span>
<span class="cp">#define PCI_STAT_RLE		(1 &lt;&lt; 14)</span>
<span class="cp">#define PCI_STAT_BME		(1 &lt;&lt; 15)</span>
<span class="cp">#define PCI_STAT_PRD		(1 &lt;&lt; 16)</span>
<span class="cp">#define PCI_STAT_RIP		(1 &lt;&lt; 17)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Status Mask Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_STATM_EED		PCI_STAT_EED</span>
<span class="cp">#define PCI_STATM_WR		PCI_STAT_WR</span>
<span class="cp">#define PCI_STATM_NMI		PCI_STAT_NMI</span>
<span class="cp">#define PCI_STATM_II		PCI_STAT_II</span>
<span class="cp">#define PCI_STATM_CWE		PCI_STAT_CWE</span>
<span class="cp">#define PCI_STATM_CRE		PCI_STAT_CRE</span>
<span class="cp">#define PCI_STATM_MDPE		PCI_STAT_MDPE</span>
<span class="cp">#define PCI_STATM_STA		PCI_STAT_STA</span>
<span class="cp">#define PCI_STATM_RTA		PCI_STAT_RTA</span>
<span class="cp">#define PCI_STATM_RMA		PCI_STAT_RMA</span>
<span class="cp">#define PCI_STATM_SSE		PCI_STAT_SSE</span>
<span class="cp">#define PCI_STATM_OSE		PCI_STAT_OSE</span>
<span class="cp">#define PCI_STATM_PE		PCI_STAT_PE</span>
<span class="cp">#define PCI_STATM_TAE		PCI_STAT_TAE</span>
<span class="cp">#define PCI_STATM_RLE		PCI_STAT_RLE</span>
<span class="cp">#define PCI_STATM_BME		PCI_STAT_BME</span>
<span class="cp">#define PCI_STATM_PRD		PCI_STAT_PRD</span>
<span class="cp">#define PCI_STATM_RIP		PCI_STAT_RIP</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Configuration Address Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_CFGA_REG_BIT	2</span>
<span class="cp">#define PCI_CFGA_REG		0x000000fc</span>
<span class="cp">#define	 PCI_CFGA_REG_ID	(0x00 &gt;&gt; 2)	</span><span class="cm">/* use PCFGID */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_04	(0x04 &gt;&gt; 2)	</span><span class="cm">/* use PCFG04_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_08	(0x08 &gt;&gt; 2)	</span><span class="cm">/* use PCFG08_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_0C	(0x0C &gt;&gt; 2)	</span><span class="cm">/* use PCFG0C_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA0	(0x10 &gt;&gt; 2)	</span><span class="cm">/* use PCIPBA_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA1	(0x14 &gt;&gt; 2)	</span><span class="cm">/* use PCIPBA_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA2	(0x18 &gt;&gt; 2)	</span><span class="cm">/* use PCIPBA_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA3	(0x1c &gt;&gt; 2)	</span><span class="cm">/* use PCIPBA_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_SUBSYS	(0x2c &gt;&gt; 2)	</span><span class="cm">/* use PCFGSS_ */</span><span class="cp"></span>
<span class="cp">#define  PCI_CFGA_REG_3C	(0x3C &gt;&gt; 2)	</span><span class="cm">/* use PCFG3C_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBBA0C	(0x44 &gt;&gt; 2)	</span><span class="cm">/* use PCIPBAC_ */</span><span class="cp"></span>
<span class="cp">#define  PCI_CFGA_REG_PBA0M	(0x48 &gt;&gt; 2)</span>
<span class="cp">#define	 PCI_CFGA_REG_PBA1C	(0x4c &gt;&gt; 2)	</span><span class="cm">/* use PCIPBAC_ */</span><span class="cp"></span>
<span class="cp">#define  PCI_CFGA_REG_PBA1M	(0x50 &gt;&gt; 2)</span>
<span class="cp">#define	 PCI_CFGA_REG_PBA2C	(0x54 &gt;&gt; 2)	</span><span class="cm">/* use PCIPBAC_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA2M	(0x58 &gt;&gt; 2)</span>
<span class="cp">#define	 PCI_CFGA_REG_PBA3C	(0x5c &gt;&gt; 2)	</span><span class="cm">/* use PCIPBAC_ */</span><span class="cp"></span>
<span class="cp">#define	 PCI_CFGA_REG_PBA3M	(0x60 &gt;&gt; 2)</span>
<span class="cp">#define	 PCI_CFGA_REG_PMGT	(0x64 &gt;&gt; 2)</span>
<span class="cp">#define PCI_CFGA_FUNC_BIT	8</span>
<span class="cp">#define PCI_CFGA_FUNC		0x00000700</span>
<span class="cp">#define PCI_CFGA_DEV_BIT	11</span>
<span class="cp">#define	PCI_CFGA_DEV		0x0000f800</span>
<span class="cp">#define	PCI_CFGA_DEV_INTERN	0</span>
<span class="cp">#define	PCI_CFGA_BUS_BIT	16</span>
<span class="cp">#define PCI CFGA_BUS		0x00ff0000</span>
<span class="cp">#define PCI_CFGA_BUS_TYPE0	0</span>
<span class="cp">#define PCI_CFGA_EN		(1 &lt;&lt; 31)</span>

<span class="cm">/* PCI CFG04 commands */</span>
<span class="cp">#define PCI_CFG04_CMD_IO_ENA	(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_CFG04_CMD_MEM_ENA	(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_CFG04_CMD_BM_ENA	(1 &lt;&lt; 2)</span>
<span class="cp">#define PCI_CFG04_CMD_MW_INV	(1 &lt;&lt; 4)</span>
<span class="cp">#define PCI_CFG04_CMD_PAR_ENA	(1 &lt;&lt; 6)</span>
<span class="cp">#define PCI_CFG04_CMD_SER_ENA	(1 &lt;&lt; 8)</span>
<span class="cp">#define PCI_CFG04_CMD_FAST_ENA	(1 &lt;&lt; 9)</span>

<span class="cm">/* PCI CFG04 status fields */</span>
<span class="cp">#define PCI_CFG04_STAT_BIT	16</span>
<span class="cp">#define PCI_CFG04_STAT		0xffff0000</span>
<span class="cp">#define PCI_CFG04_STAT_66_MHZ	(1 &lt;&lt; 21)</span>
<span class="cp">#define PCI_CFG04_STAT_FBB	(1 &lt;&lt; 23)</span>
<span class="cp">#define PCI_CFG04_STAT_MDPE	(1 &lt;&lt; 24)</span>
<span class="cp">#define PCI_CFG04_STAT_DST	(1 &lt;&lt; 25)</span>
<span class="cp">#define PCI_CFG04_STAT_STA	(1 &lt;&lt; 27)</span>
<span class="cp">#define PCI_CFG04_STAT_RTA	(1 &lt;&lt; 28)</span>
<span class="cp">#define PCI_CFG04_STAT_RMA	(1 &lt;&lt; 29)</span>
<span class="cp">#define PCI_CFG04_STAT_SSE	(1 &lt;&lt; 30)</span>
<span class="cp">#define PCI_CFG04_STAT_PE	(1 &lt;&lt; 31)</span>

<span class="cp">#define PCI_PBA_MSI		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_PBA_P		(1 &lt;&lt; 2)</span>

<span class="cm">/* PCI PBAC registers */</span>
<span class="cp">#define PCI_PBAC_MSI		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_PBAC_P		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_PBAC_SIZE_BIT	2</span>
<span class="cp">#define PCI_PBAC_SIZE		0x0000007c</span>
<span class="cp">#define	PCI_PBAC_SB		(1 &lt;&lt; 7)</span>
<span class="cp">#define	PCI_PBAC_PP		(1 &lt;&lt; 8)</span>
<span class="cp">#define PCI_PBAC_MR_BIT		9</span>
<span class="cp">#define PCI_PBAC_MR		0x00000600</span>
<span class="cp">#define	 PCI_PBAC_MR_RD		0</span>
<span class="cp">#define	 PCI_PBAC_MR_RD_LINE	1</span>
<span class="cp">#define  PCI_PBAC_MR_RD_MULT	2</span>
<span class="cp">#define PCI_PBAC_MRL		(1 &lt;&lt; 11)</span>
<span class="cp">#define PCI_PBAC_MRM		(1 &lt;&lt; 12)</span>
<span class="cp">#define PCI_PBAC_TRP		(1 &lt;&lt; 13)</span>

<span class="cp">#define PCI_CFG40_TRDY_TIM	0x000000ff</span>
<span class="cp">#define PCI_CFG40_RET_LIM	0x0000ff00</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Local Base Address [0|1|2|3] Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_LBA_BADDR_BIT	0</span>
<span class="cp">#define PCI_LBA_BADDR		0xffffff00</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Local Base Address Control Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_LBAC_MSI		(1 &lt;&lt; 0)</span>
<span class="cp">#define  PCI_LBAC_MSI_MEM	0</span>
<span class="cp">#define  PCI_LBAC_MSI_IO	1</span>
<span class="cp">#define PCI_LBAC_SIZE_BIT	2</span>
<span class="cp">#define PCI_LBAC_SIZE		0x0000007c</span>
<span class="cp">#define PCI_LBAC_SB		(1 &lt;&lt; 7)</span>
<span class="cp">#define PCI_LBAC_RT		(1 &lt;&lt; 8)</span>
<span class="cp">#define  PCI_LBAC_RT_NO_PREF	0</span>
<span class="cp">#define  PCI_LBAC_RT_PREF	1</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Local Base Address [0|1|2|3] Mapping Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_LBAM_MADDR_BIT	8</span>
<span class="cp">#define PCI_LBAM_MADDR		0xffffff00</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Decoupled Access Control Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_DAC_DEN		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Decoupled Access Status Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_DAS_D		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_DAS_B		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_DAS_E		(1 &lt;&lt; 2)</span>
<span class="cp">#define PCI_DAS_OFE		(1 &lt;&lt; 3)</span>
<span class="cp">#define PCI_DAS_OFF		(1 &lt;&lt; 4)</span>
<span class="cp">#define PCI_DAS_IFE		(1 &lt;&lt; 5)</span>
<span class="cp">#define PCI_DAS_IFF		(1 &lt;&lt; 6)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI DMA Channel 8 Configuration Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_DMA8C_MBS_BIT	0</span>
<span class="cp">#define PCI_DMA8C_MBS		0x00000fff </span><span class="cm">/* Maximum Burst Size. */</span><span class="cp"></span>
<span class="cp">#define PCI_DMA8C_OUR		(1 &lt;&lt; 12)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI DMA Channel 9 Configuration Register</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_DMA9C_MBS_BIT	0	</span><span class="cm">/* Maximum Burst Size. */</span><span class="cp"></span>
<span class="cp">#define PCI_DMA9C_MBS		0x00000fff</span>

<span class="cm">/*</span>
<span class="cm"> * PCI to Memory(DMA Channel 8) AND Memory to PCI DMA(DMA Channel 9)Descriptors</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_DMAD_PT_BIT		22		</span><span class="cm">/* in DEVCMD field (descriptor) */</span><span class="cp"></span>
<span class="cp">#define PCI_DMAD_PT		0x00c00000	</span><span class="cm">/* preferred transaction field */</span><span class="cp"></span>
<span class="cm">/* These are for reads (DMA channel 8) */</span>
<span class="cp">#define PCI_DMAD_DEVCMD_MR	0		</span><span class="cm">/* memory read */</span><span class="cp"></span>
<span class="cp">#define	PCI_DMAD_DEVCMD_MRL	1		</span><span class="cm">/* memory read line */</span><span class="cp"></span>
<span class="cp">#define	PCI_DMAD_DEVCMD_MRM	2		</span><span class="cm">/* memory read multiple */</span><span class="cp"></span>
<span class="cp">#define	PCI_DMAD_DEVCMD_IOR	3		</span><span class="cm">/* I/O read */</span><span class="cp"></span>
<span class="cm">/* These are for writes (DMA channel 9) */</span>
<span class="cp">#define PCI_DMAD_DEVCMD_MW	0		</span><span class="cm">/* memory write */</span><span class="cp"></span>
<span class="cp">#define	PCI_DMAD_DEVCMD_MWI	1		</span><span class="cm">/* memory write invalidate */</span><span class="cp"></span>
<span class="cp">#define	PCI_DMAD_DEVCMD_IOW	3		</span><span class="cm">/* I/O write */</span><span class="cp"></span>

<span class="cm">/* Swap byte field applies to both DMA channel 8 and 9 */</span>
<span class="cp">#define	PCI_DMAD_SB		(1 &lt;&lt; 24)	</span><span class="cm">/* swap byte field */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * PCI Target Control Register</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_TC_RTIMER_BIT	0</span>
<span class="cp">#define PCI_TC_RTIMER		0x000000ff</span>
<span class="cp">#define PCI_TC_DTIMER_BIT	8</span>
<span class="cp">#define PCI_TC_DTIMER		0x0000ff00</span>
<span class="cp">#define PCI_TC_RDR		(1 &lt;&lt; 18)</span>
<span class="cp">#define PCI_TC_DDT		(1 &lt;&lt; 19)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI messaging unit [applies to both inbound and outbound registers ]</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_MSU_M0		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCI_MSU_M1		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCI_MSU_DB		(1 &lt;&lt; 2)</span>

<span class="cp">#define PCI_MSG_ADDR	     	0xB8088010</span>
<span class="cp">#define PCI0_ADDR		0xB8080000</span>
<span class="cp">#define rc32434_pci ((struct pci_reg *) PCI0_ADDR)</span>
<span class="cp">#define rc32434_pci_msg ((struct pci_msu *) PCI_MSG_ADDR)</span>

<span class="cp">#define PCIM_SHFT		0x6</span>
<span class="cp">#define PCIM_BIT_LEN		0x7</span>
<span class="cp">#define PCIM_H_EA		0x3</span>
<span class="cp">#define PCIM_H_IA_FIX		0x4</span>
<span class="cp">#define PCIM_H_IA_RR		0x5</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">#define PCI_ADDR_START		0x13000000</span>
<span class="cp">#endif</span>

<span class="cp">#define PCI_ADDR_START		0x50000000</span>

<span class="cp">#define CPUTOPCI_MEM_WIN	0x02000000</span>
<span class="cp">#define CPUTOPCI_IO_WIN		0x00100000</span>
<span class="cp">#define PCILBA_SIZE_SHFT	2</span>
<span class="cp">#define PCILBA_SIZE_MASK	0x1F</span>
<span class="cp">#define SIZE_256MB		0x1C</span>
<span class="cp">#define SIZE_128MB		0x1B</span>
<span class="cp">#define SIZE_64MB               0x1A</span>
<span class="cp">#define SIZE_32MB		0x19</span>
<span class="cp">#define SIZE_16MB               0x18</span>
<span class="cp">#define SIZE_4MB		0x16</span>
<span class="cp">#define SIZE_2MB		0x15</span>
<span class="cp">#define SIZE_1MB		0x14</span>
<span class="cp">#define KORINA_CONFIG0_ADDR	0x80000000</span>
<span class="cp">#define KORINA_CONFIG1_ADDR	0x80000004</span>
<span class="cp">#define KORINA_CONFIG2_ADDR	0x80000008</span>
<span class="cp">#define KORINA_CONFIG3_ADDR	0x8000000C</span>
<span class="cp">#define KORINA_CONFIG4_ADDR	0x80000010</span>
<span class="cp">#define KORINA_CONFIG5_ADDR	0x80000014</span>
<span class="cp">#define KORINA_CONFIG6_ADDR	0x80000018</span>
<span class="cp">#define KORINA_CONFIG7_ADDR	0x8000001C</span>
<span class="cp">#define KORINA_CONFIG8_ADDR	0x80000020</span>
<span class="cp">#define KORINA_CONFIG9_ADDR	0x80000024</span>
<span class="cp">#define KORINA_CONFIG10_ADDR	0x80000028</span>
<span class="cp">#define KORINA_CONFIG11_ADDR	0x8000002C</span>
<span class="cp">#define KORINA_CONFIG12_ADDR	0x80000030</span>
<span class="cp">#define KORINA_CONFIG13_ADDR	0x80000034</span>
<span class="cp">#define KORINA_CONFIG14_ADDR	0x80000038</span>
<span class="cp">#define KORINA_CONFIG15_ADDR	0x8000003C</span>
<span class="cp">#define KORINA_CONFIG16_ADDR	0x80000040</span>
<span class="cp">#define KORINA_CONFIG17_ADDR	0x80000044</span>
<span class="cp">#define KORINA_CONFIG18_ADDR	0x80000048</span>
<span class="cp">#define KORINA_CONFIG19_ADDR	0x8000004C</span>
<span class="cp">#define KORINA_CONFIG20_ADDR	0x80000050</span>
<span class="cp">#define KORINA_CONFIG21_ADDR	0x80000054</span>
<span class="cp">#define KORINA_CONFIG22_ADDR	0x80000058</span>
<span class="cp">#define KORINA_CONFIG23_ADDR	0x8000005C</span>
<span class="cp">#define KORINA_CONFIG24_ADDR	0x80000060</span>
<span class="cp">#define KORINA_CONFIG25_ADDR	0x80000064</span>
<span class="cp">#define KORINA_CMD 		(PCI_CFG04_CMD_IO_ENA | \</span>
<span class="cp">				 PCI_CFG04_CMD_MEM_ENA | \</span>
<span class="cp">				 PCI_CFG04_CMD_BM_ENA | \</span>
<span class="cp">				 PCI_CFG04_CMD_MW_INV | \</span>
<span class="cp">				 PCI_CFG04_CMD_PAR_ENA | \</span>
<span class="cp">				 PCI_CFG04_CMD_SER_ENA)</span>

<span class="cp">#define KORINA_STAT		(PCI_CFG04_STAT_MDPE | \</span>
<span class="cp">				 PCI_CFG04_STAT_STA | \</span>
<span class="cp">				 PCI_CFG04_STAT_RTA | \</span>
<span class="cp">				 PCI_CFG04_STAT_RMA | \</span>
<span class="cp">				 PCI_CFG04_STAT_SSE | \</span>
<span class="cp">				 PCI_CFG04_STAT_PE)</span>

<span class="cp">#define KORINA_CNFG1		((KORINA_STAT&lt;&lt;16)|KORINA_CMD)</span>

<span class="cp">#define KORINA_REVID		0</span>
<span class="cp">#define KORINA_CLASS_CODE	0</span>
<span class="cp">#define KORINA_CNFG2		((KORINA_CLASS_CODE&lt;&lt;8) | \</span>
<span class="cp">				  KORINA_REVID)</span>

<span class="cp">#define KORINA_CACHE_LINE_SIZE	4</span>
<span class="cp">#define KORINA_MASTER_LAT	0x3c</span>
<span class="cp">#define KORINA_HEADER_TYPE	0</span>
<span class="cp">#define KORINA_BIST		0</span>

<span class="cp">#define KORINA_CNFG3 ((KORINA_BIST &lt;&lt; 24) | \</span>
<span class="cp">		      (KORINA_HEADER_TYPE&lt;&lt;16) | \</span>
<span class="cp">		      (KORINA_MASTER_LAT&lt;&lt;8) | \</span>
<span class="cp">		      KORINA_CACHE_LINE_SIZE)</span>

<span class="cp">#define KORINA_BAR0	0x00000008	</span><span class="cm">/* 128 MB Memory */</span><span class="cp"></span>
<span class="cp">#define KORINA_BAR1	0x18800001	</span><span class="cm">/* 1 MB IO */</span><span class="cp"></span>
<span class="cp">#define KORINA_BAR2	0x18000001	</span><span class="cm">/* 2 MB IO window for Korina</span>
<span class="cm">					   internal Registers */</span><span class="cp"></span>
<span class="cp">#define KORINA_BAR3	0x48000008	</span><span class="cm">/* Spare 128 MB Memory */</span><span class="cp"></span>

<span class="cp">#define KORINA_CNFG4	KORINA_BAR0</span>
<span class="cp">#define KORINA_CNFG5    KORINA_BAR1</span>
<span class="cp">#define KORINA_CNFG6 	KORINA_BAR2</span>
<span class="cp">#define KORINA_CNFG7	KORINA_BAR3</span>

<span class="cp">#define KORINA_SUBSYS_VENDOR_ID 0x011d</span>
<span class="cp">#define KORINA_SUBSYSTEM_ID	0x0214</span>
<span class="cp">#define KORINA_CNFG8		0</span>
<span class="cp">#define KORINA_CNFG9		0</span>
<span class="cp">#define KORINA_CNFG10		0</span>
<span class="cp">#define KORINA_CNFG11 	((KORINA_SUBSYS_VENDOR_ID&lt;&lt;16) | \</span>
<span class="cp">			  KORINA_SUBSYSTEM_ID)</span>
<span class="cp">#define KORINA_INT_LINE		1</span>
<span class="cp">#define KORINA_INT_PIN		1</span>
<span class="cp">#define KORINA_MIN_GNT		8</span>
<span class="cp">#define KORINA_MAX_LAT		0x38</span>
<span class="cp">#define KORINA_CNFG12		0</span>
<span class="cp">#define KORINA_CNFG13 		0</span>
<span class="cp">#define KORINA_CNFG14		0</span>
<span class="cp">#define KORINA_CNFG15	((KORINA_MAX_LAT&lt;&lt;24) | \</span>
<span class="cp">			 (KORINA_MIN_GNT&lt;&lt;16) | \</span>
<span class="cp">			 (KORINA_INT_PIN&lt;&lt;8)  | \</span>
<span class="cp">			  KORINA_INT_LINE)</span>
<span class="cp">#define	KORINA_RETRY_LIMIT	0x80</span>
<span class="cp">#define KORINA_TRDY_LIMIT	0x80</span>
<span class="cp">#define KORINA_CNFG16 ((KORINA_RETRY_LIMIT&lt;&lt;8) | \</span>
<span class="cp">			KORINA_TRDY_LIMIT)</span>
<span class="cp">#define PCI_PBAxC_R		0x0</span>
<span class="cp">#define PCI_PBAxC_RL		0x1</span>
<span class="cp">#define PCI_PBAxC_RM		0x2</span>
<span class="cp">#define SIZE_SHFT		2</span>

<span class="cp">#if defined(__MIPSEB__)</span>
<span class="cp">#define KORINA_PBA0C	(PCI_PBAC_MRL | PCI_PBAC_SB | \</span>
<span class="cp">			  ((PCI_PBAxC_RM &amp; 0x3) &lt;&lt; PCI_PBAC_MR_BIT) | \</span>
<span class="cp">			  PCI_PBAC_PP | \</span>
<span class="cp">			  (SIZE_128MB&lt;&lt;SIZE_SHFT) | \</span>
<span class="cp">			   PCI_PBAC_P)</span>
<span class="cp">#else</span>
<span class="cp">#define KORINA_PBA0C	(PCI_PBAC_MRL | \</span>
<span class="cp">			  ((PCI_PBAxC_RM &amp; 0x3) &lt;&lt; PCI_PBAC_MR_BIT) | \</span>
<span class="cp">			  PCI_PBAC_PP | \</span>
<span class="cp">			  (SIZE_128MB&lt;&lt;SIZE_SHFT) | \</span>
<span class="cp">			   PCI_PBAC_P)</span>
<span class="cp">#endif</span>
<span class="cp">#define KORINA_CNFG17	KORINA_PBA0C</span>
<span class="cp">#define KORINA_PBA0M	0x0</span>
<span class="cp">#define KORINA_CNFG18	KORINA_PBA0M</span>

<span class="cp">#if defined(__MIPSEB__)</span>
<span class="cp">#define KORINA_PBA1C	((SIZE_1MB&lt;&lt;SIZE_SHFT) | PCI_PBAC_SB | \</span>
<span class="cp">			  PCI_PBAC_MSI)</span>
<span class="cp">#else</span>
<span class="cp">#define KORINA_PBA1C	((SIZE_1MB&lt;&lt;SIZE_SHFT) | \</span>
<span class="cp">			  PCI_PBAC_MSI)</span>
<span class="cp">#endif</span>
<span class="cp">#define KORINA_CNFG19	KORINA_PBA1C</span>
<span class="cp">#define KORINA_PBA1M	0x0</span>
<span class="cp">#define KORINA_CNFG20	KORINA_PBA1M</span>

<span class="cp">#if defined(__MIPSEB__)</span>
<span class="cp">#define KORINA_PBA2C	((SIZE_2MB&lt;&lt;SIZE_SHFT) | PCI_PBAC_SB | \</span>
<span class="cp">			  PCI_PBAC_MSI)</span>
<span class="cp">#else</span>
<span class="cp">#define KORINA_PBA2C	((SIZE_2MB&lt;&lt;SIZE_SHFT) | \</span>
<span class="cp">			  PCI_PBAC_MSI)</span>
<span class="cp">#endif</span>
<span class="cp">#define KORINA_CNFG21	KORINA_PBA2C</span>
<span class="cp">#define KORINA_PBA2M	0x18000000</span>
<span class="cp">#define KORINA_CNFG22	KORINA_PBA2M</span>
<span class="cp">#define KORINA_PBA3C	0</span>
<span class="cp">#define KORINA_CNFG23	KORINA_PBA3C</span>
<span class="cp">#define KORINA_PBA3M	0</span>
<span class="cp">#define KORINA_CNFG24	KORINA_PBA3M</span>

<span class="cp">#define	PCITC_DTIMER_VAL	8</span>
<span class="cp">#define PCITC_RTIMER_VAL	0x10</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_RC32434_PCI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
