Option definition override for: enable_hydra_infer_clocks_from_latch_data

                               Synplify Pro (R) 

               Version W-2025.03M-SP1-1 for win64 - Nov 18, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro
Hostname:    AMY-LT-M79113
Date:        Mon Jan 19 01:08:37 2026
Version:     W-2025.03M-SP1-1

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log BaseDesign_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server wilkie 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode




log file: "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.srr"
Running: synthesis in foreground

Running BaseDesign_syn|synthesis

Running Flow: compile (Compile) on BaseDesign_syn|synthesis
# Mon Jan 19 01:08:37 2026

Running Flow: compile_flow (Compile Process) on BaseDesign_syn|synthesis
# Mon Jan 19 01:08:37 2026

Running: compiler (Compile Input) on BaseDesign_syn|synthesis
# Mon Jan 19 01:08:37 2026
Copied C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_comp.srs to C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.srs

compiler completed
# Mon Jan 19 01:09:11 2026

Return Code: 0
Run Time:00h:00m:33s

Running: multi_srs_gen (Multi-srs Generator) on BaseDesign_syn|synthesis
# Mon Jan 19 01:09:11 2026

multi_srs_gen completed
# Mon Jan 19 01:09:11 2026

Return Code: 0
Run Time:00h:00m:00s
Copied C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_mult.srs to C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.srs
Complete: Compile Process on BaseDesign_syn|synthesis

Running: premap (Premap) on BaseDesign_syn|synthesis
# Mon Jan 19 01:09:11 2026

premap completed with warnings
# Mon Jan 19 01:09:15 2026

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on BaseDesign_syn|synthesis

Running Flow: map (Map) on BaseDesign_syn|synthesis
# Mon Jan 19 01:09:15 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on BaseDesign_syn|synthesis
# Mon Jan 19 01:09:15 2026
Copied C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_m.srm to C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.srm

fpga_mapper completed with warnings
# Mon Jan 19 01:09:44 2026

Return Code: 1
Run Time:00h:00m:29s
Complete: Map on BaseDesign_syn|synthesis
Complete: Logic Synthesis on BaseDesign_syn|synthesis
TCL script complete: "BaseDesign_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
