Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RegisterFile_Test_behav xil_defaultlib.ALU_RegisterFile_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_25M' is not connected on this instance [D:/FPGA/register_new/register_new.srcs/sim_1/new/ALU_RegisterFile_Test.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA/register_new/register_new.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA/register_new/register_new.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.delay_5ms
Compiling module xil_defaultlib.SMG
Compiling module xil_defaultlib.shumaguan
Compiling module xil_defaultlib.ALU_RegisterFile
Compiling module xil_defaultlib.ALU_RegisterFile_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_RegisterFile_Test_behav
