$date
   Tue Jan 31 10:25:43 2023
$end
$version
  2018.2
$end
$timescale
  1ps
$end
$scope module alu_tb $end
$var reg 32 ! A [31:0] $end
$var reg 32 " B [31:0] $end
$var reg 4 # ALUControl [3:0] $end
$var wire 1 $ ZERO $end
$var wire 32 % ALUResult [31:0] $end
$scope module ALU_module $end
$var wire 32 & A [31:0] $end
$var wire 32 ' B [31:0] $end
$var wire 4 ( alu_control [3:0] $end
$var reg 32 ) alu_result [31:0] $end
$var reg 1 * zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111 !
b101010 "
b0 #
0$
bx %
b10111 &
b101010 '
b0 (
bx )
0*
$end
#20000
b10111 !
b101010 "
b1 #
b10 %
b1 (
b10 )
0*
#40000
b10111 !
b101010 "
b10 #
b111111 %
b10 (
b111111 )
0*
#60000
b10111 !
b101010 "
b100 #
b11111111111111111111111111101101 %
b100 (
b11111111111111111111111111101101 )
0*
#80000
b10111 !
b101010 "
b1000 #
b1111000110 %
b1000 (
b1111000110 )
0*
#100000
b101010 !
b10111 "
b1000 #
b101010 &
b10111 '
b1111000110 )
0*
#120000
b101010 !
b10111 "
b100 #
b10011 %
b100 (
b10011 )
0*
#140000
b101010 !
b10111 "
b1001 #
b111101 %
b1001 (
b111101 )
0*
#160000
b101010 !
b10111 "
b1011 #
b10111 %
b1011 (
b10111 )
0*
#180000
b101010 !
b10111 "
b1010 #
b11111111111111111111111111010101 %
b1010 (
b11111111111111111111111111010101 )
0*
#200000
b101010 !
b10111 "
b1101 #
b10011 %
b1101 (
b10011 )
0*
