/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module shifter (
        input wire [31:0] a,
        input wire [4:0] b,
        input wire [5:0] alufn,
        output reg [31:0] shift,
        output reg illop
    );
    logic [31:0] R_32c0ffc7_i;
    logic [31:0] RR_32c0ffc7_i;
    logic [31:0] R_3b7a92e6_i;
    logic [31:0] RR_3b7a92e6_i;
    logic [31:0] R_076cf88d_i;
    logic [31:0] RR_076cf88d_i;
    localparam logic [4:0][4:0] _MP_SHIFT_1973870063 = {{5'h10, 5'h8, 5'h4, 5'h2, 5'h1}};
    logic [4:0][31:0] M_xbls_a;
    logic [4:0] M_xbls_shift;
    logic [4:0] M_xbls_pad;
    logic [4:0][31:0] M_xbls_out;
    
    genvar idx_0_1973870063;
    
    generate
        for (idx_0_1973870063 = 0; idx_0_1973870063 < 5; idx_0_1973870063 = idx_0_1973870063 + 1) begin: forLoop_idx_0_1973870063
            x_bit_left_shifter #(
                .SHIFT(_MP_SHIFT_1973870063[idx_0_1973870063])
            ) xbls (
                .a(M_xbls_a[idx_0_1973870063]),
                .shift(M_xbls_shift[idx_0_1973870063]),
                .pad(M_xbls_pad[idx_0_1973870063]),
                .out(M_xbls_out[idx_0_1973870063])
            );
        end
    endgenerate
    
    
    localparam logic [4:0][4:0] _MP_SHIFT_791381978 = {{5'h10, 5'h8, 5'h4, 5'h2, 5'h1}};
    logic [4:0][31:0] M_xbrs_a;
    logic [4:0] M_xbrs_shift;
    logic [4:0] M_xbrs_pad;
    logic [4:0][31:0] M_xbrs_out;
    
    genvar idx_0_791381978;
    
    generate
        for (idx_0_791381978 = 0; idx_0_791381978 < 5; idx_0_791381978 = idx_0_791381978 + 1) begin: forLoop_idx_0_791381978
            x_bit_right_shifter #(
                .SHIFT(_MP_SHIFT_791381978[idx_0_791381978])
            ) xbrs (
                .a(M_xbrs_a[idx_0_791381978]),
                .shift(M_xbrs_shift[idx_0_791381978]),
                .pad(M_xbrs_pad[idx_0_791381978]),
                .out(M_xbrs_out[idx_0_791381978])
            );
        end
    endgenerate
    
    
    localparam logic [4:0][4:0] _MP_SHIFT_1773957102 = {{5'h10, 5'h8, 5'h4, 5'h2, 5'h1}};
    logic [4:0][31:0] M_xbras_a;
    logic [4:0] M_xbras_shift;
    logic [4:0] M_xbras_pad;
    logic [4:0][31:0] M_xbras_out;
    
    genvar idx_0_1773957102;
    
    generate
        for (idx_0_1773957102 = 0; idx_0_1773957102 < 5; idx_0_1773957102 = idx_0_1773957102 + 1) begin: forLoop_idx_0_1773957102
            x_bit_right_ari_shifter #(
                .SHIFT(_MP_SHIFT_1773957102[idx_0_1773957102])
            ) xbras (
                .a(M_xbras_a[idx_0_1773957102]),
                .shift(M_xbras_shift[idx_0_1773957102]),
                .pad(M_xbras_pad[idx_0_1773957102]),
                .out(M_xbras_out[idx_0_1773957102])
            );
        end
    endgenerate
    
    
    always @* begin
        M_xbls_a = {{32'h0, 32'h0, 32'h0, 32'h0, 32'h0}};
        M_xbls_shift = 1'h0;
        M_xbls_pad = 1'h0;
        M_xbrs_a = {{32'h0, 32'h0, 32'h0, 32'h0, 32'h0}};
        M_xbrs_shift = 1'h0;
        M_xbrs_pad = 1'h0;
        M_xbras_a = {{32'h0, 32'h0, 32'h0, 32'h0, 32'h0}};
        M_xbras_shift = 1'h0;
        M_xbras_pad = 1'h0;
        for (RR_32c0ffc7_i = 0; RR_32c0ffc7_i < 3'h5; RR_32c0ffc7_i = RR_32c0ffc7_i + 1) begin
      R_32c0ffc7_i = (0) + RR_32c0ffc7_i * (1);
            if (R_32c0ffc7_i == 1'h0) begin
                M_xbls_a[R_32c0ffc7_i] = a;
                M_xbls_shift[R_32c0ffc7_i] = b[R_32c0ffc7_i];
                M_xbls_pad[R_32c0ffc7_i] = 1'h0;
            end else begin
                M_xbls_a[R_32c0ffc7_i] = M_xbls_out[R_32c0ffc7_i - 1'h1];
                M_xbls_shift[R_32c0ffc7_i] = b[R_32c0ffc7_i];
                M_xbls_pad[R_32c0ffc7_i] = 1'h0;
            end
        end
        for (RR_3b7a92e6_i = 0; RR_3b7a92e6_i < 3'h5; RR_3b7a92e6_i = RR_3b7a92e6_i + 1) begin
      R_3b7a92e6_i = (0) + RR_3b7a92e6_i * (1);
            if (R_3b7a92e6_i == 1'h0) begin
                M_xbrs_a[R_3b7a92e6_i] = a;
                M_xbrs_shift[R_3b7a92e6_i] = b[R_3b7a92e6_i];
                M_xbrs_pad[R_3b7a92e6_i] = 1'h0;
            end else begin
                M_xbrs_a[R_3b7a92e6_i] = M_xbrs_out[R_3b7a92e6_i - 1'h1];
                M_xbrs_shift[R_3b7a92e6_i] = b[R_3b7a92e6_i];
                M_xbrs_pad[R_3b7a92e6_i] = 1'h0;
            end
        end
        for (RR_076cf88d_i = 0; RR_076cf88d_i < 3'h5; RR_076cf88d_i = RR_076cf88d_i + 1) begin
      R_076cf88d_i = (0) + RR_076cf88d_i * (1);
            if (R_076cf88d_i == 1'h0) begin
                M_xbras_a[R_076cf88d_i] = a;
                M_xbras_shift[R_076cf88d_i] = b[R_076cf88d_i];
                M_xbras_pad[R_076cf88d_i] = a[5'h1f];
            end else begin
                M_xbras_a[R_076cf88d_i] = M_xbras_out[R_076cf88d_i - 1'h1];
                M_xbras_shift[R_076cf88d_i] = b[R_076cf88d_i];
                M_xbras_pad[R_076cf88d_i] = a[5'h1f];
            end
        end
        illop = 1'h0;
        
        case (alufn[1'h1:1'h0])
            2'h0: begin
                shift = M_xbls_out[3'h4];
            end
            2'h1: begin
                shift = M_xbrs_out[3'h4];
            end
            2'h3: begin
                shift = M_xbras_out[3'h4];
            end
            default: begin
                shift = 1'h0;
                illop = 1'h1;
            end
        endcase
    end
    
    
endmodule