##########################################
# ACE GENERATED SYNPLIFY PROJECT FILE
# DO NOT MANUALLY EDIT, THIS IS A GENERATED FILE
#
# Configuration is managed in the ACE
#  *.acxprj Project file
##########################################


impl -add rev_acx -type fpga


##########################################
# Device Options
set_option -technology AchronixSpeedster7t
set_option -part AC7t1500
set_option -package F53
set_option -speed_grade C1
set_option -part_companion ""


##########################################
# File Options
set_option -vlog_std sysv
set_option -project_relative_includes 1


set_option -write_verilog 1
set_option -write_structural_verilog 0
set_option -write_vhdl 0


##########################################
# Unified Compiler Options
set_option -use_unified_compile 0


##########################################
# HDL Include Path and Defines
set_option -include_path {/opt/achronix/ACE_10_3_1/Achronix-linux/libraries;/home/dev/Dev/elastix_gemm/gemm/src/include}
set_option -hdl_define -set "ACX_USE_SNAPSHOT=1"


##########################################
# HDL Parameters


##########################################
# Synthesis Implementation Options
set_option -top_module elastix_gemm_top
set_option -fixgatedclocks 3
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -mem_init_file 0
set_option -compiler_compatible 0
set_option -fanout_limit 200
set_option -fixgeneratedclocks 3
set_option -route_delay_model acx_custom_route_delay_1
set_option -pipe 1
set_option -rw_check_on_ram 0
set_option -frequency 500


##########################################
# RTL Source Files
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/default_nettype.v"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/include/gemm_pkg.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/reset_processor_v2.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/shift_reg.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_responder_wrapper.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_bcv_controller.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_nv_dot.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_group_dot_mlp.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_to_fp16.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/compute_engine_modular.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/csr_to_fifo_bridge.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv"
add_file -verilog -lib {work} "/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv"


##########################################
# Top-Level Device Library Include File
add_file -verilog "/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv"
project_file -move "/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv" ""


##########################################
# Top-Level Device Library Constraints
add_file -constraint "/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.fdc"


##########################################
# Constraints Source Files
add_file -constraint "/home/dev/Dev/elastix_gemm/gemm/src/constraints/synplify_constraints.sdc"
add_file -constraint "/home/dev/Dev/elastix_gemm/gemm/src/constraints/synplify_constraints.fdc"
add_file -constraint "/home/dev/Dev/elastix_gemm/gemm/src/ioring/elastix_gemm_top_ioring.sdc"


##########################################
# Project Output Netlist
project -result_file "rev_acx/elastix_gemm_top_impl_1.vm"
impl -active "rev_acx"


