<stg><name>mul_bytes</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:0  %b_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:1  %a_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:2  %trunc_ln19 = trunc i8 %b_V_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:3  %trunc_ln19_1 = trunc i5 %a_V_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:4  %select_ln19 = select i1 %trunc_ln19, i4 %trunc_ln19_1, i4 0

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="4">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:5  %zext_ln19 = zext i4 %select_ln19 to i5

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:6  %shl_ln841 = shl i5 %a_V_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln841"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:7  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:8  %select_ln19_1 = select i1 %tmp, i5 %shl_ln841, i5 0

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:9  %shl_ln841_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln19_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln841_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:10  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:11  %select_ln19_2 = select i1 %tmp_1, i6 %shl_ln841_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:12  %zext_ln19_1 = zext i6 %select_ln19_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:13  %shl_ln841_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln19_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln841_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:14  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:15  %select_ln19_3 = select i1 %tmp_2, i7 %shl_ln841_2, i7 0

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:16  %shl_ln841_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln19_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln841_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:17  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:18  %select_ln19_4 = select i1 %tmp_3, i8 %shl_ln841_3, i8 0

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:19  %trunc_ln841 = trunc i5 %a_V_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln841"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:20  %shl_ln841_4 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln841, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln841_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:21  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %a_V_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:22  %or_ln719 = or i8 %shl_ln841_4, 27

]]></Node>
<StgValue><ssdm name="or_ln719"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:23  %select_ln25 = select i1 %tmp_4, i8 %or_ln719, i8 %shl_ln841_4

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:24  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:25  %select_ln19_5 = select i1 %tmp_5, i8 %select_ln25, i8 0

]]></Node>
<StgValue><ssdm name="select_ln19_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:26  %shl_ln841_5 = shl i8 %select_ln25, 1

]]></Node>
<StgValue><ssdm name="shl_ln841_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:27  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:28  %xor_ln719 = xor i8 %shl_ln841_5, 27

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:29  %select_ln25_1 = select i1 %tmp_6, i8 %xor_ln719, i8 %shl_ln841_5

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:30  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:31  %select_ln19_6 = select i1 %tmp_7, i8 %select_ln25_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln19_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:32  %shl_ln841_6 = shl i8 %select_ln25_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln841_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:33  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln25_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:34  %xor_ln719_1 = xor i8 %shl_ln841_6, 27

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:35  %select_ln25_2 = select i1 %tmp_8, i8 %xor_ln719_1, i8 %shl_ln841_6

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:36  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:37  %select_ln19_7 = select i1 %tmp_9, i8 %select_ln25_2, i8 0

]]></Node>
<StgValue><ssdm name="select_ln19_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:38  %xor_ln19 = xor i5 %zext_ln19, %select_ln19_1

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="5">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:39  %zext_ln19_2 = zext i5 %xor_ln19 to i7

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:40  %xor_ln19_1 = xor i7 %zext_ln19_1, %select_ln19_3

]]></Node>
<StgValue><ssdm name="xor_ln19_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:41  %xor_ln19_2 = xor i7 %xor_ln19_1, %zext_ln19_2

]]></Node>
<StgValue><ssdm name="xor_ln19_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:42  %zext_ln19_3 = zext i7 %xor_ln19_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:43  %xor_ln19_3 = xor i8 %select_ln19_4, %select_ln19_5

]]></Node>
<StgValue><ssdm name="xor_ln19_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:44  %xor_ln19_4 = xor i8 %select_ln19_6, %select_ln19_7

]]></Node>
<StgValue><ssdm name="xor_ln19_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:45  %xor_ln19_5 = xor i8 %xor_ln19_4, %xor_ln19_3

]]></Node>
<StgValue><ssdm name="xor_ln19_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:46  %xor_ln19_6 = xor i8 %xor_ln19_5, %zext_ln19_3

]]></Node>
<StgValue><ssdm name="xor_ln19_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.0:47  ret i8 %xor_ln19_6

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
