# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab1.srcs/sources_1/new/full_adder.v"
verilog xil_defaultlib  "../../../lab1.srcs/sources_1/new/adder8.v"
verilog xil_defaultlib  "../../../adder8_tb.v.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
