<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Revision History &#8212; SPDOC 1.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=d1102ebc" />
    <link rel="stylesheet" type="text/css" href="../../_static/basic.css?v=686e5160" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=27fed22d" />
    <script src="../../_static/documentation_options.js?v=f2a433a1"></script>
    <script src="../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <p><strong>Z7-LIT Reference Manual</strong></p>
<section id="revision-history">
<h1>Revision History<a class="headerlink" href="#revision-history" title="Link to this heading">¶</a></h1>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-left"><p>Revision</p></th>
<th class="head text-left"><p>Time</p></th>
<th class="head text-left"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-left"><p>Rev. 1.0</p></td>
<td class="text-left"><p>2024.08.17</p></td>
<td class="text-left"><p>First Release</p></td>
</tr>
<tr class="row-odd"><td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="copyright-notice">
<h1>CopyRight Notice:<a class="headerlink" href="#copyright-notice" title="Link to this heading">¶</a></h1>
<p>Copyright ©2015 by MicroPhase Technologies (Shanghai) Co. Ltd. All rights are reserved.</p>
</section>
<section id="development-environment">
<h1>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading">¶</a></h1>
<p>Vivado 2018.3 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h1>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading">¶</a></h1>
<p>![image-20240808173810017](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808173810017.png)</p>
<div style="page-break-after:always;"></div>
</section>
<section id="contents">
<h1>Contents<a class="headerlink" href="#contents" title="Link to this heading">¶</a></h1>
<p>[toc]</p>
<div style="page-break-after:always;"></div>
</section>
<section id="overview">
<h1>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h1>
<p>​	Z7 Lite is a commercial-grade SoM (System on Module) based on Xilinx Zynq-7000 SoC (XC7Z010 or XC7Z020) with up to 4Gb of DDR3/L SDRAM, 128MB of SPI flash memory, Gigabit Ethernet PHY transceiver, a USB PHY transceiver and an easy way to support power.</p>
<p>​	It’s not only suitable for the software verification staff, but also suitable for the hardware design of the hardware developer, according to the cooperation of software and hardware to help you speed up the development process of the project.</p>
<section id="board-layout">
<h2>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading">¶</a></h2>
<p>![image-20240808174025444](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174025444.png)</p>
</section>
<section id="key-features">
<h2>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p>Xilinx Zynq™ XC7Z010-1CLG484C (7010 Version Only),</p></li>
</ul>
<p>​	Xilinx Zynq™ XC7Z020-1CLG484C (7020 Version Only).</p>
<ul class="simple">
<li><p>DDR3: 1 4Gbit,1066Mbs DDR3.</p></li>
<li><p>KEY: 3 users key, 1 PS control, 2 PL control.</p></li>
<li><p>LED: 3 users LED, 1 PS control, 2 PL control.</p></li>
<li><p>GPIO: 2 40 pin expansion ports (2.54mm pitch), 72 IOs of 3.3V voltage.</p></li>
<li><p>USB JTAG: 1 on board JTAG circuit, can debug and download the ZYNQ system through the USB cable.</p></li>
<li><p>HDMI: 1 HDMI video output interface, can realize 1080P video image.</p></li>
<li><p>PHY ETH: 1 10/100/1000M Ethernet RJ45 interface, which can be use for Ethernet data exchange or other application.</p></li>
<li><p>USB Host: 1 USB Host.</p></li>
<li><p>SD Card: 1 SD Card is provided to store the operating system image and file system.</p></li>
<li><p>USB UART:1 USB UART interface, using for serial communication with PC.</p></li>
<li><p>CLOCK: 1 33.33Mhz active crystal oscillator provides a stable clock for the PS system. 1 50Mhz active crystal oscillator provides additional clocks for the PL logic.</p></li>
</ul>
</section>
<section id="block-diagram">
<h2>○Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\BLOCK_DIAHRAM-1725012030628-1.png)</p>
</section>
<section id="mechanical-spec">
<h2>○<strong>Mechanical Spec</strong><a class="headerlink" href="#mechanical-spec" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\Z7LITE_MECH-1725677209380-4.jpeg)</p>
</section>
</section>
<section id="function-resources">
<h1>●2. Function Resources<a class="headerlink" href="#function-resources" title="Link to this heading">¶</a></h1>
<section id="fpga">
<h2>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading">¶</a></h2>
<ul>
<li><p>667 MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L memory controller with 8 DMA channels and 4</p></li>
<li><p>High Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Artix-7 FPGA</p>
<p>LUTs: 17,600 (7010)</p>
<p>​	   53,200(7020)</p>
<p>DSP Slices: 80 (7010)</p>
<p>​    		220 (7020)</p>
<p>Logic Cells: 28K (7010)</p>
<p>​		     85K(7020)</p>
<p>Flip-Flops: 35,200 (7010)</p>
<p>​    	       106,400 (7020)</p>
<p>Total Block RAM: 2.1Mb (7010)</p>
<p>​           		    4.9Mb (7020)</p>
<p>Analog Mixed Signal (AMS) / XADC:  2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p>
<p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Config</p>
</li>
</ul>
</section>
<section id="ddr3">
<h2>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading">¶</a></h2>
<p>​	One on-board 16bit 512M DDR3/L SDRAM chips.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Model</p></th>
<th class="head text-center"><p>Capacity</p></th>
<th class="head text-center"><p>Factory</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>U4</p></td>
<td class="text-center"><p>MT41K256M16</p></td>
<td class="text-center"><p>256M x 16bit</p></td>
<td class="text-center"><p>Micron</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
<th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS_DDR3_A0</p></td>
<td><p>N2</p></td>
<td><p>PS_DDR3_D0</p></td>
<td><p>C3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A1</p></td>
<td><p>K2</p></td>
<td><p>PS_DDR3_D1</p></td>
<td><p>B3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A2</p></td>
<td><p>M3</p></td>
<td><p>PS_DDR3_D2</p></td>
<td><p>A2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A3</p></td>
<td><p>K3</p></td>
<td><p>PS_DDR3_D3</p></td>
<td><p>A4</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A4</p></td>
<td><p>M4</p></td>
<td><p>PS_DDR3_D4</p></td>
<td><p>D3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A5</p></td>
<td><p>L1</p></td>
<td><p>PS_DDR3_D5</p></td>
<td><p>D1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A6</p></td>
<td><p>L4</p></td>
<td><p>PS_DDR3_D6</p></td>
<td><p>C1</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A7</p></td>
<td><p>K4</p></td>
<td><p>PS_DDR3_D7</p></td>
<td><p>E1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A8</p></td>
<td><p>K1</p></td>
<td><p>PS_DDR3_D8</p></td>
<td><p>E2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A9</p></td>
<td><p>J4</p></td>
<td><p>PS_DDR3_D9</p></td>
<td><p>E3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A10</p></td>
<td><p>F5</p></td>
<td><p>PS_DDR3_D10</p></td>
<td><p>G3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A11</p></td>
<td><p>G4</p></td>
<td><p>PS_DDR3_D11</p></td>
<td><p>H3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A12</p></td>
<td><p>E4</p></td>
<td><p>PS_DDR3_D12</p></td>
<td><p>J3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A13</p></td>
<td><p>D4</p></td>
<td><p>PS_DDR3_D13</p></td>
<td><p>H2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A14</p></td>
<td><p>F4</p></td>
<td><p>PS_DDR3_D14</p></td>
<td><p>H1</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA0</p></td>
<td><p>L5</p></td>
<td><p>PS_DDR3_D15</p></td>
<td><p>J1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_BA1</p></td>
<td><p>R4</p></td>
<td><p>PS_DDR3_DQS_N0</p></td>
<td><p>B2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA2</p></td>
<td><p>J5</p></td>
<td><p>PS_DDR3_DQS_N1</p></td>
<td><p>F2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCAS</p></td>
<td><p>P5</p></td>
<td><p>PS_DDR3_DQS_P0</p></td>
<td><p>C2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CKE</p></td>
<td><p>N3</p></td>
<td><p>PS_DDR3_DQS_P1</p></td>
<td><p>G2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_CLK_N</p></td>
<td><p>M2</p></td>
<td><p>PS_DDR3_NRST</p></td>
<td><p>B4</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CLK_P</p></td>
<td><p>L2</p></td>
<td><p>PS_DDR3_ODT</p></td>
<td><p>N5</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCS</p></td>
<td><p>N1</p></td>
<td><p>PS_DDR3_NRAS</p></td>
<td><p>P4</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_DM0</p></td>
<td><p>A1</p></td>
<td><p>PS_DDR3_NWE</p></td>
<td><p>M5</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_DM1</p></td>
<td><p>F1</p></td>
<td><p></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="giga-eth">
<h2>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading">¶</a></h2>
<p>​	The RTL8201F chip supports 10/100M network transfer rate and communicates with the MAC layer of the Zynq7000 PS system via the RGMII interface. It supports MDI/MDX adaptation, multiple speed adaptation, master/slave adaptation and MDIO bus support for PHY register management.</p>
</section>
<section id="usb-host">
<h2>○USB Host<a class="headerlink" href="#usb-host" title="Link to this heading">¶</a></h2>
<p>​	The USB2.0 transceiver on-board is the USB3320C-EZK, which is supports the ULPI standard interface. It’s connected with ZYNQ’s bus interface to enable high-speed USB2.0 Host mode data communications.</p>
<p>![image-20240808174242383](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174242383.png)</p>
</section>
<section id="usb-uart">
<h2>○USB UART<a class="headerlink" href="#usb-uart" title="Link to this heading">¶</a></h2>
<p>​	A USB to UART chip, the CH340, is provided for user connection to the host PC.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Signal Name</p></th>
<th class="head text-center"><p>Pin Name</p></th>
<th class="head text-center"><p>Pin Number</p></th>
<th class="head text-center"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>UART_TX</p></td>
<td class="text-center"><p>PS_MIO15_500</p></td>
<td class="text-center"><p>C5</p></td>
<td class="text-center"><p>UART data output</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>UART_RX</p></td>
<td class="text-center"><p>PS_MIO14_500</p></td>
<td class="text-center"><p>C8</p></td>
<td class="text-center"><p>UART data input</p></td>
</tr>
</tbody>
</table>
</section>
<section id="usb-jtag">
<h2>○USB JTAG<a class="headerlink" href="#usb-jtag" title="Link to this heading">¶</a></h2>
<p>​	We have incorporated the JTAG download and debug circuitry into the board, enabling users to develop and debug ZYNQ through a USB cable.</p>
</section>
<section id="boot-config">
<h2>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading">¶</a></h2>
<p>​	The Z7-Lite startup settings include JTAG, QSPI and SD modes, which are controlled by the MODE input signal from the J1. The user has the option to change mode through the jumper cap. The startup mode is configured as shown in the table below.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Jumper cap position</p></th>
<th class="head"><p>Mode</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>![image-20240808174157551](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174157551.png)</p></td>
<td><p>SD</p></td>
</tr>
<tr class="row-odd"><td><p>![image-20240808174204499](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174204499.png)</p></td>
<td><p>QSPI</p></td>
</tr>
<tr class="row-even"><td><p>![image-20240808174212597](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174212597.png)</p></td>
<td><p>JTAG</p></td>
</tr>
</tbody>
</table>
</section>
<section id="quad-spi-flash">
<h2>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading">¶</a></h2>
<p>​	The onboard 128M Quad-SPI Flash memory W25Q128JVSIQ is used for the storage of the initial FPGA configuration, user applications and data.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Model</p></th>
<th class="head text-center"><p>Capacity</p></th>
<th class="head text-center"><p>Factory</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>U2</p></td>
<td class="text-center"><p>W25Q128JVSIQ</p></td>
<td class="text-center"><p>128M Byte</p></td>
<td class="text-center"><p>Winbond</p></td>
</tr>
</tbody>
</table>
</section>
<section id="oscillators-clocks">
<h2>○Oscillators/Clocks<a class="headerlink" href="#oscillators-clocks" title="Link to this heading">¶</a></h2>
<p>​	A 33.33 MHz active crystal oscillator provides a stable clock for the PS system, while the other 50 MHz active crystal oscillator provides additional clocks for the PL logic.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Signal Name</p></th>
<th class="head text-center"><p>Frequency</p></th>
<th class="head text-center"><p>Pin Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>Y1</p></td>
<td class="text-center"><p>PS_CLK_33d3</p></td>
<td class="text-center"><p>33.333Mhz</p></td>
<td class="text-center"><p>E7</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>U3</p></td>
<td class="text-center"><p>PL_CLK_50M</p></td>
<td class="text-center"><p>50Mhz</p></td>
<td class="text-center"><p>N18</p></td>
</tr>
</tbody>
</table>
</section>
<section id="reset">
<h2>○Reset<a class="headerlink" href="#reset" title="Link to this heading">¶</a></h2>
<p>​	We provide a key (K1) which can be used as a ‘reset’ signal for designs running on FPGA.</p>
</section>
<section id="micro-sd">
<h2>○Micro SD<a class="headerlink" href="#micro-sd" title="Link to this heading">¶</a></h2>
<p>​	The board provides a Micro SD card interface, allowing users to access the SD card memory. It also provides BOOT programs for storing ZYNQ chips, Linux operating system kernels, file systems, and other user data files.</p>
</section>
<section id="hdmi">
<h2>○HDMI<a class="headerlink" href="#hdmi" title="Link to this heading">¶</a></h2>
<p>​	One HDMI video output interface can realize 1080P video image.</p>
</section>
<section id="led">
<h2>○LED<a class="headerlink" href="#led" title="Link to this heading">¶</a></h2>
<p>​	We provided three LEDs for user to use. When the corresponding pin of the FPGA is in a low state, the LED is illuminated.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Signal Name</p></th>
<th class="head text-center"><p>Pin Number</p></th>
<th class="head text-center"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>D3</p></td>
<td class="text-center"><p>PS_LED1</p></td>
<td class="text-center"><p>E6</p></td>
<td class="text-center"><p>PS LED1</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>D4</p></td>
<td class="text-center"><p>PL_LED1</p></td>
<td class="text-center"><p>P15</p></td>
<td class="text-center"><p>PL LED1</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>D5</p></td>
<td class="text-center"><p>GPIO1_17N</p></td>
<td class="text-center"><p>U12</p></td>
<td class="text-center"><p>PL LED2</p></td>
</tr>
</tbody>
</table>
</section>
<section id="key">
<h2>○Key<a class="headerlink" href="#key" title="Link to this heading">¶</a></h2>
<p>​	We provide three keys for user to use. Once the key is pressed, it will be in the low level.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Signal Name</p></th>
<th class="head text-center"><p>Pin Number</p></th>
<th class="head text-center"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>K2</p></td>
<td class="text-center"><p>PS_KEY1</p></td>
<td class="text-center"><p>B5</p></td>
<td class="text-center"><p>PS KEY1</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>K3</p></td>
<td class="text-center"><p>PL_KEY1</p></td>
<td class="text-center"><p>P16</p></td>
<td class="text-center"><p>PL KEY1</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>K4</p></td>
<td class="text-center"><p>GPIO1_17P</p></td>
<td class="text-center"><p>T12</p></td>
<td class="text-center"><p>PL KEY2</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio">
<h2>○GPIO<a class="headerlink" href="#gpio" title="Link to this heading">¶</a></h2>
<p>​	This device is equipped with a maximum of 72 user IO pins that can be used for various custom applications. All user IOs are length matched and can be used as differential pairs.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>JP1</p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>Pin</p></td>
<td class="text-center"><p>Signal Name</p></td>
<td class="text-center"><p>Pin Number</p></td>
<td class="text-center"><p>Pin</p></td>
<td class="text-center"><p>Signal Name</p></td>
<td class="text-center"><p>Pin Number</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>1</p></td>
<td class="text-center"><p>GPIO1_0P</p></td>
<td class="text-center"><p>N17</p></td>
<td class="text-center"><p>2</p></td>
<td class="text-center"><p>GPIO1_0N</p></td>
<td class="text-center"><p>P18</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>3</p></td>
<td class="text-center"><p>GPIO1_1P</p></td>
<td class="text-center"><p>R16</p></td>
<td class="text-center"><p>4</p></td>
<td class="text-center"><p>GPIO1_1N</p></td>
<td class="text-center"><p>R17</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>5</p></td>
<td class="text-center"><p>GPIO1_2P</p></td>
<td class="text-center"><p>T16</p></td>
<td class="text-center"><p>6</p></td>
<td class="text-center"><p>GPIO1_2N</p></td>
<td class="text-center"><p>U17</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>7</p></td>
<td class="text-center"><p>GPIO1_3P</p></td>
<td class="text-center"><p>W18</p></td>
<td class="text-center"><p>8</p></td>
<td class="text-center"><p>GPIO1_3N</p></td>
<td class="text-center"><p>W19</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>9</p></td>
<td class="text-center"><p>GPIO1_4P</p></td>
<td class="text-center"><p>Y18</p></td>
<td class="text-center"><p>10</p></td>
<td class="text-center"><p>GPIO1_4N</p></td>
<td class="text-center"><p>Y19</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>11</p></td>
<td class="text-center"><p>VCC_5V</p></td>
<td class="text-center"><p>-</p></td>
<td class="text-center"><p>12</p></td>
<td class="text-center"><p>GND</p></td>
<td class="text-center"><p>-</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>13</p></td>
<td class="text-center"><p>GPIO1_5P</p></td>
<td class="text-center"><p>Y16</p></td>
<td class="text-center"><p>14</p></td>
<td class="text-center"><p>GPIO1_5N</p></td>
<td class="text-center"><p>Y17</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>15</p></td>
<td class="text-center"><p>GPIO1_6P</p></td>
<td class="text-center"><p>V17</p></td>
<td class="text-center"><p>16</p></td>
<td class="text-center"><p>GPIO1_6N</p></td>
<td class="text-center"><p>V18</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>17</p></td>
<td class="text-center"><p>GPIO1_7P</p></td>
<td class="text-center"><p>W14</p></td>
<td class="text-center"><p>18</p></td>
<td class="text-center"><p>GPIO1_7N</p></td>
<td class="text-center"><p>Y14</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>19</p></td>
<td class="text-center"><p>GPIO1_8P</p></td>
<td class="text-center"><p>V16</p></td>
<td class="text-center"><p>20</p></td>
<td class="text-center"><p>GPIO1_8N</p></td>
<td class="text-center"><p>W16</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>21</p></td>
<td class="text-center"><p>GPIO1_9P</p></td>
<td class="text-center"><p>T17</p></td>
<td class="text-center"><p>22</p></td>
<td class="text-center"><p>GPIO1_9N</p></td>
<td class="text-center"><p>R18</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>23</p></td>
<td class="text-center"><p>GPIO1_10P</p></td>
<td class="text-center"><p>V12</p></td>
<td class="text-center"><p>24</p></td>
<td class="text-center"><p>GPIO1_10N</p></td>
<td class="text-center"><p>W13</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>25</p></td>
<td class="text-center"><p>GPIO1_11P</p></td>
<td class="text-center"><p>T14</p></td>
<td class="text-center"><p>26</p></td>
<td class="text-center"><p>GPIO1_11N</p></td>
<td class="text-center"><p>T15</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>27</p></td>
<td class="text-center"><p>GPIO1_12P</p></td>
<td class="text-center"><p>T11</p></td>
<td class="text-center"><p>28</p></td>
<td class="text-center"><p>GPIO1_12N</p></td>
<td class="text-center"><p>T10</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>29</p></td>
<td class="text-center"><p>VCC_3V3</p></td>
<td class="text-center"><p>-</p></td>
<td class="text-center"><p>30</p></td>
<td class="text-center"><p>GND</p></td>
<td class="text-center"><p>-</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>31</p></td>
<td class="text-center"><p>GPIO1_13P</p></td>
<td class="text-center"><p>V15</p></td>
<td class="text-center"><p>32</p></td>
<td class="text-center"><p>GPIO1_13N</p></td>
<td class="text-center"><p>W15</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>33</p></td>
<td class="text-center"><p>GPIO1_14P</p></td>
<td class="text-center"><p>P14</p></td>
<td class="text-center"><p>34</p></td>
<td class="text-center"><p>GPIO1_14N</p></td>
<td class="text-center"><p>R14</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>35</p></td>
<td class="text-center"><p>GPIO1_15P</p></td>
<td class="text-center"><p>U14</p></td>
<td class="text-center"><p>36</p></td>
<td class="text-center"><p>GPIO1_15N</p></td>
<td class="text-center"><p>U15</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>37</p></td>
<td class="text-center"><p>GPIO1_16P</p></td>
<td class="text-center"><p>U13</p></td>
<td class="text-center"><p>38</p></td>
<td class="text-center"><p>GPIO1_16N</p></td>
<td class="text-center"><p>V13</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>39</p></td>
<td class="text-center"><p>GPIO1_17P</p></td>
<td class="text-center"><p>T12</p></td>
<td class="text-center"><p>40</p></td>
<td class="text-center"><p>GPIO1_17N</p></td>
<td class="text-center"><p>U12</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>JP2</p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
<th class="head text-center"><p></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>Pin</p></td>
<td class="text-center"><p>Signal Name</p></td>
<td class="text-center"><p>Pin Number</p></td>
<td class="text-center"><p>Pin</p></td>
<td class="text-center"><p>Signal Name</p></td>
<td class="text-center"><p>Pin Number</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>1</p></td>
<td class="text-center"><p>GPIO2_0P</p></td>
<td class="text-center"><p>L16</p></td>
<td class="text-center"><p>2</p></td>
<td class="text-center"><p>GPIO2_0N</p></td>
<td class="text-center"><p>L17</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>3</p></td>
<td class="text-center"><p>GPIO2_1P</p></td>
<td class="text-center"><p>H15</p></td>
<td class="text-center"><p>4</p></td>
<td class="text-center"><p>GPIO2_1N</p></td>
<td class="text-center"><p>G15</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>5</p></td>
<td class="text-center"><p>GPIO2_2P</p></td>
<td class="text-center"><p>F16</p></td>
<td class="text-center"><p>6</p></td>
<td class="text-center"><p>GPIO2_2N</p></td>
<td class="text-center"><p>F17</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>7</p></td>
<td class="text-center"><p>GPIO2_3P</p></td>
<td class="text-center"><p>E18</p></td>
<td class="text-center"><p>8</p></td>
<td class="text-center"><p>GPIO2_3N</p></td>
<td class="text-center"><p>E19</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>9</p></td>
<td class="text-center"><p>GPIO2_4P</p></td>
<td class="text-center"><p>B19</p></td>
<td class="text-center"><p>10</p></td>
<td class="text-center"><p>GPIO2_4N</p></td>
<td class="text-center"><p>A20</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>11</p></td>
<td class="text-center"><p>VCC_5V</p></td>
<td class="text-center"><p>-</p></td>
<td class="text-center"><p>12</p></td>
<td class="text-center"><p>GND</p></td>
<td class="text-center"><p>-</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>13</p></td>
<td class="text-center"><p>GPIO2_5P</p></td>
<td class="text-center"><p>D19</p></td>
<td class="text-center"><p>14</p></td>
<td class="text-center"><p>GPIO2_5N</p></td>
<td class="text-center"><p>D20</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>15</p></td>
<td class="text-center"><p>GPIO2_6P</p></td>
<td class="text-center"><p>E17</p></td>
<td class="text-center"><p>16</p></td>
<td class="text-center"><p>GPIO2_6N</p></td>
<td class="text-center"><p>D18</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>17</p></td>
<td class="text-center"><p>GPIO2_7P</p></td>
<td class="text-center"><p>H16</p></td>
<td class="text-center"><p>18</p></td>
<td class="text-center"><p>GPIO2_7N</p></td>
<td class="text-center"><p>H17</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>19</p></td>
<td class="text-center"><p>GPIO2_8P</p></td>
<td class="text-center"><p>G19</p></td>
<td class="text-center"><p>20</p></td>
<td class="text-center"><p>GPIO2_8N</p></td>
<td class="text-center"><p>G20</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>21</p></td>
<td class="text-center"><p>GPIO2_9P</p></td>
<td class="text-center"><p>J18</p></td>
<td class="text-center"><p>22</p></td>
<td class="text-center"><p>GPIO2_9N</p></td>
<td class="text-center"><p>H18</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>23</p></td>
<td class="text-center"><p>GPIO2_10P</p></td>
<td class="text-center"><p>K16</p></td>
<td class="text-center"><p>24</p></td>
<td class="text-center"><p>GPIO2_10N</p></td>
<td class="text-center"><p>J16</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>25</p></td>
<td class="text-center"><p>GPIO2_11P</p></td>
<td class="text-center"><p>C20</p></td>
<td class="text-center"><p>26</p></td>
<td class="text-center"><p>GPIO2_11N</p></td>
<td class="text-center"><p>B20</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>27</p></td>
<td class="text-center"><p>GPIO2_12P</p></td>
<td class="text-center"><p>G17</p></td>
<td class="text-center"><p>28</p></td>
<td class="text-center"><p>GPIO2_12N</p></td>
<td class="text-center"><p>G18</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>29</p></td>
<td class="text-center"><p>VCC_3V3</p></td>
<td class="text-center"><p>-</p></td>
<td class="text-center"><p>30</p></td>
<td class="text-center"><p>GND</p></td>
<td class="text-center"><p>-</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>31</p></td>
<td class="text-center"><p>GPIO2_13P</p></td>
<td class="text-center"><p>L19</p></td>
<td class="text-center"><p>32</p></td>
<td class="text-center"><p>GPIO2_13N</p></td>
<td class="text-center"><p>L20</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>33</p></td>
<td class="text-center"><p>GPIO2_14P</p></td>
<td class="text-center"><p>F19</p></td>
<td class="text-center"><p>34</p></td>
<td class="text-center"><p>GPIO2_14N</p></td>
<td class="text-center"><p>F20</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>35</p></td>
<td class="text-center"><p>GPIO2_15P</p></td>
<td class="text-center"><p>M19</p></td>
<td class="text-center"><p>36</p></td>
<td class="text-center"><p>GPIO2_15N</p></td>
<td class="text-center"><p>M20</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>37</p></td>
<td class="text-center"><p>GPIO2_16P</p></td>
<td class="text-center"><p>K19</p></td>
<td class="text-center"><p>38</p></td>
<td class="text-center"><p>GPIO2_16N</p></td>
<td class="text-center"><p>J19</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>39</p></td>
<td class="text-center"><p>GPIO2_17P</p></td>
<td class="text-center"><p>J20</p></td>
<td class="text-center"><p>40</p></td>
<td class="text-center"><p>GPIO2_17N</p></td>
<td class="text-center"><p>H20</p></td>
</tr>
</tbody>
</table>
</section>
<section id="power">
<h2>○Power<a class="headerlink" href="#power" title="Link to this heading">¶</a></h2>
<p>​	The board is use the +5V supply from USB. The Figure shows the USB can use to provide power.</p>
<p>![image-20240808174038559](G:\MARKDOWN_DOC\DEV\Z7LITE\Z7Lite Reference Manual_ES1_240908.assets\image-20240808174038559.png)</p>
<div style="page-break-after:always;"></div>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">SPDOC</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../BASED_BOARD/BASED_BOARD.html">BASED_BOARD Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CORE_BOARD/CORE_BOARD.html">CORE_BOARD Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../DEV_BOARD.html">DEV_BOARD Documentation</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2024, EAR.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.0</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="../../_sources/DEV_BOARD/Z7-LITE/Z7-Lite-Reference_Manual.md.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>