===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3585 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2392 ( 10.5%)    0.2392 ( 17.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1885 (  8.3%)    0.1885 ( 13.9%)    Parse modules
    0.0472 (  2.1%)    0.0472 (  3.5%)    Verify circuit
    1.9143 ( 84.2%)    1.0006 ( 73.7%)  'firrtl.circuit' Pipeline
    0.0415 (  1.8%)    0.0415 (  3.1%)    LowerFIRRTLAnnotations
    0.1751 (  7.7%)    0.0952 (  7.0%)    'firrtl.module' Pipeline
    0.0697 (  3.1%)    0.0386 (  2.8%)      DropName
    0.1053 (  4.6%)    0.0567 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0087 (  0.4%)    0.0049 (  0.4%)    'firrtl.module' Pipeline
    0.0087 (  0.4%)    0.0049 (  0.4%)      LowerCHIRRTLPass
    0.0123 (  0.5%)    0.0123 (  0.9%)    InferWidths
    0.0356 (  1.6%)    0.0356 (  2.6%)    MemToRegOfVec
    0.0602 (  2.6%)    0.0602 (  4.4%)    InferResets
    0.0046 (  0.2%)    0.0046 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0105 (  0.5%)    0.0105 (  0.8%)    WireDFT
    0.0649 (  2.9%)    0.0649 (  4.8%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0848 (  3.7%)    0.0450 (  3.3%)    'firrtl.module' Pipeline
    0.0832 (  3.7%)    0.0442 (  3.3%)      ExpandWhens
    0.0016 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0153 (  0.7%)    0.0153 (  1.1%)    CheckCombCycles
    0.0046 (  0.2%)    0.0046 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6451 ( 28.4%)    0.3603 ( 26.5%)    'firrtl.module' Pipeline
    0.6152 ( 27.1%)    0.3440 ( 25.3%)      Canonicalizer
    0.0298 (  1.3%)    0.0162 (  1.2%)      InferReadWrite
    0.0131 (  0.6%)    0.0131 (  1.0%)    PrefixModules
    0.0038 (  0.2%)    0.0038 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0216 (  0.9%)    0.0216 (  1.6%)    Inliner
    0.0275 (  1.2%)    0.0275 (  2.0%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0105 (  0.5%)    0.0105 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1209 (  5.3%)    0.1209 (  8.9%)    'firrtl.module' Pipeline
    0.0081 (  0.4%)    0.0081 (  0.6%)      DropName
    0.1127 (  5.0%)    0.1127 (  8.3%)      Canonicalizer
    0.0135 (  0.6%)    0.0135 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0446 (  2.0%)    0.0446 (  3.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0390 (  1.7%)    0.0390 (  2.9%)  'hw.module' Pipeline
    0.0105 (  0.5%)    0.0105 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0185 (  0.8%)    0.0185 (  1.4%)    Canonicalizer
    0.0072 (  0.3%)    0.0072 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0028 (  0.1%)    0.0028 (  0.2%)    HWCleanup
    0.0046 (  0.2%)    0.0046 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0044 (  0.2%)    0.0044 (  0.3%)    PrettifyVerilog
    0.0040 (  0.2%)    0.0040 (  0.3%)  StripDebugInfoWithPred
    0.0244 (  1.1%)    0.0244 (  1.8%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.2722 (100.0%)    1.3585 (100.0%)  Total

{
  totalTime: 1.369,
  maxMemory: 70369280
}
