// Seed: 1020338068
module module_0;
  logic id_1[-1 : 1];
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4
);
  assign id_3 = id_2 + -1'b0 + {(id_2) {1}} + 1 - id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_13 = 32'd70,
    parameter id_16 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  and primCall (
      id_11, id_12, id_14, id_15, id_17, id_19, id_20, id_21, id_3, id_4, id_6, id_7, id_8, id_9
  );
  input logic [7:0] id_17;
  output wire _id_16;
  inout wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 ();
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
