// Seed: 3644808172
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri1 id_6
);
  tri0 id_8 = 1;
  wire id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    output tri0  id_2,
    output tri   id_3,
    output logic id_4,
    input  wand  id_5,
    input  wand  id_6,
    output wire  id_7,
    input  wire  id_8,
    input  wor   id_9,
    input  wand  id_10,
    output tri   id_11,
    output uwire id_12,
    input  wor   id_13,
    output wand  id_14,
    input  uwire id_15,
    input  wire  id_16
    , id_19, id_20,
    input  wor   id_17
);
  final begin
    id_4 <= 1;
  end
  module_0(
      id_15, id_16, id_11, id_0, id_6, id_2, id_6
  );
endmodule
