
Movement2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c18  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084c18  00084c18  0000cc18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a64  20070000  00084c20  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000e0  20070a64  00085684  00010a64  2**2
                  ALLOC
  4 .stack        00002004  20070b44  00085764  00010a64  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010a64  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a8d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ea0a  00000000  00000000  00010ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002569  00000000  00000000  0001f4f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000055b2  00000000  00000000  00021a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000bc8  00000000  00000000  0002700d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ac8  00000000  00000000  00027bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005fc7  00000000  00000000  0002869d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e899  00000000  00000000  0002e664  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006318c  00000000  00000000  0003cefd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002378  00000000  00000000  000a008c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b48 	.word	0x20072b48
   80004:	00080e05 	.word	0x00080e05
   80008:	00080e01 	.word	0x00080e01
   8000c:	00080e01 	.word	0x00080e01
   80010:	00080e01 	.word	0x00080e01
   80014:	00080e01 	.word	0x00080e01
   80018:	00080e01 	.word	0x00080e01
	...
   8002c:	00080e01 	.word	0x00080e01
   80030:	00080e01 	.word	0x00080e01
   80034:	00000000 	.word	0x00000000
   80038:	00080e01 	.word	0x00080e01
   8003c:	00080e01 	.word	0x00080e01
   80040:	00080e01 	.word	0x00080e01
   80044:	00080e01 	.word	0x00080e01
   80048:	00080e01 	.word	0x00080e01
   8004c:	00080e01 	.word	0x00080e01
   80050:	00080e01 	.word	0x00080e01
   80054:	00080e01 	.word	0x00080e01
   80058:	00080e01 	.word	0x00080e01
   8005c:	00080e01 	.word	0x00080e01
   80060:	00080e01 	.word	0x00080e01
   80064:	00080e01 	.word	0x00080e01
   80068:	00000000 	.word	0x00000000
   8006c:	00080c4d 	.word	0x00080c4d
   80070:	00080c61 	.word	0x00080c61
   80074:	00080c75 	.word	0x00080c75
   80078:	00080c89 	.word	0x00080c89
	...
   80084:	00080e01 	.word	0x00080e01
   80088:	00080e01 	.word	0x00080e01
   8008c:	00080e01 	.word	0x00080e01
   80090:	00080e01 	.word	0x00080e01
   80094:	00080e01 	.word	0x00080e01
   80098:	00080e01 	.word	0x00080e01
   8009c:	00080e01 	.word	0x00080e01
   800a0:	00080e01 	.word	0x00080e01
   800a4:	00000000 	.word	0x00000000
   800a8:	00080e01 	.word	0x00080e01
   800ac:	000807d5 	.word	0x000807d5
   800b0:	000807a1 	.word	0x000807a1
   800b4:	00080e01 	.word	0x00080e01
   800b8:	00080e01 	.word	0x00080e01
   800bc:	00080e01 	.word	0x00080e01
   800c0:	00080e01 	.word	0x00080e01
   800c4:	00080e01 	.word	0x00080e01
   800c8:	00080e01 	.word	0x00080e01
   800cc:	00080e01 	.word	0x00080e01
   800d0:	00080e01 	.word	0x00080e01
   800d4:	00080e01 	.word	0x00080e01
   800d8:	00080e01 	.word	0x00080e01
   800dc:	00080e01 	.word	0x00080e01
   800e0:	00080e01 	.word	0x00080e01
   800e4:	00080e01 	.word	0x00080e01
   800e8:	00080e01 	.word	0x00080e01
   800ec:	00080e01 	.word	0x00080e01
   800f0:	00080e01 	.word	0x00080e01

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070a64 	.word	0x20070a64
   80110:	00000000 	.word	0x00000000
   80114:	00084c20 	.word	0x00084c20

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084c20 	.word	0x00084c20
   8013c:	20070a68 	.word	0x20070a68
   80140:	00084c20 	.word	0x00084c20
   80144:	00000000 	.word	0x00000000

00080148 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80148:	4b04      	ldr	r3, [pc, #16]	; (8015c <pulseCounter_handlerA+0x14>)
   8014a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int counterA = 0;
 int counterB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   8014c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80150:	d003      	beq.n	8015a <pulseCounter_handlerA+0x12>
	{
		counterA++;
   80152:	4b03      	ldr	r3, [pc, #12]	; (80160 <pulseCounter_handlerA+0x18>)
   80154:	681a      	ldr	r2, [r3, #0]
   80156:	3201      	adds	r2, #1
   80158:	601a      	str	r2, [r3, #0]
   8015a:	4770      	bx	lr
   8015c:	400e1200 	.word	0x400e1200
   80160:	20070a80 	.word	0x20070a80

00080164 <pulseCounter_handlerB>:
   80164:	4b04      	ldr	r3, [pc, #16]	; (80178 <pulseCounter_handlerB+0x14>)
   80166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   80168:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8016c:	d003      	beq.n	80176 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   8016e:	4b03      	ldr	r3, [pc, #12]	; (8017c <pulseCounter_handlerB+0x18>)
   80170:	681a      	ldr	r2, [r3, #0]
   80172:	3201      	adds	r2, #1
   80174:	601a      	str	r2, [r3, #0]
   80176:	4770      	bx	lr
   80178:	400e1200 	.word	0x400e1200
   8017c:	20070a84 	.word	0x20070a84

00080180 <pulseCounter_configA>:
		
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80180:	b570      	push	{r4, r5, r6, lr}
   80182:	b082      	sub	sp, #8
   80184:	4606      	mov	r6, r0
   80186:	460d      	mov	r5, r1
   80188:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8018a:	2000      	movs	r0, #0
   8018c:	4b0d      	ldr	r3, [pc, #52]	; (801c4 <pulseCounter_configA+0x44>)
   8018e:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80190:	4630      	mov	r0, r6
   80192:	4b0d      	ldr	r3, [pc, #52]	; (801c8 <pulseCounter_configA+0x48>)
   80194:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   80196:	4628      	mov	r0, r5
   80198:	4621      	mov	r1, r4
   8019a:	2201      	movs	r2, #1
   8019c:	4b0b      	ldr	r3, [pc, #44]	; (801cc <pulseCounter_configA+0x4c>)
   8019e:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   801a0:	4b0b      	ldr	r3, [pc, #44]	; (801d0 <pulseCounter_configA+0x50>)
   801a2:	9300      	str	r3, [sp, #0]
   801a4:	4628      	mov	r0, r5
   801a6:	4631      	mov	r1, r6
   801a8:	4622      	mov	r2, r4
   801aa:	2340      	movs	r3, #64	; 0x40
   801ac:	4e09      	ldr	r6, [pc, #36]	; (801d4 <pulseCounter_configA+0x54>)
   801ae:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   801b0:	4628      	mov	r0, r5
   801b2:	4621      	mov	r1, r4
   801b4:	4b08      	ldr	r3, [pc, #32]	; (801d8 <pulseCounter_configA+0x58>)
   801b6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   801b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   801bc:	4b07      	ldr	r3, [pc, #28]	; (801dc <pulseCounter_configA+0x5c>)
   801be:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   801c0:	b002      	add	sp, #8
   801c2:	bd70      	pop	{r4, r5, r6, pc}
   801c4:	00080ddd 	.word	0x00080ddd
   801c8:	00080d85 	.word	0x00080d85
   801cc:	000809a9 	.word	0x000809a9
   801d0:	00080149 	.word	0x00080149
   801d4:	00080c11 	.word	0x00080c11
   801d8:	00080a35 	.word	0x00080a35
   801dc:	e000e100 	.word	0xe000e100

000801e0 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   801e0:	b570      	push	{r4, r5, r6, lr}
   801e2:	b082      	sub	sp, #8
   801e4:	4606      	mov	r6, r0
   801e6:	460d      	mov	r5, r1
   801e8:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   801ea:	2000      	movs	r0, #0
   801ec:	4b0d      	ldr	r3, [pc, #52]	; (80224 <pulseCounter_configB+0x44>)
   801ee:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   801f0:	4630      	mov	r0, r6
   801f2:	4b0d      	ldr	r3, [pc, #52]	; (80228 <pulseCounter_configB+0x48>)
   801f4:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   801f6:	4628      	mov	r0, r5
   801f8:	4621      	mov	r1, r4
   801fa:	2201      	movs	r2, #1
   801fc:	4b0b      	ldr	r3, [pc, #44]	; (8022c <pulseCounter_configB+0x4c>)
   801fe:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   80200:	4b0b      	ldr	r3, [pc, #44]	; (80230 <pulseCounter_configB+0x50>)
   80202:	9300      	str	r3, [sp, #0]
   80204:	4628      	mov	r0, r5
   80206:	4631      	mov	r1, r6
   80208:	4622      	mov	r2, r4
   8020a:	2340      	movs	r3, #64	; 0x40
   8020c:	4e09      	ldr	r6, [pc, #36]	; (80234 <pulseCounter_configB+0x54>)
   8020e:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80210:	4628      	mov	r0, r5
   80212:	4621      	mov	r1, r4
   80214:	4b08      	ldr	r3, [pc, #32]	; (80238 <pulseCounter_configB+0x58>)
   80216:	4798      	blx	r3
   80218:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8021c:	4b07      	ldr	r3, [pc, #28]	; (8023c <pulseCounter_configB+0x5c>)
   8021e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80220:	b002      	add	sp, #8
   80222:	bd70      	pop	{r4, r5, r6, pc}
   80224:	00080ddd 	.word	0x00080ddd
   80228:	00080d85 	.word	0x00080d85
   8022c:	000809a9 	.word	0x000809a9
   80230:	00080165 	.word	0x00080165
   80234:	00080c11 	.word	0x00080c11
   80238:	00080a35 	.word	0x00080a35
   8023c:	e000e100 	.word	0xe000e100

00080240 <TC0_init>:
static uint32_t disable_write_protect(uint32_t key){
	if(key == WPKEY_WPMR_PMC)
	{
		*p_PMC_WPMR &= 0;               // clear entire register just to be safe
		*p_PMC_WPMR |= WPKEY_WPMR_PMC;  // first write WPKEY = 0x504D43 to register
		*p_PMC_WPMR &= 0x11111100;      // then clear WPEN bit, mask upper bytes
   80240:	4b11      	ldr	r3, [pc, #68]	; (80288 <TC0_init+0x48>)
   80242:	4a12      	ldr	r2, [pc, #72]	; (8028c <TC0_init+0x4c>)
   80244:	6013      	str	r3, [r2, #0]
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   80246:	4a12      	ldr	r2, [pc, #72]	; (80290 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   80248:	6811      	ldr	r1, [r2, #0]
   8024a:	f021 0102 	bic.w	r1, r1, #2
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   8024e:	f041 0101 	orr.w	r1, r1, #1
   80252:	6011      	str	r1, [r2, #0]
	else if (key == WPKEY_WPMR_TC)
	{
		enable_clock_TC0CH0();    /* in order to access TC_WPMR, the Timer Counter clock of the first channel must be enabled */	
		*p_TC_WPMR &= 0;
		*p_TC_WPMR |= WPKEY_WPMR_TC;
		*p_TC_WPMR &= 0x11111100; // disable Write Protect by clearing WPEN bit, mask upper bytes
   80254:	32e4      	adds	r2, #228	; 0xe4
   80256:	6013      	str	r3, [r2, #0]

static void enable_periph_clk(uint32_t periph_id){
	//disable_write_protect(WPKEY_WPMR_PMC);
	if(periph_id == PERIPH_ID_TCC0)
	{
		if((*p_PMC_PCSR0 & (1<<PERIPH_ID_TCC0)) != (1<<PERIPH_ID_TCC0)){  /* check status of peripheral clock corresponding to Timer Counter Channel 0 (if enabled) */
   80258:	4b0e      	ldr	r3, [pc, #56]	; (80294 <TC0_init+0x54>)
   8025a:	681b      	ldr	r3, [r3, #0]
   8025c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   80260:	d103      	bne.n	8026a <TC0_init+0x2a>
			*p_PMC_PCER0 = (1 << PERIPH_ID_TCC0);                         /* enable peripheral clock corresponding to Timer Counter Channel 0 */
   80262:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80266:	4b0c      	ldr	r3, [pc, #48]	; (80298 <TC0_init+0x58>)
   80268:	601a      	str	r2, [r3, #0]
	*p_TC_CMR0 &= ~(1 << WAVE);
}

static void select_clock(){
	/* set TCCLKS bits in TC_CMR (clock selected MCK/2 clock signal (from PMC)) */
	*p_TC_CMR0 &= 0x11111110;
   8026a:	4a0c      	ldr	r2, [pc, #48]	; (8029c <TC0_init+0x5c>)
   8026c:	6813      	ldr	r3, [r2, #0]
   8026e:	f003 3311 	and.w	r3, r3, #286331153	; 0x11111111
   80272:	f023 0301 	bic.w	r3, r3, #1
   80276:	6013      	str	r3, [r2, #0]
static void start_clock(){
	/* The start and stop commands are effective only if the clock is enabled */
	/* A trigger resets the counter and starts the counter clock */
	/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
	/* A software trigger is performed: the counter is reset and the clock is started */
	*p_TC_CCR |= (1 << SWTRG); 
   80278:	4b05      	ldr	r3, [pc, #20]	; (80290 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   8027a:	681a      	ldr	r2, [r3, #0]
   8027c:	f022 0202 	bic.w	r2, r2, #2
static void start_clock(){
	/* The start and stop commands are effective only if the clock is enabled */
	/* A trigger resets the counter and starts the counter clock */
	/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
	/* A software trigger is performed: the counter is reset and the clock is started */
	*p_TC_CCR |= (1 << SWTRG); 
   80280:	f042 0205 	orr.w	r2, r2, #5
   80284:	601a      	str	r2, [r3, #0]
   80286:	4770      	bx	lr
   80288:	00100100 	.word	0x00100100
   8028c:	400e06e4 	.word	0x400e06e4
   80290:	40080000 	.word	0x40080000
   80294:	400e0618 	.word	0x400e0618
   80298:	400e0610 	.word	0x400e0610
   8029c:	40080004 	.word	0x40080004

000802a0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   802a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802a4:	460c      	mov	r4, r1
   802a6:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   802a8:	b960      	cbnz	r0, 802c4 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   802aa:	2a00      	cmp	r2, #0
   802ac:	dd0e      	ble.n	802cc <_read+0x2c>
   802ae:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   802b0:	4e09      	ldr	r6, [pc, #36]	; (802d8 <_read+0x38>)
   802b2:	4d0a      	ldr	r5, [pc, #40]	; (802dc <_read+0x3c>)
   802b4:	6830      	ldr	r0, [r6, #0]
   802b6:	4621      	mov	r1, r4
   802b8:	682b      	ldr	r3, [r5, #0]
   802ba:	4798      	blx	r3
		ptr++;
   802bc:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802be:	42bc      	cmp	r4, r7
   802c0:	d1f8      	bne.n	802b4 <_read+0x14>
   802c2:	e006      	b.n	802d2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   802c4:	f04f 30ff 	mov.w	r0, #4294967295
   802c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   802cc:	2000      	movs	r0, #0
   802ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802d2:	4640      	mov	r0, r8
	}
	return nChars;
}
   802d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802d8:	20070b3c 	.word	0x20070b3c
   802dc:	20070b34 	.word	0x20070b34

000802e0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   802e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802e4:	460e      	mov	r6, r1
   802e6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   802e8:	3801      	subs	r0, #1
   802ea:	2802      	cmp	r0, #2
   802ec:	d80f      	bhi.n	8030e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   802ee:	b192      	cbz	r2, 80316 <_write+0x36>
   802f0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   802f2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80330 <_write+0x50>
   802f6:	4f0d      	ldr	r7, [pc, #52]	; (8032c <_write+0x4c>)
   802f8:	f8d8 0000 	ldr.w	r0, [r8]
   802fc:	5d31      	ldrb	r1, [r6, r4]
   802fe:	683b      	ldr	r3, [r7, #0]
   80300:	4798      	blx	r3
   80302:	2800      	cmp	r0, #0
   80304:	db0a      	blt.n	8031c <_write+0x3c>
			return -1;
		}
		++nChars;
   80306:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80308:	42a5      	cmp	r5, r4
   8030a:	d1f5      	bne.n	802f8 <_write+0x18>
   8030c:	e00a      	b.n	80324 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8030e:	f04f 30ff 	mov.w	r0, #4294967295
   80312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80316:	2000      	movs	r0, #0
   80318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   8031c:	f04f 30ff 	mov.w	r0, #4294967295
   80320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80324:	4620      	mov	r0, r4
	}
	return nChars;
}
   80326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8032a:	bf00      	nop
   8032c:	20070b38 	.word	0x20070b38
   80330:	20070b3c 	.word	0x20070b3c

00080334 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80334:	b4f0      	push	{r4, r5, r6, r7}
   80336:	b08c      	sub	sp, #48	; 0x30
   80338:	4607      	mov	r7, r0
   8033a:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   8033c:	ac01      	add	r4, sp, #4
   8033e:	4d12      	ldr	r5, [pc, #72]	; (80388 <pwm_clocks_generate+0x54>)
   80340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80348:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   8034c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80350:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80352:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80354:	f852 4f04 	ldr.w	r4, [r2, #4]!
   80358:	fbb6 f4f4 	udiv	r4, r6, r4
   8035c:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80360:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   80364:	d903      	bls.n	8036e <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   80366:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80368:	2b0b      	cmp	r3, #11
   8036a:	d1f3      	bne.n	80354 <pwm_clocks_generate+0x20>
   8036c:	e004      	b.n	80378 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   8036e:	2b0a      	cmp	r3, #10
   80370:	d805      	bhi.n	8037e <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   80372:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   80376:	e004      	b.n	80382 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   80378:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8037c:	e001      	b.n	80382 <pwm_clocks_generate+0x4e>
   8037e:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   80382:	b00c      	add	sp, #48	; 0x30
   80384:	bcf0      	pop	{r4, r5, r6, r7}
   80386:	4770      	bx	lr
   80388:	00084b10 	.word	0x00084b10

0008038c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   8038c:	b570      	push	{r4, r5, r6, lr}
   8038e:	4606      	mov	r6, r0
   80390:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   80392:	6808      	ldr	r0, [r1, #0]
   80394:	b140      	cbz	r0, 803a8 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   80396:	6889      	ldr	r1, [r1, #8]
   80398:	4b0b      	ldr	r3, [pc, #44]	; (803c8 <pwm_init+0x3c>)
   8039a:	4798      	blx	r3
   8039c:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   8039e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803a2:	4298      	cmp	r0, r3
   803a4:	d101      	bne.n	803aa <pwm_init+0x1e>
   803a6:	e00e      	b.n	803c6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   803a8:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   803aa:	6860      	ldr	r0, [r4, #4]
   803ac:	b140      	cbz	r0, 803c0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   803ae:	68a1      	ldr	r1, [r4, #8]
   803b0:	4b05      	ldr	r3, [pc, #20]	; (803c8 <pwm_init+0x3c>)
   803b2:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   803b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803b8:	4298      	cmp	r0, r3
   803ba:	d004      	beq.n	803c6 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   803bc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   803c0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   803c2:	2000      	movs	r0, #0
   803c4:	bd70      	pop	{r4, r5, r6, pc}
}
   803c6:	bd70      	pop	{r4, r5, r6, pc}
   803c8:	00080335 	.word	0x00080335

000803cc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   803cc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   803ce:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   803d0:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   803d2:	684a      	ldr	r2, [r1, #4]
   803d4:	f002 020f 	and.w	r2, r2, #15
   803d8:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   803da:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   803dc:	432c      	orrs	r4, r5
   803de:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   803e0:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   803e4:	7d8a      	ldrb	r2, [r1, #22]
   803e6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   803ea:	7dca      	ldrb	r2, [r1, #23]
   803ec:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   803f0:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   803f2:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   803f6:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   803fa:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   803fe:	68cc      	ldr	r4, [r1, #12]
   80400:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80404:	690c      	ldr	r4, [r1, #16]
   80406:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8040a:	7d8a      	ldrb	r2, [r1, #22]
   8040c:	b13a      	cbz	r2, 8041e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8040e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80410:	8b4a      	ldrh	r2, [r1, #26]
   80412:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80416:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8041a:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8041e:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80420:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80424:	409a      	lsls	r2, r3
   80426:	43d2      	mvns	r2, r2
   80428:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8042a:	7fce      	ldrb	r6, [r1, #31]
   8042c:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8042e:	7f8c      	ldrb	r4, [r1, #30]
   80430:	409c      	lsls	r4, r3
   80432:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80436:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80438:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8043a:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8043c:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8043e:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80442:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80444:	f891 4020 	ldrb.w	r4, [r1, #32]
   80448:	409c      	lsls	r4, r3
   8044a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8044e:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80450:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80452:	2201      	movs	r2, #1
   80454:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   80456:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8045a:	b11c      	cbz	r4, 80464 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   8045c:	6a04      	ldr	r4, [r0, #32]
   8045e:	4314      	orrs	r4, r2
   80460:	6204      	str	r4, [r0, #32]
   80462:	e003      	b.n	8046c <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80464:	6a04      	ldr	r4, [r0, #32]
   80466:	ea24 0402 	bic.w	r4, r4, r2
   8046a:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   8046c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80470:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80472:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80474:	bf0c      	ite	eq
   80476:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   80478:	4394      	bicne	r4, r2
   8047a:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   8047c:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80480:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   80482:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80484:	bf0c      	ite	eq
   80486:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   8048a:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   8048e:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   80490:	2b03      	cmp	r3, #3
   80492:	d80c      	bhi.n	804ae <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   80494:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   80496:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80498:	22ff      	movs	r2, #255	; 0xff
   8049a:	409a      	lsls	r2, r3
   8049c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   804a0:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   804a4:	fa01 f303 	lsl.w	r3, r1, r3
   804a8:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   804aa:	66c3      	str	r3, [r0, #108]	; 0x6c
   804ac:	e00c      	b.n	804c8 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   804ae:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   804b0:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   804b2:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   804b4:	22ff      	movs	r2, #255	; 0xff
   804b6:	409a      	lsls	r2, r3
   804b8:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   804bc:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   804c0:	fa01 f303 	lsl.w	r3, r1, r3
   804c4:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   804c6:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   804c8:	2000      	movs	r0, #0
   804ca:	bc70      	pop	{r4, r5, r6}
   804cc:	4770      	bx	lr
   804ce:	bf00      	nop

000804d0 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   804d0:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   804d2:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   804d4:	690b      	ldr	r3, [r1, #16]
   804d6:	4293      	cmp	r3, r2
   804d8:	d306      	bcc.n	804e8 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   804da:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   804dc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   804e0:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   804e4:	2000      	movs	r0, #0
   804e6:	e001      	b.n	804ec <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   804e8:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   804ec:	f85d 4b04 	ldr.w	r4, [sp], #4
   804f0:	4770      	bx	lr
   804f2:	bf00      	nop

000804f4 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   804f4:	2301      	movs	r3, #1
   804f6:	fa03 f101 	lsl.w	r1, r3, r1
   804fa:	6041      	str	r1, [r0, #4]
   804fc:	4770      	bx	lr
   804fe:	bf00      	nop

00080500 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80500:	2301      	movs	r3, #1
   80502:	fa03 f101 	lsl.w	r1, r3, r1
   80506:	6081      	str	r1, [r0, #8]
   80508:	4770      	bx	lr
   8050a:	bf00      	nop

0008050c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8050c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8050e:	0189      	lsls	r1, r1, #6
   80510:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80512:	2402      	movs	r4, #2
   80514:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80516:	f04f 31ff 	mov.w	r1, #4294967295
   8051a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8051c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8051e:	605a      	str	r2, [r3, #4]
}
   80520:	f85d 4b04 	ldr.w	r4, [sp], #4
   80524:	4770      	bx	lr
   80526:	bf00      	nop

00080528 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80528:	0189      	lsls	r1, r1, #6
   8052a:	2305      	movs	r3, #5
   8052c:	5043      	str	r3, [r0, r1]
   8052e:	4770      	bx	lr

00080530 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80530:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80534:	624a      	str	r2, [r1, #36]	; 0x24
   80536:	4770      	bx	lr

00080538 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80538:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   8053c:	6a08      	ldr	r0, [r1, #32]
}
   8053e:	4770      	bx	lr

00080540 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80540:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80542:	23ac      	movs	r3, #172	; 0xac
   80544:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80546:	680a      	ldr	r2, [r1, #0]
   80548:	684b      	ldr	r3, [r1, #4]
   8054a:	fbb2 f3f3 	udiv	r3, r2, r3
   8054e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80550:	1e5c      	subs	r4, r3, #1
   80552:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80556:	4294      	cmp	r4, r2
   80558:	d80a      	bhi.n	80570 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8055a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   8055c:	688b      	ldr	r3, [r1, #8]
   8055e:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80560:	f240 2302 	movw	r3, #514	; 0x202
   80564:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80568:	2350      	movs	r3, #80	; 0x50
   8056a:	6003      	str	r3, [r0, #0]

	return 0;
   8056c:	2000      	movs	r0, #0
   8056e:	e000      	b.n	80572 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80570:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80572:	f85d 4b04 	ldr.w	r4, [sp], #4
   80576:	4770      	bx	lr

00080578 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80578:	6943      	ldr	r3, [r0, #20]
   8057a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8057e:	bf1a      	itte	ne
   80580:	61c1      	strne	r1, [r0, #28]
	return 0;
   80582:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80584:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80586:	4770      	bx	lr

00080588 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80588:	6943      	ldr	r3, [r0, #20]
   8058a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8058e:	bf1d      	ittte	ne
   80590:	6983      	ldrne	r3, [r0, #24]
   80592:	700b      	strbne	r3, [r1, #0]
	return 0;
   80594:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80596:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80598:	4770      	bx	lr
   8059a:	bf00      	nop

0008059c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8059c:	6943      	ldr	r3, [r0, #20]
   8059e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   805a2:	bf1d      	ittte	ne
   805a4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   805a8:	61c1      	strne	r1, [r0, #28]
	return 0;
   805aa:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   805ac:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   805ae:	4770      	bx	lr

000805b0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   805b0:	6943      	ldr	r3, [r0, #20]
   805b2:	f013 0f01 	tst.w	r3, #1
   805b6:	d005      	beq.n	805c4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   805b8:	6983      	ldr	r3, [r0, #24]
   805ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
   805be:	600b      	str	r3, [r1, #0]

	return 0;
   805c0:	2000      	movs	r0, #0
   805c2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   805c4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   805c6:	4770      	bx	lr

000805c8 <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   805c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   805cc:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   805ce:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   805d2:	4b3b      	ldr	r3, [pc, #236]	; (806c0 <pulse_timer_init_channel+0xf8>)
   805d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   805d8:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   805da:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   805dc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   805e0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   805e4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   805e6:	f004 041f 	and.w	r4, r4, #31
   805ea:	2201      	movs	r2, #1
   805ec:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   805f0:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   805f2:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   805f6:	6943      	ldr	r3, [r0, #20]
   805f8:	69c4      	ldr	r4, [r0, #28]
   805fa:	6981      	ldr	r1, [r0, #24]
   805fc:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   805fe:	f003 001f 	and.w	r0, r3, #31
   80602:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80604:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80606:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8060a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8060e:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   80610:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   80614:	bf14      	ite	ne
   80616:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   80618:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   8061a:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   8061e:	bf14      	ite	ne
   80620:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   80622:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   80624:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   80628:	bf14      	ite	ne
   8062a:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   8062c:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   8062e:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   80632:	bf14      	ite	ne
   80634:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80638:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   8063c:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   80640:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80642:	bf14      	ite	ne
   80644:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   80646:	ea21 0202 	biceq.w	r2, r1, r2
   8064a:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   8064c:	4d1c      	ldr	r5, [pc, #112]	; (806c0 <pulse_timer_init_channel+0xf8>)
   8064e:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   80652:	eb09 0706 	add.w	r7, r9, r6
   80656:	00bf      	lsls	r7, r7, #2
   80658:	19ec      	adds	r4, r5, r7
   8065a:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8065c:	f003 021f 	and.w	r2, r3, #31
   80660:	f04f 0801 	mov.w	r8, #1
   80664:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80668:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8066a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8066e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80672:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80674:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   80676:	2000      	movs	r0, #0
   80678:	4b12      	ldr	r3, [pc, #72]	; (806c4 <pulse_timer_init_channel+0xfc>)
   8067a:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   8067c:	68a0      	ldr	r0, [r4, #8]
   8067e:	4b12      	ldr	r3, [pc, #72]	; (806c8 <pulse_timer_init_channel+0x100>)
   80680:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   80682:	59e8      	ldr	r0, [r5, r7]
   80684:	6861      	ldr	r1, [r4, #4]
   80686:	6922      	ldr	r2, [r4, #16]
   80688:	4b10      	ldr	r3, [pc, #64]	; (806cc <pulse_timer_init_channel+0x104>)
   8068a:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   8068c:	59e8      	ldr	r0, [r5, r7]
   8068e:	6861      	ldr	r1, [r4, #4]
   80690:	4b0f      	ldr	r3, [pc, #60]	; (806d0 <pulse_timer_init_channel+0x108>)
   80692:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   80694:	59e8      	ldr	r0, [r5, r7]
   80696:	6861      	ldr	r1, [r4, #4]
   80698:	2240      	movs	r2, #64	; 0x40
   8069a:	4b0e      	ldr	r3, [pc, #56]	; (806d4 <pulse_timer_init_channel+0x10c>)
   8069c:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   8069e:	444e      	add	r6, r9
   806a0:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   806a4:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   806a6:	b259      	sxtb	r1, r3
   806a8:	0949      	lsrs	r1, r1, #5
   806aa:	f003 031f 	and.w	r3, r3, #31
   806ae:	fa08 f303 	lsl.w	r3, r8, r3
   806b2:	3120      	adds	r1, #32
   806b4:	4a08      	ldr	r2, [pc, #32]	; (806d8 <pulse_timer_init_channel+0x110>)
   806b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   806ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   806be:	bf00      	nop
   806c0:	200701a4 	.word	0x200701a4
   806c4:	00080ddd 	.word	0x00080ddd
   806c8:	00080d85 	.word	0x00080d85
   806cc:	0008050d 	.word	0x0008050d
   806d0:	00080529 	.word	0x00080529
   806d4:	00080531 	.word	0x00080531
   806d8:	e000e100 	.word	0xe000e100

000806dc <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   806dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   806e0:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   806e2:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   806e6:	4b29      	ldr	r3, [pc, #164]	; (8078c <pulse_init_channel+0xb0>)
   806e8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   806ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
   806ee:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   806f0:	f003 021f 	and.w	r2, r3, #31
   806f4:	2001      	movs	r0, #1
   806f6:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   806fa:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   806fc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80700:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80704:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   80706:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   8070a:	bf14      	ite	ne
   8070c:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   8070e:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   80710:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   80714:	bf14      	ite	ne
   80716:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   80718:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   8071a:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   8071e:	bf14      	ite	ne
   80720:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   80722:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   80724:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   80728:	bf14      	ite	ne
   8072a:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8072e:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80732:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   80736:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80738:	bf14      	ite	ne
   8073a:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   8073c:	ea21 0202 	biceq.w	r2, r1, r2
   80740:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   80742:	4d12      	ldr	r5, [pc, #72]	; (8078c <pulse_init_channel+0xb0>)
   80744:	0127      	lsls	r7, r4, #4
   80746:	ebc4 0807 	rsb	r8, r4, r7
   8074a:	ea4f 0888 	mov.w	r8, r8, lsl #2
   8074e:	eb05 0608 	add.w	r6, r5, r8
   80752:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80754:	f003 021f 	and.w	r2, r3, #31
   80758:	2101      	movs	r1, #1
   8075a:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8075e:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80760:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80764:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80768:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8076a:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   8076c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   8076e:	4b08      	ldr	r3, [pc, #32]	; (80790 <pulse_init_channel+0xb4>)
   80770:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   80772:	f855 0008 	ldr.w	r0, [r5, r8]
   80776:	6871      	ldr	r1, [r6, #4]
   80778:	4b06      	ldr	r3, [pc, #24]	; (80794 <pulse_init_channel+0xb8>)
   8077a:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   8077c:	1b3c      	subs	r4, r7, r4
   8077e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   80782:	4905      	ldr	r1, [pc, #20]	; (80798 <pulse_init_channel+0xbc>)
   80784:	4b05      	ldr	r3, [pc, #20]	; (8079c <pulse_init_channel+0xc0>)
   80786:	4798      	blx	r3
   80788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8078c:	2007012c 	.word	0x2007012c
   80790:	00080d85 	.word	0x00080d85
   80794:	00080501 	.word	0x00080501
   80798:	200701ec 	.word	0x200701ec
   8079c:	0008038d 	.word	0x0008038d

000807a0 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   807a0:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   807a2:	4c09      	ldr	r4, [pc, #36]	; (807c8 <TC1_Handler+0x28>)
   807a4:	6820      	ldr	r0, [r4, #0]
   807a6:	6861      	ldr	r1, [r4, #4]
   807a8:	4b08      	ldr	r3, [pc, #32]	; (807cc <TC1_Handler+0x2c>)
   807aa:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   807ac:	7b23      	ldrb	r3, [r4, #12]
   807ae:	b259      	sxtb	r1, r3
   807b0:	0949      	lsrs	r1, r1, #5
   807b2:	f003 031f 	and.w	r3, r3, #31
   807b6:	2201      	movs	r2, #1
   807b8:	fa02 f303 	lsl.w	r3, r2, r3
   807bc:	3120      	adds	r1, #32
   807be:	4a04      	ldr	r2, [pc, #16]	; (807d0 <TC1_Handler+0x30>)
   807c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   807c4:	bd10      	pop	{r4, pc}
   807c6:	bf00      	nop
   807c8:	200701a4 	.word	0x200701a4
   807cc:	00080539 	.word	0x00080539
   807d0:	e000e100 	.word	0xe000e100

000807d4 <TC0_Handler>:
}

void TC0_Handler(void) {
   807d4:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   807d6:	4c09      	ldr	r4, [pc, #36]	; (807fc <TC0_Handler+0x28>)
   807d8:	6a60      	ldr	r0, [r4, #36]	; 0x24
   807da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   807dc:	4b08      	ldr	r3, [pc, #32]	; (80800 <TC0_Handler+0x2c>)
   807de:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   807e0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   807e4:	b259      	sxtb	r1, r3
   807e6:	0949      	lsrs	r1, r1, #5
   807e8:	f003 031f 	and.w	r3, r3, #31
   807ec:	2201      	movs	r2, #1
   807ee:	fa02 f303 	lsl.w	r3, r2, r3
   807f2:	3120      	adds	r1, #32
   807f4:	4a03      	ldr	r2, [pc, #12]	; (80804 <TC0_Handler+0x30>)
   807f6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   807fa:	bd10      	pop	{r4, pc}
   807fc:	200701a4 	.word	0x200701a4
   80800:	00080539 	.word	0x00080539
   80804:	e000e100 	.word	0xe000e100

00080808 <pulse_init>:
}


void pulse_init() {
   80808:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   8080a:	2000      	movs	r0, #0
   8080c:	4c04      	ldr	r4, [pc, #16]	; (80820 <pulse_init+0x18>)
   8080e:	47a0      	blx	r4
    pulse_init_channel(1);
   80810:	2001      	movs	r0, #1
   80812:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   80814:	2000      	movs	r0, #0
   80816:	4c03      	ldr	r4, [pc, #12]	; (80824 <pulse_init+0x1c>)
   80818:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   8081a:	2001      	movs	r0, #1
   8081c:	47a0      	blx	r4
   8081e:	bd10      	pop	{r4, pc}
   80820:	000806dd 	.word	0x000806dd
   80824:	000805c9 	.word	0x000805c9

00080828 <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   80828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8082a:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   8082c:	4c08      	ldr	r4, [pc, #32]	; (80850 <pulse_start+0x28>)
   8082e:	0107      	lsls	r7, r0, #4
   80830:	1a3d      	subs	r5, r7, r0
   80832:	00ad      	lsls	r5, r5, #2
   80834:	1961      	adds	r1, r4, r5
   80836:	5960      	ldr	r0, [r4, r5]
   80838:	3104      	adds	r1, #4
   8083a:	4b06      	ldr	r3, [pc, #24]	; (80854 <pulse_start+0x2c>)
   8083c:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   8083e:	1bbe      	subs	r6, r7, r6
   80840:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   80844:	5960      	ldr	r0, [r4, r5]
   80846:	6871      	ldr	r1, [r6, #4]
   80848:	4b03      	ldr	r3, [pc, #12]	; (80858 <pulse_start+0x30>)
   8084a:	4798      	blx	r3
   8084c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8084e:	bf00      	nop
   80850:	2007012c 	.word	0x2007012c
   80854:	000803cd 	.word	0x000803cd
   80858:	000804f5 	.word	0x000804f5

0008085c <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   8085c:	b510      	push	{r4, lr}
   8085e:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   80860:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   80864:	4b09      	ldr	r3, [pc, #36]	; (8088c <pulse_set_period+0x30>)
   80866:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   8086a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8086c:	4293      	cmp	r3, r2
   8086e:	d30b      	bcc.n	80888 <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   80870:	4b06      	ldr	r3, [pc, #24]	; (8088c <pulse_set_period+0x30>)
   80872:	0101      	lsls	r1, r0, #4
   80874:	1a0c      	subs	r4, r1, r0
   80876:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   8087a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8087e:	3104      	adds	r1, #4
   80880:	4b03      	ldr	r3, [pc, #12]	; (80890 <pulse_set_period+0x34>)
   80882:	4798      	blx	r3
    return 0;
   80884:	2000      	movs	r0, #0
   80886:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   80888:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   8088a:	bd10      	pop	{r4, pc}
   8088c:	2007012c 	.word	0x2007012c
   80890:	000804d1 	.word	0x000804d1

00080894 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80894:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80896:	480e      	ldr	r0, [pc, #56]	; (808d0 <sysclk_init+0x3c>)
   80898:	4b0e      	ldr	r3, [pc, #56]	; (808d4 <sysclk_init+0x40>)
   8089a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8089c:	2000      	movs	r0, #0
   8089e:	213e      	movs	r1, #62	; 0x3e
   808a0:	4b0d      	ldr	r3, [pc, #52]	; (808d8 <sysclk_init+0x44>)
   808a2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   808a4:	4c0d      	ldr	r4, [pc, #52]	; (808dc <sysclk_init+0x48>)
   808a6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   808a8:	2800      	cmp	r0, #0
   808aa:	d0fc      	beq.n	808a6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   808ac:	4b0c      	ldr	r3, [pc, #48]	; (808e0 <sysclk_init+0x4c>)
   808ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   808b0:	4a0c      	ldr	r2, [pc, #48]	; (808e4 <sysclk_init+0x50>)
   808b2:	4b0d      	ldr	r3, [pc, #52]	; (808e8 <sysclk_init+0x54>)
   808b4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   808b6:	4c0d      	ldr	r4, [pc, #52]	; (808ec <sysclk_init+0x58>)
   808b8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   808ba:	2800      	cmp	r0, #0
   808bc:	d0fc      	beq.n	808b8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   808be:	2010      	movs	r0, #16
   808c0:	4b0b      	ldr	r3, [pc, #44]	; (808f0 <sysclk_init+0x5c>)
   808c2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   808c4:	4b0b      	ldr	r3, [pc, #44]	; (808f4 <sysclk_init+0x60>)
   808c6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   808c8:	4801      	ldr	r0, [pc, #4]	; (808d0 <sysclk_init+0x3c>)
   808ca:	4b02      	ldr	r3, [pc, #8]	; (808d4 <sysclk_init+0x40>)
   808cc:	4798      	blx	r3
   808ce:	bd10      	pop	{r4, pc}
   808d0:	0501bd00 	.word	0x0501bd00
   808d4:	200700a5 	.word	0x200700a5
   808d8:	00080d01 	.word	0x00080d01
   808dc:	00080d55 	.word	0x00080d55
   808e0:	00080d65 	.word	0x00080d65
   808e4:	200d3f01 	.word	0x200d3f01
   808e8:	400e0600 	.word	0x400e0600
   808ec:	00080d75 	.word	0x00080d75
   808f0:	00080c9d 	.word	0x00080c9d
   808f4:	00080eb5 	.word	0x00080eb5

000808f8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   808f8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   808fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   808fe:	4b13      	ldr	r3, [pc, #76]	; (8094c <board_init+0x54>)
   80900:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80902:	200b      	movs	r0, #11
   80904:	4c12      	ldr	r4, [pc, #72]	; (80950 <board_init+0x58>)
   80906:	47a0      	blx	r4
   80908:	200c      	movs	r0, #12
   8090a:	47a0      	blx	r4
   8090c:	200d      	movs	r0, #13
   8090e:	47a0      	blx	r4
   80910:	200e      	movs	r0, #14
   80912:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80914:	203b      	movs	r0, #59	; 0x3b
   80916:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8091a:	4c0e      	ldr	r4, [pc, #56]	; (80954 <board_init+0x5c>)
   8091c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8091e:	2055      	movs	r0, #85	; 0x55
   80920:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80924:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80926:	2056      	movs	r0, #86	; 0x56
   80928:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8092c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8092e:	2068      	movs	r0, #104	; 0x68
   80930:	4909      	ldr	r1, [pc, #36]	; (80958 <board_init+0x60>)
   80932:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80934:	205c      	movs	r0, #92	; 0x5c
   80936:	4909      	ldr	r1, [pc, #36]	; (8095c <board_init+0x64>)
   80938:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8093a:	4809      	ldr	r0, [pc, #36]	; (80960 <board_init+0x68>)
   8093c:	f44f 7140 	mov.w	r1, #768	; 0x300
   80940:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80944:	4b07      	ldr	r3, [pc, #28]	; (80964 <board_init+0x6c>)
   80946:	4798      	blx	r3
   80948:	bd10      	pop	{r4, pc}
   8094a:	bf00      	nop
   8094c:	400e1a50 	.word	0x400e1a50
   80950:	00080d85 	.word	0x00080d85
   80954:	00080a45 	.word	0x00080a45
   80958:	28000079 	.word	0x28000079
   8095c:	28000001 	.word	0x28000001
   80960:	400e0e00 	.word	0x400e0e00
   80964:	00080b19 	.word	0x00080b19

00080968 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80968:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8096a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8096e:	d016      	beq.n	8099e <pio_set_peripheral+0x36>
   80970:	d804      	bhi.n	8097c <pio_set_peripheral+0x14>
   80972:	b1c1      	cbz	r1, 809a6 <pio_set_peripheral+0x3e>
   80974:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80978:	d00a      	beq.n	80990 <pio_set_peripheral+0x28>
   8097a:	e013      	b.n	809a4 <pio_set_peripheral+0x3c>
   8097c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80980:	d011      	beq.n	809a6 <pio_set_peripheral+0x3e>
   80982:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80986:	d00e      	beq.n	809a6 <pio_set_peripheral+0x3e>
   80988:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8098c:	d10a      	bne.n	809a4 <pio_set_peripheral+0x3c>
   8098e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80990:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80992:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80994:	400b      	ands	r3, r1
   80996:	ea23 0302 	bic.w	r3, r3, r2
   8099a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8099c:	e002      	b.n	809a4 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8099e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   809a0:	4313      	orrs	r3, r2
   809a2:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   809a4:	6042      	str	r2, [r0, #4]
   809a6:	4770      	bx	lr

000809a8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   809a8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   809aa:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   809ae:	bf14      	ite	ne
   809b0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   809b2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   809b4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   809b8:	bf14      	ite	ne
   809ba:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   809bc:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   809be:	f012 0f02 	tst.w	r2, #2
   809c2:	d002      	beq.n	809ca <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   809c4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   809c8:	e004      	b.n	809d4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   809ca:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   809ce:	bf18      	it	ne
   809d0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   809d4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   809d6:	6001      	str	r1, [r0, #0]
   809d8:	4770      	bx	lr
   809da:	bf00      	nop

000809dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   809dc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   809de:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   809e0:	9c01      	ldr	r4, [sp, #4]
   809e2:	b10c      	cbz	r4, 809e8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   809e4:	6641      	str	r1, [r0, #100]	; 0x64
   809e6:	e000      	b.n	809ea <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   809e8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   809ea:	b10b      	cbz	r3, 809f0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   809ec:	6501      	str	r1, [r0, #80]	; 0x50
   809ee:	e000      	b.n	809f2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   809f0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   809f2:	b10a      	cbz	r2, 809f8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   809f4:	6301      	str	r1, [r0, #48]	; 0x30
   809f6:	e000      	b.n	809fa <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   809f8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   809fa:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   809fc:	6001      	str	r1, [r0, #0]
}
   809fe:	f85d 4b04 	ldr.w	r4, [sp], #4
   80a02:	4770      	bx	lr

00080a04 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80a04:	f012 0f10 	tst.w	r2, #16
   80a08:	d010      	beq.n	80a2c <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   80a0a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80a0e:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80a12:	bf14      	ite	ne
   80a14:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   80a18:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80a1c:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   80a20:	bf14      	ite	ne
   80a22:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   80a26:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80a2a:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80a2c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80a30:	4770      	bx	lr
   80a32:	bf00      	nop

00080a34 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80a34:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   80a36:	6401      	str	r1, [r0, #64]	; 0x40
   80a38:	4770      	bx	lr
   80a3a:	bf00      	nop

00080a3c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80a3c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80a3e:	4770      	bx	lr

00080a40 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80a40:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80a42:	4770      	bx	lr

00080a44 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80a44:	b570      	push	{r4, r5, r6, lr}
   80a46:	b082      	sub	sp, #8
   80a48:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80a4a:	0944      	lsrs	r4, r0, #5
   80a4c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80a50:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80a54:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80a56:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80a5a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a5e:	d030      	beq.n	80ac2 <pio_configure_pin+0x7e>
   80a60:	d806      	bhi.n	80a70 <pio_configure_pin+0x2c>
   80a62:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a66:	d00a      	beq.n	80a7e <pio_configure_pin+0x3a>
   80a68:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80a6c:	d018      	beq.n	80aa0 <pio_configure_pin+0x5c>
   80a6e:	e049      	b.n	80b04 <pio_configure_pin+0xc0>
   80a70:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80a74:	d030      	beq.n	80ad8 <pio_configure_pin+0x94>
   80a76:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80a7a:	d02d      	beq.n	80ad8 <pio_configure_pin+0x94>
   80a7c:	e042      	b.n	80b04 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80a7e:	f000 001f 	and.w	r0, r0, #31
   80a82:	2401      	movs	r4, #1
   80a84:	4084      	lsls	r4, r0
   80a86:	4630      	mov	r0, r6
   80a88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a8c:	4622      	mov	r2, r4
   80a8e:	4b1f      	ldr	r3, [pc, #124]	; (80b0c <pio_configure_pin+0xc8>)
   80a90:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a92:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a96:	bf14      	ite	ne
   80a98:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a9a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a9c:	2001      	movs	r0, #1
   80a9e:	e032      	b.n	80b06 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80aa0:	f000 001f 	and.w	r0, r0, #31
   80aa4:	2401      	movs	r4, #1
   80aa6:	4084      	lsls	r4, r0
   80aa8:	4630      	mov	r0, r6
   80aaa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80aae:	4622      	mov	r2, r4
   80ab0:	4b16      	ldr	r3, [pc, #88]	; (80b0c <pio_configure_pin+0xc8>)
   80ab2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ab4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ab8:	bf14      	ite	ne
   80aba:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80abc:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80abe:	2001      	movs	r0, #1
   80ac0:	e021      	b.n	80b06 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80ac2:	f000 011f 	and.w	r1, r0, #31
   80ac6:	2401      	movs	r4, #1
   80ac8:	4630      	mov	r0, r6
   80aca:	fa04 f101 	lsl.w	r1, r4, r1
   80ace:	462a      	mov	r2, r5
   80ad0:	4b0f      	ldr	r3, [pc, #60]	; (80b10 <pio_configure_pin+0xcc>)
   80ad2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ad4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80ad6:	e016      	b.n	80b06 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80ad8:	f000 011f 	and.w	r1, r0, #31
   80adc:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80ade:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80ae2:	ea05 0304 	and.w	r3, r5, r4
   80ae6:	9300      	str	r3, [sp, #0]
   80ae8:	4630      	mov	r0, r6
   80aea:	fa04 f101 	lsl.w	r1, r4, r1
   80aee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80af2:	bf14      	ite	ne
   80af4:	2200      	movne	r2, #0
   80af6:	2201      	moveq	r2, #1
   80af8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80afc:	4d05      	ldr	r5, [pc, #20]	; (80b14 <pio_configure_pin+0xd0>)
   80afe:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80b00:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80b02:	e000      	b.n	80b06 <pio_configure_pin+0xc2>

	default:
		return 0;
   80b04:	2000      	movs	r0, #0
	}

	return 1;
}
   80b06:	b002      	add	sp, #8
   80b08:	bd70      	pop	{r4, r5, r6, pc}
   80b0a:	bf00      	nop
   80b0c:	00080969 	.word	0x00080969
   80b10:	000809a9 	.word	0x000809a9
   80b14:	000809dd 	.word	0x000809dd

00080b18 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80b18:	b5f0      	push	{r4, r5, r6, r7, lr}
   80b1a:	b083      	sub	sp, #12
   80b1c:	4607      	mov	r7, r0
   80b1e:	460e      	mov	r6, r1
   80b20:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80b22:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80b26:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80b2a:	d026      	beq.n	80b7a <pio_configure_pin_group+0x62>
   80b2c:	d806      	bhi.n	80b3c <pio_configure_pin_group+0x24>
   80b2e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80b32:	d00a      	beq.n	80b4a <pio_configure_pin_group+0x32>
   80b34:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80b38:	d013      	beq.n	80b62 <pio_configure_pin_group+0x4a>
   80b3a:	e034      	b.n	80ba6 <pio_configure_pin_group+0x8e>
   80b3c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80b40:	d01f      	beq.n	80b82 <pio_configure_pin_group+0x6a>
   80b42:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80b46:	d01c      	beq.n	80b82 <pio_configure_pin_group+0x6a>
   80b48:	e02d      	b.n	80ba6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80b4a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b4e:	4632      	mov	r2, r6
   80b50:	4b16      	ldr	r3, [pc, #88]	; (80bac <pio_configure_pin_group+0x94>)
   80b52:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b54:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b58:	bf14      	ite	ne
   80b5a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b5c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b5e:	2001      	movs	r0, #1
   80b60:	e022      	b.n	80ba8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80b62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b66:	4632      	mov	r2, r6
   80b68:	4b10      	ldr	r3, [pc, #64]	; (80bac <pio_configure_pin_group+0x94>)
   80b6a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b6c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b70:	bf14      	ite	ne
   80b72:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b74:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b76:	2001      	movs	r0, #1
   80b78:	e016      	b.n	80ba8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80b7a:	4b0d      	ldr	r3, [pc, #52]	; (80bb0 <pio_configure_pin_group+0x98>)
   80b7c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80b7e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80b80:	e012      	b.n	80ba8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80b82:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80b86:	f005 0301 	and.w	r3, r5, #1
   80b8a:	9300      	str	r3, [sp, #0]
   80b8c:	4638      	mov	r0, r7
   80b8e:	4631      	mov	r1, r6
   80b90:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80b94:	bf14      	ite	ne
   80b96:	2200      	movne	r2, #0
   80b98:	2201      	moveq	r2, #1
   80b9a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80b9e:	4c05      	ldr	r4, [pc, #20]	; (80bb4 <pio_configure_pin_group+0x9c>)
   80ba0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80ba2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80ba4:	e000      	b.n	80ba8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80ba6:	2000      	movs	r0, #0
	}

	return 1;
}
   80ba8:	b003      	add	sp, #12
   80baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80bac:	00080969 	.word	0x00080969
   80bb0:	000809a9 	.word	0x000809a9
   80bb4:	000809dd 	.word	0x000809dd

00080bb8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80bbc:	4604      	mov	r4, r0
   80bbe:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80bc0:	4b10      	ldr	r3, [pc, #64]	; (80c04 <pio_handler_process+0x4c>)
   80bc2:	4798      	blx	r3
   80bc4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80bc6:	4620      	mov	r0, r4
   80bc8:	4b0f      	ldr	r3, [pc, #60]	; (80c08 <pio_handler_process+0x50>)
   80bca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80bcc:	4005      	ands	r5, r0
   80bce:	d017      	beq.n	80c00 <pio_handler_process+0x48>
   80bd0:	4f0e      	ldr	r7, [pc, #56]	; (80c0c <pio_handler_process+0x54>)
   80bd2:	f107 040c 	add.w	r4, r7, #12
   80bd6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80bd8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80bdc:	42b3      	cmp	r3, r6
   80bde:	d10a      	bne.n	80bf6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80be0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80be4:	4229      	tst	r1, r5
   80be6:	d006      	beq.n	80bf6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80be8:	6823      	ldr	r3, [r4, #0]
   80bea:	4630      	mov	r0, r6
   80bec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80bee:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80bf2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80bf6:	42bc      	cmp	r4, r7
   80bf8:	d002      	beq.n	80c00 <pio_handler_process+0x48>
   80bfa:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80bfc:	2d00      	cmp	r5, #0
   80bfe:	d1eb      	bne.n	80bd8 <pio_handler_process+0x20>
   80c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c04:	00080a3d 	.word	0x00080a3d
   80c08:	00080a41 	.word	0x00080a41
   80c0c:	20070a8c 	.word	0x20070a8c

00080c10 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80c12:	4c0b      	ldr	r4, [pc, #44]	; (80c40 <pio_handler_set+0x30>)
   80c14:	6824      	ldr	r4, [r4, #0]
   80c16:	2c06      	cmp	r4, #6
   80c18:	d810      	bhi.n	80c3c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80c1a:	4f0a      	ldr	r7, [pc, #40]	; (80c44 <pio_handler_set+0x34>)
   80c1c:	0126      	lsls	r6, r4, #4
   80c1e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   80c20:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   80c22:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80c24:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80c26:	9906      	ldr	r1, [sp, #24]
   80c28:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   80c2a:	3401      	adds	r4, #1
   80c2c:	4904      	ldr	r1, [pc, #16]	; (80c40 <pio_handler_set+0x30>)
   80c2e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   80c30:	4611      	mov	r1, r2
   80c32:	461a      	mov	r2, r3
   80c34:	4b04      	ldr	r3, [pc, #16]	; (80c48 <pio_handler_set+0x38>)
   80c36:	4798      	blx	r3

	return 0;
   80c38:	2000      	movs	r0, #0
   80c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   80c3c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   80c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80c40:	20070a88 	.word	0x20070a88
   80c44:	20070a8c 	.word	0x20070a8c
   80c48:	00080a05 	.word	0x00080a05

00080c4c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80c4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80c4e:	4802      	ldr	r0, [pc, #8]	; (80c58 <PIOA_Handler+0xc>)
   80c50:	210b      	movs	r1, #11
   80c52:	4b02      	ldr	r3, [pc, #8]	; (80c5c <PIOA_Handler+0x10>)
   80c54:	4798      	blx	r3
   80c56:	bd08      	pop	{r3, pc}
   80c58:	400e0e00 	.word	0x400e0e00
   80c5c:	00080bb9 	.word	0x00080bb9

00080c60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80c60:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80c62:	4802      	ldr	r0, [pc, #8]	; (80c6c <PIOB_Handler+0xc>)
   80c64:	210c      	movs	r1, #12
   80c66:	4b02      	ldr	r3, [pc, #8]	; (80c70 <PIOB_Handler+0x10>)
   80c68:	4798      	blx	r3
   80c6a:	bd08      	pop	{r3, pc}
   80c6c:	400e1000 	.word	0x400e1000
   80c70:	00080bb9 	.word	0x00080bb9

00080c74 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80c74:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80c76:	4802      	ldr	r0, [pc, #8]	; (80c80 <PIOC_Handler+0xc>)
   80c78:	210d      	movs	r1, #13
   80c7a:	4b02      	ldr	r3, [pc, #8]	; (80c84 <PIOC_Handler+0x10>)
   80c7c:	4798      	blx	r3
   80c7e:	bd08      	pop	{r3, pc}
   80c80:	400e1200 	.word	0x400e1200
   80c84:	00080bb9 	.word	0x00080bb9

00080c88 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80c88:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80c8a:	4802      	ldr	r0, [pc, #8]	; (80c94 <PIOD_Handler+0xc>)
   80c8c:	210e      	movs	r1, #14
   80c8e:	4b02      	ldr	r3, [pc, #8]	; (80c98 <PIOD_Handler+0x10>)
   80c90:	4798      	blx	r3
   80c92:	bd08      	pop	{r3, pc}
   80c94:	400e1400 	.word	0x400e1400
   80c98:	00080bb9 	.word	0x00080bb9

00080c9c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80c9c:	4b17      	ldr	r3, [pc, #92]	; (80cfc <pmc_switch_mck_to_pllack+0x60>)
   80c9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80ca0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80ca4:	4310      	orrs	r0, r2
   80ca6:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ca8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80caa:	f013 0f08 	tst.w	r3, #8
   80cae:	d109      	bne.n	80cc4 <pmc_switch_mck_to_pllack+0x28>
   80cb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80cb4:	4911      	ldr	r1, [pc, #68]	; (80cfc <pmc_switch_mck_to_pllack+0x60>)
   80cb6:	e001      	b.n	80cbc <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80cb8:	3b01      	subs	r3, #1
   80cba:	d019      	beq.n	80cf0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80cbc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80cbe:	f012 0f08 	tst.w	r2, #8
   80cc2:	d0f9      	beq.n	80cb8 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80cc4:	4b0d      	ldr	r3, [pc, #52]	; (80cfc <pmc_switch_mck_to_pllack+0x60>)
   80cc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80cc8:	f022 0203 	bic.w	r2, r2, #3
   80ccc:	f042 0202 	orr.w	r2, r2, #2
   80cd0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80cd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80cd4:	f010 0008 	ands.w	r0, r0, #8
   80cd8:	d10c      	bne.n	80cf4 <pmc_switch_mck_to_pllack+0x58>
   80cda:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80cde:	4907      	ldr	r1, [pc, #28]	; (80cfc <pmc_switch_mck_to_pllack+0x60>)
   80ce0:	e001      	b.n	80ce6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80ce2:	3b01      	subs	r3, #1
   80ce4:	d008      	beq.n	80cf8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ce6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80ce8:	f012 0f08 	tst.w	r2, #8
   80cec:	d0f9      	beq.n	80ce2 <pmc_switch_mck_to_pllack+0x46>
   80cee:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80cf0:	2001      	movs	r0, #1
   80cf2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80cf4:	2000      	movs	r0, #0
   80cf6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80cf8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80cfa:	4770      	bx	lr
   80cfc:	400e0600 	.word	0x400e0600

00080d00 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80d00:	b138      	cbz	r0, 80d12 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d02:	4911      	ldr	r1, [pc, #68]	; (80d48 <pmc_switch_mainck_to_xtal+0x48>)
   80d04:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80d06:	4a11      	ldr	r2, [pc, #68]	; (80d4c <pmc_switch_mainck_to_xtal+0x4c>)
   80d08:	401a      	ands	r2, r3
   80d0a:	4b11      	ldr	r3, [pc, #68]	; (80d50 <pmc_switch_mainck_to_xtal+0x50>)
   80d0c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d0e:	620b      	str	r3, [r1, #32]
   80d10:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d12:	4a0d      	ldr	r2, [pc, #52]	; (80d48 <pmc_switch_mainck_to_xtal+0x48>)
   80d14:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80d16:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80d1a:	f023 0303 	bic.w	r3, r3, #3
   80d1e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80d22:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80d26:	0209      	lsls	r1, r1, #8
   80d28:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80d2a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d2c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80d2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80d30:	f013 0f01 	tst.w	r3, #1
   80d34:	d0fb      	beq.n	80d2e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80d36:	4a04      	ldr	r2, [pc, #16]	; (80d48 <pmc_switch_mainck_to_xtal+0x48>)
   80d38:	6a13      	ldr	r3, [r2, #32]
   80d3a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80d42:	6213      	str	r3, [r2, #32]
   80d44:	4770      	bx	lr
   80d46:	bf00      	nop
   80d48:	400e0600 	.word	0x400e0600
   80d4c:	fec8fffc 	.word	0xfec8fffc
   80d50:	01370002 	.word	0x01370002

00080d54 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80d54:	4b02      	ldr	r3, [pc, #8]	; (80d60 <pmc_osc_is_ready_mainck+0xc>)
   80d56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d58:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80d5c:	4770      	bx	lr
   80d5e:	bf00      	nop
   80d60:	400e0600 	.word	0x400e0600

00080d64 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80d64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80d68:	4b01      	ldr	r3, [pc, #4]	; (80d70 <pmc_disable_pllack+0xc>)
   80d6a:	629a      	str	r2, [r3, #40]	; 0x28
   80d6c:	4770      	bx	lr
   80d6e:	bf00      	nop
   80d70:	400e0600 	.word	0x400e0600

00080d74 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80d74:	4b02      	ldr	r3, [pc, #8]	; (80d80 <pmc_is_locked_pllack+0xc>)
   80d76:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d78:	f000 0002 	and.w	r0, r0, #2
   80d7c:	4770      	bx	lr
   80d7e:	bf00      	nop
   80d80:	400e0600 	.word	0x400e0600

00080d84 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80d84:	282c      	cmp	r0, #44	; 0x2c
   80d86:	d820      	bhi.n	80dca <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80d88:	281f      	cmp	r0, #31
   80d8a:	d80d      	bhi.n	80da8 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80d8c:	4b12      	ldr	r3, [pc, #72]	; (80dd8 <pmc_enable_periph_clk+0x54>)
   80d8e:	699a      	ldr	r2, [r3, #24]
   80d90:	2301      	movs	r3, #1
   80d92:	4083      	lsls	r3, r0
   80d94:	401a      	ands	r2, r3
   80d96:	4293      	cmp	r3, r2
   80d98:	d019      	beq.n	80dce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80d9a:	2301      	movs	r3, #1
   80d9c:	fa03 f000 	lsl.w	r0, r3, r0
   80da0:	4b0d      	ldr	r3, [pc, #52]	; (80dd8 <pmc_enable_periph_clk+0x54>)
   80da2:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80da4:	2000      	movs	r0, #0
   80da6:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80da8:	4b0b      	ldr	r3, [pc, #44]	; (80dd8 <pmc_enable_periph_clk+0x54>)
   80daa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80dae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80db0:	2301      	movs	r3, #1
   80db2:	4083      	lsls	r3, r0
   80db4:	401a      	ands	r2, r3
   80db6:	4293      	cmp	r3, r2
   80db8:	d00b      	beq.n	80dd2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80dba:	2301      	movs	r3, #1
   80dbc:	fa03 f000 	lsl.w	r0, r3, r0
   80dc0:	4b05      	ldr	r3, [pc, #20]	; (80dd8 <pmc_enable_periph_clk+0x54>)
   80dc2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80dc6:	2000      	movs	r0, #0
   80dc8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80dca:	2001      	movs	r0, #1
   80dcc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80dce:	2000      	movs	r0, #0
   80dd0:	4770      	bx	lr
   80dd2:	2000      	movs	r0, #0
}
   80dd4:	4770      	bx	lr
   80dd6:	bf00      	nop
   80dd8:	400e0600 	.word	0x400e0600

00080ddc <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80ddc:	b120      	cbz	r0, 80de8 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80dde:	4a05      	ldr	r2, [pc, #20]	; (80df4 <pmc_set_writeprotect+0x18>)
   80de0:	4b05      	ldr	r3, [pc, #20]	; (80df8 <pmc_set_writeprotect+0x1c>)
   80de2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80de6:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80de8:	4a04      	ldr	r2, [pc, #16]	; (80dfc <pmc_set_writeprotect+0x20>)
   80dea:	4b03      	ldr	r3, [pc, #12]	; (80df8 <pmc_set_writeprotect+0x1c>)
   80dec:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80df0:	4770      	bx	lr
   80df2:	bf00      	nop
   80df4:	504d4301 	.word	0x504d4301
   80df8:	400e0600 	.word	0x400e0600
   80dfc:	504d4300 	.word	0x504d4300

00080e00 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80e00:	e7fe      	b.n	80e00 <Dummy_Handler>
   80e02:	bf00      	nop

00080e04 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80e04:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80e06:	4b1e      	ldr	r3, [pc, #120]	; (80e80 <Reset_Handler+0x7c>)
   80e08:	4a1e      	ldr	r2, [pc, #120]	; (80e84 <Reset_Handler+0x80>)
   80e0a:	429a      	cmp	r2, r3
   80e0c:	d003      	beq.n	80e16 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80e0e:	4b1e      	ldr	r3, [pc, #120]	; (80e88 <Reset_Handler+0x84>)
   80e10:	4a1b      	ldr	r2, [pc, #108]	; (80e80 <Reset_Handler+0x7c>)
   80e12:	429a      	cmp	r2, r3
   80e14:	d304      	bcc.n	80e20 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80e16:	4b1d      	ldr	r3, [pc, #116]	; (80e8c <Reset_Handler+0x88>)
   80e18:	4a1d      	ldr	r2, [pc, #116]	; (80e90 <Reset_Handler+0x8c>)
   80e1a:	429a      	cmp	r2, r3
   80e1c:	d30f      	bcc.n	80e3e <Reset_Handler+0x3a>
   80e1e:	e01a      	b.n	80e56 <Reset_Handler+0x52>
   80e20:	4b1c      	ldr	r3, [pc, #112]	; (80e94 <Reset_Handler+0x90>)
   80e22:	4c1d      	ldr	r4, [pc, #116]	; (80e98 <Reset_Handler+0x94>)
   80e24:	1ae4      	subs	r4, r4, r3
   80e26:	f024 0403 	bic.w	r4, r4, #3
   80e2a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80e2c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80e2e:	4814      	ldr	r0, [pc, #80]	; (80e80 <Reset_Handler+0x7c>)
   80e30:	4914      	ldr	r1, [pc, #80]	; (80e84 <Reset_Handler+0x80>)
   80e32:	585a      	ldr	r2, [r3, r1]
   80e34:	501a      	str	r2, [r3, r0]
   80e36:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80e38:	42a3      	cmp	r3, r4
   80e3a:	d1fa      	bne.n	80e32 <Reset_Handler+0x2e>
   80e3c:	e7eb      	b.n	80e16 <Reset_Handler+0x12>
   80e3e:	4b17      	ldr	r3, [pc, #92]	; (80e9c <Reset_Handler+0x98>)
   80e40:	4917      	ldr	r1, [pc, #92]	; (80ea0 <Reset_Handler+0x9c>)
   80e42:	1ac9      	subs	r1, r1, r3
   80e44:	f021 0103 	bic.w	r1, r1, #3
   80e48:	1d1a      	adds	r2, r3, #4
   80e4a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80e4c:	2200      	movs	r2, #0
   80e4e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80e52:	428b      	cmp	r3, r1
   80e54:	d1fb      	bne.n	80e4e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80e56:	4a13      	ldr	r2, [pc, #76]	; (80ea4 <Reset_Handler+0xa0>)
   80e58:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80e5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80e60:	4911      	ldr	r1, [pc, #68]	; (80ea8 <Reset_Handler+0xa4>)
   80e62:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80e64:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80e68:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80e6c:	d203      	bcs.n	80e76 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80e6e:	688a      	ldr	r2, [r1, #8]
   80e70:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80e74:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80e76:	4b0d      	ldr	r3, [pc, #52]	; (80eac <Reset_Handler+0xa8>)
   80e78:	4798      	blx	r3

	/* Branch to main function */
	main();
   80e7a:	4b0d      	ldr	r3, [pc, #52]	; (80eb0 <Reset_Handler+0xac>)
   80e7c:	4798      	blx	r3
   80e7e:	e7fe      	b.n	80e7e <Reset_Handler+0x7a>
   80e80:	20070000 	.word	0x20070000
   80e84:	00084c20 	.word	0x00084c20
   80e88:	20070a64 	.word	0x20070a64
   80e8c:	20070b44 	.word	0x20070b44
   80e90:	20070a64 	.word	0x20070a64
   80e94:	20070004 	.word	0x20070004
   80e98:	20070a67 	.word	0x20070a67
   80e9c:	20070a60 	.word	0x20070a60
   80ea0:	20070b3f 	.word	0x20070b3f
   80ea4:	00080000 	.word	0x00080000
   80ea8:	e000ed00 	.word	0xe000ed00
   80eac:	00081b7d 	.word	0x00081b7d
   80eb0:	000811f1 	.word	0x000811f1

00080eb4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80eb4:	4b3e      	ldr	r3, [pc, #248]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80eb8:	f003 0303 	and.w	r3, r3, #3
   80ebc:	2b03      	cmp	r3, #3
   80ebe:	d85f      	bhi.n	80f80 <SystemCoreClockUpdate+0xcc>
   80ec0:	e8df f003 	tbb	[pc, r3]
   80ec4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ec8:	4b3a      	ldr	r3, [pc, #232]	; (80fb4 <SystemCoreClockUpdate+0x100>)
   80eca:	695b      	ldr	r3, [r3, #20]
   80ecc:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ed0:	bf14      	ite	ne
   80ed2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80ed6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80eda:	4b37      	ldr	r3, [pc, #220]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80edc:	601a      	str	r2, [r3, #0]
   80ede:	e04f      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80ee0:	4b33      	ldr	r3, [pc, #204]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80ee2:	6a1b      	ldr	r3, [r3, #32]
   80ee4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ee8:	d003      	beq.n	80ef2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80eea:	4a34      	ldr	r2, [pc, #208]	; (80fbc <SystemCoreClockUpdate+0x108>)
   80eec:	4b32      	ldr	r3, [pc, #200]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80eee:	601a      	str	r2, [r3, #0]
   80ef0:	e046      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ef2:	4a33      	ldr	r2, [pc, #204]	; (80fc0 <SystemCoreClockUpdate+0x10c>)
   80ef4:	4b30      	ldr	r3, [pc, #192]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80ef6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ef8:	4b2d      	ldr	r3, [pc, #180]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80efa:	6a1b      	ldr	r3, [r3, #32]
   80efc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f00:	2b10      	cmp	r3, #16
   80f02:	d002      	beq.n	80f0a <SystemCoreClockUpdate+0x56>
   80f04:	2b20      	cmp	r3, #32
   80f06:	d004      	beq.n	80f12 <SystemCoreClockUpdate+0x5e>
   80f08:	e03a      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80f0a:	4a2e      	ldr	r2, [pc, #184]	; (80fc4 <SystemCoreClockUpdate+0x110>)
   80f0c:	4b2a      	ldr	r3, [pc, #168]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f0e:	601a      	str	r2, [r3, #0]
				break;
   80f10:	e036      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80f12:	4a2a      	ldr	r2, [pc, #168]	; (80fbc <SystemCoreClockUpdate+0x108>)
   80f14:	4b28      	ldr	r3, [pc, #160]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f16:	601a      	str	r2, [r3, #0]
				break;
   80f18:	e032      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80f1a:	4b25      	ldr	r3, [pc, #148]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f1c:	6a1b      	ldr	r3, [r3, #32]
   80f1e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80f22:	d003      	beq.n	80f2c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80f24:	4a25      	ldr	r2, [pc, #148]	; (80fbc <SystemCoreClockUpdate+0x108>)
   80f26:	4b24      	ldr	r3, [pc, #144]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f28:	601a      	str	r2, [r3, #0]
   80f2a:	e012      	b.n	80f52 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80f2c:	4a24      	ldr	r2, [pc, #144]	; (80fc0 <SystemCoreClockUpdate+0x10c>)
   80f2e:	4b22      	ldr	r3, [pc, #136]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f30:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80f32:	4b1f      	ldr	r3, [pc, #124]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f34:	6a1b      	ldr	r3, [r3, #32]
   80f36:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f3a:	2b10      	cmp	r3, #16
   80f3c:	d002      	beq.n	80f44 <SystemCoreClockUpdate+0x90>
   80f3e:	2b20      	cmp	r3, #32
   80f40:	d004      	beq.n	80f4c <SystemCoreClockUpdate+0x98>
   80f42:	e006      	b.n	80f52 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80f44:	4a1f      	ldr	r2, [pc, #124]	; (80fc4 <SystemCoreClockUpdate+0x110>)
   80f46:	4b1c      	ldr	r3, [pc, #112]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f48:	601a      	str	r2, [r3, #0]
				break;
   80f4a:	e002      	b.n	80f52 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80f4c:	4a1b      	ldr	r2, [pc, #108]	; (80fbc <SystemCoreClockUpdate+0x108>)
   80f4e:	4b1a      	ldr	r3, [pc, #104]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f50:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80f52:	4b17      	ldr	r3, [pc, #92]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f56:	f003 0303 	and.w	r3, r3, #3
   80f5a:	2b02      	cmp	r3, #2
   80f5c:	d10d      	bne.n	80f7a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f5e:	4b14      	ldr	r3, [pc, #80]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f60:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f62:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80f64:	4b14      	ldr	r3, [pc, #80]	; (80fb8 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f66:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80f6a:	681a      	ldr	r2, [r3, #0]
   80f6c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f70:	b2c9      	uxtb	r1, r1
   80f72:	fbb2 f2f1 	udiv	r2, r2, r1
   80f76:	601a      	str	r2, [r3, #0]
   80f78:	e002      	b.n	80f80 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80f7a:	4a13      	ldr	r2, [pc, #76]	; (80fc8 <SystemCoreClockUpdate+0x114>)
   80f7c:	4b0e      	ldr	r3, [pc, #56]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f7e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80f80:	4b0b      	ldr	r3, [pc, #44]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f84:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f88:	2b70      	cmp	r3, #112	; 0x70
   80f8a:	d107      	bne.n	80f9c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80f8c:	4b0a      	ldr	r3, [pc, #40]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80f8e:	681a      	ldr	r2, [r3, #0]
   80f90:	490e      	ldr	r1, [pc, #56]	; (80fcc <SystemCoreClockUpdate+0x118>)
   80f92:	fba1 0202 	umull	r0, r2, r1, r2
   80f96:	0852      	lsrs	r2, r2, #1
   80f98:	601a      	str	r2, [r3, #0]
   80f9a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80f9c:	4b04      	ldr	r3, [pc, #16]	; (80fb0 <SystemCoreClockUpdate+0xfc>)
   80f9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80fa0:	4b05      	ldr	r3, [pc, #20]	; (80fb8 <SystemCoreClockUpdate+0x104>)
   80fa2:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80fa6:	681a      	ldr	r2, [r3, #0]
   80fa8:	40ca      	lsrs	r2, r1
   80faa:	601a      	str	r2, [r3, #0]
   80fac:	4770      	bx	lr
   80fae:	bf00      	nop
   80fb0:	400e0600 	.word	0x400e0600
   80fb4:	400e1a10 	.word	0x400e1a10
   80fb8:	200701f8 	.word	0x200701f8
   80fbc:	00b71b00 	.word	0x00b71b00
   80fc0:	003d0900 	.word	0x003d0900
   80fc4:	007a1200 	.word	0x007a1200
   80fc8:	0e4e1c00 	.word	0x0e4e1c00
   80fcc:	aaaaaaab 	.word	0xaaaaaaab

00080fd0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80fd0:	4b09      	ldr	r3, [pc, #36]	; (80ff8 <_sbrk+0x28>)
   80fd2:	681b      	ldr	r3, [r3, #0]
   80fd4:	b913      	cbnz	r3, 80fdc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80fd6:	4a09      	ldr	r2, [pc, #36]	; (80ffc <_sbrk+0x2c>)
   80fd8:	4b07      	ldr	r3, [pc, #28]	; (80ff8 <_sbrk+0x28>)
   80fda:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80fdc:	4b06      	ldr	r3, [pc, #24]	; (80ff8 <_sbrk+0x28>)
   80fde:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80fe0:	181a      	adds	r2, r3, r0
   80fe2:	4907      	ldr	r1, [pc, #28]	; (81000 <_sbrk+0x30>)
   80fe4:	4291      	cmp	r1, r2
   80fe6:	db04      	blt.n	80ff2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80fe8:	4610      	mov	r0, r2
   80fea:	4a03      	ldr	r2, [pc, #12]	; (80ff8 <_sbrk+0x28>)
   80fec:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80fee:	4618      	mov	r0, r3
   80ff0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80ff2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80ff6:	4770      	bx	lr
   80ff8:	20070afc 	.word	0x20070afc
   80ffc:	20072b48 	.word	0x20072b48
   81000:	20087ffc 	.word	0x20087ffc

00081004 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81004:	f04f 30ff 	mov.w	r0, #4294967295
   81008:	4770      	bx	lr
   8100a:	bf00      	nop

0008100c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8100c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81010:	604b      	str	r3, [r1, #4]

	return 0;
}
   81012:	2000      	movs	r0, #0
   81014:	4770      	bx	lr
   81016:	bf00      	nop

00081018 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81018:	2001      	movs	r0, #1
   8101a:	4770      	bx	lr

0008101c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   8101c:	2000      	movs	r0, #0
   8101e:	4770      	bx	lr

00081020 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81020:	b5f0      	push	{r4, r5, r6, r7, lr}
   81022:	b083      	sub	sp, #12
   81024:	4604      	mov	r4, r0
   81026:	460d      	mov	r5, r1
	uint32_t val = 0;
   81028:	2300      	movs	r3, #0
   8102a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8102c:	4b1f      	ldr	r3, [pc, #124]	; (810ac <usart_serial_getchar+0x8c>)
   8102e:	4298      	cmp	r0, r3
   81030:	d107      	bne.n	81042 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   81032:	461f      	mov	r7, r3
   81034:	4e1e      	ldr	r6, [pc, #120]	; (810b0 <usart_serial_getchar+0x90>)
   81036:	4638      	mov	r0, r7
   81038:	4629      	mov	r1, r5
   8103a:	47b0      	blx	r6
   8103c:	2800      	cmp	r0, #0
   8103e:	d1fa      	bne.n	81036 <usart_serial_getchar+0x16>
   81040:	e019      	b.n	81076 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81042:	4b1c      	ldr	r3, [pc, #112]	; (810b4 <usart_serial_getchar+0x94>)
   81044:	4298      	cmp	r0, r3
   81046:	d109      	bne.n	8105c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   81048:	461f      	mov	r7, r3
   8104a:	4e1b      	ldr	r6, [pc, #108]	; (810b8 <usart_serial_getchar+0x98>)
   8104c:	4638      	mov	r0, r7
   8104e:	a901      	add	r1, sp, #4
   81050:	47b0      	blx	r6
   81052:	2800      	cmp	r0, #0
   81054:	d1fa      	bne.n	8104c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   81056:	9b01      	ldr	r3, [sp, #4]
   81058:	702b      	strb	r3, [r5, #0]
   8105a:	e019      	b.n	81090 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8105c:	4b17      	ldr	r3, [pc, #92]	; (810bc <usart_serial_getchar+0x9c>)
   8105e:	4298      	cmp	r0, r3
   81060:	d109      	bne.n	81076 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81062:	461e      	mov	r6, r3
   81064:	4c14      	ldr	r4, [pc, #80]	; (810b8 <usart_serial_getchar+0x98>)
   81066:	4630      	mov	r0, r6
   81068:	a901      	add	r1, sp, #4
   8106a:	47a0      	blx	r4
   8106c:	2800      	cmp	r0, #0
   8106e:	d1fa      	bne.n	81066 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   81070:	9b01      	ldr	r3, [sp, #4]
   81072:	702b      	strb	r3, [r5, #0]
   81074:	e018      	b.n	810a8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81076:	4b12      	ldr	r3, [pc, #72]	; (810c0 <usart_serial_getchar+0xa0>)
   81078:	429c      	cmp	r4, r3
   8107a:	d109      	bne.n	81090 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   8107c:	461e      	mov	r6, r3
   8107e:	4c0e      	ldr	r4, [pc, #56]	; (810b8 <usart_serial_getchar+0x98>)
   81080:	4630      	mov	r0, r6
   81082:	a901      	add	r1, sp, #4
   81084:	47a0      	blx	r4
   81086:	2800      	cmp	r0, #0
   81088:	d1fa      	bne.n	81080 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8108a:	9b01      	ldr	r3, [sp, #4]
   8108c:	702b      	strb	r3, [r5, #0]
   8108e:	e00b      	b.n	810a8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81090:	4b0c      	ldr	r3, [pc, #48]	; (810c4 <usart_serial_getchar+0xa4>)
   81092:	429c      	cmp	r4, r3
   81094:	d108      	bne.n	810a8 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   81096:	461e      	mov	r6, r3
   81098:	4c07      	ldr	r4, [pc, #28]	; (810b8 <usart_serial_getchar+0x98>)
   8109a:	4630      	mov	r0, r6
   8109c:	a901      	add	r1, sp, #4
   8109e:	47a0      	blx	r4
   810a0:	2800      	cmp	r0, #0
   810a2:	d1fa      	bne.n	8109a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   810a4:	9b01      	ldr	r3, [sp, #4]
   810a6:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   810a8:	b003      	add	sp, #12
   810aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   810ac:	400e0800 	.word	0x400e0800
   810b0:	00080589 	.word	0x00080589
   810b4:	40098000 	.word	0x40098000
   810b8:	000805b1 	.word	0x000805b1
   810bc:	4009c000 	.word	0x4009c000
   810c0:	400a0000 	.word	0x400a0000
   810c4:	400a4000 	.word	0x400a4000

000810c8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   810c8:	b570      	push	{r4, r5, r6, lr}
   810ca:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   810cc:	4b21      	ldr	r3, [pc, #132]	; (81154 <usart_serial_putchar+0x8c>)
   810ce:	4298      	cmp	r0, r3
   810d0:	d107      	bne.n	810e2 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   810d2:	461e      	mov	r6, r3
   810d4:	4d20      	ldr	r5, [pc, #128]	; (81158 <usart_serial_putchar+0x90>)
   810d6:	4630      	mov	r0, r6
   810d8:	4621      	mov	r1, r4
   810da:	47a8      	blx	r5
   810dc:	2800      	cmp	r0, #0
   810de:	d1fa      	bne.n	810d6 <usart_serial_putchar+0xe>
   810e0:	e02b      	b.n	8113a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   810e2:	4b1e      	ldr	r3, [pc, #120]	; (8115c <usart_serial_putchar+0x94>)
   810e4:	4298      	cmp	r0, r3
   810e6:	d107      	bne.n	810f8 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   810e8:	461e      	mov	r6, r3
   810ea:	4d1d      	ldr	r5, [pc, #116]	; (81160 <usart_serial_putchar+0x98>)
   810ec:	4630      	mov	r0, r6
   810ee:	4621      	mov	r1, r4
   810f0:	47a8      	blx	r5
   810f2:	2800      	cmp	r0, #0
   810f4:	d1fa      	bne.n	810ec <usart_serial_putchar+0x24>
   810f6:	e022      	b.n	8113e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   810f8:	4b1a      	ldr	r3, [pc, #104]	; (81164 <usart_serial_putchar+0x9c>)
   810fa:	4298      	cmp	r0, r3
   810fc:	d107      	bne.n	8110e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   810fe:	461e      	mov	r6, r3
   81100:	4d17      	ldr	r5, [pc, #92]	; (81160 <usart_serial_putchar+0x98>)
   81102:	4630      	mov	r0, r6
   81104:	4621      	mov	r1, r4
   81106:	47a8      	blx	r5
   81108:	2800      	cmp	r0, #0
   8110a:	d1fa      	bne.n	81102 <usart_serial_putchar+0x3a>
   8110c:	e019      	b.n	81142 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8110e:	4b16      	ldr	r3, [pc, #88]	; (81168 <usart_serial_putchar+0xa0>)
   81110:	4298      	cmp	r0, r3
   81112:	d107      	bne.n	81124 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   81114:	461e      	mov	r6, r3
   81116:	4d12      	ldr	r5, [pc, #72]	; (81160 <usart_serial_putchar+0x98>)
   81118:	4630      	mov	r0, r6
   8111a:	4621      	mov	r1, r4
   8111c:	47a8      	blx	r5
   8111e:	2800      	cmp	r0, #0
   81120:	d1fa      	bne.n	81118 <usart_serial_putchar+0x50>
   81122:	e010      	b.n	81146 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81124:	4b11      	ldr	r3, [pc, #68]	; (8116c <usart_serial_putchar+0xa4>)
   81126:	4298      	cmp	r0, r3
   81128:	d10f      	bne.n	8114a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8112a:	461e      	mov	r6, r3
   8112c:	4d0c      	ldr	r5, [pc, #48]	; (81160 <usart_serial_putchar+0x98>)
   8112e:	4630      	mov	r0, r6
   81130:	4621      	mov	r1, r4
   81132:	47a8      	blx	r5
   81134:	2800      	cmp	r0, #0
   81136:	d1fa      	bne.n	8112e <usart_serial_putchar+0x66>
   81138:	e009      	b.n	8114e <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8113a:	2001      	movs	r0, #1
   8113c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8113e:	2001      	movs	r0, #1
   81140:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81142:	2001      	movs	r0, #1
   81144:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81146:	2001      	movs	r0, #1
   81148:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8114a:	2000      	movs	r0, #0
   8114c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8114e:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   81150:	bd70      	pop	{r4, r5, r6, pc}
   81152:	bf00      	nop
   81154:	400e0800 	.word	0x400e0800
   81158:	00080579 	.word	0x00080579
   8115c:	40098000 	.word	0x40098000
   81160:	0008059d 	.word	0x0008059d
   81164:	4009c000 	.word	0x4009c000
   81168:	400a0000 	.word	0x400a0000
   8116c:	400a4000 	.word	0x400a4000

00081170 <configure_console>:


// Define a name for the pulse and say which channel and period to use


void configure_console() {
   81170:	b530      	push	{r4, r5, lr}
   81172:	b085      	sub	sp, #20
   81174:	2008      	movs	r0, #8
   81176:	4d12      	ldr	r5, [pc, #72]	; (811c0 <configure_console+0x50>)
   81178:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8117a:	4c12      	ldr	r4, [pc, #72]	; (811c4 <configure_console+0x54>)
   8117c:	4b12      	ldr	r3, [pc, #72]	; (811c8 <configure_console+0x58>)
   8117e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81180:	4a12      	ldr	r2, [pc, #72]	; (811cc <configure_console+0x5c>)
   81182:	4b13      	ldr	r3, [pc, #76]	; (811d0 <configure_console+0x60>)
   81184:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81186:	4a13      	ldr	r2, [pc, #76]	; (811d4 <configure_console+0x64>)
   81188:	4b13      	ldr	r3, [pc, #76]	; (811d8 <configure_console+0x68>)
   8118a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8118c:	4b13      	ldr	r3, [pc, #76]	; (811dc <configure_console+0x6c>)
   8118e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   81190:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81194:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   81196:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8119a:	9303      	str	r3, [sp, #12]
   8119c:	2008      	movs	r0, #8
   8119e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   811a0:	4620      	mov	r0, r4
   811a2:	a901      	add	r1, sp, #4
   811a4:	4b0e      	ldr	r3, [pc, #56]	; (811e0 <configure_console+0x70>)
   811a6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   811a8:	4d0e      	ldr	r5, [pc, #56]	; (811e4 <configure_console+0x74>)
   811aa:	682b      	ldr	r3, [r5, #0]
   811ac:	6898      	ldr	r0, [r3, #8]
   811ae:	2100      	movs	r1, #0
   811b0:	4c0d      	ldr	r4, [pc, #52]	; (811e8 <configure_console+0x78>)
   811b2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   811b4:	682b      	ldr	r3, [r5, #0]
   811b6:	6858      	ldr	r0, [r3, #4]
   811b8:	2100      	movs	r1, #0
   811ba:	47a0      	blx	r4
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}
   811bc:	b005      	add	sp, #20
   811be:	bd30      	pop	{r4, r5, pc}
   811c0:	00080d85 	.word	0x00080d85
   811c4:	400e0800 	.word	0x400e0800
   811c8:	20070b3c 	.word	0x20070b3c
   811cc:	000810c9 	.word	0x000810c9
   811d0:	20070b38 	.word	0x20070b38
   811d4:	00081021 	.word	0x00081021
   811d8:	20070b34 	.word	0x20070b34
   811dc:	0501bd00 	.word	0x0501bd00
   811e0:	00080541 	.word	0x00080541
   811e4:	20070628 	.word	0x20070628
   811e8:	00081c89 	.word	0x00081c89
   811ec:	00000000 	.word	0x00000000

000811f0 <main>:

int main (void)
{
   811f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811f4:	b085      	sub	sp, #20
	sysclk_init();
   811f6:	4b50      	ldr	r3, [pc, #320]	; (81338 <main+0x148>)
   811f8:	4798      	blx	r3
	TC0_init();
   811fa:	4b50      	ldr	r3, [pc, #320]	; (8133c <main+0x14c>)
   811fc:	4798      	blx	r3
	board_init();
   811fe:	4b50      	ldr	r3, [pc, #320]	; (81340 <main+0x150>)
   81200:	4798      	blx	r3
	
	configure_console();
   81202:	4b50      	ldr	r3, [pc, #320]	; (81344 <main+0x154>)
   81204:	4798      	blx	r3
	printf("\nHello, World!");
   81206:	4850      	ldr	r0, [pc, #320]	; (81348 <main+0x158>)
   81208:	4d50      	ldr	r5, [pc, #320]	; (8134c <main+0x15c>)
   8120a:	47a8      	blx	r5
	
	
	
	
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   8120c:	4c50      	ldr	r4, [pc, #320]	; (81350 <main+0x160>)
   8120e:	200d      	movs	r0, #13
   81210:	4621      	mov	r1, r4
   81212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81216:	4b4f      	ldr	r3, [pc, #316]	; (81354 <main+0x164>)
   81218:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   8121a:	200d      	movs	r0, #13
   8121c:	4621      	mov	r1, r4
   8121e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   81222:	4b4d      	ldr	r3, [pc, #308]	; (81358 <main+0x168>)
   81224:	4798      	blx	r3
	
	// Initialize the pulse channels
	pulse_init();
   81226:	4b4d      	ldr	r3, [pc, #308]	; (8135c <main+0x16c>)
   81228:	4798      	blx	r3
	// Set the period
	pulse_set_period(pulseh_ch, 1500); //Bgge hjulen startar stillastende
   8122a:	2000      	movs	r0, #0
   8122c:	f240 51dc 	movw	r1, #1500	; 0x5dc
   81230:	4c4b      	ldr	r4, [pc, #300]	; (81360 <main+0x170>)
   81232:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500); //Bgge hjulen startar stillastende
   81234:	2001      	movs	r0, #1
   81236:	f240 51dc 	movw	r1, #1500	; 0x5dc
   8123a:	47a0      	blx	r4
	// Start the pulse output
	// Output will be on digital pin 35(PIO_PC3_IDX) for pulse channel 0
	// and on digital pin 37(PIO_PC5_IDX) for channel 1
	pulse_start(pulseh_ch);
   8123c:	2000      	movs	r0, #0
   8123e:	4e49      	ldr	r6, [pc, #292]	; (81364 <main+0x174>)
   81240:	47b0      	blx	r6
	pulse_start(pulsev_ch);
   81242:	2001      	movs	r0, #1
   81244:	47b0      	blx	r6
	double x = 300;
	double y = 300;
	double testdegrees = 0;

	
	pulse_set_period(pulsev_ch, periodv); //Stter hastigheten p vnster hjul
   81246:	2001      	movs	r0, #1
   81248:	f240 619a 	movw	r1, #1690	; 0x69a
   8124c:	47a0      	blx	r4
	pulse_set_period(pulseh_ch, periodh); //Stter hastigheten p hger hjul
   8124e:	2000      	movs	r0, #0
   81250:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   81254:	47a0      	blx	r4
			
			*/
			
			while(1){
			
				int ek = counterA - counterB; //Counter A r hger hjul, counterB vnster
   81256:	4f44      	ldr	r7, [pc, #272]	; (81368 <main+0x178>)
   81258:	6839      	ldr	r1, [r7, #0]
   8125a:	4e44      	ldr	r6, [pc, #272]	; (8136c <main+0x17c>)
   8125c:	6834      	ldr	r4, [r6, #0]
   8125e:	1b0c      	subs	r4, r1, r4
				printf("\n\rCOUNTERA: %lu", counterA);//Skriver ut rknarna och felvrdet i konsollen.
   81260:	4843      	ldr	r0, [pc, #268]	; (81370 <main+0x180>)
   81262:	47a8      	blx	r5
				printf("\n\rCOUNTERB: %lu", counterB);
   81264:	4843      	ldr	r0, [pc, #268]	; (81374 <main+0x184>)
   81266:	6831      	ldr	r1, [r6, #0]
   81268:	47a8      	blx	r5
				printf("\nEK: %d", ek);
   8126a:	4843      	ldr	r0, [pc, #268]	; (81378 <main+0x188>)
   8126c:	4621      	mov	r1, r4
   8126e:	47a8      	blx	r5
				
				counterA = 0;
   81270:	2300      	movs	r3, #0
   81272:	603b      	str	r3, [r7, #0]
				counterB = 0;
   81274:	6033      	str	r3, [r6, #0]
				
				if (fool)
				{
					i_del = (i_del+ek)*kI/tS;
   81276:	4620      	mov	r0, r4
   81278:	4b40      	ldr	r3, [pc, #256]	; (8137c <main+0x18c>)
   8127a:	4798      	blx	r3
   8127c:	4606      	mov	r6, r0
   8127e:	460f      	mov	r7, r1
   81280:	2200      	movs	r2, #0
   81282:	2300      	movs	r3, #0
   81284:	4d3e      	ldr	r5, [pc, #248]	; (81380 <main+0x190>)
   81286:	47a8      	blx	r5
   81288:	a329      	add	r3, pc, #164	; (adr r3, 81330 <main+0x140>)
   8128a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8128e:	4d3d      	ldr	r5, [pc, #244]	; (81384 <main+0x194>)
   81290:	47a8      	blx	r5
   81292:	e9cd 0100 	strd	r0, r1, [sp]
					d_del = (ek-ek_1)*tS/kD;
   81296:	4630      	mov	r0, r6
   81298:	4639      	mov	r1, r7
   8129a:	a325      	add	r3, pc, #148	; (adr r3, 81330 <main+0x140>)
   8129c:	e9d3 2300 	ldrd	r2, r3, [r3]
   812a0:	4d39      	ldr	r5, [pc, #228]	; (81388 <main+0x198>)
   812a2:	47a8      	blx	r5
   812a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
	pulse_start(pulsev_ch);
	

	
	uint32_t channel = 0;
	uint32_t periodv = 1690; //1660 getp v hjul ger runt 1700
   812a8:	f240 679a 	movw	r7, #1690	; 0x69a
				ek_1 = ek;
				
				periodv=min(2000, periodv);
				periodh=max(1000, periodh);
				
				int uk = kp * (ek + i_del + d_del); //pid-regleringen
   812ac:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 8137c <main+0x18c>
   812b0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 81380 <main+0x190>
   812b4:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 81394 <main+0x1a4>
   812b8:	e013      	b.n	812e2 <main+0xf2>
			
			*/
			
			while(1){
			
				int ek = counterA - counterB; //Counter A r hger hjul, counterB vnster
   812ba:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 81368 <main+0x178>
   812be:	f8d8 1000 	ldr.w	r1, [r8]
   812c2:	4d2a      	ldr	r5, [pc, #168]	; (8136c <main+0x17c>)
   812c4:	682c      	ldr	r4, [r5, #0]
   812c6:	1b0c      	subs	r4, r1, r4
				printf("\n\rCOUNTERA: %lu", counterA);//Skriver ut rknarna och felvrdet i konsollen.
   812c8:	4829      	ldr	r0, [pc, #164]	; (81370 <main+0x180>)
   812ca:	4e20      	ldr	r6, [pc, #128]	; (8134c <main+0x15c>)
   812cc:	47b0      	blx	r6
				printf("\n\rCOUNTERB: %lu", counterB);
   812ce:	4829      	ldr	r0, [pc, #164]	; (81374 <main+0x184>)
   812d0:	6829      	ldr	r1, [r5, #0]
   812d2:	47b0      	blx	r6
				printf("\nEK: %d", ek);
   812d4:	4828      	ldr	r0, [pc, #160]	; (81378 <main+0x188>)
   812d6:	4621      	mov	r1, r4
   812d8:	47b0      	blx	r6
				
				counterA = 0;
   812da:	2300      	movs	r3, #0
   812dc:	f8c8 3000 	str.w	r3, [r8]
				counterB = 0;
   812e0:	602b      	str	r3, [r5, #0]
					d_del = (ek-ek_1)*tS/kD;
					fool = 0;
				}
				ek_1 = ek;
				
				periodv=min(2000, periodv);
   812e2:	f5b7 6ffa 	cmp.w	r7, #2000	; 0x7d0
   812e6:	bf28      	it	cs
   812e8:	f44f 67fa 	movcs.w	r7, #2000	; 0x7d0
				periodh=max(1000, periodh);
				
				int uk = kp * (ek + i_del + d_del); //pid-regleringen
   812ec:	4620      	mov	r0, r4
   812ee:	47d8      	blx	fp
   812f0:	4602      	mov	r2, r0
   812f2:	460b      	mov	r3, r1
   812f4:	e9dd 0100 	ldrd	r0, r1, [sp]
   812f8:	47c8      	blx	r9
   812fa:	4602      	mov	r2, r0
   812fc:	460b      	mov	r3, r1
   812fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81302:	47c8      	blx	r9
   81304:	47d0      	blx	sl
				
				periodv = periodv+uk;
   81306:	4407      	add	r7, r0
				pulse_set_period(pulseh_ch, periodh);
   81308:	2000      	movs	r0, #0
   8130a:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   8130e:	4d14      	ldr	r5, [pc, #80]	; (81360 <main+0x170>)
   81310:	47a8      	blx	r5
				pulse_set_period(pulsev_ch, periodv);
   81312:	2001      	movs	r0, #1
   81314:	4639      	mov	r1, r7
   81316:	47a8      	blx	r5
				
				if(ek == 0){
   81318:	2c00      	cmp	r4, #0
   8131a:	d1ce      	bne.n	812ba <main+0xca>
					printf("\n\rRIGHTWHEEL: %lu", periodh);
   8131c:	481b      	ldr	r0, [pc, #108]	; (8138c <main+0x19c>)
   8131e:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   81322:	4c0a      	ldr	r4, [pc, #40]	; (8134c <main+0x15c>)
   81324:	47a0      	blx	r4
					printf("\n\rLEFTWHEEL: %lu", periodv);
   81326:	481a      	ldr	r0, [pc, #104]	; (81390 <main+0x1a0>)
   81328:	4639      	mov	r1, r7
   8132a:	47a0      	blx	r4
   8132c:	e7c5      	b.n	812ba <main+0xca>
   8132e:	bf00      	nop
   81330:	9999999a 	.word	0x9999999a
   81334:	3fb99999 	.word	0x3fb99999
   81338:	00080895 	.word	0x00080895
   8133c:	00080241 	.word	0x00080241
   81340:	000808f9 	.word	0x000808f9
   81344:	00081171 	.word	0x00081171
   81348:	00084b3c 	.word	0x00084b3c
   8134c:	00081bcd 	.word	0x00081bcd
   81350:	400e1200 	.word	0x400e1200
   81354:	00080181 	.word	0x00080181
   81358:	000801e1 	.word	0x000801e1
   8135c:	00080809 	.word	0x00080809
   81360:	0008085d 	.word	0x0008085d
   81364:	00080829 	.word	0x00080829
   81368:	20070a80 	.word	0x20070a80
   8136c:	20070a84 	.word	0x20070a84
   81370:	00084b4c 	.word	0x00084b4c
   81374:	00084b5c 	.word	0x00084b5c
   81378:	00084b6c 	.word	0x00084b6c
   8137c:	0008163d 	.word	0x0008163d
   81380:	000813a5 	.word	0x000813a5
   81384:	0008195d 	.word	0x0008195d
   81388:	00081709 	.word	0x00081709
   8138c:	00084b74 	.word	0x00084b74
   81390:	00084b88 	.word	0x00084b88
   81394:	00081b2d 	.word	0x00081b2d

00081398 <__aeabi_drsub>:
   81398:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8139c:	e002      	b.n	813a4 <__adddf3>
   8139e:	bf00      	nop

000813a0 <__aeabi_dsub>:
   813a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000813a4 <__adddf3>:
   813a4:	b530      	push	{r4, r5, lr}
   813a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   813aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
   813ae:	ea94 0f05 	teq	r4, r5
   813b2:	bf08      	it	eq
   813b4:	ea90 0f02 	teqeq	r0, r2
   813b8:	bf1f      	itttt	ne
   813ba:	ea54 0c00 	orrsne.w	ip, r4, r0
   813be:	ea55 0c02 	orrsne.w	ip, r5, r2
   813c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   813c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   813ca:	f000 80e2 	beq.w	81592 <__adddf3+0x1ee>
   813ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
   813d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   813d6:	bfb8      	it	lt
   813d8:	426d      	neglt	r5, r5
   813da:	dd0c      	ble.n	813f6 <__adddf3+0x52>
   813dc:	442c      	add	r4, r5
   813de:	ea80 0202 	eor.w	r2, r0, r2
   813e2:	ea81 0303 	eor.w	r3, r1, r3
   813e6:	ea82 0000 	eor.w	r0, r2, r0
   813ea:	ea83 0101 	eor.w	r1, r3, r1
   813ee:	ea80 0202 	eor.w	r2, r0, r2
   813f2:	ea81 0303 	eor.w	r3, r1, r3
   813f6:	2d36      	cmp	r5, #54	; 0x36
   813f8:	bf88      	it	hi
   813fa:	bd30      	pophi	{r4, r5, pc}
   813fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81400:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81404:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8140c:	d002      	beq.n	81414 <__adddf3+0x70>
   8140e:	4240      	negs	r0, r0
   81410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81414:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81418:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8141c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81420:	d002      	beq.n	81428 <__adddf3+0x84>
   81422:	4252      	negs	r2, r2
   81424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81428:	ea94 0f05 	teq	r4, r5
   8142c:	f000 80a7 	beq.w	8157e <__adddf3+0x1da>
   81430:	f1a4 0401 	sub.w	r4, r4, #1
   81434:	f1d5 0e20 	rsbs	lr, r5, #32
   81438:	db0d      	blt.n	81456 <__adddf3+0xb2>
   8143a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8143e:	fa22 f205 	lsr.w	r2, r2, r5
   81442:	1880      	adds	r0, r0, r2
   81444:	f141 0100 	adc.w	r1, r1, #0
   81448:	fa03 f20e 	lsl.w	r2, r3, lr
   8144c:	1880      	adds	r0, r0, r2
   8144e:	fa43 f305 	asr.w	r3, r3, r5
   81452:	4159      	adcs	r1, r3
   81454:	e00e      	b.n	81474 <__adddf3+0xd0>
   81456:	f1a5 0520 	sub.w	r5, r5, #32
   8145a:	f10e 0e20 	add.w	lr, lr, #32
   8145e:	2a01      	cmp	r2, #1
   81460:	fa03 fc0e 	lsl.w	ip, r3, lr
   81464:	bf28      	it	cs
   81466:	f04c 0c02 	orrcs.w	ip, ip, #2
   8146a:	fa43 f305 	asr.w	r3, r3, r5
   8146e:	18c0      	adds	r0, r0, r3
   81470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81478:	d507      	bpl.n	8148a <__adddf3+0xe6>
   8147a:	f04f 0e00 	mov.w	lr, #0
   8147e:	f1dc 0c00 	rsbs	ip, ip, #0
   81482:	eb7e 0000 	sbcs.w	r0, lr, r0
   81486:	eb6e 0101 	sbc.w	r1, lr, r1
   8148a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8148e:	d31b      	bcc.n	814c8 <__adddf3+0x124>
   81490:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81494:	d30c      	bcc.n	814b0 <__adddf3+0x10c>
   81496:	0849      	lsrs	r1, r1, #1
   81498:	ea5f 0030 	movs.w	r0, r0, rrx
   8149c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   814a0:	f104 0401 	add.w	r4, r4, #1
   814a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   814a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   814ac:	f080 809a 	bcs.w	815e4 <__adddf3+0x240>
   814b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   814b4:	bf08      	it	eq
   814b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   814ba:	f150 0000 	adcs.w	r0, r0, #0
   814be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   814c2:	ea41 0105 	orr.w	r1, r1, r5
   814c6:	bd30      	pop	{r4, r5, pc}
   814c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   814cc:	4140      	adcs	r0, r0
   814ce:	eb41 0101 	adc.w	r1, r1, r1
   814d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814d6:	f1a4 0401 	sub.w	r4, r4, #1
   814da:	d1e9      	bne.n	814b0 <__adddf3+0x10c>
   814dc:	f091 0f00 	teq	r1, #0
   814e0:	bf04      	itt	eq
   814e2:	4601      	moveq	r1, r0
   814e4:	2000      	moveq	r0, #0
   814e6:	fab1 f381 	clz	r3, r1
   814ea:	bf08      	it	eq
   814ec:	3320      	addeq	r3, #32
   814ee:	f1a3 030b 	sub.w	r3, r3, #11
   814f2:	f1b3 0220 	subs.w	r2, r3, #32
   814f6:	da0c      	bge.n	81512 <__adddf3+0x16e>
   814f8:	320c      	adds	r2, #12
   814fa:	dd08      	ble.n	8150e <__adddf3+0x16a>
   814fc:	f102 0c14 	add.w	ip, r2, #20
   81500:	f1c2 020c 	rsb	r2, r2, #12
   81504:	fa01 f00c 	lsl.w	r0, r1, ip
   81508:	fa21 f102 	lsr.w	r1, r1, r2
   8150c:	e00c      	b.n	81528 <__adddf3+0x184>
   8150e:	f102 0214 	add.w	r2, r2, #20
   81512:	bfd8      	it	le
   81514:	f1c2 0c20 	rsble	ip, r2, #32
   81518:	fa01 f102 	lsl.w	r1, r1, r2
   8151c:	fa20 fc0c 	lsr.w	ip, r0, ip
   81520:	bfdc      	itt	le
   81522:	ea41 010c 	orrle.w	r1, r1, ip
   81526:	4090      	lslle	r0, r2
   81528:	1ae4      	subs	r4, r4, r3
   8152a:	bfa2      	ittt	ge
   8152c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81530:	4329      	orrge	r1, r5
   81532:	bd30      	popge	{r4, r5, pc}
   81534:	ea6f 0404 	mvn.w	r4, r4
   81538:	3c1f      	subs	r4, #31
   8153a:	da1c      	bge.n	81576 <__adddf3+0x1d2>
   8153c:	340c      	adds	r4, #12
   8153e:	dc0e      	bgt.n	8155e <__adddf3+0x1ba>
   81540:	f104 0414 	add.w	r4, r4, #20
   81544:	f1c4 0220 	rsb	r2, r4, #32
   81548:	fa20 f004 	lsr.w	r0, r0, r4
   8154c:	fa01 f302 	lsl.w	r3, r1, r2
   81550:	ea40 0003 	orr.w	r0, r0, r3
   81554:	fa21 f304 	lsr.w	r3, r1, r4
   81558:	ea45 0103 	orr.w	r1, r5, r3
   8155c:	bd30      	pop	{r4, r5, pc}
   8155e:	f1c4 040c 	rsb	r4, r4, #12
   81562:	f1c4 0220 	rsb	r2, r4, #32
   81566:	fa20 f002 	lsr.w	r0, r0, r2
   8156a:	fa01 f304 	lsl.w	r3, r1, r4
   8156e:	ea40 0003 	orr.w	r0, r0, r3
   81572:	4629      	mov	r1, r5
   81574:	bd30      	pop	{r4, r5, pc}
   81576:	fa21 f004 	lsr.w	r0, r1, r4
   8157a:	4629      	mov	r1, r5
   8157c:	bd30      	pop	{r4, r5, pc}
   8157e:	f094 0f00 	teq	r4, #0
   81582:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81586:	bf06      	itte	eq
   81588:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8158c:	3401      	addeq	r4, #1
   8158e:	3d01      	subne	r5, #1
   81590:	e74e      	b.n	81430 <__adddf3+0x8c>
   81592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81596:	bf18      	it	ne
   81598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8159c:	d029      	beq.n	815f2 <__adddf3+0x24e>
   8159e:	ea94 0f05 	teq	r4, r5
   815a2:	bf08      	it	eq
   815a4:	ea90 0f02 	teqeq	r0, r2
   815a8:	d005      	beq.n	815b6 <__adddf3+0x212>
   815aa:	ea54 0c00 	orrs.w	ip, r4, r0
   815ae:	bf04      	itt	eq
   815b0:	4619      	moveq	r1, r3
   815b2:	4610      	moveq	r0, r2
   815b4:	bd30      	pop	{r4, r5, pc}
   815b6:	ea91 0f03 	teq	r1, r3
   815ba:	bf1e      	ittt	ne
   815bc:	2100      	movne	r1, #0
   815be:	2000      	movne	r0, #0
   815c0:	bd30      	popne	{r4, r5, pc}
   815c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   815c6:	d105      	bne.n	815d4 <__adddf3+0x230>
   815c8:	0040      	lsls	r0, r0, #1
   815ca:	4149      	adcs	r1, r1
   815cc:	bf28      	it	cs
   815ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   815d2:	bd30      	pop	{r4, r5, pc}
   815d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   815d8:	bf3c      	itt	cc
   815da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   815de:	bd30      	popcc	{r4, r5, pc}
   815e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   815e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   815e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   815ec:	f04f 0000 	mov.w	r0, #0
   815f0:	bd30      	pop	{r4, r5, pc}
   815f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   815f6:	bf1a      	itte	ne
   815f8:	4619      	movne	r1, r3
   815fa:	4610      	movne	r0, r2
   815fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81600:	bf1c      	itt	ne
   81602:	460b      	movne	r3, r1
   81604:	4602      	movne	r2, r0
   81606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8160a:	bf06      	itte	eq
   8160c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81610:	ea91 0f03 	teqeq	r1, r3
   81614:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81618:	bd30      	pop	{r4, r5, pc}
   8161a:	bf00      	nop

0008161c <__aeabi_ui2d>:
   8161c:	f090 0f00 	teq	r0, #0
   81620:	bf04      	itt	eq
   81622:	2100      	moveq	r1, #0
   81624:	4770      	bxeq	lr
   81626:	b530      	push	{r4, r5, lr}
   81628:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8162c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81630:	f04f 0500 	mov.w	r5, #0
   81634:	f04f 0100 	mov.w	r1, #0
   81638:	e750      	b.n	814dc <__adddf3+0x138>
   8163a:	bf00      	nop

0008163c <__aeabi_i2d>:
   8163c:	f090 0f00 	teq	r0, #0
   81640:	bf04      	itt	eq
   81642:	2100      	moveq	r1, #0
   81644:	4770      	bxeq	lr
   81646:	b530      	push	{r4, r5, lr}
   81648:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8164c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81650:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81654:	bf48      	it	mi
   81656:	4240      	negmi	r0, r0
   81658:	f04f 0100 	mov.w	r1, #0
   8165c:	e73e      	b.n	814dc <__adddf3+0x138>
   8165e:	bf00      	nop

00081660 <__aeabi_f2d>:
   81660:	0042      	lsls	r2, r0, #1
   81662:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81666:	ea4f 0131 	mov.w	r1, r1, rrx
   8166a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8166e:	bf1f      	itttt	ne
   81670:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81674:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81678:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8167c:	4770      	bxne	lr
   8167e:	f092 0f00 	teq	r2, #0
   81682:	bf14      	ite	ne
   81684:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81688:	4770      	bxeq	lr
   8168a:	b530      	push	{r4, r5, lr}
   8168c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81698:	e720      	b.n	814dc <__adddf3+0x138>
   8169a:	bf00      	nop

0008169c <__aeabi_ul2d>:
   8169c:	ea50 0201 	orrs.w	r2, r0, r1
   816a0:	bf08      	it	eq
   816a2:	4770      	bxeq	lr
   816a4:	b530      	push	{r4, r5, lr}
   816a6:	f04f 0500 	mov.w	r5, #0
   816aa:	e00a      	b.n	816c2 <__aeabi_l2d+0x16>

000816ac <__aeabi_l2d>:
   816ac:	ea50 0201 	orrs.w	r2, r0, r1
   816b0:	bf08      	it	eq
   816b2:	4770      	bxeq	lr
   816b4:	b530      	push	{r4, r5, lr}
   816b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   816ba:	d502      	bpl.n	816c2 <__aeabi_l2d+0x16>
   816bc:	4240      	negs	r0, r0
   816be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   816c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   816c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   816ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   816ce:	f43f aedc 	beq.w	8148a <__adddf3+0xe6>
   816d2:	f04f 0203 	mov.w	r2, #3
   816d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   816da:	bf18      	it	ne
   816dc:	3203      	addne	r2, #3
   816de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   816e2:	bf18      	it	ne
   816e4:	3203      	addne	r2, #3
   816e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   816ea:	f1c2 0320 	rsb	r3, r2, #32
   816ee:	fa00 fc03 	lsl.w	ip, r0, r3
   816f2:	fa20 f002 	lsr.w	r0, r0, r2
   816f6:	fa01 fe03 	lsl.w	lr, r1, r3
   816fa:	ea40 000e 	orr.w	r0, r0, lr
   816fe:	fa21 f102 	lsr.w	r1, r1, r2
   81702:	4414      	add	r4, r2
   81704:	e6c1      	b.n	8148a <__adddf3+0xe6>
   81706:	bf00      	nop

00081708 <__aeabi_dmul>:
   81708:	b570      	push	{r4, r5, r6, lr}
   8170a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8170e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81716:	bf1d      	ittte	ne
   81718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8171c:	ea94 0f0c 	teqne	r4, ip
   81720:	ea95 0f0c 	teqne	r5, ip
   81724:	f000 f8de 	bleq	818e4 <__aeabi_dmul+0x1dc>
   81728:	442c      	add	r4, r5
   8172a:	ea81 0603 	eor.w	r6, r1, r3
   8172e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8173a:	bf18      	it	ne
   8173c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81748:	d038      	beq.n	817bc <__aeabi_dmul+0xb4>
   8174a:	fba0 ce02 	umull	ip, lr, r0, r2
   8174e:	f04f 0500 	mov.w	r5, #0
   81752:	fbe1 e502 	umlal	lr, r5, r1, r2
   81756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8175a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8175e:	f04f 0600 	mov.w	r6, #0
   81762:	fbe1 5603 	umlal	r5, r6, r1, r3
   81766:	f09c 0f00 	teq	ip, #0
   8176a:	bf18      	it	ne
   8176c:	f04e 0e01 	orrne.w	lr, lr, #1
   81770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8177c:	d204      	bcs.n	81788 <__aeabi_dmul+0x80>
   8177e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81782:	416d      	adcs	r5, r5
   81784:	eb46 0606 	adc.w	r6, r6, r6
   81788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8178c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8179c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   817a0:	bf88      	it	hi
   817a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   817a6:	d81e      	bhi.n	817e6 <__aeabi_dmul+0xde>
   817a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   817ac:	bf08      	it	eq
   817ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   817b2:	f150 0000 	adcs.w	r0, r0, #0
   817b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   817ba:	bd70      	pop	{r4, r5, r6, pc}
   817bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   817c0:	ea46 0101 	orr.w	r1, r6, r1
   817c4:	ea40 0002 	orr.w	r0, r0, r2
   817c8:	ea81 0103 	eor.w	r1, r1, r3
   817cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   817d0:	bfc2      	ittt	gt
   817d2:	ebd4 050c 	rsbsgt	r5, r4, ip
   817d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   817da:	bd70      	popgt	{r4, r5, r6, pc}
   817dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   817e0:	f04f 0e00 	mov.w	lr, #0
   817e4:	3c01      	subs	r4, #1
   817e6:	f300 80ab 	bgt.w	81940 <__aeabi_dmul+0x238>
   817ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
   817ee:	bfde      	ittt	le
   817f0:	2000      	movle	r0, #0
   817f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   817f6:	bd70      	pople	{r4, r5, r6, pc}
   817f8:	f1c4 0400 	rsb	r4, r4, #0
   817fc:	3c20      	subs	r4, #32
   817fe:	da35      	bge.n	8186c <__aeabi_dmul+0x164>
   81800:	340c      	adds	r4, #12
   81802:	dc1b      	bgt.n	8183c <__aeabi_dmul+0x134>
   81804:	f104 0414 	add.w	r4, r4, #20
   81808:	f1c4 0520 	rsb	r5, r4, #32
   8180c:	fa00 f305 	lsl.w	r3, r0, r5
   81810:	fa20 f004 	lsr.w	r0, r0, r4
   81814:	fa01 f205 	lsl.w	r2, r1, r5
   81818:	ea40 0002 	orr.w	r0, r0, r2
   8181c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81828:	fa21 f604 	lsr.w	r6, r1, r4
   8182c:	eb42 0106 	adc.w	r1, r2, r6
   81830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81834:	bf08      	it	eq
   81836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8183a:	bd70      	pop	{r4, r5, r6, pc}
   8183c:	f1c4 040c 	rsb	r4, r4, #12
   81840:	f1c4 0520 	rsb	r5, r4, #32
   81844:	fa00 f304 	lsl.w	r3, r0, r4
   81848:	fa20 f005 	lsr.w	r0, r0, r5
   8184c:	fa01 f204 	lsl.w	r2, r1, r4
   81850:	ea40 0002 	orr.w	r0, r0, r2
   81854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8185c:	f141 0100 	adc.w	r1, r1, #0
   81860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81864:	bf08      	it	eq
   81866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8186a:	bd70      	pop	{r4, r5, r6, pc}
   8186c:	f1c4 0520 	rsb	r5, r4, #32
   81870:	fa00 f205 	lsl.w	r2, r0, r5
   81874:	ea4e 0e02 	orr.w	lr, lr, r2
   81878:	fa20 f304 	lsr.w	r3, r0, r4
   8187c:	fa01 f205 	lsl.w	r2, r1, r5
   81880:	ea43 0302 	orr.w	r3, r3, r2
   81884:	fa21 f004 	lsr.w	r0, r1, r4
   81888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8188c:	fa21 f204 	lsr.w	r2, r1, r4
   81890:	ea20 0002 	bic.w	r0, r0, r2
   81894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8189c:	bf08      	it	eq
   8189e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   818a2:	bd70      	pop	{r4, r5, r6, pc}
   818a4:	f094 0f00 	teq	r4, #0
   818a8:	d10f      	bne.n	818ca <__aeabi_dmul+0x1c2>
   818aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   818ae:	0040      	lsls	r0, r0, #1
   818b0:	eb41 0101 	adc.w	r1, r1, r1
   818b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   818b8:	bf08      	it	eq
   818ba:	3c01      	subeq	r4, #1
   818bc:	d0f7      	beq.n	818ae <__aeabi_dmul+0x1a6>
   818be:	ea41 0106 	orr.w	r1, r1, r6
   818c2:	f095 0f00 	teq	r5, #0
   818c6:	bf18      	it	ne
   818c8:	4770      	bxne	lr
   818ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   818ce:	0052      	lsls	r2, r2, #1
   818d0:	eb43 0303 	adc.w	r3, r3, r3
   818d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   818d8:	bf08      	it	eq
   818da:	3d01      	subeq	r5, #1
   818dc:	d0f7      	beq.n	818ce <__aeabi_dmul+0x1c6>
   818de:	ea43 0306 	orr.w	r3, r3, r6
   818e2:	4770      	bx	lr
   818e4:	ea94 0f0c 	teq	r4, ip
   818e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   818ec:	bf18      	it	ne
   818ee:	ea95 0f0c 	teqne	r5, ip
   818f2:	d00c      	beq.n	8190e <__aeabi_dmul+0x206>
   818f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   818f8:	bf18      	it	ne
   818fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   818fe:	d1d1      	bne.n	818a4 <__aeabi_dmul+0x19c>
   81900:	ea81 0103 	eor.w	r1, r1, r3
   81904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81908:	f04f 0000 	mov.w	r0, #0
   8190c:	bd70      	pop	{r4, r5, r6, pc}
   8190e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81912:	bf06      	itte	eq
   81914:	4610      	moveq	r0, r2
   81916:	4619      	moveq	r1, r3
   81918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8191c:	d019      	beq.n	81952 <__aeabi_dmul+0x24a>
   8191e:	ea94 0f0c 	teq	r4, ip
   81922:	d102      	bne.n	8192a <__aeabi_dmul+0x222>
   81924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81928:	d113      	bne.n	81952 <__aeabi_dmul+0x24a>
   8192a:	ea95 0f0c 	teq	r5, ip
   8192e:	d105      	bne.n	8193c <__aeabi_dmul+0x234>
   81930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81934:	bf1c      	itt	ne
   81936:	4610      	movne	r0, r2
   81938:	4619      	movne	r1, r3
   8193a:	d10a      	bne.n	81952 <__aeabi_dmul+0x24a>
   8193c:	ea81 0103 	eor.w	r1, r1, r3
   81940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8194c:	f04f 0000 	mov.w	r0, #0
   81950:	bd70      	pop	{r4, r5, r6, pc}
   81952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8195a:	bd70      	pop	{r4, r5, r6, pc}

0008195c <__aeabi_ddiv>:
   8195c:	b570      	push	{r4, r5, r6, lr}
   8195e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8196a:	bf1d      	ittte	ne
   8196c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81970:	ea94 0f0c 	teqne	r4, ip
   81974:	ea95 0f0c 	teqne	r5, ip
   81978:	f000 f8a7 	bleq	81aca <__aeabi_ddiv+0x16e>
   8197c:	eba4 0405 	sub.w	r4, r4, r5
   81980:	ea81 0e03 	eor.w	lr, r1, r3
   81984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81988:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8198c:	f000 8088 	beq.w	81aa0 <__aeabi_ddiv+0x144>
   81990:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8199c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   819a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   819a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   819a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   819ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
   819b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   819b4:	429d      	cmp	r5, r3
   819b6:	bf08      	it	eq
   819b8:	4296      	cmpeq	r6, r2
   819ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   819be:	f504 7440 	add.w	r4, r4, #768	; 0x300
   819c2:	d202      	bcs.n	819ca <__aeabi_ddiv+0x6e>
   819c4:	085b      	lsrs	r3, r3, #1
   819c6:	ea4f 0232 	mov.w	r2, r2, rrx
   819ca:	1ab6      	subs	r6, r6, r2
   819cc:	eb65 0503 	sbc.w	r5, r5, r3
   819d0:	085b      	lsrs	r3, r3, #1
   819d2:	ea4f 0232 	mov.w	r2, r2, rrx
   819d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   819da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   819de:	ebb6 0e02 	subs.w	lr, r6, r2
   819e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   819e6:	bf22      	ittt	cs
   819e8:	1ab6      	subcs	r6, r6, r2
   819ea:	4675      	movcs	r5, lr
   819ec:	ea40 000c 	orrcs.w	r0, r0, ip
   819f0:	085b      	lsrs	r3, r3, #1
   819f2:	ea4f 0232 	mov.w	r2, r2, rrx
   819f6:	ebb6 0e02 	subs.w	lr, r6, r2
   819fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   819fe:	bf22      	ittt	cs
   81a00:	1ab6      	subcs	r6, r6, r2
   81a02:	4675      	movcs	r5, lr
   81a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81a08:	085b      	lsrs	r3, r3, #1
   81a0a:	ea4f 0232 	mov.w	r2, r2, rrx
   81a0e:	ebb6 0e02 	subs.w	lr, r6, r2
   81a12:	eb75 0e03 	sbcs.w	lr, r5, r3
   81a16:	bf22      	ittt	cs
   81a18:	1ab6      	subcs	r6, r6, r2
   81a1a:	4675      	movcs	r5, lr
   81a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81a20:	085b      	lsrs	r3, r3, #1
   81a22:	ea4f 0232 	mov.w	r2, r2, rrx
   81a26:	ebb6 0e02 	subs.w	lr, r6, r2
   81a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
   81a2e:	bf22      	ittt	cs
   81a30:	1ab6      	subcs	r6, r6, r2
   81a32:	4675      	movcs	r5, lr
   81a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81a38:	ea55 0e06 	orrs.w	lr, r5, r6
   81a3c:	d018      	beq.n	81a70 <__aeabi_ddiv+0x114>
   81a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81a5a:	d1c0      	bne.n	819de <__aeabi_ddiv+0x82>
   81a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81a60:	d10b      	bne.n	81a7a <__aeabi_ddiv+0x11e>
   81a62:	ea41 0100 	orr.w	r1, r1, r0
   81a66:	f04f 0000 	mov.w	r0, #0
   81a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81a6e:	e7b6      	b.n	819de <__aeabi_ddiv+0x82>
   81a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81a74:	bf04      	itt	eq
   81a76:	4301      	orreq	r1, r0
   81a78:	2000      	moveq	r0, #0
   81a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81a7e:	bf88      	it	hi
   81a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81a84:	f63f aeaf 	bhi.w	817e6 <__aeabi_dmul+0xde>
   81a88:	ebb5 0c03 	subs.w	ip, r5, r3
   81a8c:	bf04      	itt	eq
   81a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81a96:	f150 0000 	adcs.w	r0, r0, #0
   81a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81a9e:	bd70      	pop	{r4, r5, r6, pc}
   81aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81aac:	bfc2      	ittt	gt
   81aae:	ebd4 050c 	rsbsgt	r5, r4, ip
   81ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81ab6:	bd70      	popgt	{r4, r5, r6, pc}
   81ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81abc:	f04f 0e00 	mov.w	lr, #0
   81ac0:	3c01      	subs	r4, #1
   81ac2:	e690      	b.n	817e6 <__aeabi_dmul+0xde>
   81ac4:	ea45 0e06 	orr.w	lr, r5, r6
   81ac8:	e68d      	b.n	817e6 <__aeabi_dmul+0xde>
   81aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81ace:	ea94 0f0c 	teq	r4, ip
   81ad2:	bf08      	it	eq
   81ad4:	ea95 0f0c 	teqeq	r5, ip
   81ad8:	f43f af3b 	beq.w	81952 <__aeabi_dmul+0x24a>
   81adc:	ea94 0f0c 	teq	r4, ip
   81ae0:	d10a      	bne.n	81af8 <__aeabi_ddiv+0x19c>
   81ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81ae6:	f47f af34 	bne.w	81952 <__aeabi_dmul+0x24a>
   81aea:	ea95 0f0c 	teq	r5, ip
   81aee:	f47f af25 	bne.w	8193c <__aeabi_dmul+0x234>
   81af2:	4610      	mov	r0, r2
   81af4:	4619      	mov	r1, r3
   81af6:	e72c      	b.n	81952 <__aeabi_dmul+0x24a>
   81af8:	ea95 0f0c 	teq	r5, ip
   81afc:	d106      	bne.n	81b0c <__aeabi_ddiv+0x1b0>
   81afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81b02:	f43f aefd 	beq.w	81900 <__aeabi_dmul+0x1f8>
   81b06:	4610      	mov	r0, r2
   81b08:	4619      	mov	r1, r3
   81b0a:	e722      	b.n	81952 <__aeabi_dmul+0x24a>
   81b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81b10:	bf18      	it	ne
   81b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81b16:	f47f aec5 	bne.w	818a4 <__aeabi_dmul+0x19c>
   81b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81b1e:	f47f af0d 	bne.w	8193c <__aeabi_dmul+0x234>
   81b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81b26:	f47f aeeb 	bne.w	81900 <__aeabi_dmul+0x1f8>
   81b2a:	e712      	b.n	81952 <__aeabi_dmul+0x24a>

00081b2c <__aeabi_d2iz>:
   81b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81b34:	d215      	bcs.n	81b62 <__aeabi_d2iz+0x36>
   81b36:	d511      	bpl.n	81b5c <__aeabi_d2iz+0x30>
   81b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81b40:	d912      	bls.n	81b68 <__aeabi_d2iz+0x3c>
   81b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81b52:	fa23 f002 	lsr.w	r0, r3, r2
   81b56:	bf18      	it	ne
   81b58:	4240      	negne	r0, r0
   81b5a:	4770      	bx	lr
   81b5c:	f04f 0000 	mov.w	r0, #0
   81b60:	4770      	bx	lr
   81b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81b66:	d105      	bne.n	81b74 <__aeabi_d2iz+0x48>
   81b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   81b6c:	bf08      	it	eq
   81b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81b72:	4770      	bx	lr
   81b74:	f04f 0000 	mov.w	r0, #0
   81b78:	4770      	bx	lr
   81b7a:	bf00      	nop

00081b7c <__libc_init_array>:
   81b7c:	b570      	push	{r4, r5, r6, lr}
   81b7e:	4e0f      	ldr	r6, [pc, #60]	; (81bbc <__libc_init_array+0x40>)
   81b80:	4d0f      	ldr	r5, [pc, #60]	; (81bc0 <__libc_init_array+0x44>)
   81b82:	1b76      	subs	r6, r6, r5
   81b84:	10b6      	asrs	r6, r6, #2
   81b86:	d007      	beq.n	81b98 <__libc_init_array+0x1c>
   81b88:	3d04      	subs	r5, #4
   81b8a:	2400      	movs	r4, #0
   81b8c:	3401      	adds	r4, #1
   81b8e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81b92:	4798      	blx	r3
   81b94:	42a6      	cmp	r6, r4
   81b96:	d1f9      	bne.n	81b8c <__libc_init_array+0x10>
   81b98:	4e0a      	ldr	r6, [pc, #40]	; (81bc4 <__libc_init_array+0x48>)
   81b9a:	4d0b      	ldr	r5, [pc, #44]	; (81bc8 <__libc_init_array+0x4c>)
   81b9c:	f003 f82a 	bl	84bf4 <_init>
   81ba0:	1b76      	subs	r6, r6, r5
   81ba2:	10b6      	asrs	r6, r6, #2
   81ba4:	d008      	beq.n	81bb8 <__libc_init_array+0x3c>
   81ba6:	3d04      	subs	r5, #4
   81ba8:	2400      	movs	r4, #0
   81baa:	3401      	adds	r4, #1
   81bac:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81bb0:	4798      	blx	r3
   81bb2:	42a6      	cmp	r6, r4
   81bb4:	d1f9      	bne.n	81baa <__libc_init_array+0x2e>
   81bb6:	bd70      	pop	{r4, r5, r6, pc}
   81bb8:	bd70      	pop	{r4, r5, r6, pc}
   81bba:	bf00      	nop
   81bbc:	00084c00 	.word	0x00084c00
   81bc0:	00084c00 	.word	0x00084c00
   81bc4:	00084c08 	.word	0x00084c08
   81bc8:	00084c00 	.word	0x00084c00

00081bcc <iprintf>:
   81bcc:	b40f      	push	{r0, r1, r2, r3}
   81bce:	b510      	push	{r4, lr}
   81bd0:	4b07      	ldr	r3, [pc, #28]	; (81bf0 <iprintf+0x24>)
   81bd2:	b082      	sub	sp, #8
   81bd4:	ac04      	add	r4, sp, #16
   81bd6:	f854 2b04 	ldr.w	r2, [r4], #4
   81bda:	6818      	ldr	r0, [r3, #0]
   81bdc:	4623      	mov	r3, r4
   81bde:	6881      	ldr	r1, [r0, #8]
   81be0:	9401      	str	r4, [sp, #4]
   81be2:	f000 f915 	bl	81e10 <_vfiprintf_r>
   81be6:	b002      	add	sp, #8
   81be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81bec:	b004      	add	sp, #16
   81bee:	4770      	bx	lr
   81bf0:	20070628 	.word	0x20070628

00081bf4 <memset>:
   81bf4:	b4f0      	push	{r4, r5, r6, r7}
   81bf6:	0784      	lsls	r4, r0, #30
   81bf8:	d043      	beq.n	81c82 <memset+0x8e>
   81bfa:	1e54      	subs	r4, r2, #1
   81bfc:	2a00      	cmp	r2, #0
   81bfe:	d03e      	beq.n	81c7e <memset+0x8a>
   81c00:	b2cd      	uxtb	r5, r1
   81c02:	4603      	mov	r3, r0
   81c04:	e003      	b.n	81c0e <memset+0x1a>
   81c06:	1e62      	subs	r2, r4, #1
   81c08:	2c00      	cmp	r4, #0
   81c0a:	d038      	beq.n	81c7e <memset+0x8a>
   81c0c:	4614      	mov	r4, r2
   81c0e:	f803 5b01 	strb.w	r5, [r3], #1
   81c12:	079a      	lsls	r2, r3, #30
   81c14:	d1f7      	bne.n	81c06 <memset+0x12>
   81c16:	2c03      	cmp	r4, #3
   81c18:	d92a      	bls.n	81c70 <memset+0x7c>
   81c1a:	b2cd      	uxtb	r5, r1
   81c1c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81c20:	2c0f      	cmp	r4, #15
   81c22:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81c26:	d915      	bls.n	81c54 <memset+0x60>
   81c28:	f1a4 0710 	sub.w	r7, r4, #16
   81c2c:	093f      	lsrs	r7, r7, #4
   81c2e:	f103 0610 	add.w	r6, r3, #16
   81c32:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81c36:	461a      	mov	r2, r3
   81c38:	6015      	str	r5, [r2, #0]
   81c3a:	6055      	str	r5, [r2, #4]
   81c3c:	6095      	str	r5, [r2, #8]
   81c3e:	60d5      	str	r5, [r2, #12]
   81c40:	3210      	adds	r2, #16
   81c42:	42b2      	cmp	r2, r6
   81c44:	d1f8      	bne.n	81c38 <memset+0x44>
   81c46:	f004 040f 	and.w	r4, r4, #15
   81c4a:	3701      	adds	r7, #1
   81c4c:	2c03      	cmp	r4, #3
   81c4e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81c52:	d90d      	bls.n	81c70 <memset+0x7c>
   81c54:	461e      	mov	r6, r3
   81c56:	4622      	mov	r2, r4
   81c58:	3a04      	subs	r2, #4
   81c5a:	2a03      	cmp	r2, #3
   81c5c:	f846 5b04 	str.w	r5, [r6], #4
   81c60:	d8fa      	bhi.n	81c58 <memset+0x64>
   81c62:	1f22      	subs	r2, r4, #4
   81c64:	f022 0203 	bic.w	r2, r2, #3
   81c68:	3204      	adds	r2, #4
   81c6a:	4413      	add	r3, r2
   81c6c:	f004 0403 	and.w	r4, r4, #3
   81c70:	b12c      	cbz	r4, 81c7e <memset+0x8a>
   81c72:	b2c9      	uxtb	r1, r1
   81c74:	441c      	add	r4, r3
   81c76:	f803 1b01 	strb.w	r1, [r3], #1
   81c7a:	42a3      	cmp	r3, r4
   81c7c:	d1fb      	bne.n	81c76 <memset+0x82>
   81c7e:	bcf0      	pop	{r4, r5, r6, r7}
   81c80:	4770      	bx	lr
   81c82:	4614      	mov	r4, r2
   81c84:	4603      	mov	r3, r0
   81c86:	e7c6      	b.n	81c16 <memset+0x22>

00081c88 <setbuf>:
   81c88:	2900      	cmp	r1, #0
   81c8a:	bf0c      	ite	eq
   81c8c:	2202      	moveq	r2, #2
   81c8e:	2200      	movne	r2, #0
   81c90:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81c94:	f000 b800 	b.w	81c98 <setvbuf>

00081c98 <setvbuf>:
   81c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81c9c:	4d3c      	ldr	r5, [pc, #240]	; (81d90 <setvbuf+0xf8>)
   81c9e:	4604      	mov	r4, r0
   81ca0:	682d      	ldr	r5, [r5, #0]
   81ca2:	4688      	mov	r8, r1
   81ca4:	4616      	mov	r6, r2
   81ca6:	461f      	mov	r7, r3
   81ca8:	b115      	cbz	r5, 81cb0 <setvbuf+0x18>
   81caa:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81cac:	2b00      	cmp	r3, #0
   81cae:	d04f      	beq.n	81d50 <setvbuf+0xb8>
   81cb0:	2e02      	cmp	r6, #2
   81cb2:	d830      	bhi.n	81d16 <setvbuf+0x7e>
   81cb4:	2f00      	cmp	r7, #0
   81cb6:	db2e      	blt.n	81d16 <setvbuf+0x7e>
   81cb8:	4628      	mov	r0, r5
   81cba:	4621      	mov	r1, r4
   81cbc:	f001 f826 	bl	82d0c <_fflush_r>
   81cc0:	89a3      	ldrh	r3, [r4, #12]
   81cc2:	2200      	movs	r2, #0
   81cc4:	6062      	str	r2, [r4, #4]
   81cc6:	61a2      	str	r2, [r4, #24]
   81cc8:	061a      	lsls	r2, r3, #24
   81cca:	d428      	bmi.n	81d1e <setvbuf+0x86>
   81ccc:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81cd0:	b29b      	uxth	r3, r3
   81cd2:	2e02      	cmp	r6, #2
   81cd4:	81a3      	strh	r3, [r4, #12]
   81cd6:	d02d      	beq.n	81d34 <setvbuf+0x9c>
   81cd8:	f1b8 0f00 	cmp.w	r8, #0
   81cdc:	d03c      	beq.n	81d58 <setvbuf+0xc0>
   81cde:	2e01      	cmp	r6, #1
   81ce0:	d013      	beq.n	81d0a <setvbuf+0x72>
   81ce2:	b29b      	uxth	r3, r3
   81ce4:	f003 0008 	and.w	r0, r3, #8
   81ce8:	4a2a      	ldr	r2, [pc, #168]	; (81d94 <setvbuf+0xfc>)
   81cea:	b280      	uxth	r0, r0
   81cec:	63ea      	str	r2, [r5, #60]	; 0x3c
   81cee:	f8c4 8000 	str.w	r8, [r4]
   81cf2:	f8c4 8010 	str.w	r8, [r4, #16]
   81cf6:	6167      	str	r7, [r4, #20]
   81cf8:	b178      	cbz	r0, 81d1a <setvbuf+0x82>
   81cfa:	f013 0f03 	tst.w	r3, #3
   81cfe:	bf18      	it	ne
   81d00:	2700      	movne	r7, #0
   81d02:	60a7      	str	r7, [r4, #8]
   81d04:	2000      	movs	r0, #0
   81d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d0a:	f043 0301 	orr.w	r3, r3, #1
   81d0e:	427a      	negs	r2, r7
   81d10:	81a3      	strh	r3, [r4, #12]
   81d12:	61a2      	str	r2, [r4, #24]
   81d14:	e7e5      	b.n	81ce2 <setvbuf+0x4a>
   81d16:	f04f 30ff 	mov.w	r0, #4294967295
   81d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d1e:	4628      	mov	r0, r5
   81d20:	6921      	ldr	r1, [r4, #16]
   81d22:	f001 f953 	bl	82fcc <_free_r>
   81d26:	89a3      	ldrh	r3, [r4, #12]
   81d28:	2e02      	cmp	r6, #2
   81d2a:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81d2e:	b29b      	uxth	r3, r3
   81d30:	81a3      	strh	r3, [r4, #12]
   81d32:	d1d1      	bne.n	81cd8 <setvbuf+0x40>
   81d34:	2000      	movs	r0, #0
   81d36:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81d3a:	f043 0302 	orr.w	r3, r3, #2
   81d3e:	2500      	movs	r5, #0
   81d40:	2101      	movs	r1, #1
   81d42:	81a3      	strh	r3, [r4, #12]
   81d44:	60a5      	str	r5, [r4, #8]
   81d46:	6022      	str	r2, [r4, #0]
   81d48:	6122      	str	r2, [r4, #16]
   81d4a:	6161      	str	r1, [r4, #20]
   81d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d50:	4628      	mov	r0, r5
   81d52:	f000 fff7 	bl	82d44 <__sinit>
   81d56:	e7ab      	b.n	81cb0 <setvbuf+0x18>
   81d58:	2f00      	cmp	r7, #0
   81d5a:	bf08      	it	eq
   81d5c:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81d60:	4638      	mov	r0, r7
   81d62:	f001 fc29 	bl	835b8 <malloc>
   81d66:	4680      	mov	r8, r0
   81d68:	b128      	cbz	r0, 81d76 <setvbuf+0xde>
   81d6a:	89a3      	ldrh	r3, [r4, #12]
   81d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81d70:	b29b      	uxth	r3, r3
   81d72:	81a3      	strh	r3, [r4, #12]
   81d74:	e7b3      	b.n	81cde <setvbuf+0x46>
   81d76:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81d7a:	f001 fc1d 	bl	835b8 <malloc>
   81d7e:	4680      	mov	r8, r0
   81d80:	b918      	cbnz	r0, 81d8a <setvbuf+0xf2>
   81d82:	89a3      	ldrh	r3, [r4, #12]
   81d84:	f04f 30ff 	mov.w	r0, #4294967295
   81d88:	e7d5      	b.n	81d36 <setvbuf+0x9e>
   81d8a:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81d8e:	e7ec      	b.n	81d6a <setvbuf+0xd2>
   81d90:	20070628 	.word	0x20070628
   81d94:	00082d39 	.word	0x00082d39

00081d98 <__sprint_r.part.0>:
   81d98:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81d9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81d9e:	049c      	lsls	r4, r3, #18
   81da0:	460e      	mov	r6, r1
   81da2:	4680      	mov	r8, r0
   81da4:	4691      	mov	r9, r2
   81da6:	d52a      	bpl.n	81dfe <__sprint_r.part.0+0x66>
   81da8:	6893      	ldr	r3, [r2, #8]
   81daa:	6812      	ldr	r2, [r2, #0]
   81dac:	f102 0a08 	add.w	sl, r2, #8
   81db0:	b31b      	cbz	r3, 81dfa <__sprint_r.part.0+0x62>
   81db2:	e91a 00a0 	ldmdb	sl, {r5, r7}
   81db6:	08bf      	lsrs	r7, r7, #2
   81db8:	d017      	beq.n	81dea <__sprint_r.part.0+0x52>
   81dba:	3d04      	subs	r5, #4
   81dbc:	2400      	movs	r4, #0
   81dbe:	e001      	b.n	81dc4 <__sprint_r.part.0+0x2c>
   81dc0:	42a7      	cmp	r7, r4
   81dc2:	d010      	beq.n	81de6 <__sprint_r.part.0+0x4e>
   81dc4:	4640      	mov	r0, r8
   81dc6:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81dca:	4632      	mov	r2, r6
   81dcc:	f001 f850 	bl	82e70 <_fputwc_r>
   81dd0:	1c43      	adds	r3, r0, #1
   81dd2:	f104 0401 	add.w	r4, r4, #1
   81dd6:	d1f3      	bne.n	81dc0 <__sprint_r.part.0+0x28>
   81dd8:	2300      	movs	r3, #0
   81dda:	f8c9 3008 	str.w	r3, [r9, #8]
   81dde:	f8c9 3004 	str.w	r3, [r9, #4]
   81de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81de6:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81dea:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81dee:	f8c9 3008 	str.w	r3, [r9, #8]
   81df2:	f10a 0a08 	add.w	sl, sl, #8
   81df6:	2b00      	cmp	r3, #0
   81df8:	d1db      	bne.n	81db2 <__sprint_r.part.0+0x1a>
   81dfa:	2000      	movs	r0, #0
   81dfc:	e7ec      	b.n	81dd8 <__sprint_r.part.0+0x40>
   81dfe:	f001 f9b1 	bl	83164 <__sfvwrite_r>
   81e02:	2300      	movs	r3, #0
   81e04:	f8c9 3008 	str.w	r3, [r9, #8]
   81e08:	f8c9 3004 	str.w	r3, [r9, #4]
   81e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081e10 <_vfiprintf_r>:
   81e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81e14:	b0b1      	sub	sp, #196	; 0xc4
   81e16:	461c      	mov	r4, r3
   81e18:	9102      	str	r1, [sp, #8]
   81e1a:	4690      	mov	r8, r2
   81e1c:	9308      	str	r3, [sp, #32]
   81e1e:	9006      	str	r0, [sp, #24]
   81e20:	b118      	cbz	r0, 81e2a <_vfiprintf_r+0x1a>
   81e22:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81e24:	2b00      	cmp	r3, #0
   81e26:	f000 80e8 	beq.w	81ffa <_vfiprintf_r+0x1ea>
   81e2a:	9d02      	ldr	r5, [sp, #8]
   81e2c:	89ab      	ldrh	r3, [r5, #12]
   81e2e:	b29a      	uxth	r2, r3
   81e30:	0490      	lsls	r0, r2, #18
   81e32:	d407      	bmi.n	81e44 <_vfiprintf_r+0x34>
   81e34:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   81e36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81e3a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81e3e:	81ab      	strh	r3, [r5, #12]
   81e40:	b29a      	uxth	r2, r3
   81e42:	6669      	str	r1, [r5, #100]	; 0x64
   81e44:	0711      	lsls	r1, r2, #28
   81e46:	f140 80b7 	bpl.w	81fb8 <_vfiprintf_r+0x1a8>
   81e4a:	f8dd b008 	ldr.w	fp, [sp, #8]
   81e4e:	f8db 3010 	ldr.w	r3, [fp, #16]
   81e52:	2b00      	cmp	r3, #0
   81e54:	f000 80b0 	beq.w	81fb8 <_vfiprintf_r+0x1a8>
   81e58:	f002 021a 	and.w	r2, r2, #26
   81e5c:	2a0a      	cmp	r2, #10
   81e5e:	f000 80b7 	beq.w	81fd0 <_vfiprintf_r+0x1c0>
   81e62:	2300      	movs	r3, #0
   81e64:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81e68:	930a      	str	r3, [sp, #40]	; 0x28
   81e6a:	9315      	str	r3, [sp, #84]	; 0x54
   81e6c:	9314      	str	r3, [sp, #80]	; 0x50
   81e6e:	9309      	str	r3, [sp, #36]	; 0x24
   81e70:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   81e74:	464e      	mov	r6, r9
   81e76:	f898 3000 	ldrb.w	r3, [r8]
   81e7a:	2b00      	cmp	r3, #0
   81e7c:	f000 84c8 	beq.w	82810 <_vfiprintf_r+0xa00>
   81e80:	2b25      	cmp	r3, #37	; 0x25
   81e82:	f000 84c5 	beq.w	82810 <_vfiprintf_r+0xa00>
   81e86:	f108 0201 	add.w	r2, r8, #1
   81e8a:	e001      	b.n	81e90 <_vfiprintf_r+0x80>
   81e8c:	2b25      	cmp	r3, #37	; 0x25
   81e8e:	d004      	beq.n	81e9a <_vfiprintf_r+0x8a>
   81e90:	7813      	ldrb	r3, [r2, #0]
   81e92:	4614      	mov	r4, r2
   81e94:	3201      	adds	r2, #1
   81e96:	2b00      	cmp	r3, #0
   81e98:	d1f8      	bne.n	81e8c <_vfiprintf_r+0x7c>
   81e9a:	ebc8 0504 	rsb	r5, r8, r4
   81e9e:	b195      	cbz	r5, 81ec6 <_vfiprintf_r+0xb6>
   81ea0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ea2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ea4:	3301      	adds	r3, #1
   81ea6:	442a      	add	r2, r5
   81ea8:	2b07      	cmp	r3, #7
   81eaa:	f8c6 8000 	str.w	r8, [r6]
   81eae:	6075      	str	r5, [r6, #4]
   81eb0:	9215      	str	r2, [sp, #84]	; 0x54
   81eb2:	9314      	str	r3, [sp, #80]	; 0x50
   81eb4:	dd7b      	ble.n	81fae <_vfiprintf_r+0x19e>
   81eb6:	2a00      	cmp	r2, #0
   81eb8:	f040 84d5 	bne.w	82866 <_vfiprintf_r+0xa56>
   81ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
   81ebe:	9214      	str	r2, [sp, #80]	; 0x50
   81ec0:	4428      	add	r0, r5
   81ec2:	464e      	mov	r6, r9
   81ec4:	9009      	str	r0, [sp, #36]	; 0x24
   81ec6:	7823      	ldrb	r3, [r4, #0]
   81ec8:	2b00      	cmp	r3, #0
   81eca:	f000 83ed 	beq.w	826a8 <_vfiprintf_r+0x898>
   81ece:	2100      	movs	r1, #0
   81ed0:	f04f 0200 	mov.w	r2, #0
   81ed4:	f04f 3cff 	mov.w	ip, #4294967295
   81ed8:	7863      	ldrb	r3, [r4, #1]
   81eda:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81ede:	9104      	str	r1, [sp, #16]
   81ee0:	468a      	mov	sl, r1
   81ee2:	f104 0801 	add.w	r8, r4, #1
   81ee6:	4608      	mov	r0, r1
   81ee8:	4665      	mov	r5, ip
   81eea:	f108 0801 	add.w	r8, r8, #1
   81eee:	f1a3 0220 	sub.w	r2, r3, #32
   81ef2:	2a58      	cmp	r2, #88	; 0x58
   81ef4:	f200 82d9 	bhi.w	824aa <_vfiprintf_r+0x69a>
   81ef8:	e8df f012 	tbh	[pc, r2, lsl #1]
   81efc:	02d702cb 	.word	0x02d702cb
   81f00:	02d202d7 	.word	0x02d202d7
   81f04:	02d702d7 	.word	0x02d702d7
   81f08:	02d702d7 	.word	0x02d702d7
   81f0c:	02d702d7 	.word	0x02d702d7
   81f10:	028f0282 	.word	0x028f0282
   81f14:	008402d7 	.word	0x008402d7
   81f18:	02d70293 	.word	0x02d70293
   81f1c:	0196012b 	.word	0x0196012b
   81f20:	01960196 	.word	0x01960196
   81f24:	01960196 	.word	0x01960196
   81f28:	01960196 	.word	0x01960196
   81f2c:	01960196 	.word	0x01960196
   81f30:	02d702d7 	.word	0x02d702d7
   81f34:	02d702d7 	.word	0x02d702d7
   81f38:	02d702d7 	.word	0x02d702d7
   81f3c:	02d702d7 	.word	0x02d702d7
   81f40:	02d702d7 	.word	0x02d702d7
   81f44:	02d70130 	.word	0x02d70130
   81f48:	02d702d7 	.word	0x02d702d7
   81f4c:	02d702d7 	.word	0x02d702d7
   81f50:	02d702d7 	.word	0x02d702d7
   81f54:	02d702d7 	.word	0x02d702d7
   81f58:	017b02d7 	.word	0x017b02d7
   81f5c:	02d702d7 	.word	0x02d702d7
   81f60:	02d702d7 	.word	0x02d702d7
   81f64:	01a402d7 	.word	0x01a402d7
   81f68:	02d702d7 	.word	0x02d702d7
   81f6c:	02d701bf 	.word	0x02d701bf
   81f70:	02d702d7 	.word	0x02d702d7
   81f74:	02d702d7 	.word	0x02d702d7
   81f78:	02d702d7 	.word	0x02d702d7
   81f7c:	02d702d7 	.word	0x02d702d7
   81f80:	01e402d7 	.word	0x01e402d7
   81f84:	02d701fa 	.word	0x02d701fa
   81f88:	02d702d7 	.word	0x02d702d7
   81f8c:	01fa0216 	.word	0x01fa0216
   81f90:	02d702d7 	.word	0x02d702d7
   81f94:	02d7021b 	.word	0x02d7021b
   81f98:	00890228 	.word	0x00890228
   81f9c:	027d0266 	.word	0x027d0266
   81fa0:	023a02d7 	.word	0x023a02d7
   81fa4:	011902d7 	.word	0x011902d7
   81fa8:	02d702d7 	.word	0x02d702d7
   81fac:	02af      	.short	0x02af
   81fae:	3608      	adds	r6, #8
   81fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
   81fb2:	4428      	add	r0, r5
   81fb4:	9009      	str	r0, [sp, #36]	; 0x24
   81fb6:	e786      	b.n	81ec6 <_vfiprintf_r+0xb6>
   81fb8:	9806      	ldr	r0, [sp, #24]
   81fba:	9902      	ldr	r1, [sp, #8]
   81fbc:	f000 fd90 	bl	82ae0 <__swsetup_r>
   81fc0:	b9b0      	cbnz	r0, 81ff0 <_vfiprintf_r+0x1e0>
   81fc2:	9d02      	ldr	r5, [sp, #8]
   81fc4:	89aa      	ldrh	r2, [r5, #12]
   81fc6:	f002 021a 	and.w	r2, r2, #26
   81fca:	2a0a      	cmp	r2, #10
   81fcc:	f47f af49 	bne.w	81e62 <_vfiprintf_r+0x52>
   81fd0:	f8dd b008 	ldr.w	fp, [sp, #8]
   81fd4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81fd8:	2b00      	cmp	r3, #0
   81fda:	f6ff af42 	blt.w	81e62 <_vfiprintf_r+0x52>
   81fde:	9806      	ldr	r0, [sp, #24]
   81fe0:	4659      	mov	r1, fp
   81fe2:	4642      	mov	r2, r8
   81fe4:	4623      	mov	r3, r4
   81fe6:	f000 fd3d 	bl	82a64 <__sbprintf>
   81fea:	b031      	add	sp, #196	; 0xc4
   81fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ff0:	f04f 30ff 	mov.w	r0, #4294967295
   81ff4:	b031      	add	sp, #196	; 0xc4
   81ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ffa:	f000 fea3 	bl	82d44 <__sinit>
   81ffe:	e714      	b.n	81e2a <_vfiprintf_r+0x1a>
   82000:	4240      	negs	r0, r0
   82002:	9308      	str	r3, [sp, #32]
   82004:	f04a 0a04 	orr.w	sl, sl, #4
   82008:	f898 3000 	ldrb.w	r3, [r8]
   8200c:	e76d      	b.n	81eea <_vfiprintf_r+0xda>
   8200e:	f01a 0320 	ands.w	r3, sl, #32
   82012:	9004      	str	r0, [sp, #16]
   82014:	46ac      	mov	ip, r5
   82016:	f000 80f4 	beq.w	82202 <_vfiprintf_r+0x3f2>
   8201a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8201e:	f10b 0307 	add.w	r3, fp, #7
   82022:	f023 0307 	bic.w	r3, r3, #7
   82026:	f103 0408 	add.w	r4, r3, #8
   8202a:	9408      	str	r4, [sp, #32]
   8202c:	e9d3 4500 	ldrd	r4, r5, [r3]
   82030:	2300      	movs	r3, #0
   82032:	f04f 0000 	mov.w	r0, #0
   82036:	2100      	movs	r1, #0
   82038:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   8203c:	f8cd c014 	str.w	ip, [sp, #20]
   82040:	9107      	str	r1, [sp, #28]
   82042:	f1bc 0f00 	cmp.w	ip, #0
   82046:	bfa8      	it	ge
   82048:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8204c:	ea54 0205 	orrs.w	r2, r4, r5
   82050:	f040 80ad 	bne.w	821ae <_vfiprintf_r+0x39e>
   82054:	f1bc 0f00 	cmp.w	ip, #0
   82058:	f040 80a9 	bne.w	821ae <_vfiprintf_r+0x39e>
   8205c:	2b00      	cmp	r3, #0
   8205e:	f040 83c0 	bne.w	827e2 <_vfiprintf_r+0x9d2>
   82062:	f01a 0f01 	tst.w	sl, #1
   82066:	f000 83bc 	beq.w	827e2 <_vfiprintf_r+0x9d2>
   8206a:	2330      	movs	r3, #48	; 0x30
   8206c:	af30      	add	r7, sp, #192	; 0xc0
   8206e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   82072:	ebc7 0409 	rsb	r4, r7, r9
   82076:	9405      	str	r4, [sp, #20]
   82078:	f8dd b014 	ldr.w	fp, [sp, #20]
   8207c:	9c07      	ldr	r4, [sp, #28]
   8207e:	45e3      	cmp	fp, ip
   82080:	bfb8      	it	lt
   82082:	46e3      	movlt	fp, ip
   82084:	f8cd b00c 	str.w	fp, [sp, #12]
   82088:	b11c      	cbz	r4, 82092 <_vfiprintf_r+0x282>
   8208a:	f10b 0b01 	add.w	fp, fp, #1
   8208e:	f8cd b00c 	str.w	fp, [sp, #12]
   82092:	f01a 0502 	ands.w	r5, sl, #2
   82096:	9507      	str	r5, [sp, #28]
   82098:	d005      	beq.n	820a6 <_vfiprintf_r+0x296>
   8209a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8209e:	f10b 0b02 	add.w	fp, fp, #2
   820a2:	f8cd b00c 	str.w	fp, [sp, #12]
   820a6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   820aa:	930b      	str	r3, [sp, #44]	; 0x2c
   820ac:	f040 821b 	bne.w	824e6 <_vfiprintf_r+0x6d6>
   820b0:	9d04      	ldr	r5, [sp, #16]
   820b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   820b6:	ebcb 0405 	rsb	r4, fp, r5
   820ba:	2c00      	cmp	r4, #0
   820bc:	f340 8213 	ble.w	824e6 <_vfiprintf_r+0x6d6>
   820c0:	2c10      	cmp	r4, #16
   820c2:	f340 8489 	ble.w	829d8 <_vfiprintf_r+0xbc8>
   820c6:	4dbe      	ldr	r5, [pc, #760]	; (823c0 <_vfiprintf_r+0x5b0>)
   820c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   820ca:	462b      	mov	r3, r5
   820cc:	9814      	ldr	r0, [sp, #80]	; 0x50
   820ce:	4625      	mov	r5, r4
   820d0:	f04f 0b10 	mov.w	fp, #16
   820d4:	4664      	mov	r4, ip
   820d6:	46b4      	mov	ip, r6
   820d8:	461e      	mov	r6, r3
   820da:	e006      	b.n	820ea <_vfiprintf_r+0x2da>
   820dc:	1c83      	adds	r3, r0, #2
   820de:	f10c 0c08 	add.w	ip, ip, #8
   820e2:	4608      	mov	r0, r1
   820e4:	3d10      	subs	r5, #16
   820e6:	2d10      	cmp	r5, #16
   820e8:	dd11      	ble.n	8210e <_vfiprintf_r+0x2fe>
   820ea:	1c41      	adds	r1, r0, #1
   820ec:	3210      	adds	r2, #16
   820ee:	2907      	cmp	r1, #7
   820f0:	9215      	str	r2, [sp, #84]	; 0x54
   820f2:	e88c 0840 	stmia.w	ip, {r6, fp}
   820f6:	9114      	str	r1, [sp, #80]	; 0x50
   820f8:	ddf0      	ble.n	820dc <_vfiprintf_r+0x2cc>
   820fa:	2a00      	cmp	r2, #0
   820fc:	f040 81e6 	bne.w	824cc <_vfiprintf_r+0x6bc>
   82100:	3d10      	subs	r5, #16
   82102:	2d10      	cmp	r5, #16
   82104:	f04f 0301 	mov.w	r3, #1
   82108:	4610      	mov	r0, r2
   8210a:	46cc      	mov	ip, r9
   8210c:	dced      	bgt.n	820ea <_vfiprintf_r+0x2da>
   8210e:	4631      	mov	r1, r6
   82110:	4666      	mov	r6, ip
   82112:	46a4      	mov	ip, r4
   82114:	462c      	mov	r4, r5
   82116:	460d      	mov	r5, r1
   82118:	4422      	add	r2, r4
   8211a:	2b07      	cmp	r3, #7
   8211c:	9215      	str	r2, [sp, #84]	; 0x54
   8211e:	6035      	str	r5, [r6, #0]
   82120:	6074      	str	r4, [r6, #4]
   82122:	9314      	str	r3, [sp, #80]	; 0x50
   82124:	f300 836d 	bgt.w	82802 <_vfiprintf_r+0x9f2>
   82128:	3608      	adds	r6, #8
   8212a:	1c59      	adds	r1, r3, #1
   8212c:	e1de      	b.n	824ec <_vfiprintf_r+0x6dc>
   8212e:	f01a 0f20 	tst.w	sl, #32
   82132:	9004      	str	r0, [sp, #16]
   82134:	46ac      	mov	ip, r5
   82136:	f000 808d 	beq.w	82254 <_vfiprintf_r+0x444>
   8213a:	9d08      	ldr	r5, [sp, #32]
   8213c:	1deb      	adds	r3, r5, #7
   8213e:	f023 0307 	bic.w	r3, r3, #7
   82142:	f103 0b08 	add.w	fp, r3, #8
   82146:	e9d3 4500 	ldrd	r4, r5, [r3]
   8214a:	f8cd b020 	str.w	fp, [sp, #32]
   8214e:	2301      	movs	r3, #1
   82150:	e76f      	b.n	82032 <_vfiprintf_r+0x222>
   82152:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   82156:	f898 3000 	ldrb.w	r3, [r8]
   8215a:	e6c6      	b.n	81eea <_vfiprintf_r+0xda>
   8215c:	f04a 0a10 	orr.w	sl, sl, #16
   82160:	f01a 0f20 	tst.w	sl, #32
   82164:	9004      	str	r0, [sp, #16]
   82166:	46ac      	mov	ip, r5
   82168:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8216c:	f000 80c8 	beq.w	82300 <_vfiprintf_r+0x4f0>
   82170:	9c08      	ldr	r4, [sp, #32]
   82172:	1de1      	adds	r1, r4, #7
   82174:	f021 0107 	bic.w	r1, r1, #7
   82178:	e9d1 2300 	ldrd	r2, r3, [r1]
   8217c:	3108      	adds	r1, #8
   8217e:	9108      	str	r1, [sp, #32]
   82180:	4614      	mov	r4, r2
   82182:	461d      	mov	r5, r3
   82184:	2a00      	cmp	r2, #0
   82186:	f173 0b00 	sbcs.w	fp, r3, #0
   8218a:	f2c0 83ce 	blt.w	8292a <_vfiprintf_r+0xb1a>
   8218e:	f1bc 0f00 	cmp.w	ip, #0
   82192:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   82196:	bfa8      	it	ge
   82198:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8219c:	ea54 0205 	orrs.w	r2, r4, r5
   821a0:	9007      	str	r0, [sp, #28]
   821a2:	f8cd c014 	str.w	ip, [sp, #20]
   821a6:	f04f 0301 	mov.w	r3, #1
   821aa:	f43f af53 	beq.w	82054 <_vfiprintf_r+0x244>
   821ae:	2b01      	cmp	r3, #1
   821b0:	f000 8319 	beq.w	827e6 <_vfiprintf_r+0x9d6>
   821b4:	2b02      	cmp	r3, #2
   821b6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   821ba:	f040 824c 	bne.w	82656 <_vfiprintf_r+0x846>
   821be:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   821c2:	4619      	mov	r1, r3
   821c4:	f004 000f 	and.w	r0, r4, #15
   821c8:	0922      	lsrs	r2, r4, #4
   821ca:	f81b 0000 	ldrb.w	r0, [fp, r0]
   821ce:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   821d2:	092b      	lsrs	r3, r5, #4
   821d4:	7008      	strb	r0, [r1, #0]
   821d6:	ea52 0003 	orrs.w	r0, r2, r3
   821da:	460f      	mov	r7, r1
   821dc:	4614      	mov	r4, r2
   821de:	461d      	mov	r5, r3
   821e0:	f101 31ff 	add.w	r1, r1, #4294967295
   821e4:	d1ee      	bne.n	821c4 <_vfiprintf_r+0x3b4>
   821e6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   821ea:	ebc7 0309 	rsb	r3, r7, r9
   821ee:	9305      	str	r3, [sp, #20]
   821f0:	e742      	b.n	82078 <_vfiprintf_r+0x268>
   821f2:	f04a 0a10 	orr.w	sl, sl, #16
   821f6:	f01a 0320 	ands.w	r3, sl, #32
   821fa:	9004      	str	r0, [sp, #16]
   821fc:	46ac      	mov	ip, r5
   821fe:	f47f af0c 	bne.w	8201a <_vfiprintf_r+0x20a>
   82202:	f01a 0210 	ands.w	r2, sl, #16
   82206:	f040 8311 	bne.w	8282c <_vfiprintf_r+0xa1c>
   8220a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   8220e:	f000 830d 	beq.w	8282c <_vfiprintf_r+0xa1c>
   82212:	f8dd b020 	ldr.w	fp, [sp, #32]
   82216:	4613      	mov	r3, r2
   82218:	f8bb 4000 	ldrh.w	r4, [fp]
   8221c:	f10b 0b04 	add.w	fp, fp, #4
   82220:	2500      	movs	r5, #0
   82222:	f8cd b020 	str.w	fp, [sp, #32]
   82226:	e704      	b.n	82032 <_vfiprintf_r+0x222>
   82228:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8222c:	2000      	movs	r0, #0
   8222e:	f818 3b01 	ldrb.w	r3, [r8], #1
   82232:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82236:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   8223a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8223e:	2a09      	cmp	r2, #9
   82240:	d9f5      	bls.n	8222e <_vfiprintf_r+0x41e>
   82242:	e654      	b.n	81eee <_vfiprintf_r+0xde>
   82244:	f04a 0a10 	orr.w	sl, sl, #16
   82248:	f01a 0f20 	tst.w	sl, #32
   8224c:	9004      	str	r0, [sp, #16]
   8224e:	46ac      	mov	ip, r5
   82250:	f47f af73 	bne.w	8213a <_vfiprintf_r+0x32a>
   82254:	f01a 0f10 	tst.w	sl, #16
   82258:	f040 82ef 	bne.w	8283a <_vfiprintf_r+0xa2a>
   8225c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82260:	f000 82eb 	beq.w	8283a <_vfiprintf_r+0xa2a>
   82264:	f8dd b020 	ldr.w	fp, [sp, #32]
   82268:	2500      	movs	r5, #0
   8226a:	f8bb 4000 	ldrh.w	r4, [fp]
   8226e:	f10b 0b04 	add.w	fp, fp, #4
   82272:	2301      	movs	r3, #1
   82274:	f8cd b020 	str.w	fp, [sp, #32]
   82278:	e6db      	b.n	82032 <_vfiprintf_r+0x222>
   8227a:	46ac      	mov	ip, r5
   8227c:	4d51      	ldr	r5, [pc, #324]	; (823c4 <_vfiprintf_r+0x5b4>)
   8227e:	f01a 0f20 	tst.w	sl, #32
   82282:	9004      	str	r0, [sp, #16]
   82284:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82288:	950a      	str	r5, [sp, #40]	; 0x28
   8228a:	f000 80f0 	beq.w	8246e <_vfiprintf_r+0x65e>
   8228e:	9d08      	ldr	r5, [sp, #32]
   82290:	1dea      	adds	r2, r5, #7
   82292:	f022 0207 	bic.w	r2, r2, #7
   82296:	f102 0b08 	add.w	fp, r2, #8
   8229a:	f8cd b020 	str.w	fp, [sp, #32]
   8229e:	e9d2 4500 	ldrd	r4, r5, [r2]
   822a2:	f01a 0f01 	tst.w	sl, #1
   822a6:	f000 82aa 	beq.w	827fe <_vfiprintf_r+0x9ee>
   822aa:	ea54 0b05 	orrs.w	fp, r4, r5
   822ae:	f000 82a6 	beq.w	827fe <_vfiprintf_r+0x9ee>
   822b2:	2230      	movs	r2, #48	; 0x30
   822b4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   822b8:	f04a 0a02 	orr.w	sl, sl, #2
   822bc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   822c0:	2302      	movs	r3, #2
   822c2:	e6b6      	b.n	82032 <_vfiprintf_r+0x222>
   822c4:	9b08      	ldr	r3, [sp, #32]
   822c6:	f8dd b020 	ldr.w	fp, [sp, #32]
   822ca:	681b      	ldr	r3, [r3, #0]
   822cc:	2401      	movs	r4, #1
   822ce:	f04f 0500 	mov.w	r5, #0
   822d2:	f10b 0b04 	add.w	fp, fp, #4
   822d6:	9004      	str	r0, [sp, #16]
   822d8:	9403      	str	r4, [sp, #12]
   822da:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   822de:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   822e2:	f8cd b020 	str.w	fp, [sp, #32]
   822e6:	9405      	str	r4, [sp, #20]
   822e8:	af16      	add	r7, sp, #88	; 0x58
   822ea:	f04f 0c00 	mov.w	ip, #0
   822ee:	e6d0      	b.n	82092 <_vfiprintf_r+0x282>
   822f0:	f01a 0f20 	tst.w	sl, #32
   822f4:	9004      	str	r0, [sp, #16]
   822f6:	46ac      	mov	ip, r5
   822f8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   822fc:	f47f af38 	bne.w	82170 <_vfiprintf_r+0x360>
   82300:	f01a 0f10 	tst.w	sl, #16
   82304:	f040 82a7 	bne.w	82856 <_vfiprintf_r+0xa46>
   82308:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8230c:	f000 82a3 	beq.w	82856 <_vfiprintf_r+0xa46>
   82310:	f8dd b020 	ldr.w	fp, [sp, #32]
   82314:	f9bb 4000 	ldrsh.w	r4, [fp]
   82318:	f10b 0b04 	add.w	fp, fp, #4
   8231c:	17e5      	asrs	r5, r4, #31
   8231e:	4622      	mov	r2, r4
   82320:	462b      	mov	r3, r5
   82322:	f8cd b020 	str.w	fp, [sp, #32]
   82326:	e72d      	b.n	82184 <_vfiprintf_r+0x374>
   82328:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   8232c:	f898 3000 	ldrb.w	r3, [r8]
   82330:	e5db      	b.n	81eea <_vfiprintf_r+0xda>
   82332:	f898 3000 	ldrb.w	r3, [r8]
   82336:	4642      	mov	r2, r8
   82338:	2b6c      	cmp	r3, #108	; 0x6c
   8233a:	bf03      	ittte	eq
   8233c:	f108 0801 	addeq.w	r8, r8, #1
   82340:	f04a 0a20 	orreq.w	sl, sl, #32
   82344:	7853      	ldrbeq	r3, [r2, #1]
   82346:	f04a 0a10 	orrne.w	sl, sl, #16
   8234a:	e5ce      	b.n	81eea <_vfiprintf_r+0xda>
   8234c:	f01a 0f20 	tst.w	sl, #32
   82350:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82354:	f000 82f7 	beq.w	82946 <_vfiprintf_r+0xb36>
   82358:	9c08      	ldr	r4, [sp, #32]
   8235a:	6821      	ldr	r1, [r4, #0]
   8235c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8235e:	17e5      	asrs	r5, r4, #31
   82360:	462b      	mov	r3, r5
   82362:	9d08      	ldr	r5, [sp, #32]
   82364:	4622      	mov	r2, r4
   82366:	3504      	adds	r5, #4
   82368:	9508      	str	r5, [sp, #32]
   8236a:	e9c1 2300 	strd	r2, r3, [r1]
   8236e:	e582      	b.n	81e76 <_vfiprintf_r+0x66>
   82370:	9c08      	ldr	r4, [sp, #32]
   82372:	46ac      	mov	ip, r5
   82374:	6827      	ldr	r7, [r4, #0]
   82376:	f04f 0500 	mov.w	r5, #0
   8237a:	9004      	str	r0, [sp, #16]
   8237c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   82380:	3404      	adds	r4, #4
   82382:	2f00      	cmp	r7, #0
   82384:	f000 8332 	beq.w	829ec <_vfiprintf_r+0xbdc>
   82388:	f1bc 0f00 	cmp.w	ip, #0
   8238c:	4638      	mov	r0, r7
   8238e:	f2c0 8307 	blt.w	829a0 <_vfiprintf_r+0xb90>
   82392:	4662      	mov	r2, ip
   82394:	2100      	movs	r1, #0
   82396:	f8cd c004 	str.w	ip, [sp, #4]
   8239a:	f001 fbb1 	bl	83b00 <memchr>
   8239e:	f8dd c004 	ldr.w	ip, [sp, #4]
   823a2:	2800      	cmp	r0, #0
   823a4:	f000 833a 	beq.w	82a1c <_vfiprintf_r+0xc0c>
   823a8:	1bc0      	subs	r0, r0, r7
   823aa:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   823ae:	4560      	cmp	r0, ip
   823b0:	bfa8      	it	ge
   823b2:	4660      	movge	r0, ip
   823b4:	9005      	str	r0, [sp, #20]
   823b6:	9408      	str	r4, [sp, #32]
   823b8:	9507      	str	r5, [sp, #28]
   823ba:	f04f 0c00 	mov.w	ip, #0
   823be:	e65b      	b.n	82078 <_vfiprintf_r+0x268>
   823c0:	00084be4 	.word	0x00084be4
   823c4:	00084ba4 	.word	0x00084ba4
   823c8:	9b08      	ldr	r3, [sp, #32]
   823ca:	f8dd b020 	ldr.w	fp, [sp, #32]
   823ce:	9004      	str	r0, [sp, #16]
   823d0:	48b2      	ldr	r0, [pc, #712]	; (8269c <_vfiprintf_r+0x88c>)
   823d2:	681c      	ldr	r4, [r3, #0]
   823d4:	2230      	movs	r2, #48	; 0x30
   823d6:	2378      	movs	r3, #120	; 0x78
   823d8:	f10b 0b04 	add.w	fp, fp, #4
   823dc:	46ac      	mov	ip, r5
   823de:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   823e2:	f04a 0a02 	orr.w	sl, sl, #2
   823e6:	f8cd b020 	str.w	fp, [sp, #32]
   823ea:	2500      	movs	r5, #0
   823ec:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   823f0:	900a      	str	r0, [sp, #40]	; 0x28
   823f2:	2302      	movs	r3, #2
   823f4:	e61d      	b.n	82032 <_vfiprintf_r+0x222>
   823f6:	f04a 0a20 	orr.w	sl, sl, #32
   823fa:	f898 3000 	ldrb.w	r3, [r8]
   823fe:	e574      	b.n	81eea <_vfiprintf_r+0xda>
   82400:	f8dd b020 	ldr.w	fp, [sp, #32]
   82404:	f8db 0000 	ldr.w	r0, [fp]
   82408:	f10b 0304 	add.w	r3, fp, #4
   8240c:	2800      	cmp	r0, #0
   8240e:	f6ff adf7 	blt.w	82000 <_vfiprintf_r+0x1f0>
   82412:	9308      	str	r3, [sp, #32]
   82414:	f898 3000 	ldrb.w	r3, [r8]
   82418:	e567      	b.n	81eea <_vfiprintf_r+0xda>
   8241a:	f898 3000 	ldrb.w	r3, [r8]
   8241e:	212b      	movs	r1, #43	; 0x2b
   82420:	e563      	b.n	81eea <_vfiprintf_r+0xda>
   82422:	f898 3000 	ldrb.w	r3, [r8]
   82426:	f108 0401 	add.w	r4, r8, #1
   8242a:	2b2a      	cmp	r3, #42	; 0x2a
   8242c:	f000 8305 	beq.w	82a3a <_vfiprintf_r+0xc2a>
   82430:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82434:	2a09      	cmp	r2, #9
   82436:	bf98      	it	ls
   82438:	2500      	movls	r5, #0
   8243a:	f200 82fa 	bhi.w	82a32 <_vfiprintf_r+0xc22>
   8243e:	f814 3b01 	ldrb.w	r3, [r4], #1
   82442:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   82446:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8244a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8244e:	2a09      	cmp	r2, #9
   82450:	d9f5      	bls.n	8243e <_vfiprintf_r+0x62e>
   82452:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   82456:	46a0      	mov	r8, r4
   82458:	e549      	b.n	81eee <_vfiprintf_r+0xde>
   8245a:	4c90      	ldr	r4, [pc, #576]	; (8269c <_vfiprintf_r+0x88c>)
   8245c:	f01a 0f20 	tst.w	sl, #32
   82460:	9004      	str	r0, [sp, #16]
   82462:	46ac      	mov	ip, r5
   82464:	940a      	str	r4, [sp, #40]	; 0x28
   82466:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8246a:	f47f af10 	bne.w	8228e <_vfiprintf_r+0x47e>
   8246e:	f01a 0f10 	tst.w	sl, #16
   82472:	f040 81ea 	bne.w	8284a <_vfiprintf_r+0xa3a>
   82476:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8247a:	f000 81e6 	beq.w	8284a <_vfiprintf_r+0xa3a>
   8247e:	f8dd b020 	ldr.w	fp, [sp, #32]
   82482:	2500      	movs	r5, #0
   82484:	f8bb 4000 	ldrh.w	r4, [fp]
   82488:	f10b 0b04 	add.w	fp, fp, #4
   8248c:	f8cd b020 	str.w	fp, [sp, #32]
   82490:	e707      	b.n	822a2 <_vfiprintf_r+0x492>
   82492:	f898 3000 	ldrb.w	r3, [r8]
   82496:	2900      	cmp	r1, #0
   82498:	f47f ad27 	bne.w	81eea <_vfiprintf_r+0xda>
   8249c:	2120      	movs	r1, #32
   8249e:	e524      	b.n	81eea <_vfiprintf_r+0xda>
   824a0:	f04a 0a01 	orr.w	sl, sl, #1
   824a4:	f898 3000 	ldrb.w	r3, [r8]
   824a8:	e51f      	b.n	81eea <_vfiprintf_r+0xda>
   824aa:	9004      	str	r0, [sp, #16]
   824ac:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   824b0:	2b00      	cmp	r3, #0
   824b2:	f000 80f9 	beq.w	826a8 <_vfiprintf_r+0x898>
   824b6:	2501      	movs	r5, #1
   824b8:	f04f 0b00 	mov.w	fp, #0
   824bc:	9503      	str	r5, [sp, #12]
   824be:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   824c2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   824c6:	9505      	str	r5, [sp, #20]
   824c8:	af16      	add	r7, sp, #88	; 0x58
   824ca:	e70e      	b.n	822ea <_vfiprintf_r+0x4da>
   824cc:	9806      	ldr	r0, [sp, #24]
   824ce:	9902      	ldr	r1, [sp, #8]
   824d0:	aa13      	add	r2, sp, #76	; 0x4c
   824d2:	f7ff fc61 	bl	81d98 <__sprint_r.part.0>
   824d6:	2800      	cmp	r0, #0
   824d8:	f040 80ed 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   824dc:	9814      	ldr	r0, [sp, #80]	; 0x50
   824de:	9a15      	ldr	r2, [sp, #84]	; 0x54
   824e0:	1c43      	adds	r3, r0, #1
   824e2:	46cc      	mov	ip, r9
   824e4:	e5fe      	b.n	820e4 <_vfiprintf_r+0x2d4>
   824e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   824e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   824ea:	1c59      	adds	r1, r3, #1
   824ec:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   824f0:	b168      	cbz	r0, 8250e <_vfiprintf_r+0x6fe>
   824f2:	3201      	adds	r2, #1
   824f4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   824f8:	2301      	movs	r3, #1
   824fa:	2907      	cmp	r1, #7
   824fc:	9215      	str	r2, [sp, #84]	; 0x54
   824fe:	9114      	str	r1, [sp, #80]	; 0x50
   82500:	e886 0009 	stmia.w	r6, {r0, r3}
   82504:	f300 8160 	bgt.w	827c8 <_vfiprintf_r+0x9b8>
   82508:	460b      	mov	r3, r1
   8250a:	3608      	adds	r6, #8
   8250c:	3101      	adds	r1, #1
   8250e:	9c07      	ldr	r4, [sp, #28]
   82510:	b164      	cbz	r4, 8252c <_vfiprintf_r+0x71c>
   82512:	3202      	adds	r2, #2
   82514:	a812      	add	r0, sp, #72	; 0x48
   82516:	2302      	movs	r3, #2
   82518:	2907      	cmp	r1, #7
   8251a:	9215      	str	r2, [sp, #84]	; 0x54
   8251c:	9114      	str	r1, [sp, #80]	; 0x50
   8251e:	e886 0009 	stmia.w	r6, {r0, r3}
   82522:	f300 8157 	bgt.w	827d4 <_vfiprintf_r+0x9c4>
   82526:	460b      	mov	r3, r1
   82528:	3608      	adds	r6, #8
   8252a:	3101      	adds	r1, #1
   8252c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8252e:	2d80      	cmp	r5, #128	; 0x80
   82530:	f000 8101 	beq.w	82736 <_vfiprintf_r+0x926>
   82534:	9d05      	ldr	r5, [sp, #20]
   82536:	ebc5 040c 	rsb	r4, r5, ip
   8253a:	2c00      	cmp	r4, #0
   8253c:	dd2f      	ble.n	8259e <_vfiprintf_r+0x78e>
   8253e:	2c10      	cmp	r4, #16
   82540:	4d57      	ldr	r5, [pc, #348]	; (826a0 <_vfiprintf_r+0x890>)
   82542:	dd22      	ble.n	8258a <_vfiprintf_r+0x77a>
   82544:	4630      	mov	r0, r6
   82546:	f04f 0b10 	mov.w	fp, #16
   8254a:	462e      	mov	r6, r5
   8254c:	4625      	mov	r5, r4
   8254e:	9c06      	ldr	r4, [sp, #24]
   82550:	e006      	b.n	82560 <_vfiprintf_r+0x750>
   82552:	f103 0c02 	add.w	ip, r3, #2
   82556:	3008      	adds	r0, #8
   82558:	460b      	mov	r3, r1
   8255a:	3d10      	subs	r5, #16
   8255c:	2d10      	cmp	r5, #16
   8255e:	dd10      	ble.n	82582 <_vfiprintf_r+0x772>
   82560:	1c59      	adds	r1, r3, #1
   82562:	3210      	adds	r2, #16
   82564:	2907      	cmp	r1, #7
   82566:	9215      	str	r2, [sp, #84]	; 0x54
   82568:	e880 0840 	stmia.w	r0, {r6, fp}
   8256c:	9114      	str	r1, [sp, #80]	; 0x50
   8256e:	ddf0      	ble.n	82552 <_vfiprintf_r+0x742>
   82570:	2a00      	cmp	r2, #0
   82572:	d163      	bne.n	8263c <_vfiprintf_r+0x82c>
   82574:	3d10      	subs	r5, #16
   82576:	2d10      	cmp	r5, #16
   82578:	f04f 0c01 	mov.w	ip, #1
   8257c:	4613      	mov	r3, r2
   8257e:	4648      	mov	r0, r9
   82580:	dcee      	bgt.n	82560 <_vfiprintf_r+0x750>
   82582:	462c      	mov	r4, r5
   82584:	4661      	mov	r1, ip
   82586:	4635      	mov	r5, r6
   82588:	4606      	mov	r6, r0
   8258a:	4422      	add	r2, r4
   8258c:	2907      	cmp	r1, #7
   8258e:	9215      	str	r2, [sp, #84]	; 0x54
   82590:	6035      	str	r5, [r6, #0]
   82592:	6074      	str	r4, [r6, #4]
   82594:	9114      	str	r1, [sp, #80]	; 0x50
   82596:	f300 80c1 	bgt.w	8271c <_vfiprintf_r+0x90c>
   8259a:	3608      	adds	r6, #8
   8259c:	3101      	adds	r1, #1
   8259e:	9d05      	ldr	r5, [sp, #20]
   825a0:	2907      	cmp	r1, #7
   825a2:	442a      	add	r2, r5
   825a4:	9215      	str	r2, [sp, #84]	; 0x54
   825a6:	6037      	str	r7, [r6, #0]
   825a8:	6075      	str	r5, [r6, #4]
   825aa:	9114      	str	r1, [sp, #80]	; 0x50
   825ac:	f340 80c1 	ble.w	82732 <_vfiprintf_r+0x922>
   825b0:	2a00      	cmp	r2, #0
   825b2:	f040 8130 	bne.w	82816 <_vfiprintf_r+0xa06>
   825b6:	9214      	str	r2, [sp, #80]	; 0x50
   825b8:	464e      	mov	r6, r9
   825ba:	f01a 0f04 	tst.w	sl, #4
   825be:	f000 808b 	beq.w	826d8 <_vfiprintf_r+0x8c8>
   825c2:	9d04      	ldr	r5, [sp, #16]
   825c4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   825c8:	ebcb 0405 	rsb	r4, fp, r5
   825cc:	2c00      	cmp	r4, #0
   825ce:	f340 8083 	ble.w	826d8 <_vfiprintf_r+0x8c8>
   825d2:	2c10      	cmp	r4, #16
   825d4:	f340 821e 	ble.w	82a14 <_vfiprintf_r+0xc04>
   825d8:	9914      	ldr	r1, [sp, #80]	; 0x50
   825da:	4d32      	ldr	r5, [pc, #200]	; (826a4 <_vfiprintf_r+0x894>)
   825dc:	2710      	movs	r7, #16
   825de:	f8dd a018 	ldr.w	sl, [sp, #24]
   825e2:	f8dd b008 	ldr.w	fp, [sp, #8]
   825e6:	e005      	b.n	825f4 <_vfiprintf_r+0x7e4>
   825e8:	1c88      	adds	r0, r1, #2
   825ea:	3608      	adds	r6, #8
   825ec:	4619      	mov	r1, r3
   825ee:	3c10      	subs	r4, #16
   825f0:	2c10      	cmp	r4, #16
   825f2:	dd10      	ble.n	82616 <_vfiprintf_r+0x806>
   825f4:	1c4b      	adds	r3, r1, #1
   825f6:	3210      	adds	r2, #16
   825f8:	2b07      	cmp	r3, #7
   825fa:	9215      	str	r2, [sp, #84]	; 0x54
   825fc:	e886 00a0 	stmia.w	r6, {r5, r7}
   82600:	9314      	str	r3, [sp, #80]	; 0x50
   82602:	ddf1      	ble.n	825e8 <_vfiprintf_r+0x7d8>
   82604:	2a00      	cmp	r2, #0
   82606:	d17d      	bne.n	82704 <_vfiprintf_r+0x8f4>
   82608:	3c10      	subs	r4, #16
   8260a:	2c10      	cmp	r4, #16
   8260c:	f04f 0001 	mov.w	r0, #1
   82610:	4611      	mov	r1, r2
   82612:	464e      	mov	r6, r9
   82614:	dcee      	bgt.n	825f4 <_vfiprintf_r+0x7e4>
   82616:	4422      	add	r2, r4
   82618:	2807      	cmp	r0, #7
   8261a:	9215      	str	r2, [sp, #84]	; 0x54
   8261c:	6035      	str	r5, [r6, #0]
   8261e:	6074      	str	r4, [r6, #4]
   82620:	9014      	str	r0, [sp, #80]	; 0x50
   82622:	dd59      	ble.n	826d8 <_vfiprintf_r+0x8c8>
   82624:	2a00      	cmp	r2, #0
   82626:	d14f      	bne.n	826c8 <_vfiprintf_r+0x8b8>
   82628:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8262a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8262e:	9d04      	ldr	r5, [sp, #16]
   82630:	45ab      	cmp	fp, r5
   82632:	bfac      	ite	ge
   82634:	445c      	addge	r4, fp
   82636:	1964      	addlt	r4, r4, r5
   82638:	9409      	str	r4, [sp, #36]	; 0x24
   8263a:	e05e      	b.n	826fa <_vfiprintf_r+0x8ea>
   8263c:	4620      	mov	r0, r4
   8263e:	9902      	ldr	r1, [sp, #8]
   82640:	aa13      	add	r2, sp, #76	; 0x4c
   82642:	f7ff fba9 	bl	81d98 <__sprint_r.part.0>
   82646:	2800      	cmp	r0, #0
   82648:	d135      	bne.n	826b6 <_vfiprintf_r+0x8a6>
   8264a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8264c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8264e:	f103 0c01 	add.w	ip, r3, #1
   82652:	4648      	mov	r0, r9
   82654:	e781      	b.n	8255a <_vfiprintf_r+0x74a>
   82656:	08e0      	lsrs	r0, r4, #3
   82658:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   8265c:	f004 0207 	and.w	r2, r4, #7
   82660:	08e9      	lsrs	r1, r5, #3
   82662:	3230      	adds	r2, #48	; 0x30
   82664:	ea50 0b01 	orrs.w	fp, r0, r1
   82668:	461f      	mov	r7, r3
   8266a:	701a      	strb	r2, [r3, #0]
   8266c:	4604      	mov	r4, r0
   8266e:	460d      	mov	r5, r1
   82670:	f103 33ff 	add.w	r3, r3, #4294967295
   82674:	d1ef      	bne.n	82656 <_vfiprintf_r+0x846>
   82676:	f01a 0f01 	tst.w	sl, #1
   8267a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8267e:	4639      	mov	r1, r7
   82680:	f000 80b9 	beq.w	827f6 <_vfiprintf_r+0x9e6>
   82684:	2a30      	cmp	r2, #48	; 0x30
   82686:	f43f acf4 	beq.w	82072 <_vfiprintf_r+0x262>
   8268a:	461f      	mov	r7, r3
   8268c:	ebc7 0509 	rsb	r5, r7, r9
   82690:	2330      	movs	r3, #48	; 0x30
   82692:	9505      	str	r5, [sp, #20]
   82694:	f801 3c01 	strb.w	r3, [r1, #-1]
   82698:	e4ee      	b.n	82078 <_vfiprintf_r+0x268>
   8269a:	bf00      	nop
   8269c:	00084bb8 	.word	0x00084bb8
   826a0:	00084bd4 	.word	0x00084bd4
   826a4:	00084be4 	.word	0x00084be4
   826a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   826aa:	b123      	cbz	r3, 826b6 <_vfiprintf_r+0x8a6>
   826ac:	9806      	ldr	r0, [sp, #24]
   826ae:	9902      	ldr	r1, [sp, #8]
   826b0:	aa13      	add	r2, sp, #76	; 0x4c
   826b2:	f7ff fb71 	bl	81d98 <__sprint_r.part.0>
   826b6:	9c02      	ldr	r4, [sp, #8]
   826b8:	89a3      	ldrh	r3, [r4, #12]
   826ba:	065b      	lsls	r3, r3, #25
   826bc:	f53f ac98 	bmi.w	81ff0 <_vfiprintf_r+0x1e0>
   826c0:	9809      	ldr	r0, [sp, #36]	; 0x24
   826c2:	b031      	add	sp, #196	; 0xc4
   826c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826c8:	9806      	ldr	r0, [sp, #24]
   826ca:	9902      	ldr	r1, [sp, #8]
   826cc:	aa13      	add	r2, sp, #76	; 0x4c
   826ce:	f7ff fb63 	bl	81d98 <__sprint_r.part.0>
   826d2:	2800      	cmp	r0, #0
   826d4:	d1ef      	bne.n	826b6 <_vfiprintf_r+0x8a6>
   826d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   826d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   826da:	f8dd b00c 	ldr.w	fp, [sp, #12]
   826de:	9d04      	ldr	r5, [sp, #16]
   826e0:	45ab      	cmp	fp, r5
   826e2:	bfac      	ite	ge
   826e4:	445c      	addge	r4, fp
   826e6:	1964      	addlt	r4, r4, r5
   826e8:	9409      	str	r4, [sp, #36]	; 0x24
   826ea:	b132      	cbz	r2, 826fa <_vfiprintf_r+0x8ea>
   826ec:	9806      	ldr	r0, [sp, #24]
   826ee:	9902      	ldr	r1, [sp, #8]
   826f0:	aa13      	add	r2, sp, #76	; 0x4c
   826f2:	f7ff fb51 	bl	81d98 <__sprint_r.part.0>
   826f6:	2800      	cmp	r0, #0
   826f8:	d1dd      	bne.n	826b6 <_vfiprintf_r+0x8a6>
   826fa:	2000      	movs	r0, #0
   826fc:	9014      	str	r0, [sp, #80]	; 0x50
   826fe:	464e      	mov	r6, r9
   82700:	f7ff bbb9 	b.w	81e76 <_vfiprintf_r+0x66>
   82704:	4650      	mov	r0, sl
   82706:	4659      	mov	r1, fp
   82708:	aa13      	add	r2, sp, #76	; 0x4c
   8270a:	f7ff fb45 	bl	81d98 <__sprint_r.part.0>
   8270e:	2800      	cmp	r0, #0
   82710:	d1d1      	bne.n	826b6 <_vfiprintf_r+0x8a6>
   82712:	9914      	ldr	r1, [sp, #80]	; 0x50
   82714:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82716:	1c48      	adds	r0, r1, #1
   82718:	464e      	mov	r6, r9
   8271a:	e768      	b.n	825ee <_vfiprintf_r+0x7de>
   8271c:	2a00      	cmp	r2, #0
   8271e:	f040 80f7 	bne.w	82910 <_vfiprintf_r+0xb00>
   82722:	9c05      	ldr	r4, [sp, #20]
   82724:	2301      	movs	r3, #1
   82726:	9720      	str	r7, [sp, #128]	; 0x80
   82728:	9421      	str	r4, [sp, #132]	; 0x84
   8272a:	9415      	str	r4, [sp, #84]	; 0x54
   8272c:	4622      	mov	r2, r4
   8272e:	9314      	str	r3, [sp, #80]	; 0x50
   82730:	464e      	mov	r6, r9
   82732:	3608      	adds	r6, #8
   82734:	e741      	b.n	825ba <_vfiprintf_r+0x7aa>
   82736:	9d04      	ldr	r5, [sp, #16]
   82738:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8273c:	ebcb 0405 	rsb	r4, fp, r5
   82740:	2c00      	cmp	r4, #0
   82742:	f77f aef7 	ble.w	82534 <_vfiprintf_r+0x724>
   82746:	2c10      	cmp	r4, #16
   82748:	4da6      	ldr	r5, [pc, #664]	; (829e4 <_vfiprintf_r+0xbd4>)
   8274a:	f340 8170 	ble.w	82a2e <_vfiprintf_r+0xc1e>
   8274e:	4629      	mov	r1, r5
   82750:	f04f 0b10 	mov.w	fp, #16
   82754:	4625      	mov	r5, r4
   82756:	4664      	mov	r4, ip
   82758:	46b4      	mov	ip, r6
   8275a:	460e      	mov	r6, r1
   8275c:	e006      	b.n	8276c <_vfiprintf_r+0x95c>
   8275e:	1c98      	adds	r0, r3, #2
   82760:	f10c 0c08 	add.w	ip, ip, #8
   82764:	460b      	mov	r3, r1
   82766:	3d10      	subs	r5, #16
   82768:	2d10      	cmp	r5, #16
   8276a:	dd0f      	ble.n	8278c <_vfiprintf_r+0x97c>
   8276c:	1c59      	adds	r1, r3, #1
   8276e:	3210      	adds	r2, #16
   82770:	2907      	cmp	r1, #7
   82772:	9215      	str	r2, [sp, #84]	; 0x54
   82774:	e88c 0840 	stmia.w	ip, {r6, fp}
   82778:	9114      	str	r1, [sp, #80]	; 0x50
   8277a:	ddf0      	ble.n	8275e <_vfiprintf_r+0x94e>
   8277c:	b9ba      	cbnz	r2, 827ae <_vfiprintf_r+0x99e>
   8277e:	3d10      	subs	r5, #16
   82780:	2d10      	cmp	r5, #16
   82782:	f04f 0001 	mov.w	r0, #1
   82786:	4613      	mov	r3, r2
   82788:	46cc      	mov	ip, r9
   8278a:	dcef      	bgt.n	8276c <_vfiprintf_r+0x95c>
   8278c:	4633      	mov	r3, r6
   8278e:	4666      	mov	r6, ip
   82790:	46a4      	mov	ip, r4
   82792:	462c      	mov	r4, r5
   82794:	461d      	mov	r5, r3
   82796:	4422      	add	r2, r4
   82798:	2807      	cmp	r0, #7
   8279a:	9215      	str	r2, [sp, #84]	; 0x54
   8279c:	6035      	str	r5, [r6, #0]
   8279e:	6074      	str	r4, [r6, #4]
   827a0:	9014      	str	r0, [sp, #80]	; 0x50
   827a2:	f300 80af 	bgt.w	82904 <_vfiprintf_r+0xaf4>
   827a6:	3608      	adds	r6, #8
   827a8:	1c41      	adds	r1, r0, #1
   827aa:	4603      	mov	r3, r0
   827ac:	e6c2      	b.n	82534 <_vfiprintf_r+0x724>
   827ae:	9806      	ldr	r0, [sp, #24]
   827b0:	9902      	ldr	r1, [sp, #8]
   827b2:	aa13      	add	r2, sp, #76	; 0x4c
   827b4:	f7ff faf0 	bl	81d98 <__sprint_r.part.0>
   827b8:	2800      	cmp	r0, #0
   827ba:	f47f af7c 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   827be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   827c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   827c2:	1c58      	adds	r0, r3, #1
   827c4:	46cc      	mov	ip, r9
   827c6:	e7ce      	b.n	82766 <_vfiprintf_r+0x956>
   827c8:	2a00      	cmp	r2, #0
   827ca:	d179      	bne.n	828c0 <_vfiprintf_r+0xab0>
   827cc:	4619      	mov	r1, r3
   827ce:	464e      	mov	r6, r9
   827d0:	4613      	mov	r3, r2
   827d2:	e69c      	b.n	8250e <_vfiprintf_r+0x6fe>
   827d4:	2a00      	cmp	r2, #0
   827d6:	f040 8084 	bne.w	828e2 <_vfiprintf_r+0xad2>
   827da:	2101      	movs	r1, #1
   827dc:	4613      	mov	r3, r2
   827de:	464e      	mov	r6, r9
   827e0:	e6a4      	b.n	8252c <_vfiprintf_r+0x71c>
   827e2:	464f      	mov	r7, r9
   827e4:	e448      	b.n	82078 <_vfiprintf_r+0x268>
   827e6:	2d00      	cmp	r5, #0
   827e8:	bf08      	it	eq
   827ea:	2c0a      	cmpeq	r4, #10
   827ec:	d246      	bcs.n	8287c <_vfiprintf_r+0xa6c>
   827ee:	3430      	adds	r4, #48	; 0x30
   827f0:	af30      	add	r7, sp, #192	; 0xc0
   827f2:	f807 4d41 	strb.w	r4, [r7, #-65]!
   827f6:	ebc7 0309 	rsb	r3, r7, r9
   827fa:	9305      	str	r3, [sp, #20]
   827fc:	e43c      	b.n	82078 <_vfiprintf_r+0x268>
   827fe:	2302      	movs	r3, #2
   82800:	e417      	b.n	82032 <_vfiprintf_r+0x222>
   82802:	2a00      	cmp	r2, #0
   82804:	f040 80af 	bne.w	82966 <_vfiprintf_r+0xb56>
   82808:	4613      	mov	r3, r2
   8280a:	2101      	movs	r1, #1
   8280c:	464e      	mov	r6, r9
   8280e:	e66d      	b.n	824ec <_vfiprintf_r+0x6dc>
   82810:	4644      	mov	r4, r8
   82812:	f7ff bb58 	b.w	81ec6 <_vfiprintf_r+0xb6>
   82816:	9806      	ldr	r0, [sp, #24]
   82818:	9902      	ldr	r1, [sp, #8]
   8281a:	aa13      	add	r2, sp, #76	; 0x4c
   8281c:	f7ff fabc 	bl	81d98 <__sprint_r.part.0>
   82820:	2800      	cmp	r0, #0
   82822:	f47f af48 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   82826:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82828:	464e      	mov	r6, r9
   8282a:	e6c6      	b.n	825ba <_vfiprintf_r+0x7aa>
   8282c:	9d08      	ldr	r5, [sp, #32]
   8282e:	682c      	ldr	r4, [r5, #0]
   82830:	3504      	adds	r5, #4
   82832:	9508      	str	r5, [sp, #32]
   82834:	2500      	movs	r5, #0
   82836:	f7ff bbfc 	b.w	82032 <_vfiprintf_r+0x222>
   8283a:	9d08      	ldr	r5, [sp, #32]
   8283c:	2301      	movs	r3, #1
   8283e:	682c      	ldr	r4, [r5, #0]
   82840:	3504      	adds	r5, #4
   82842:	9508      	str	r5, [sp, #32]
   82844:	2500      	movs	r5, #0
   82846:	f7ff bbf4 	b.w	82032 <_vfiprintf_r+0x222>
   8284a:	9d08      	ldr	r5, [sp, #32]
   8284c:	682c      	ldr	r4, [r5, #0]
   8284e:	3504      	adds	r5, #4
   82850:	9508      	str	r5, [sp, #32]
   82852:	2500      	movs	r5, #0
   82854:	e525      	b.n	822a2 <_vfiprintf_r+0x492>
   82856:	9d08      	ldr	r5, [sp, #32]
   82858:	682c      	ldr	r4, [r5, #0]
   8285a:	3504      	adds	r5, #4
   8285c:	9508      	str	r5, [sp, #32]
   8285e:	17e5      	asrs	r5, r4, #31
   82860:	4622      	mov	r2, r4
   82862:	462b      	mov	r3, r5
   82864:	e48e      	b.n	82184 <_vfiprintf_r+0x374>
   82866:	9806      	ldr	r0, [sp, #24]
   82868:	9902      	ldr	r1, [sp, #8]
   8286a:	aa13      	add	r2, sp, #76	; 0x4c
   8286c:	f7ff fa94 	bl	81d98 <__sprint_r.part.0>
   82870:	2800      	cmp	r0, #0
   82872:	f47f af20 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   82876:	464e      	mov	r6, r9
   82878:	f7ff bb9a 	b.w	81fb0 <_vfiprintf_r+0x1a0>
   8287c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   82880:	9603      	str	r6, [sp, #12]
   82882:	465e      	mov	r6, fp
   82884:	46e3      	mov	fp, ip
   82886:	4620      	mov	r0, r4
   82888:	4629      	mov	r1, r5
   8288a:	220a      	movs	r2, #10
   8288c:	2300      	movs	r3, #0
   8288e:	f001 fe5f 	bl	84550 <__aeabi_uldivmod>
   82892:	3230      	adds	r2, #48	; 0x30
   82894:	7032      	strb	r2, [r6, #0]
   82896:	4620      	mov	r0, r4
   82898:	4629      	mov	r1, r5
   8289a:	220a      	movs	r2, #10
   8289c:	2300      	movs	r3, #0
   8289e:	f001 fe57 	bl	84550 <__aeabi_uldivmod>
   828a2:	4604      	mov	r4, r0
   828a4:	460d      	mov	r5, r1
   828a6:	ea54 0005 	orrs.w	r0, r4, r5
   828aa:	4637      	mov	r7, r6
   828ac:	f106 36ff 	add.w	r6, r6, #4294967295
   828b0:	d1e9      	bne.n	82886 <_vfiprintf_r+0xa76>
   828b2:	ebc7 0309 	rsb	r3, r7, r9
   828b6:	46dc      	mov	ip, fp
   828b8:	9e03      	ldr	r6, [sp, #12]
   828ba:	9305      	str	r3, [sp, #20]
   828bc:	f7ff bbdc 	b.w	82078 <_vfiprintf_r+0x268>
   828c0:	9806      	ldr	r0, [sp, #24]
   828c2:	9902      	ldr	r1, [sp, #8]
   828c4:	aa13      	add	r2, sp, #76	; 0x4c
   828c6:	f8cd c004 	str.w	ip, [sp, #4]
   828ca:	f7ff fa65 	bl	81d98 <__sprint_r.part.0>
   828ce:	f8dd c004 	ldr.w	ip, [sp, #4]
   828d2:	2800      	cmp	r0, #0
   828d4:	f47f aeef 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   828d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   828da:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828dc:	1c59      	adds	r1, r3, #1
   828de:	464e      	mov	r6, r9
   828e0:	e615      	b.n	8250e <_vfiprintf_r+0x6fe>
   828e2:	9806      	ldr	r0, [sp, #24]
   828e4:	9902      	ldr	r1, [sp, #8]
   828e6:	aa13      	add	r2, sp, #76	; 0x4c
   828e8:	f8cd c004 	str.w	ip, [sp, #4]
   828ec:	f7ff fa54 	bl	81d98 <__sprint_r.part.0>
   828f0:	f8dd c004 	ldr.w	ip, [sp, #4]
   828f4:	2800      	cmp	r0, #0
   828f6:	f47f aede 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   828fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   828fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828fe:	1c59      	adds	r1, r3, #1
   82900:	464e      	mov	r6, r9
   82902:	e613      	b.n	8252c <_vfiprintf_r+0x71c>
   82904:	2a00      	cmp	r2, #0
   82906:	d156      	bne.n	829b6 <_vfiprintf_r+0xba6>
   82908:	2101      	movs	r1, #1
   8290a:	4613      	mov	r3, r2
   8290c:	464e      	mov	r6, r9
   8290e:	e611      	b.n	82534 <_vfiprintf_r+0x724>
   82910:	9806      	ldr	r0, [sp, #24]
   82912:	9902      	ldr	r1, [sp, #8]
   82914:	aa13      	add	r2, sp, #76	; 0x4c
   82916:	f7ff fa3f 	bl	81d98 <__sprint_r.part.0>
   8291a:	2800      	cmp	r0, #0
   8291c:	f47f aecb 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   82920:	9914      	ldr	r1, [sp, #80]	; 0x50
   82922:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82924:	3101      	adds	r1, #1
   82926:	464e      	mov	r6, r9
   82928:	e639      	b.n	8259e <_vfiprintf_r+0x78e>
   8292a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8292e:	4264      	negs	r4, r4
   82930:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   82934:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82938:	f8cd b01c 	str.w	fp, [sp, #28]
   8293c:	f8cd c014 	str.w	ip, [sp, #20]
   82940:	2301      	movs	r3, #1
   82942:	f7ff bb7e 	b.w	82042 <_vfiprintf_r+0x232>
   82946:	f01a 0f10 	tst.w	sl, #16
   8294a:	d11d      	bne.n	82988 <_vfiprintf_r+0xb78>
   8294c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82950:	d058      	beq.n	82a04 <_vfiprintf_r+0xbf4>
   82952:	9d08      	ldr	r5, [sp, #32]
   82954:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82958:	682b      	ldr	r3, [r5, #0]
   8295a:	3504      	adds	r5, #4
   8295c:	9508      	str	r5, [sp, #32]
   8295e:	f8a3 b000 	strh.w	fp, [r3]
   82962:	f7ff ba88 	b.w	81e76 <_vfiprintf_r+0x66>
   82966:	9806      	ldr	r0, [sp, #24]
   82968:	9902      	ldr	r1, [sp, #8]
   8296a:	aa13      	add	r2, sp, #76	; 0x4c
   8296c:	f8cd c004 	str.w	ip, [sp, #4]
   82970:	f7ff fa12 	bl	81d98 <__sprint_r.part.0>
   82974:	f8dd c004 	ldr.w	ip, [sp, #4]
   82978:	2800      	cmp	r0, #0
   8297a:	f47f ae9c 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   8297e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82980:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82982:	1c59      	adds	r1, r3, #1
   82984:	464e      	mov	r6, r9
   82986:	e5b1      	b.n	824ec <_vfiprintf_r+0x6dc>
   82988:	f8dd b020 	ldr.w	fp, [sp, #32]
   8298c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8298e:	f8db 3000 	ldr.w	r3, [fp]
   82992:	f10b 0b04 	add.w	fp, fp, #4
   82996:	f8cd b020 	str.w	fp, [sp, #32]
   8299a:	601c      	str	r4, [r3, #0]
   8299c:	f7ff ba6b 	b.w	81e76 <_vfiprintf_r+0x66>
   829a0:	9408      	str	r4, [sp, #32]
   829a2:	f001 fc0b 	bl	841bc <strlen>
   829a6:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   829aa:	9005      	str	r0, [sp, #20]
   829ac:	9407      	str	r4, [sp, #28]
   829ae:	f04f 0c00 	mov.w	ip, #0
   829b2:	f7ff bb61 	b.w	82078 <_vfiprintf_r+0x268>
   829b6:	9806      	ldr	r0, [sp, #24]
   829b8:	9902      	ldr	r1, [sp, #8]
   829ba:	aa13      	add	r2, sp, #76	; 0x4c
   829bc:	f8cd c004 	str.w	ip, [sp, #4]
   829c0:	f7ff f9ea 	bl	81d98 <__sprint_r.part.0>
   829c4:	f8dd c004 	ldr.w	ip, [sp, #4]
   829c8:	2800      	cmp	r0, #0
   829ca:	f47f ae74 	bne.w	826b6 <_vfiprintf_r+0x8a6>
   829ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
   829d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829d2:	1c59      	adds	r1, r3, #1
   829d4:	464e      	mov	r6, r9
   829d6:	e5ad      	b.n	82534 <_vfiprintf_r+0x724>
   829d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   829da:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829dc:	3301      	adds	r3, #1
   829de:	4d02      	ldr	r5, [pc, #8]	; (829e8 <_vfiprintf_r+0xbd8>)
   829e0:	f7ff bb9a 	b.w	82118 <_vfiprintf_r+0x308>
   829e4:	00084bd4 	.word	0x00084bd4
   829e8:	00084be4 	.word	0x00084be4
   829ec:	f1bc 0f06 	cmp.w	ip, #6
   829f0:	bf34      	ite	cc
   829f2:	4663      	movcc	r3, ip
   829f4:	2306      	movcs	r3, #6
   829f6:	9408      	str	r4, [sp, #32]
   829f8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   829fc:	9305      	str	r3, [sp, #20]
   829fe:	9403      	str	r4, [sp, #12]
   82a00:	4f16      	ldr	r7, [pc, #88]	; (82a5c <_vfiprintf_r+0xc4c>)
   82a02:	e472      	b.n	822ea <_vfiprintf_r+0x4da>
   82a04:	9c08      	ldr	r4, [sp, #32]
   82a06:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82a08:	6823      	ldr	r3, [r4, #0]
   82a0a:	3404      	adds	r4, #4
   82a0c:	9408      	str	r4, [sp, #32]
   82a0e:	601d      	str	r5, [r3, #0]
   82a10:	f7ff ba31 	b.w	81e76 <_vfiprintf_r+0x66>
   82a14:	9814      	ldr	r0, [sp, #80]	; 0x50
   82a16:	4d12      	ldr	r5, [pc, #72]	; (82a60 <_vfiprintf_r+0xc50>)
   82a18:	3001      	adds	r0, #1
   82a1a:	e5fc      	b.n	82616 <_vfiprintf_r+0x806>
   82a1c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82a20:	f8cd c014 	str.w	ip, [sp, #20]
   82a24:	9507      	str	r5, [sp, #28]
   82a26:	9408      	str	r4, [sp, #32]
   82a28:	4684      	mov	ip, r0
   82a2a:	f7ff bb25 	b.w	82078 <_vfiprintf_r+0x268>
   82a2e:	4608      	mov	r0, r1
   82a30:	e6b1      	b.n	82796 <_vfiprintf_r+0x986>
   82a32:	46a0      	mov	r8, r4
   82a34:	2500      	movs	r5, #0
   82a36:	f7ff ba5a 	b.w	81eee <_vfiprintf_r+0xde>
   82a3a:	f8dd b020 	ldr.w	fp, [sp, #32]
   82a3e:	f898 3001 	ldrb.w	r3, [r8, #1]
   82a42:	f8db 5000 	ldr.w	r5, [fp]
   82a46:	f10b 0204 	add.w	r2, fp, #4
   82a4a:	2d00      	cmp	r5, #0
   82a4c:	9208      	str	r2, [sp, #32]
   82a4e:	46a0      	mov	r8, r4
   82a50:	f6bf aa4b 	bge.w	81eea <_vfiprintf_r+0xda>
   82a54:	f04f 35ff 	mov.w	r5, #4294967295
   82a58:	f7ff ba47 	b.w	81eea <_vfiprintf_r+0xda>
   82a5c:	00084bcc 	.word	0x00084bcc
   82a60:	00084be4 	.word	0x00084be4

00082a64 <__sbprintf>:
   82a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82a68:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82a6a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82a6e:	4688      	mov	r8, r1
   82a70:	9719      	str	r7, [sp, #100]	; 0x64
   82a72:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82a76:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82a7a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82a7e:	9707      	str	r7, [sp, #28]
   82a80:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82a84:	ac1a      	add	r4, sp, #104	; 0x68
   82a86:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82a8a:	f02a 0a02 	bic.w	sl, sl, #2
   82a8e:	2600      	movs	r6, #0
   82a90:	4669      	mov	r1, sp
   82a92:	9400      	str	r4, [sp, #0]
   82a94:	9404      	str	r4, [sp, #16]
   82a96:	9502      	str	r5, [sp, #8]
   82a98:	9505      	str	r5, [sp, #20]
   82a9a:	f8ad a00c 	strh.w	sl, [sp, #12]
   82a9e:	f8ad 900e 	strh.w	r9, [sp, #14]
   82aa2:	9709      	str	r7, [sp, #36]	; 0x24
   82aa4:	9606      	str	r6, [sp, #24]
   82aa6:	4605      	mov	r5, r0
   82aa8:	f7ff f9b2 	bl	81e10 <_vfiprintf_r>
   82aac:	1e04      	subs	r4, r0, #0
   82aae:	db07      	blt.n	82ac0 <__sbprintf+0x5c>
   82ab0:	4628      	mov	r0, r5
   82ab2:	4669      	mov	r1, sp
   82ab4:	f000 f92a 	bl	82d0c <_fflush_r>
   82ab8:	42b0      	cmp	r0, r6
   82aba:	bf18      	it	ne
   82abc:	f04f 34ff 	movne.w	r4, #4294967295
   82ac0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82ac4:	065b      	lsls	r3, r3, #25
   82ac6:	d505      	bpl.n	82ad4 <__sbprintf+0x70>
   82ac8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ad0:	f8a8 300c 	strh.w	r3, [r8, #12]
   82ad4:	4620      	mov	r0, r4
   82ad6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82ade:	bf00      	nop

00082ae0 <__swsetup_r>:
   82ae0:	4b2f      	ldr	r3, [pc, #188]	; (82ba0 <__swsetup_r+0xc0>)
   82ae2:	b570      	push	{r4, r5, r6, lr}
   82ae4:	4606      	mov	r6, r0
   82ae6:	6818      	ldr	r0, [r3, #0]
   82ae8:	460c      	mov	r4, r1
   82aea:	b110      	cbz	r0, 82af2 <__swsetup_r+0x12>
   82aec:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82aee:	2a00      	cmp	r2, #0
   82af0:	d036      	beq.n	82b60 <__swsetup_r+0x80>
   82af2:	89a5      	ldrh	r5, [r4, #12]
   82af4:	b2ab      	uxth	r3, r5
   82af6:	0719      	lsls	r1, r3, #28
   82af8:	d50c      	bpl.n	82b14 <__swsetup_r+0x34>
   82afa:	6922      	ldr	r2, [r4, #16]
   82afc:	b1aa      	cbz	r2, 82b2a <__swsetup_r+0x4a>
   82afe:	f013 0101 	ands.w	r1, r3, #1
   82b02:	d01e      	beq.n	82b42 <__swsetup_r+0x62>
   82b04:	6963      	ldr	r3, [r4, #20]
   82b06:	2100      	movs	r1, #0
   82b08:	425b      	negs	r3, r3
   82b0a:	61a3      	str	r3, [r4, #24]
   82b0c:	60a1      	str	r1, [r4, #8]
   82b0e:	b1f2      	cbz	r2, 82b4e <__swsetup_r+0x6e>
   82b10:	2000      	movs	r0, #0
   82b12:	bd70      	pop	{r4, r5, r6, pc}
   82b14:	06da      	lsls	r2, r3, #27
   82b16:	d53a      	bpl.n	82b8e <__swsetup_r+0xae>
   82b18:	075b      	lsls	r3, r3, #29
   82b1a:	d424      	bmi.n	82b66 <__swsetup_r+0x86>
   82b1c:	6922      	ldr	r2, [r4, #16]
   82b1e:	f045 0308 	orr.w	r3, r5, #8
   82b22:	81a3      	strh	r3, [r4, #12]
   82b24:	b29b      	uxth	r3, r3
   82b26:	2a00      	cmp	r2, #0
   82b28:	d1e9      	bne.n	82afe <__swsetup_r+0x1e>
   82b2a:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82b2e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82b32:	d0e4      	beq.n	82afe <__swsetup_r+0x1e>
   82b34:	4630      	mov	r0, r6
   82b36:	4621      	mov	r1, r4
   82b38:	f000 fcce 	bl	834d8 <__smakebuf_r>
   82b3c:	89a3      	ldrh	r3, [r4, #12]
   82b3e:	6922      	ldr	r2, [r4, #16]
   82b40:	e7dd      	b.n	82afe <__swsetup_r+0x1e>
   82b42:	0798      	lsls	r0, r3, #30
   82b44:	bf58      	it	pl
   82b46:	6961      	ldrpl	r1, [r4, #20]
   82b48:	60a1      	str	r1, [r4, #8]
   82b4a:	2a00      	cmp	r2, #0
   82b4c:	d1e0      	bne.n	82b10 <__swsetup_r+0x30>
   82b4e:	89a3      	ldrh	r3, [r4, #12]
   82b50:	061a      	lsls	r2, r3, #24
   82b52:	d5dd      	bpl.n	82b10 <__swsetup_r+0x30>
   82b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b58:	81a3      	strh	r3, [r4, #12]
   82b5a:	f04f 30ff 	mov.w	r0, #4294967295
   82b5e:	bd70      	pop	{r4, r5, r6, pc}
   82b60:	f000 f8f0 	bl	82d44 <__sinit>
   82b64:	e7c5      	b.n	82af2 <__swsetup_r+0x12>
   82b66:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82b68:	b149      	cbz	r1, 82b7e <__swsetup_r+0x9e>
   82b6a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82b6e:	4299      	cmp	r1, r3
   82b70:	d003      	beq.n	82b7a <__swsetup_r+0x9a>
   82b72:	4630      	mov	r0, r6
   82b74:	f000 fa2a 	bl	82fcc <_free_r>
   82b78:	89a5      	ldrh	r5, [r4, #12]
   82b7a:	2300      	movs	r3, #0
   82b7c:	6323      	str	r3, [r4, #48]	; 0x30
   82b7e:	6922      	ldr	r2, [r4, #16]
   82b80:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   82b84:	2100      	movs	r1, #0
   82b86:	b2ad      	uxth	r5, r5
   82b88:	6022      	str	r2, [r4, #0]
   82b8a:	6061      	str	r1, [r4, #4]
   82b8c:	e7c7      	b.n	82b1e <__swsetup_r+0x3e>
   82b8e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   82b92:	2309      	movs	r3, #9
   82b94:	6033      	str	r3, [r6, #0]
   82b96:	f04f 30ff 	mov.w	r0, #4294967295
   82b9a:	81a5      	strh	r5, [r4, #12]
   82b9c:	bd70      	pop	{r4, r5, r6, pc}
   82b9e:	bf00      	nop
   82ba0:	20070628 	.word	0x20070628

00082ba4 <register_fini>:
   82ba4:	4b02      	ldr	r3, [pc, #8]	; (82bb0 <register_fini+0xc>)
   82ba6:	b113      	cbz	r3, 82bae <register_fini+0xa>
   82ba8:	4802      	ldr	r0, [pc, #8]	; (82bb4 <register_fini+0x10>)
   82baa:	f000 b805 	b.w	82bb8 <atexit>
   82bae:	4770      	bx	lr
   82bb0:	00000000 	.word	0x00000000
   82bb4:	00082e41 	.word	0x00082e41

00082bb8 <atexit>:
   82bb8:	4601      	mov	r1, r0
   82bba:	2000      	movs	r0, #0
   82bbc:	4602      	mov	r2, r0
   82bbe:	4603      	mov	r3, r0
   82bc0:	f001 bbca 	b.w	84358 <__register_exitproc>

00082bc4 <__sflush_r>:
   82bc4:	898b      	ldrh	r3, [r1, #12]
   82bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82bca:	b29a      	uxth	r2, r3
   82bcc:	460d      	mov	r5, r1
   82bce:	0711      	lsls	r1, r2, #28
   82bd0:	4680      	mov	r8, r0
   82bd2:	d43c      	bmi.n	82c4e <__sflush_r+0x8a>
   82bd4:	686a      	ldr	r2, [r5, #4]
   82bd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82bda:	2a00      	cmp	r2, #0
   82bdc:	81ab      	strh	r3, [r5, #12]
   82bde:	dd59      	ble.n	82c94 <__sflush_r+0xd0>
   82be0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82be2:	2c00      	cmp	r4, #0
   82be4:	d04b      	beq.n	82c7e <__sflush_r+0xba>
   82be6:	b29b      	uxth	r3, r3
   82be8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82bec:	2100      	movs	r1, #0
   82bee:	b292      	uxth	r2, r2
   82bf0:	f8d8 6000 	ldr.w	r6, [r8]
   82bf4:	f8c8 1000 	str.w	r1, [r8]
   82bf8:	2a00      	cmp	r2, #0
   82bfa:	d04f      	beq.n	82c9c <__sflush_r+0xd8>
   82bfc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82bfe:	075f      	lsls	r7, r3, #29
   82c00:	d505      	bpl.n	82c0e <__sflush_r+0x4a>
   82c02:	6869      	ldr	r1, [r5, #4]
   82c04:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82c06:	1a52      	subs	r2, r2, r1
   82c08:	b10b      	cbz	r3, 82c0e <__sflush_r+0x4a>
   82c0a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82c0c:	1ad2      	subs	r2, r2, r3
   82c0e:	4640      	mov	r0, r8
   82c10:	69e9      	ldr	r1, [r5, #28]
   82c12:	2300      	movs	r3, #0
   82c14:	47a0      	blx	r4
   82c16:	1c44      	adds	r4, r0, #1
   82c18:	d04a      	beq.n	82cb0 <__sflush_r+0xec>
   82c1a:	89ab      	ldrh	r3, [r5, #12]
   82c1c:	692a      	ldr	r2, [r5, #16]
   82c1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82c22:	b29b      	uxth	r3, r3
   82c24:	2100      	movs	r1, #0
   82c26:	602a      	str	r2, [r5, #0]
   82c28:	04da      	lsls	r2, r3, #19
   82c2a:	81ab      	strh	r3, [r5, #12]
   82c2c:	6069      	str	r1, [r5, #4]
   82c2e:	d44c      	bmi.n	82cca <__sflush_r+0x106>
   82c30:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82c32:	f8c8 6000 	str.w	r6, [r8]
   82c36:	b311      	cbz	r1, 82c7e <__sflush_r+0xba>
   82c38:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82c3c:	4299      	cmp	r1, r3
   82c3e:	d002      	beq.n	82c46 <__sflush_r+0x82>
   82c40:	4640      	mov	r0, r8
   82c42:	f000 f9c3 	bl	82fcc <_free_r>
   82c46:	2000      	movs	r0, #0
   82c48:	6328      	str	r0, [r5, #48]	; 0x30
   82c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c4e:	692e      	ldr	r6, [r5, #16]
   82c50:	b1ae      	cbz	r6, 82c7e <__sflush_r+0xba>
   82c52:	0791      	lsls	r1, r2, #30
   82c54:	682c      	ldr	r4, [r5, #0]
   82c56:	bf0c      	ite	eq
   82c58:	696b      	ldreq	r3, [r5, #20]
   82c5a:	2300      	movne	r3, #0
   82c5c:	602e      	str	r6, [r5, #0]
   82c5e:	1ba4      	subs	r4, r4, r6
   82c60:	60ab      	str	r3, [r5, #8]
   82c62:	e00a      	b.n	82c7a <__sflush_r+0xb6>
   82c64:	4632      	mov	r2, r6
   82c66:	4623      	mov	r3, r4
   82c68:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82c6a:	4640      	mov	r0, r8
   82c6c:	69e9      	ldr	r1, [r5, #28]
   82c6e:	47b8      	blx	r7
   82c70:	2800      	cmp	r0, #0
   82c72:	ebc0 0404 	rsb	r4, r0, r4
   82c76:	4406      	add	r6, r0
   82c78:	dd04      	ble.n	82c84 <__sflush_r+0xc0>
   82c7a:	2c00      	cmp	r4, #0
   82c7c:	dcf2      	bgt.n	82c64 <__sflush_r+0xa0>
   82c7e:	2000      	movs	r0, #0
   82c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c84:	89ab      	ldrh	r3, [r5, #12]
   82c86:	f04f 30ff 	mov.w	r0, #4294967295
   82c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82c8e:	81ab      	strh	r3, [r5, #12]
   82c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c94:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82c96:	2a00      	cmp	r2, #0
   82c98:	dca2      	bgt.n	82be0 <__sflush_r+0x1c>
   82c9a:	e7f0      	b.n	82c7e <__sflush_r+0xba>
   82c9c:	2301      	movs	r3, #1
   82c9e:	4640      	mov	r0, r8
   82ca0:	69e9      	ldr	r1, [r5, #28]
   82ca2:	47a0      	blx	r4
   82ca4:	1c43      	adds	r3, r0, #1
   82ca6:	4602      	mov	r2, r0
   82ca8:	d01e      	beq.n	82ce8 <__sflush_r+0x124>
   82caa:	89ab      	ldrh	r3, [r5, #12]
   82cac:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82cae:	e7a6      	b.n	82bfe <__sflush_r+0x3a>
   82cb0:	f8d8 3000 	ldr.w	r3, [r8]
   82cb4:	b95b      	cbnz	r3, 82cce <__sflush_r+0x10a>
   82cb6:	89aa      	ldrh	r2, [r5, #12]
   82cb8:	6929      	ldr	r1, [r5, #16]
   82cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82cbe:	b292      	uxth	r2, r2
   82cc0:	606b      	str	r3, [r5, #4]
   82cc2:	04d3      	lsls	r3, r2, #19
   82cc4:	81aa      	strh	r2, [r5, #12]
   82cc6:	6029      	str	r1, [r5, #0]
   82cc8:	d5b2      	bpl.n	82c30 <__sflush_r+0x6c>
   82cca:	6528      	str	r0, [r5, #80]	; 0x50
   82ccc:	e7b0      	b.n	82c30 <__sflush_r+0x6c>
   82cce:	2b1d      	cmp	r3, #29
   82cd0:	d001      	beq.n	82cd6 <__sflush_r+0x112>
   82cd2:	2b16      	cmp	r3, #22
   82cd4:	d113      	bne.n	82cfe <__sflush_r+0x13a>
   82cd6:	89a9      	ldrh	r1, [r5, #12]
   82cd8:	692b      	ldr	r3, [r5, #16]
   82cda:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82cde:	2200      	movs	r2, #0
   82ce0:	81a9      	strh	r1, [r5, #12]
   82ce2:	602b      	str	r3, [r5, #0]
   82ce4:	606a      	str	r2, [r5, #4]
   82ce6:	e7a3      	b.n	82c30 <__sflush_r+0x6c>
   82ce8:	f8d8 3000 	ldr.w	r3, [r8]
   82cec:	2b00      	cmp	r3, #0
   82cee:	d0dc      	beq.n	82caa <__sflush_r+0xe6>
   82cf0:	2b1d      	cmp	r3, #29
   82cf2:	d001      	beq.n	82cf8 <__sflush_r+0x134>
   82cf4:	2b16      	cmp	r3, #22
   82cf6:	d1c5      	bne.n	82c84 <__sflush_r+0xc0>
   82cf8:	f8c8 6000 	str.w	r6, [r8]
   82cfc:	e7bf      	b.n	82c7e <__sflush_r+0xba>
   82cfe:	89ab      	ldrh	r3, [r5, #12]
   82d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d04:	81ab      	strh	r3, [r5, #12]
   82d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82d0a:	bf00      	nop

00082d0c <_fflush_r>:
   82d0c:	b510      	push	{r4, lr}
   82d0e:	4604      	mov	r4, r0
   82d10:	b082      	sub	sp, #8
   82d12:	b108      	cbz	r0, 82d18 <_fflush_r+0xc>
   82d14:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82d16:	b153      	cbz	r3, 82d2e <_fflush_r+0x22>
   82d18:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82d1c:	b908      	cbnz	r0, 82d22 <_fflush_r+0x16>
   82d1e:	b002      	add	sp, #8
   82d20:	bd10      	pop	{r4, pc}
   82d22:	4620      	mov	r0, r4
   82d24:	b002      	add	sp, #8
   82d26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82d2a:	f7ff bf4b 	b.w	82bc4 <__sflush_r>
   82d2e:	9101      	str	r1, [sp, #4]
   82d30:	f000 f808 	bl	82d44 <__sinit>
   82d34:	9901      	ldr	r1, [sp, #4]
   82d36:	e7ef      	b.n	82d18 <_fflush_r+0xc>

00082d38 <_cleanup_r>:
   82d38:	4901      	ldr	r1, [pc, #4]	; (82d40 <_cleanup_r+0x8>)
   82d3a:	f000 bb9f 	b.w	8347c <_fwalk>
   82d3e:	bf00      	nop
   82d40:	000844a5 	.word	0x000844a5

00082d44 <__sinit>:
   82d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82d48:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82d4a:	b083      	sub	sp, #12
   82d4c:	4607      	mov	r7, r0
   82d4e:	2c00      	cmp	r4, #0
   82d50:	d165      	bne.n	82e1e <__sinit+0xda>
   82d52:	687d      	ldr	r5, [r7, #4]
   82d54:	4833      	ldr	r0, [pc, #204]	; (82e24 <__sinit+0xe0>)
   82d56:	2304      	movs	r3, #4
   82d58:	2103      	movs	r1, #3
   82d5a:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82d5e:	63f8      	str	r0, [r7, #60]	; 0x3c
   82d60:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   82d64:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82d68:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82d6c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82d70:	81ab      	strh	r3, [r5, #12]
   82d72:	602c      	str	r4, [r5, #0]
   82d74:	606c      	str	r4, [r5, #4]
   82d76:	60ac      	str	r4, [r5, #8]
   82d78:	666c      	str	r4, [r5, #100]	; 0x64
   82d7a:	81ec      	strh	r4, [r5, #14]
   82d7c:	612c      	str	r4, [r5, #16]
   82d7e:	616c      	str	r4, [r5, #20]
   82d80:	61ac      	str	r4, [r5, #24]
   82d82:	4621      	mov	r1, r4
   82d84:	2208      	movs	r2, #8
   82d86:	f7fe ff35 	bl	81bf4 <memset>
   82d8a:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82e28 <__sinit+0xe4>
   82d8e:	68be      	ldr	r6, [r7, #8]
   82d90:	f8df a098 	ldr.w	sl, [pc, #152]	; 82e2c <__sinit+0xe8>
   82d94:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82e30 <__sinit+0xec>
   82d98:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82e34 <__sinit+0xf0>
   82d9c:	2301      	movs	r3, #1
   82d9e:	2209      	movs	r2, #9
   82da0:	61ed      	str	r5, [r5, #28]
   82da2:	f8c5 b020 	str.w	fp, [r5, #32]
   82da6:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82daa:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82dae:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82db2:	4621      	mov	r1, r4
   82db4:	81f3      	strh	r3, [r6, #14]
   82db6:	81b2      	strh	r2, [r6, #12]
   82db8:	6034      	str	r4, [r6, #0]
   82dba:	6074      	str	r4, [r6, #4]
   82dbc:	60b4      	str	r4, [r6, #8]
   82dbe:	6674      	str	r4, [r6, #100]	; 0x64
   82dc0:	6134      	str	r4, [r6, #16]
   82dc2:	6174      	str	r4, [r6, #20]
   82dc4:	61b4      	str	r4, [r6, #24]
   82dc6:	2208      	movs	r2, #8
   82dc8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82dcc:	9301      	str	r3, [sp, #4]
   82dce:	f7fe ff11 	bl	81bf4 <memset>
   82dd2:	68fd      	ldr	r5, [r7, #12]
   82dd4:	2012      	movs	r0, #18
   82dd6:	2202      	movs	r2, #2
   82dd8:	61f6      	str	r6, [r6, #28]
   82dda:	f8c6 b020 	str.w	fp, [r6, #32]
   82dde:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   82de2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   82de6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82dea:	4621      	mov	r1, r4
   82dec:	81a8      	strh	r0, [r5, #12]
   82dee:	81ea      	strh	r2, [r5, #14]
   82df0:	602c      	str	r4, [r5, #0]
   82df2:	606c      	str	r4, [r5, #4]
   82df4:	60ac      	str	r4, [r5, #8]
   82df6:	666c      	str	r4, [r5, #100]	; 0x64
   82df8:	612c      	str	r4, [r5, #16]
   82dfa:	616c      	str	r4, [r5, #20]
   82dfc:	61ac      	str	r4, [r5, #24]
   82dfe:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82e02:	2208      	movs	r2, #8
   82e04:	f7fe fef6 	bl	81bf4 <memset>
   82e08:	9b01      	ldr	r3, [sp, #4]
   82e0a:	61ed      	str	r5, [r5, #28]
   82e0c:	f8c5 b020 	str.w	fp, [r5, #32]
   82e10:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82e14:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82e18:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82e1c:	63bb      	str	r3, [r7, #56]	; 0x38
   82e1e:	b003      	add	sp, #12
   82e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e24:	00082d39 	.word	0x00082d39
   82e28:	00084139 	.word	0x00084139
   82e2c:	0008415d 	.word	0x0008415d
   82e30:	00084195 	.word	0x00084195
   82e34:	000841b5 	.word	0x000841b5

00082e38 <__sfp_lock_acquire>:
   82e38:	4770      	bx	lr
   82e3a:	bf00      	nop

00082e3c <__sfp_lock_release>:
   82e3c:	4770      	bx	lr
   82e3e:	bf00      	nop

00082e40 <__libc_fini_array>:
   82e40:	b538      	push	{r3, r4, r5, lr}
   82e42:	4d09      	ldr	r5, [pc, #36]	; (82e68 <__libc_fini_array+0x28>)
   82e44:	4c09      	ldr	r4, [pc, #36]	; (82e6c <__libc_fini_array+0x2c>)
   82e46:	1b64      	subs	r4, r4, r5
   82e48:	10a4      	asrs	r4, r4, #2
   82e4a:	bf18      	it	ne
   82e4c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82e50:	d005      	beq.n	82e5e <__libc_fini_array+0x1e>
   82e52:	3c01      	subs	r4, #1
   82e54:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82e58:	4798      	blx	r3
   82e5a:	2c00      	cmp	r4, #0
   82e5c:	d1f9      	bne.n	82e52 <__libc_fini_array+0x12>
   82e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82e62:	f001 bed1 	b.w	84c08 <_fini>
   82e66:	bf00      	nop
   82e68:	00084c14 	.word	0x00084c14
   82e6c:	00084c18 	.word	0x00084c18

00082e70 <_fputwc_r>:
   82e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82e74:	8993      	ldrh	r3, [r2, #12]
   82e76:	460f      	mov	r7, r1
   82e78:	0499      	lsls	r1, r3, #18
   82e7a:	b082      	sub	sp, #8
   82e7c:	4614      	mov	r4, r2
   82e7e:	4680      	mov	r8, r0
   82e80:	d406      	bmi.n	82e90 <_fputwc_r+0x20>
   82e82:	6e52      	ldr	r2, [r2, #100]	; 0x64
   82e84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82e88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82e8c:	81a3      	strh	r3, [r4, #12]
   82e8e:	6662      	str	r2, [r4, #100]	; 0x64
   82e90:	f000 fb1c 	bl	834cc <__locale_mb_cur_max>
   82e94:	2801      	cmp	r0, #1
   82e96:	d03e      	beq.n	82f16 <_fputwc_r+0xa6>
   82e98:	463a      	mov	r2, r7
   82e9a:	4640      	mov	r0, r8
   82e9c:	a901      	add	r1, sp, #4
   82e9e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82ea2:	f001 fa0f 	bl	842c4 <_wcrtomb_r>
   82ea6:	1c42      	adds	r2, r0, #1
   82ea8:	4606      	mov	r6, r0
   82eaa:	d02d      	beq.n	82f08 <_fputwc_r+0x98>
   82eac:	2800      	cmp	r0, #0
   82eae:	d03a      	beq.n	82f26 <_fputwc_r+0xb6>
   82eb0:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82eb4:	2500      	movs	r5, #0
   82eb6:	e009      	b.n	82ecc <_fputwc_r+0x5c>
   82eb8:	6823      	ldr	r3, [r4, #0]
   82eba:	7019      	strb	r1, [r3, #0]
   82ebc:	6823      	ldr	r3, [r4, #0]
   82ebe:	3301      	adds	r3, #1
   82ec0:	6023      	str	r3, [r4, #0]
   82ec2:	3501      	adds	r5, #1
   82ec4:	42b5      	cmp	r5, r6
   82ec6:	d22e      	bcs.n	82f26 <_fputwc_r+0xb6>
   82ec8:	ab01      	add	r3, sp, #4
   82eca:	5ce9      	ldrb	r1, [r5, r3]
   82ecc:	68a3      	ldr	r3, [r4, #8]
   82ece:	3b01      	subs	r3, #1
   82ed0:	2b00      	cmp	r3, #0
   82ed2:	60a3      	str	r3, [r4, #8]
   82ed4:	daf0      	bge.n	82eb8 <_fputwc_r+0x48>
   82ed6:	69a2      	ldr	r2, [r4, #24]
   82ed8:	4293      	cmp	r3, r2
   82eda:	db06      	blt.n	82eea <_fputwc_r+0x7a>
   82edc:	6823      	ldr	r3, [r4, #0]
   82ede:	7019      	strb	r1, [r3, #0]
   82ee0:	6823      	ldr	r3, [r4, #0]
   82ee2:	7819      	ldrb	r1, [r3, #0]
   82ee4:	3301      	adds	r3, #1
   82ee6:	290a      	cmp	r1, #10
   82ee8:	d1ea      	bne.n	82ec0 <_fputwc_r+0x50>
   82eea:	4640      	mov	r0, r8
   82eec:	4622      	mov	r2, r4
   82eee:	f001 f995 	bl	8421c <__swbuf_r>
   82ef2:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   82ef6:	4258      	negs	r0, r3
   82ef8:	4158      	adcs	r0, r3
   82efa:	2800      	cmp	r0, #0
   82efc:	d0e1      	beq.n	82ec2 <_fputwc_r+0x52>
   82efe:	f04f 30ff 	mov.w	r0, #4294967295
   82f02:	b002      	add	sp, #8
   82f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f08:	89a3      	ldrh	r3, [r4, #12]
   82f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f0e:	81a3      	strh	r3, [r4, #12]
   82f10:	b002      	add	sp, #8
   82f12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f16:	1e7b      	subs	r3, r7, #1
   82f18:	2bfe      	cmp	r3, #254	; 0xfe
   82f1a:	d8bd      	bhi.n	82e98 <_fputwc_r+0x28>
   82f1c:	b2f9      	uxtb	r1, r7
   82f1e:	4606      	mov	r6, r0
   82f20:	f88d 1004 	strb.w	r1, [sp, #4]
   82f24:	e7c6      	b.n	82eb4 <_fputwc_r+0x44>
   82f26:	4638      	mov	r0, r7
   82f28:	b002      	add	sp, #8
   82f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f2e:	bf00      	nop

00082f30 <_malloc_trim_r>:
   82f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82f32:	4d23      	ldr	r5, [pc, #140]	; (82fc0 <_malloc_trim_r+0x90>)
   82f34:	460f      	mov	r7, r1
   82f36:	4604      	mov	r4, r0
   82f38:	f000 ff08 	bl	83d4c <__malloc_lock>
   82f3c:	68ab      	ldr	r3, [r5, #8]
   82f3e:	685e      	ldr	r6, [r3, #4]
   82f40:	f026 0603 	bic.w	r6, r6, #3
   82f44:	1bf1      	subs	r1, r6, r7
   82f46:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82f4a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82f4e:	f021 010f 	bic.w	r1, r1, #15
   82f52:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   82f56:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82f5a:	db07      	blt.n	82f6c <_malloc_trim_r+0x3c>
   82f5c:	4620      	mov	r0, r4
   82f5e:	2100      	movs	r1, #0
   82f60:	f001 f8d8 	bl	84114 <_sbrk_r>
   82f64:	68ab      	ldr	r3, [r5, #8]
   82f66:	4433      	add	r3, r6
   82f68:	4298      	cmp	r0, r3
   82f6a:	d004      	beq.n	82f76 <_malloc_trim_r+0x46>
   82f6c:	4620      	mov	r0, r4
   82f6e:	f000 feef 	bl	83d50 <__malloc_unlock>
   82f72:	2000      	movs	r0, #0
   82f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82f76:	4620      	mov	r0, r4
   82f78:	4279      	negs	r1, r7
   82f7a:	f001 f8cb 	bl	84114 <_sbrk_r>
   82f7e:	3001      	adds	r0, #1
   82f80:	d00d      	beq.n	82f9e <_malloc_trim_r+0x6e>
   82f82:	4b10      	ldr	r3, [pc, #64]	; (82fc4 <_malloc_trim_r+0x94>)
   82f84:	68aa      	ldr	r2, [r5, #8]
   82f86:	6819      	ldr	r1, [r3, #0]
   82f88:	1bf6      	subs	r6, r6, r7
   82f8a:	f046 0601 	orr.w	r6, r6, #1
   82f8e:	4620      	mov	r0, r4
   82f90:	1bc9      	subs	r1, r1, r7
   82f92:	6056      	str	r6, [r2, #4]
   82f94:	6019      	str	r1, [r3, #0]
   82f96:	f000 fedb 	bl	83d50 <__malloc_unlock>
   82f9a:	2001      	movs	r0, #1
   82f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82f9e:	4620      	mov	r0, r4
   82fa0:	2100      	movs	r1, #0
   82fa2:	f001 f8b7 	bl	84114 <_sbrk_r>
   82fa6:	68ab      	ldr	r3, [r5, #8]
   82fa8:	1ac2      	subs	r2, r0, r3
   82faa:	2a0f      	cmp	r2, #15
   82fac:	ddde      	ble.n	82f6c <_malloc_trim_r+0x3c>
   82fae:	4d06      	ldr	r5, [pc, #24]	; (82fc8 <_malloc_trim_r+0x98>)
   82fb0:	4904      	ldr	r1, [pc, #16]	; (82fc4 <_malloc_trim_r+0x94>)
   82fb2:	682d      	ldr	r5, [r5, #0]
   82fb4:	f042 0201 	orr.w	r2, r2, #1
   82fb8:	1b40      	subs	r0, r0, r5
   82fba:	605a      	str	r2, [r3, #4]
   82fbc:	6008      	str	r0, [r1, #0]
   82fbe:	e7d5      	b.n	82f6c <_malloc_trim_r+0x3c>
   82fc0:	20070650 	.word	0x20070650
   82fc4:	20070b0c 	.word	0x20070b0c
   82fc8:	20070a5c 	.word	0x20070a5c

00082fcc <_free_r>:
   82fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82fd0:	460d      	mov	r5, r1
   82fd2:	4606      	mov	r6, r0
   82fd4:	2900      	cmp	r1, #0
   82fd6:	d055      	beq.n	83084 <_free_r+0xb8>
   82fd8:	f000 feb8 	bl	83d4c <__malloc_lock>
   82fdc:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82fe0:	f8df c170 	ldr.w	ip, [pc, #368]	; 83154 <_free_r+0x188>
   82fe4:	f1a5 0408 	sub.w	r4, r5, #8
   82fe8:	f021 0301 	bic.w	r3, r1, #1
   82fec:	18e2      	adds	r2, r4, r3
   82fee:	f8dc 0008 	ldr.w	r0, [ip, #8]
   82ff2:	6857      	ldr	r7, [r2, #4]
   82ff4:	4290      	cmp	r0, r2
   82ff6:	f027 0703 	bic.w	r7, r7, #3
   82ffa:	d068      	beq.n	830ce <_free_r+0x102>
   82ffc:	f011 0101 	ands.w	r1, r1, #1
   83000:	6057      	str	r7, [r2, #4]
   83002:	d032      	beq.n	8306a <_free_r+0x9e>
   83004:	2100      	movs	r1, #0
   83006:	19d0      	adds	r0, r2, r7
   83008:	6840      	ldr	r0, [r0, #4]
   8300a:	07c0      	lsls	r0, r0, #31
   8300c:	d406      	bmi.n	8301c <_free_r+0x50>
   8300e:	443b      	add	r3, r7
   83010:	6890      	ldr	r0, [r2, #8]
   83012:	2900      	cmp	r1, #0
   83014:	d04d      	beq.n	830b2 <_free_r+0xe6>
   83016:	68d2      	ldr	r2, [r2, #12]
   83018:	60c2      	str	r2, [r0, #12]
   8301a:	6090      	str	r0, [r2, #8]
   8301c:	f043 0201 	orr.w	r2, r3, #1
   83020:	6062      	str	r2, [r4, #4]
   83022:	50e3      	str	r3, [r4, r3]
   83024:	b9e1      	cbnz	r1, 83060 <_free_r+0x94>
   83026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8302a:	d32d      	bcc.n	83088 <_free_r+0xbc>
   8302c:	0a5a      	lsrs	r2, r3, #9
   8302e:	2a04      	cmp	r2, #4
   83030:	d869      	bhi.n	83106 <_free_r+0x13a>
   83032:	0998      	lsrs	r0, r3, #6
   83034:	3038      	adds	r0, #56	; 0x38
   83036:	0041      	lsls	r1, r0, #1
   83038:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   8303c:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83040:	4944      	ldr	r1, [pc, #272]	; (83154 <_free_r+0x188>)
   83042:	4562      	cmp	r2, ip
   83044:	d065      	beq.n	83112 <_free_r+0x146>
   83046:	6851      	ldr	r1, [r2, #4]
   83048:	f021 0103 	bic.w	r1, r1, #3
   8304c:	428b      	cmp	r3, r1
   8304e:	d202      	bcs.n	83056 <_free_r+0x8a>
   83050:	6892      	ldr	r2, [r2, #8]
   83052:	4594      	cmp	ip, r2
   83054:	d1f7      	bne.n	83046 <_free_r+0x7a>
   83056:	68d3      	ldr	r3, [r2, #12]
   83058:	60e3      	str	r3, [r4, #12]
   8305a:	60a2      	str	r2, [r4, #8]
   8305c:	609c      	str	r4, [r3, #8]
   8305e:	60d4      	str	r4, [r2, #12]
   83060:	4630      	mov	r0, r6
   83062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83066:	f000 be73 	b.w	83d50 <__malloc_unlock>
   8306a:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8306e:	f10c 0808 	add.w	r8, ip, #8
   83072:	1b64      	subs	r4, r4, r5
   83074:	68a0      	ldr	r0, [r4, #8]
   83076:	442b      	add	r3, r5
   83078:	4540      	cmp	r0, r8
   8307a:	d042      	beq.n	83102 <_free_r+0x136>
   8307c:	68e5      	ldr	r5, [r4, #12]
   8307e:	60c5      	str	r5, [r0, #12]
   83080:	60a8      	str	r0, [r5, #8]
   83082:	e7c0      	b.n	83006 <_free_r+0x3a>
   83084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83088:	08db      	lsrs	r3, r3, #3
   8308a:	109a      	asrs	r2, r3, #2
   8308c:	2001      	movs	r0, #1
   8308e:	4090      	lsls	r0, r2
   83090:	f8dc 1004 	ldr.w	r1, [ip, #4]
   83094:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   83098:	689a      	ldr	r2, [r3, #8]
   8309a:	4301      	orrs	r1, r0
   8309c:	60a2      	str	r2, [r4, #8]
   8309e:	60e3      	str	r3, [r4, #12]
   830a0:	f8cc 1004 	str.w	r1, [ip, #4]
   830a4:	4630      	mov	r0, r6
   830a6:	609c      	str	r4, [r3, #8]
   830a8:	60d4      	str	r4, [r2, #12]
   830aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   830ae:	f000 be4f 	b.w	83d50 <__malloc_unlock>
   830b2:	4d29      	ldr	r5, [pc, #164]	; (83158 <_free_r+0x18c>)
   830b4:	42a8      	cmp	r0, r5
   830b6:	d1ae      	bne.n	83016 <_free_r+0x4a>
   830b8:	f043 0201 	orr.w	r2, r3, #1
   830bc:	f8cc 4014 	str.w	r4, [ip, #20]
   830c0:	f8cc 4010 	str.w	r4, [ip, #16]
   830c4:	60e0      	str	r0, [r4, #12]
   830c6:	60a0      	str	r0, [r4, #8]
   830c8:	6062      	str	r2, [r4, #4]
   830ca:	50e3      	str	r3, [r4, r3]
   830cc:	e7c8      	b.n	83060 <_free_r+0x94>
   830ce:	441f      	add	r7, r3
   830d0:	07cb      	lsls	r3, r1, #31
   830d2:	d407      	bmi.n	830e4 <_free_r+0x118>
   830d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
   830d8:	1a64      	subs	r4, r4, r1
   830da:	68e3      	ldr	r3, [r4, #12]
   830dc:	68a2      	ldr	r2, [r4, #8]
   830de:	440f      	add	r7, r1
   830e0:	60d3      	str	r3, [r2, #12]
   830e2:	609a      	str	r2, [r3, #8]
   830e4:	4b1d      	ldr	r3, [pc, #116]	; (8315c <_free_r+0x190>)
   830e6:	f047 0201 	orr.w	r2, r7, #1
   830ea:	681b      	ldr	r3, [r3, #0]
   830ec:	6062      	str	r2, [r4, #4]
   830ee:	429f      	cmp	r7, r3
   830f0:	f8cc 4008 	str.w	r4, [ip, #8]
   830f4:	d3b4      	bcc.n	83060 <_free_r+0x94>
   830f6:	4b1a      	ldr	r3, [pc, #104]	; (83160 <_free_r+0x194>)
   830f8:	4630      	mov	r0, r6
   830fa:	6819      	ldr	r1, [r3, #0]
   830fc:	f7ff ff18 	bl	82f30 <_malloc_trim_r>
   83100:	e7ae      	b.n	83060 <_free_r+0x94>
   83102:	2101      	movs	r1, #1
   83104:	e77f      	b.n	83006 <_free_r+0x3a>
   83106:	2a14      	cmp	r2, #20
   83108:	d80b      	bhi.n	83122 <_free_r+0x156>
   8310a:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8310e:	0041      	lsls	r1, r0, #1
   83110:	e792      	b.n	83038 <_free_r+0x6c>
   83112:	1080      	asrs	r0, r0, #2
   83114:	2501      	movs	r5, #1
   83116:	4085      	lsls	r5, r0
   83118:	6848      	ldr	r0, [r1, #4]
   8311a:	4613      	mov	r3, r2
   8311c:	4328      	orrs	r0, r5
   8311e:	6048      	str	r0, [r1, #4]
   83120:	e79a      	b.n	83058 <_free_r+0x8c>
   83122:	2a54      	cmp	r2, #84	; 0x54
   83124:	d803      	bhi.n	8312e <_free_r+0x162>
   83126:	0b18      	lsrs	r0, r3, #12
   83128:	306e      	adds	r0, #110	; 0x6e
   8312a:	0041      	lsls	r1, r0, #1
   8312c:	e784      	b.n	83038 <_free_r+0x6c>
   8312e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83132:	d803      	bhi.n	8313c <_free_r+0x170>
   83134:	0bd8      	lsrs	r0, r3, #15
   83136:	3077      	adds	r0, #119	; 0x77
   83138:	0041      	lsls	r1, r0, #1
   8313a:	e77d      	b.n	83038 <_free_r+0x6c>
   8313c:	f240 5154 	movw	r1, #1364	; 0x554
   83140:	428a      	cmp	r2, r1
   83142:	d803      	bhi.n	8314c <_free_r+0x180>
   83144:	0c98      	lsrs	r0, r3, #18
   83146:	307c      	adds	r0, #124	; 0x7c
   83148:	0041      	lsls	r1, r0, #1
   8314a:	e775      	b.n	83038 <_free_r+0x6c>
   8314c:	21fc      	movs	r1, #252	; 0xfc
   8314e:	207e      	movs	r0, #126	; 0x7e
   83150:	e772      	b.n	83038 <_free_r+0x6c>
   83152:	bf00      	nop
   83154:	20070650 	.word	0x20070650
   83158:	20070658 	.word	0x20070658
   8315c:	20070a58 	.word	0x20070a58
   83160:	20070b08 	.word	0x20070b08

00083164 <__sfvwrite_r>:
   83164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83168:	6893      	ldr	r3, [r2, #8]
   8316a:	b083      	sub	sp, #12
   8316c:	4616      	mov	r6, r2
   8316e:	4681      	mov	r9, r0
   83170:	460c      	mov	r4, r1
   83172:	b32b      	cbz	r3, 831c0 <__sfvwrite_r+0x5c>
   83174:	898b      	ldrh	r3, [r1, #12]
   83176:	0719      	lsls	r1, r3, #28
   83178:	d526      	bpl.n	831c8 <__sfvwrite_r+0x64>
   8317a:	6922      	ldr	r2, [r4, #16]
   8317c:	b322      	cbz	r2, 831c8 <__sfvwrite_r+0x64>
   8317e:	f003 0202 	and.w	r2, r3, #2
   83182:	b292      	uxth	r2, r2
   83184:	6835      	ldr	r5, [r6, #0]
   83186:	2a00      	cmp	r2, #0
   83188:	d02c      	beq.n	831e4 <__sfvwrite_r+0x80>
   8318a:	f04f 0a00 	mov.w	sl, #0
   8318e:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 83478 <__sfvwrite_r+0x314>
   83192:	46d0      	mov	r8, sl
   83194:	45d8      	cmp	r8, fp
   83196:	bf34      	ite	cc
   83198:	4643      	movcc	r3, r8
   8319a:	465b      	movcs	r3, fp
   8319c:	4652      	mov	r2, sl
   8319e:	4648      	mov	r0, r9
   831a0:	f1b8 0f00 	cmp.w	r8, #0
   831a4:	d04f      	beq.n	83246 <__sfvwrite_r+0xe2>
   831a6:	69e1      	ldr	r1, [r4, #28]
   831a8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   831aa:	47b8      	blx	r7
   831ac:	2800      	cmp	r0, #0
   831ae:	dd56      	ble.n	8325e <__sfvwrite_r+0xfa>
   831b0:	68b3      	ldr	r3, [r6, #8]
   831b2:	4482      	add	sl, r0
   831b4:	1a1b      	subs	r3, r3, r0
   831b6:	ebc0 0808 	rsb	r8, r0, r8
   831ba:	60b3      	str	r3, [r6, #8]
   831bc:	2b00      	cmp	r3, #0
   831be:	d1e9      	bne.n	83194 <__sfvwrite_r+0x30>
   831c0:	2000      	movs	r0, #0
   831c2:	b003      	add	sp, #12
   831c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   831c8:	4648      	mov	r0, r9
   831ca:	4621      	mov	r1, r4
   831cc:	f7ff fc88 	bl	82ae0 <__swsetup_r>
   831d0:	2800      	cmp	r0, #0
   831d2:	f040 8148 	bne.w	83466 <__sfvwrite_r+0x302>
   831d6:	89a3      	ldrh	r3, [r4, #12]
   831d8:	6835      	ldr	r5, [r6, #0]
   831da:	f003 0202 	and.w	r2, r3, #2
   831de:	b292      	uxth	r2, r2
   831e0:	2a00      	cmp	r2, #0
   831e2:	d1d2      	bne.n	8318a <__sfvwrite_r+0x26>
   831e4:	f013 0a01 	ands.w	sl, r3, #1
   831e8:	d142      	bne.n	83270 <__sfvwrite_r+0x10c>
   831ea:	46d0      	mov	r8, sl
   831ec:	f1b8 0f00 	cmp.w	r8, #0
   831f0:	d023      	beq.n	8323a <__sfvwrite_r+0xd6>
   831f2:	059a      	lsls	r2, r3, #22
   831f4:	68a7      	ldr	r7, [r4, #8]
   831f6:	d576      	bpl.n	832e6 <__sfvwrite_r+0x182>
   831f8:	45b8      	cmp	r8, r7
   831fa:	f0c0 80a4 	bcc.w	83346 <__sfvwrite_r+0x1e2>
   831fe:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83202:	f040 80b2 	bne.w	8336a <__sfvwrite_r+0x206>
   83206:	6820      	ldr	r0, [r4, #0]
   83208:	46bb      	mov	fp, r7
   8320a:	4651      	mov	r1, sl
   8320c:	465a      	mov	r2, fp
   8320e:	f000 fd37 	bl	83c80 <memmove>
   83212:	68a2      	ldr	r2, [r4, #8]
   83214:	6821      	ldr	r1, [r4, #0]
   83216:	1bd2      	subs	r2, r2, r7
   83218:	eb01 030b 	add.w	r3, r1, fp
   8321c:	60a2      	str	r2, [r4, #8]
   8321e:	6023      	str	r3, [r4, #0]
   83220:	4642      	mov	r2, r8
   83222:	68b3      	ldr	r3, [r6, #8]
   83224:	4492      	add	sl, r2
   83226:	1a9b      	subs	r3, r3, r2
   83228:	ebc2 0808 	rsb	r8, r2, r8
   8322c:	60b3      	str	r3, [r6, #8]
   8322e:	2b00      	cmp	r3, #0
   83230:	d0c6      	beq.n	831c0 <__sfvwrite_r+0x5c>
   83232:	89a3      	ldrh	r3, [r4, #12]
   83234:	f1b8 0f00 	cmp.w	r8, #0
   83238:	d1db      	bne.n	831f2 <__sfvwrite_r+0x8e>
   8323a:	f8d5 a000 	ldr.w	sl, [r5]
   8323e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83242:	3508      	adds	r5, #8
   83244:	e7d2      	b.n	831ec <__sfvwrite_r+0x88>
   83246:	f8d5 a000 	ldr.w	sl, [r5]
   8324a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8324e:	3508      	adds	r5, #8
   83250:	e7a0      	b.n	83194 <__sfvwrite_r+0x30>
   83252:	4648      	mov	r0, r9
   83254:	4621      	mov	r1, r4
   83256:	f7ff fd59 	bl	82d0c <_fflush_r>
   8325a:	2800      	cmp	r0, #0
   8325c:	d059      	beq.n	83312 <__sfvwrite_r+0x1ae>
   8325e:	89a3      	ldrh	r3, [r4, #12]
   83260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83264:	f04f 30ff 	mov.w	r0, #4294967295
   83268:	81a3      	strh	r3, [r4, #12]
   8326a:	b003      	add	sp, #12
   8326c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83270:	4692      	mov	sl, r2
   83272:	9201      	str	r2, [sp, #4]
   83274:	4693      	mov	fp, r2
   83276:	4690      	mov	r8, r2
   83278:	f1b8 0f00 	cmp.w	r8, #0
   8327c:	d02b      	beq.n	832d6 <__sfvwrite_r+0x172>
   8327e:	9f01      	ldr	r7, [sp, #4]
   83280:	2f00      	cmp	r7, #0
   83282:	d064      	beq.n	8334e <__sfvwrite_r+0x1ea>
   83284:	6820      	ldr	r0, [r4, #0]
   83286:	6921      	ldr	r1, [r4, #16]
   83288:	45c2      	cmp	sl, r8
   8328a:	bf34      	ite	cc
   8328c:	4653      	movcc	r3, sl
   8328e:	4643      	movcs	r3, r8
   83290:	4288      	cmp	r0, r1
   83292:	461f      	mov	r7, r3
   83294:	f8d4 c008 	ldr.w	ip, [r4, #8]
   83298:	6962      	ldr	r2, [r4, #20]
   8329a:	d903      	bls.n	832a4 <__sfvwrite_r+0x140>
   8329c:	4494      	add	ip, r2
   8329e:	4563      	cmp	r3, ip
   832a0:	f300 80ae 	bgt.w	83400 <__sfvwrite_r+0x29c>
   832a4:	4293      	cmp	r3, r2
   832a6:	db36      	blt.n	83316 <__sfvwrite_r+0x1b2>
   832a8:	4613      	mov	r3, r2
   832aa:	6a67      	ldr	r7, [r4, #36]	; 0x24
   832ac:	4648      	mov	r0, r9
   832ae:	69e1      	ldr	r1, [r4, #28]
   832b0:	465a      	mov	r2, fp
   832b2:	47b8      	blx	r7
   832b4:	1e07      	subs	r7, r0, #0
   832b6:	ddd2      	ble.n	8325e <__sfvwrite_r+0xfa>
   832b8:	ebba 0a07 	subs.w	sl, sl, r7
   832bc:	d03a      	beq.n	83334 <__sfvwrite_r+0x1d0>
   832be:	68b3      	ldr	r3, [r6, #8]
   832c0:	44bb      	add	fp, r7
   832c2:	1bdb      	subs	r3, r3, r7
   832c4:	ebc7 0808 	rsb	r8, r7, r8
   832c8:	60b3      	str	r3, [r6, #8]
   832ca:	2b00      	cmp	r3, #0
   832cc:	f43f af78 	beq.w	831c0 <__sfvwrite_r+0x5c>
   832d0:	f1b8 0f00 	cmp.w	r8, #0
   832d4:	d1d3      	bne.n	8327e <__sfvwrite_r+0x11a>
   832d6:	2700      	movs	r7, #0
   832d8:	f8d5 b000 	ldr.w	fp, [r5]
   832dc:	f8d5 8004 	ldr.w	r8, [r5, #4]
   832e0:	9701      	str	r7, [sp, #4]
   832e2:	3508      	adds	r5, #8
   832e4:	e7c8      	b.n	83278 <__sfvwrite_r+0x114>
   832e6:	6820      	ldr	r0, [r4, #0]
   832e8:	6923      	ldr	r3, [r4, #16]
   832ea:	4298      	cmp	r0, r3
   832ec:	d802      	bhi.n	832f4 <__sfvwrite_r+0x190>
   832ee:	6963      	ldr	r3, [r4, #20]
   832f0:	4598      	cmp	r8, r3
   832f2:	d272      	bcs.n	833da <__sfvwrite_r+0x276>
   832f4:	45b8      	cmp	r8, r7
   832f6:	bf38      	it	cc
   832f8:	4647      	movcc	r7, r8
   832fa:	463a      	mov	r2, r7
   832fc:	4651      	mov	r1, sl
   832fe:	f000 fcbf 	bl	83c80 <memmove>
   83302:	68a3      	ldr	r3, [r4, #8]
   83304:	6822      	ldr	r2, [r4, #0]
   83306:	1bdb      	subs	r3, r3, r7
   83308:	443a      	add	r2, r7
   8330a:	60a3      	str	r3, [r4, #8]
   8330c:	6022      	str	r2, [r4, #0]
   8330e:	2b00      	cmp	r3, #0
   83310:	d09f      	beq.n	83252 <__sfvwrite_r+0xee>
   83312:	463a      	mov	r2, r7
   83314:	e785      	b.n	83222 <__sfvwrite_r+0xbe>
   83316:	461a      	mov	r2, r3
   83318:	4659      	mov	r1, fp
   8331a:	9300      	str	r3, [sp, #0]
   8331c:	f000 fcb0 	bl	83c80 <memmove>
   83320:	9b00      	ldr	r3, [sp, #0]
   83322:	68a1      	ldr	r1, [r4, #8]
   83324:	6822      	ldr	r2, [r4, #0]
   83326:	1ac9      	subs	r1, r1, r3
   83328:	ebba 0a07 	subs.w	sl, sl, r7
   8332c:	4413      	add	r3, r2
   8332e:	60a1      	str	r1, [r4, #8]
   83330:	6023      	str	r3, [r4, #0]
   83332:	d1c4      	bne.n	832be <__sfvwrite_r+0x15a>
   83334:	4648      	mov	r0, r9
   83336:	4621      	mov	r1, r4
   83338:	f7ff fce8 	bl	82d0c <_fflush_r>
   8333c:	2800      	cmp	r0, #0
   8333e:	d18e      	bne.n	8325e <__sfvwrite_r+0xfa>
   83340:	f8cd a004 	str.w	sl, [sp, #4]
   83344:	e7bb      	b.n	832be <__sfvwrite_r+0x15a>
   83346:	6820      	ldr	r0, [r4, #0]
   83348:	4647      	mov	r7, r8
   8334a:	46c3      	mov	fp, r8
   8334c:	e75d      	b.n	8320a <__sfvwrite_r+0xa6>
   8334e:	4658      	mov	r0, fp
   83350:	210a      	movs	r1, #10
   83352:	4642      	mov	r2, r8
   83354:	f000 fbd4 	bl	83b00 <memchr>
   83358:	2800      	cmp	r0, #0
   8335a:	d07f      	beq.n	8345c <__sfvwrite_r+0x2f8>
   8335c:	f100 0a01 	add.w	sl, r0, #1
   83360:	2701      	movs	r7, #1
   83362:	ebcb 0a0a 	rsb	sl, fp, sl
   83366:	9701      	str	r7, [sp, #4]
   83368:	e78c      	b.n	83284 <__sfvwrite_r+0x120>
   8336a:	6822      	ldr	r2, [r4, #0]
   8336c:	6921      	ldr	r1, [r4, #16]
   8336e:	6967      	ldr	r7, [r4, #20]
   83370:	ebc1 0c02 	rsb	ip, r1, r2
   83374:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   83378:	f10c 0201 	add.w	r2, ip, #1
   8337c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   83380:	4442      	add	r2, r8
   83382:	107f      	asrs	r7, r7, #1
   83384:	4297      	cmp	r7, r2
   83386:	bf34      	ite	cc
   83388:	4617      	movcc	r7, r2
   8338a:	463a      	movcs	r2, r7
   8338c:	055b      	lsls	r3, r3, #21
   8338e:	d54f      	bpl.n	83430 <__sfvwrite_r+0x2cc>
   83390:	4611      	mov	r1, r2
   83392:	4648      	mov	r0, r9
   83394:	f8cd c000 	str.w	ip, [sp]
   83398:	f000 f916 	bl	835c8 <_malloc_r>
   8339c:	f8dd c000 	ldr.w	ip, [sp]
   833a0:	4683      	mov	fp, r0
   833a2:	2800      	cmp	r0, #0
   833a4:	d062      	beq.n	8346c <__sfvwrite_r+0x308>
   833a6:	4662      	mov	r2, ip
   833a8:	6921      	ldr	r1, [r4, #16]
   833aa:	f8cd c000 	str.w	ip, [sp]
   833ae:	f000 fbf1 	bl	83b94 <memcpy>
   833b2:	89a2      	ldrh	r2, [r4, #12]
   833b4:	f8dd c000 	ldr.w	ip, [sp]
   833b8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   833bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   833c0:	81a2      	strh	r2, [r4, #12]
   833c2:	eb0b 000c 	add.w	r0, fp, ip
   833c6:	ebcc 0207 	rsb	r2, ip, r7
   833ca:	f8c4 b010 	str.w	fp, [r4, #16]
   833ce:	6167      	str	r7, [r4, #20]
   833d0:	6020      	str	r0, [r4, #0]
   833d2:	60a2      	str	r2, [r4, #8]
   833d4:	4647      	mov	r7, r8
   833d6:	46c3      	mov	fp, r8
   833d8:	e717      	b.n	8320a <__sfvwrite_r+0xa6>
   833da:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   833de:	4590      	cmp	r8, r2
   833e0:	bf38      	it	cc
   833e2:	4642      	movcc	r2, r8
   833e4:	fb92 f2f3 	sdiv	r2, r2, r3
   833e8:	fb02 f303 	mul.w	r3, r2, r3
   833ec:	6a67      	ldr	r7, [r4, #36]	; 0x24
   833ee:	4648      	mov	r0, r9
   833f0:	69e1      	ldr	r1, [r4, #28]
   833f2:	4652      	mov	r2, sl
   833f4:	47b8      	blx	r7
   833f6:	2800      	cmp	r0, #0
   833f8:	f77f af31 	ble.w	8325e <__sfvwrite_r+0xfa>
   833fc:	4602      	mov	r2, r0
   833fe:	e710      	b.n	83222 <__sfvwrite_r+0xbe>
   83400:	4662      	mov	r2, ip
   83402:	4659      	mov	r1, fp
   83404:	f8cd c000 	str.w	ip, [sp]
   83408:	f000 fc3a 	bl	83c80 <memmove>
   8340c:	f8dd c000 	ldr.w	ip, [sp]
   83410:	6823      	ldr	r3, [r4, #0]
   83412:	4648      	mov	r0, r9
   83414:	4463      	add	r3, ip
   83416:	6023      	str	r3, [r4, #0]
   83418:	4621      	mov	r1, r4
   8341a:	f8cd c000 	str.w	ip, [sp]
   8341e:	f7ff fc75 	bl	82d0c <_fflush_r>
   83422:	f8dd c000 	ldr.w	ip, [sp]
   83426:	2800      	cmp	r0, #0
   83428:	f47f af19 	bne.w	8325e <__sfvwrite_r+0xfa>
   8342c:	4667      	mov	r7, ip
   8342e:	e743      	b.n	832b8 <__sfvwrite_r+0x154>
   83430:	4648      	mov	r0, r9
   83432:	f8cd c000 	str.w	ip, [sp]
   83436:	f000 fc8d 	bl	83d54 <_realloc_r>
   8343a:	f8dd c000 	ldr.w	ip, [sp]
   8343e:	4683      	mov	fp, r0
   83440:	2800      	cmp	r0, #0
   83442:	d1be      	bne.n	833c2 <__sfvwrite_r+0x25e>
   83444:	4648      	mov	r0, r9
   83446:	6921      	ldr	r1, [r4, #16]
   83448:	f7ff fdc0 	bl	82fcc <_free_r>
   8344c:	89a3      	ldrh	r3, [r4, #12]
   8344e:	220c      	movs	r2, #12
   83450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83454:	b29b      	uxth	r3, r3
   83456:	f8c9 2000 	str.w	r2, [r9]
   8345a:	e701      	b.n	83260 <__sfvwrite_r+0xfc>
   8345c:	2701      	movs	r7, #1
   8345e:	f108 0a01 	add.w	sl, r8, #1
   83462:	9701      	str	r7, [sp, #4]
   83464:	e70e      	b.n	83284 <__sfvwrite_r+0x120>
   83466:	f04f 30ff 	mov.w	r0, #4294967295
   8346a:	e6aa      	b.n	831c2 <__sfvwrite_r+0x5e>
   8346c:	230c      	movs	r3, #12
   8346e:	f8c9 3000 	str.w	r3, [r9]
   83472:	89a3      	ldrh	r3, [r4, #12]
   83474:	e6f4      	b.n	83260 <__sfvwrite_r+0xfc>
   83476:	bf00      	nop
   83478:	7ffffc00 	.word	0x7ffffc00

0008347c <_fwalk>:
   8347c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83480:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   83484:	4688      	mov	r8, r1
   83486:	d019      	beq.n	834bc <_fwalk+0x40>
   83488:	2600      	movs	r6, #0
   8348a:	687d      	ldr	r5, [r7, #4]
   8348c:	68bc      	ldr	r4, [r7, #8]
   8348e:	3d01      	subs	r5, #1
   83490:	d40e      	bmi.n	834b0 <_fwalk+0x34>
   83492:	89a3      	ldrh	r3, [r4, #12]
   83494:	3d01      	subs	r5, #1
   83496:	2b01      	cmp	r3, #1
   83498:	d906      	bls.n	834a8 <_fwalk+0x2c>
   8349a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8349e:	4620      	mov	r0, r4
   834a0:	3301      	adds	r3, #1
   834a2:	d001      	beq.n	834a8 <_fwalk+0x2c>
   834a4:	47c0      	blx	r8
   834a6:	4306      	orrs	r6, r0
   834a8:	1c6b      	adds	r3, r5, #1
   834aa:	f104 0468 	add.w	r4, r4, #104	; 0x68
   834ae:	d1f0      	bne.n	83492 <_fwalk+0x16>
   834b0:	683f      	ldr	r7, [r7, #0]
   834b2:	2f00      	cmp	r7, #0
   834b4:	d1e9      	bne.n	8348a <_fwalk+0xe>
   834b6:	4630      	mov	r0, r6
   834b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   834bc:	463e      	mov	r6, r7
   834be:	4630      	mov	r0, r6
   834c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000834c4 <__locale_charset>:
   834c4:	4800      	ldr	r0, [pc, #0]	; (834c8 <__locale_charset+0x4>)
   834c6:	4770      	bx	lr
   834c8:	2007062c 	.word	0x2007062c

000834cc <__locale_mb_cur_max>:
   834cc:	4b01      	ldr	r3, [pc, #4]	; (834d4 <__locale_mb_cur_max+0x8>)
   834ce:	6818      	ldr	r0, [r3, #0]
   834d0:	4770      	bx	lr
   834d2:	bf00      	nop
   834d4:	2007064c 	.word	0x2007064c

000834d8 <__smakebuf_r>:
   834d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   834da:	898b      	ldrh	r3, [r1, #12]
   834dc:	b091      	sub	sp, #68	; 0x44
   834de:	b29a      	uxth	r2, r3
   834e0:	0796      	lsls	r6, r2, #30
   834e2:	460c      	mov	r4, r1
   834e4:	4605      	mov	r5, r0
   834e6:	d437      	bmi.n	83558 <__smakebuf_r+0x80>
   834e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   834ec:	2900      	cmp	r1, #0
   834ee:	db17      	blt.n	83520 <__smakebuf_r+0x48>
   834f0:	aa01      	add	r2, sp, #4
   834f2:	f000 ffdf 	bl	844b4 <_fstat_r>
   834f6:	2800      	cmp	r0, #0
   834f8:	db10      	blt.n	8351c <__smakebuf_r+0x44>
   834fa:	9b02      	ldr	r3, [sp, #8]
   834fc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   83500:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   83504:	424f      	negs	r7, r1
   83506:	414f      	adcs	r7, r1
   83508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   8350c:	d02c      	beq.n	83568 <__smakebuf_r+0x90>
   8350e:	89a3      	ldrh	r3, [r4, #12]
   83510:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83514:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83518:	81a3      	strh	r3, [r4, #12]
   8351a:	e00b      	b.n	83534 <__smakebuf_r+0x5c>
   8351c:	89a3      	ldrh	r3, [r4, #12]
   8351e:	b29a      	uxth	r2, r3
   83520:	f012 0f80 	tst.w	r2, #128	; 0x80
   83524:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83528:	81a3      	strh	r3, [r4, #12]
   8352a:	bf14      	ite	ne
   8352c:	2640      	movne	r6, #64	; 0x40
   8352e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83532:	2700      	movs	r7, #0
   83534:	4628      	mov	r0, r5
   83536:	4631      	mov	r1, r6
   83538:	f000 f846 	bl	835c8 <_malloc_r>
   8353c:	89a3      	ldrh	r3, [r4, #12]
   8353e:	2800      	cmp	r0, #0
   83540:	d029      	beq.n	83596 <__smakebuf_r+0xbe>
   83542:	4a1b      	ldr	r2, [pc, #108]	; (835b0 <__smakebuf_r+0xd8>)
   83544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83548:	63ea      	str	r2, [r5, #60]	; 0x3c
   8354a:	81a3      	strh	r3, [r4, #12]
   8354c:	6020      	str	r0, [r4, #0]
   8354e:	6120      	str	r0, [r4, #16]
   83550:	6166      	str	r6, [r4, #20]
   83552:	b9a7      	cbnz	r7, 8357e <__smakebuf_r+0xa6>
   83554:	b011      	add	sp, #68	; 0x44
   83556:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83558:	f101 0343 	add.w	r3, r1, #67	; 0x43
   8355c:	2201      	movs	r2, #1
   8355e:	600b      	str	r3, [r1, #0]
   83560:	610b      	str	r3, [r1, #16]
   83562:	614a      	str	r2, [r1, #20]
   83564:	b011      	add	sp, #68	; 0x44
   83566:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83568:	4a12      	ldr	r2, [pc, #72]	; (835b4 <__smakebuf_r+0xdc>)
   8356a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8356c:	4293      	cmp	r3, r2
   8356e:	d1ce      	bne.n	8350e <__smakebuf_r+0x36>
   83570:	89a3      	ldrh	r3, [r4, #12]
   83572:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83576:	4333      	orrs	r3, r6
   83578:	81a3      	strh	r3, [r4, #12]
   8357a:	64e6      	str	r6, [r4, #76]	; 0x4c
   8357c:	e7da      	b.n	83534 <__smakebuf_r+0x5c>
   8357e:	4628      	mov	r0, r5
   83580:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83584:	f000 ffaa 	bl	844dc <_isatty_r>
   83588:	2800      	cmp	r0, #0
   8358a:	d0e3      	beq.n	83554 <__smakebuf_r+0x7c>
   8358c:	89a3      	ldrh	r3, [r4, #12]
   8358e:	f043 0301 	orr.w	r3, r3, #1
   83592:	81a3      	strh	r3, [r4, #12]
   83594:	e7de      	b.n	83554 <__smakebuf_r+0x7c>
   83596:	059a      	lsls	r2, r3, #22
   83598:	d4dc      	bmi.n	83554 <__smakebuf_r+0x7c>
   8359a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8359e:	f043 0302 	orr.w	r3, r3, #2
   835a2:	2101      	movs	r1, #1
   835a4:	81a3      	strh	r3, [r4, #12]
   835a6:	6022      	str	r2, [r4, #0]
   835a8:	6122      	str	r2, [r4, #16]
   835aa:	6161      	str	r1, [r4, #20]
   835ac:	e7d2      	b.n	83554 <__smakebuf_r+0x7c>
   835ae:	bf00      	nop
   835b0:	00082d39 	.word	0x00082d39
   835b4:	00084195 	.word	0x00084195

000835b8 <malloc>:
   835b8:	4b02      	ldr	r3, [pc, #8]	; (835c4 <malloc+0xc>)
   835ba:	4601      	mov	r1, r0
   835bc:	6818      	ldr	r0, [r3, #0]
   835be:	f000 b803 	b.w	835c8 <_malloc_r>
   835c2:	bf00      	nop
   835c4:	20070628 	.word	0x20070628

000835c8 <_malloc_r>:
   835c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   835cc:	f101 050b 	add.w	r5, r1, #11
   835d0:	2d16      	cmp	r5, #22
   835d2:	b083      	sub	sp, #12
   835d4:	4606      	mov	r6, r0
   835d6:	d927      	bls.n	83628 <_malloc_r+0x60>
   835d8:	f035 0507 	bics.w	r5, r5, #7
   835dc:	d427      	bmi.n	8362e <_malloc_r+0x66>
   835de:	42a9      	cmp	r1, r5
   835e0:	d825      	bhi.n	8362e <_malloc_r+0x66>
   835e2:	4630      	mov	r0, r6
   835e4:	f000 fbb2 	bl	83d4c <__malloc_lock>
   835e8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   835ec:	d226      	bcs.n	8363c <_malloc_r+0x74>
   835ee:	4fc1      	ldr	r7, [pc, #772]	; (838f4 <_malloc_r+0x32c>)
   835f0:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   835f4:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   835f8:	68dc      	ldr	r4, [r3, #12]
   835fa:	429c      	cmp	r4, r3
   835fc:	f000 81d2 	beq.w	839a4 <_malloc_r+0x3dc>
   83600:	6863      	ldr	r3, [r4, #4]
   83602:	68e2      	ldr	r2, [r4, #12]
   83604:	f023 0303 	bic.w	r3, r3, #3
   83608:	4423      	add	r3, r4
   8360a:	6858      	ldr	r0, [r3, #4]
   8360c:	68a1      	ldr	r1, [r4, #8]
   8360e:	f040 0501 	orr.w	r5, r0, #1
   83612:	60ca      	str	r2, [r1, #12]
   83614:	4630      	mov	r0, r6
   83616:	6091      	str	r1, [r2, #8]
   83618:	605d      	str	r5, [r3, #4]
   8361a:	f000 fb99 	bl	83d50 <__malloc_unlock>
   8361e:	3408      	adds	r4, #8
   83620:	4620      	mov	r0, r4
   83622:	b003      	add	sp, #12
   83624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83628:	2510      	movs	r5, #16
   8362a:	42a9      	cmp	r1, r5
   8362c:	d9d9      	bls.n	835e2 <_malloc_r+0x1a>
   8362e:	2400      	movs	r4, #0
   83630:	230c      	movs	r3, #12
   83632:	4620      	mov	r0, r4
   83634:	6033      	str	r3, [r6, #0]
   83636:	b003      	add	sp, #12
   83638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8363c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83640:	f000 8089 	beq.w	83756 <_malloc_r+0x18e>
   83644:	f1bc 0f04 	cmp.w	ip, #4
   83648:	f200 8160 	bhi.w	8390c <_malloc_r+0x344>
   8364c:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83650:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   83654:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83658:	4fa6      	ldr	r7, [pc, #664]	; (838f4 <_malloc_r+0x32c>)
   8365a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8365e:	68cc      	ldr	r4, [r1, #12]
   83660:	42a1      	cmp	r1, r4
   83662:	d105      	bne.n	83670 <_malloc_r+0xa8>
   83664:	e00c      	b.n	83680 <_malloc_r+0xb8>
   83666:	2b00      	cmp	r3, #0
   83668:	da79      	bge.n	8375e <_malloc_r+0x196>
   8366a:	68e4      	ldr	r4, [r4, #12]
   8366c:	42a1      	cmp	r1, r4
   8366e:	d007      	beq.n	83680 <_malloc_r+0xb8>
   83670:	6862      	ldr	r2, [r4, #4]
   83672:	f022 0203 	bic.w	r2, r2, #3
   83676:	1b53      	subs	r3, r2, r5
   83678:	2b0f      	cmp	r3, #15
   8367a:	ddf4      	ble.n	83666 <_malloc_r+0x9e>
   8367c:	f10c 3cff 	add.w	ip, ip, #4294967295
   83680:	f10c 0c01 	add.w	ip, ip, #1
   83684:	4b9b      	ldr	r3, [pc, #620]	; (838f4 <_malloc_r+0x32c>)
   83686:	693c      	ldr	r4, [r7, #16]
   83688:	f103 0e08 	add.w	lr, r3, #8
   8368c:	4574      	cmp	r4, lr
   8368e:	f000 817e 	beq.w	8398e <_malloc_r+0x3c6>
   83692:	6861      	ldr	r1, [r4, #4]
   83694:	f021 0103 	bic.w	r1, r1, #3
   83698:	1b4a      	subs	r2, r1, r5
   8369a:	2a0f      	cmp	r2, #15
   8369c:	f300 8164 	bgt.w	83968 <_malloc_r+0x3a0>
   836a0:	2a00      	cmp	r2, #0
   836a2:	f8c3 e014 	str.w	lr, [r3, #20]
   836a6:	f8c3 e010 	str.w	lr, [r3, #16]
   836aa:	da69      	bge.n	83780 <_malloc_r+0x1b8>
   836ac:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   836b0:	f080 813a 	bcs.w	83928 <_malloc_r+0x360>
   836b4:	08c9      	lsrs	r1, r1, #3
   836b6:	108a      	asrs	r2, r1, #2
   836b8:	f04f 0801 	mov.w	r8, #1
   836bc:	fa08 f802 	lsl.w	r8, r8, r2
   836c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   836c4:	685a      	ldr	r2, [r3, #4]
   836c6:	6888      	ldr	r0, [r1, #8]
   836c8:	ea48 0202 	orr.w	r2, r8, r2
   836cc:	60a0      	str	r0, [r4, #8]
   836ce:	60e1      	str	r1, [r4, #12]
   836d0:	605a      	str	r2, [r3, #4]
   836d2:	608c      	str	r4, [r1, #8]
   836d4:	60c4      	str	r4, [r0, #12]
   836d6:	ea4f 03ac 	mov.w	r3, ip, asr #2
   836da:	2001      	movs	r0, #1
   836dc:	4098      	lsls	r0, r3
   836de:	4290      	cmp	r0, r2
   836e0:	d85b      	bhi.n	8379a <_malloc_r+0x1d2>
   836e2:	4202      	tst	r2, r0
   836e4:	d106      	bne.n	836f4 <_malloc_r+0x12c>
   836e6:	f02c 0c03 	bic.w	ip, ip, #3
   836ea:	0040      	lsls	r0, r0, #1
   836ec:	4202      	tst	r2, r0
   836ee:	f10c 0c04 	add.w	ip, ip, #4
   836f2:	d0fa      	beq.n	836ea <_malloc_r+0x122>
   836f4:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   836f8:	4644      	mov	r4, r8
   836fa:	46e1      	mov	r9, ip
   836fc:	68e3      	ldr	r3, [r4, #12]
   836fe:	429c      	cmp	r4, r3
   83700:	d107      	bne.n	83712 <_malloc_r+0x14a>
   83702:	e146      	b.n	83992 <_malloc_r+0x3ca>
   83704:	2a00      	cmp	r2, #0
   83706:	f280 8157 	bge.w	839b8 <_malloc_r+0x3f0>
   8370a:	68db      	ldr	r3, [r3, #12]
   8370c:	429c      	cmp	r4, r3
   8370e:	f000 8140 	beq.w	83992 <_malloc_r+0x3ca>
   83712:	6859      	ldr	r1, [r3, #4]
   83714:	f021 0103 	bic.w	r1, r1, #3
   83718:	1b4a      	subs	r2, r1, r5
   8371a:	2a0f      	cmp	r2, #15
   8371c:	ddf2      	ble.n	83704 <_malloc_r+0x13c>
   8371e:	461c      	mov	r4, r3
   83720:	f854 cf08 	ldr.w	ip, [r4, #8]!
   83724:	68d9      	ldr	r1, [r3, #12]
   83726:	f045 0901 	orr.w	r9, r5, #1
   8372a:	f042 0801 	orr.w	r8, r2, #1
   8372e:	441d      	add	r5, r3
   83730:	f8c3 9004 	str.w	r9, [r3, #4]
   83734:	4630      	mov	r0, r6
   83736:	f8cc 100c 	str.w	r1, [ip, #12]
   8373a:	f8c1 c008 	str.w	ip, [r1, #8]
   8373e:	617d      	str	r5, [r7, #20]
   83740:	613d      	str	r5, [r7, #16]
   83742:	f8c5 e00c 	str.w	lr, [r5, #12]
   83746:	f8c5 e008 	str.w	lr, [r5, #8]
   8374a:	f8c5 8004 	str.w	r8, [r5, #4]
   8374e:	50aa      	str	r2, [r5, r2]
   83750:	f000 fafe 	bl	83d50 <__malloc_unlock>
   83754:	e764      	b.n	83620 <_malloc_r+0x58>
   83756:	217e      	movs	r1, #126	; 0x7e
   83758:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   8375c:	e77c      	b.n	83658 <_malloc_r+0x90>
   8375e:	4422      	add	r2, r4
   83760:	6850      	ldr	r0, [r2, #4]
   83762:	68e3      	ldr	r3, [r4, #12]
   83764:	68a1      	ldr	r1, [r4, #8]
   83766:	f040 0501 	orr.w	r5, r0, #1
   8376a:	60cb      	str	r3, [r1, #12]
   8376c:	4630      	mov	r0, r6
   8376e:	6099      	str	r1, [r3, #8]
   83770:	6055      	str	r5, [r2, #4]
   83772:	f000 faed 	bl	83d50 <__malloc_unlock>
   83776:	3408      	adds	r4, #8
   83778:	4620      	mov	r0, r4
   8377a:	b003      	add	sp, #12
   8377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83780:	4421      	add	r1, r4
   83782:	684b      	ldr	r3, [r1, #4]
   83784:	4630      	mov	r0, r6
   83786:	f043 0301 	orr.w	r3, r3, #1
   8378a:	604b      	str	r3, [r1, #4]
   8378c:	f000 fae0 	bl	83d50 <__malloc_unlock>
   83790:	3408      	adds	r4, #8
   83792:	4620      	mov	r0, r4
   83794:	b003      	add	sp, #12
   83796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8379a:	68bc      	ldr	r4, [r7, #8]
   8379c:	6863      	ldr	r3, [r4, #4]
   8379e:	f023 0903 	bic.w	r9, r3, #3
   837a2:	45a9      	cmp	r9, r5
   837a4:	d304      	bcc.n	837b0 <_malloc_r+0x1e8>
   837a6:	ebc5 0309 	rsb	r3, r5, r9
   837aa:	2b0f      	cmp	r3, #15
   837ac:	f300 8091 	bgt.w	838d2 <_malloc_r+0x30a>
   837b0:	4b51      	ldr	r3, [pc, #324]	; (838f8 <_malloc_r+0x330>)
   837b2:	4a52      	ldr	r2, [pc, #328]	; (838fc <_malloc_r+0x334>)
   837b4:	6819      	ldr	r1, [r3, #0]
   837b6:	6813      	ldr	r3, [r2, #0]
   837b8:	eb05 0a01 	add.w	sl, r5, r1
   837bc:	3301      	adds	r3, #1
   837be:	eb04 0b09 	add.w	fp, r4, r9
   837c2:	f000 8161 	beq.w	83a88 <_malloc_r+0x4c0>
   837c6:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   837ca:	f10a 0a0f 	add.w	sl, sl, #15
   837ce:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   837d2:	f02a 0a0f 	bic.w	sl, sl, #15
   837d6:	4630      	mov	r0, r6
   837d8:	4651      	mov	r1, sl
   837da:	9201      	str	r2, [sp, #4]
   837dc:	f000 fc9a 	bl	84114 <_sbrk_r>
   837e0:	f1b0 3fff 	cmp.w	r0, #4294967295
   837e4:	4680      	mov	r8, r0
   837e6:	9a01      	ldr	r2, [sp, #4]
   837e8:	f000 8101 	beq.w	839ee <_malloc_r+0x426>
   837ec:	4583      	cmp	fp, r0
   837ee:	f200 80fb 	bhi.w	839e8 <_malloc_r+0x420>
   837f2:	f8df c114 	ldr.w	ip, [pc, #276]	; 83908 <_malloc_r+0x340>
   837f6:	45c3      	cmp	fp, r8
   837f8:	f8dc 3000 	ldr.w	r3, [ip]
   837fc:	4453      	add	r3, sl
   837fe:	f8cc 3000 	str.w	r3, [ip]
   83802:	f000 814a 	beq.w	83a9a <_malloc_r+0x4d2>
   83806:	6812      	ldr	r2, [r2, #0]
   83808:	493c      	ldr	r1, [pc, #240]	; (838fc <_malloc_r+0x334>)
   8380a:	3201      	adds	r2, #1
   8380c:	bf1b      	ittet	ne
   8380e:	ebcb 0b08 	rsbne	fp, fp, r8
   83812:	445b      	addne	r3, fp
   83814:	f8c1 8000 	streq.w	r8, [r1]
   83818:	f8cc 3000 	strne.w	r3, [ip]
   8381c:	f018 0307 	ands.w	r3, r8, #7
   83820:	f000 8114 	beq.w	83a4c <_malloc_r+0x484>
   83824:	f1c3 0208 	rsb	r2, r3, #8
   83828:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   8382c:	4490      	add	r8, r2
   8382e:	3308      	adds	r3, #8
   83830:	44c2      	add	sl, r8
   83832:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   83836:	ebca 0a03 	rsb	sl, sl, r3
   8383a:	4651      	mov	r1, sl
   8383c:	4630      	mov	r0, r6
   8383e:	f8cd c004 	str.w	ip, [sp, #4]
   83842:	f000 fc67 	bl	84114 <_sbrk_r>
   83846:	1c43      	adds	r3, r0, #1
   83848:	f8dd c004 	ldr.w	ip, [sp, #4]
   8384c:	f000 8135 	beq.w	83aba <_malloc_r+0x4f2>
   83850:	ebc8 0200 	rsb	r2, r8, r0
   83854:	4452      	add	r2, sl
   83856:	f042 0201 	orr.w	r2, r2, #1
   8385a:	f8dc 3000 	ldr.w	r3, [ip]
   8385e:	42bc      	cmp	r4, r7
   83860:	4453      	add	r3, sl
   83862:	f8c7 8008 	str.w	r8, [r7, #8]
   83866:	f8cc 3000 	str.w	r3, [ip]
   8386a:	f8c8 2004 	str.w	r2, [r8, #4]
   8386e:	f8df a098 	ldr.w	sl, [pc, #152]	; 83908 <_malloc_r+0x340>
   83872:	d015      	beq.n	838a0 <_malloc_r+0x2d8>
   83874:	f1b9 0f0f 	cmp.w	r9, #15
   83878:	f240 80eb 	bls.w	83a52 <_malloc_r+0x48a>
   8387c:	6861      	ldr	r1, [r4, #4]
   8387e:	f1a9 020c 	sub.w	r2, r9, #12
   83882:	f022 0207 	bic.w	r2, r2, #7
   83886:	f001 0101 	and.w	r1, r1, #1
   8388a:	ea42 0e01 	orr.w	lr, r2, r1
   8388e:	2005      	movs	r0, #5
   83890:	18a1      	adds	r1, r4, r2
   83892:	2a0f      	cmp	r2, #15
   83894:	f8c4 e004 	str.w	lr, [r4, #4]
   83898:	6048      	str	r0, [r1, #4]
   8389a:	6088      	str	r0, [r1, #8]
   8389c:	f200 8111 	bhi.w	83ac2 <_malloc_r+0x4fa>
   838a0:	4a17      	ldr	r2, [pc, #92]	; (83900 <_malloc_r+0x338>)
   838a2:	68bc      	ldr	r4, [r7, #8]
   838a4:	6811      	ldr	r1, [r2, #0]
   838a6:	428b      	cmp	r3, r1
   838a8:	bf88      	it	hi
   838aa:	6013      	strhi	r3, [r2, #0]
   838ac:	4a15      	ldr	r2, [pc, #84]	; (83904 <_malloc_r+0x33c>)
   838ae:	6811      	ldr	r1, [r2, #0]
   838b0:	428b      	cmp	r3, r1
   838b2:	bf88      	it	hi
   838b4:	6013      	strhi	r3, [r2, #0]
   838b6:	6862      	ldr	r2, [r4, #4]
   838b8:	f022 0203 	bic.w	r2, r2, #3
   838bc:	4295      	cmp	r5, r2
   838be:	ebc5 0302 	rsb	r3, r5, r2
   838c2:	d801      	bhi.n	838c8 <_malloc_r+0x300>
   838c4:	2b0f      	cmp	r3, #15
   838c6:	dc04      	bgt.n	838d2 <_malloc_r+0x30a>
   838c8:	4630      	mov	r0, r6
   838ca:	f000 fa41 	bl	83d50 <__malloc_unlock>
   838ce:	2400      	movs	r4, #0
   838d0:	e6a6      	b.n	83620 <_malloc_r+0x58>
   838d2:	f045 0201 	orr.w	r2, r5, #1
   838d6:	f043 0301 	orr.w	r3, r3, #1
   838da:	4425      	add	r5, r4
   838dc:	6062      	str	r2, [r4, #4]
   838de:	4630      	mov	r0, r6
   838e0:	60bd      	str	r5, [r7, #8]
   838e2:	606b      	str	r3, [r5, #4]
   838e4:	f000 fa34 	bl	83d50 <__malloc_unlock>
   838e8:	3408      	adds	r4, #8
   838ea:	4620      	mov	r0, r4
   838ec:	b003      	add	sp, #12
   838ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   838f2:	bf00      	nop
   838f4:	20070650 	.word	0x20070650
   838f8:	20070b08 	.word	0x20070b08
   838fc:	20070a5c 	.word	0x20070a5c
   83900:	20070b04 	.word	0x20070b04
   83904:	20070b00 	.word	0x20070b00
   83908:	20070b0c 	.word	0x20070b0c
   8390c:	f1bc 0f14 	cmp.w	ip, #20
   83910:	d961      	bls.n	839d6 <_malloc_r+0x40e>
   83912:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   83916:	f200 808f 	bhi.w	83a38 <_malloc_r+0x470>
   8391a:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8391e:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   83922:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83926:	e697      	b.n	83658 <_malloc_r+0x90>
   83928:	0a4b      	lsrs	r3, r1, #9
   8392a:	2b04      	cmp	r3, #4
   8392c:	d958      	bls.n	839e0 <_malloc_r+0x418>
   8392e:	2b14      	cmp	r3, #20
   83930:	f200 80ad 	bhi.w	83a8e <_malloc_r+0x4c6>
   83934:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83938:	0050      	lsls	r0, r2, #1
   8393a:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8393e:	6883      	ldr	r3, [r0, #8]
   83940:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83afc <_malloc_r+0x534>
   83944:	4283      	cmp	r3, r0
   83946:	f000 808a 	beq.w	83a5e <_malloc_r+0x496>
   8394a:	685a      	ldr	r2, [r3, #4]
   8394c:	f022 0203 	bic.w	r2, r2, #3
   83950:	4291      	cmp	r1, r2
   83952:	d202      	bcs.n	8395a <_malloc_r+0x392>
   83954:	689b      	ldr	r3, [r3, #8]
   83956:	4298      	cmp	r0, r3
   83958:	d1f7      	bne.n	8394a <_malloc_r+0x382>
   8395a:	68d9      	ldr	r1, [r3, #12]
   8395c:	687a      	ldr	r2, [r7, #4]
   8395e:	60e1      	str	r1, [r4, #12]
   83960:	60a3      	str	r3, [r4, #8]
   83962:	608c      	str	r4, [r1, #8]
   83964:	60dc      	str	r4, [r3, #12]
   83966:	e6b6      	b.n	836d6 <_malloc_r+0x10e>
   83968:	f045 0701 	orr.w	r7, r5, #1
   8396c:	f042 0101 	orr.w	r1, r2, #1
   83970:	4425      	add	r5, r4
   83972:	6067      	str	r7, [r4, #4]
   83974:	4630      	mov	r0, r6
   83976:	615d      	str	r5, [r3, #20]
   83978:	611d      	str	r5, [r3, #16]
   8397a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8397e:	f8c5 e008 	str.w	lr, [r5, #8]
   83982:	6069      	str	r1, [r5, #4]
   83984:	50aa      	str	r2, [r5, r2]
   83986:	3408      	adds	r4, #8
   83988:	f000 f9e2 	bl	83d50 <__malloc_unlock>
   8398c:	e648      	b.n	83620 <_malloc_r+0x58>
   8398e:	685a      	ldr	r2, [r3, #4]
   83990:	e6a1      	b.n	836d6 <_malloc_r+0x10e>
   83992:	f109 0901 	add.w	r9, r9, #1
   83996:	f019 0f03 	tst.w	r9, #3
   8399a:	f104 0408 	add.w	r4, r4, #8
   8399e:	f47f aead 	bne.w	836fc <_malloc_r+0x134>
   839a2:	e02d      	b.n	83a00 <_malloc_r+0x438>
   839a4:	f104 0308 	add.w	r3, r4, #8
   839a8:	6964      	ldr	r4, [r4, #20]
   839aa:	42a3      	cmp	r3, r4
   839ac:	bf08      	it	eq
   839ae:	f10c 0c02 	addeq.w	ip, ip, #2
   839b2:	f43f ae67 	beq.w	83684 <_malloc_r+0xbc>
   839b6:	e623      	b.n	83600 <_malloc_r+0x38>
   839b8:	4419      	add	r1, r3
   839ba:	6848      	ldr	r0, [r1, #4]
   839bc:	461c      	mov	r4, r3
   839be:	f854 2f08 	ldr.w	r2, [r4, #8]!
   839c2:	68db      	ldr	r3, [r3, #12]
   839c4:	f040 0501 	orr.w	r5, r0, #1
   839c8:	604d      	str	r5, [r1, #4]
   839ca:	4630      	mov	r0, r6
   839cc:	60d3      	str	r3, [r2, #12]
   839ce:	609a      	str	r2, [r3, #8]
   839d0:	f000 f9be 	bl	83d50 <__malloc_unlock>
   839d4:	e624      	b.n	83620 <_malloc_r+0x58>
   839d6:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   839da:	ea4f 014c 	mov.w	r1, ip, lsl #1
   839de:	e63b      	b.n	83658 <_malloc_r+0x90>
   839e0:	098a      	lsrs	r2, r1, #6
   839e2:	3238      	adds	r2, #56	; 0x38
   839e4:	0050      	lsls	r0, r2, #1
   839e6:	e7a8      	b.n	8393a <_malloc_r+0x372>
   839e8:	42bc      	cmp	r4, r7
   839ea:	f43f af02 	beq.w	837f2 <_malloc_r+0x22a>
   839ee:	68bc      	ldr	r4, [r7, #8]
   839f0:	6862      	ldr	r2, [r4, #4]
   839f2:	f022 0203 	bic.w	r2, r2, #3
   839f6:	e761      	b.n	838bc <_malloc_r+0x2f4>
   839f8:	f8d8 8000 	ldr.w	r8, [r8]
   839fc:	4598      	cmp	r8, r3
   839fe:	d17a      	bne.n	83af6 <_malloc_r+0x52e>
   83a00:	f01c 0f03 	tst.w	ip, #3
   83a04:	f1a8 0308 	sub.w	r3, r8, #8
   83a08:	f10c 3cff 	add.w	ip, ip, #4294967295
   83a0c:	d1f4      	bne.n	839f8 <_malloc_r+0x430>
   83a0e:	687b      	ldr	r3, [r7, #4]
   83a10:	ea23 0300 	bic.w	r3, r3, r0
   83a14:	607b      	str	r3, [r7, #4]
   83a16:	0040      	lsls	r0, r0, #1
   83a18:	4298      	cmp	r0, r3
   83a1a:	f63f aebe 	bhi.w	8379a <_malloc_r+0x1d2>
   83a1e:	2800      	cmp	r0, #0
   83a20:	f43f aebb 	beq.w	8379a <_malloc_r+0x1d2>
   83a24:	4203      	tst	r3, r0
   83a26:	46cc      	mov	ip, r9
   83a28:	f47f ae64 	bne.w	836f4 <_malloc_r+0x12c>
   83a2c:	0040      	lsls	r0, r0, #1
   83a2e:	4203      	tst	r3, r0
   83a30:	f10c 0c04 	add.w	ip, ip, #4
   83a34:	d0fa      	beq.n	83a2c <_malloc_r+0x464>
   83a36:	e65d      	b.n	836f4 <_malloc_r+0x12c>
   83a38:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83a3c:	d819      	bhi.n	83a72 <_malloc_r+0x4aa>
   83a3e:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83a42:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   83a46:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83a4a:	e605      	b.n	83658 <_malloc_r+0x90>
   83a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83a50:	e6ee      	b.n	83830 <_malloc_r+0x268>
   83a52:	2301      	movs	r3, #1
   83a54:	f8c8 3004 	str.w	r3, [r8, #4]
   83a58:	4644      	mov	r4, r8
   83a5a:	2200      	movs	r2, #0
   83a5c:	e72e      	b.n	838bc <_malloc_r+0x2f4>
   83a5e:	1092      	asrs	r2, r2, #2
   83a60:	2001      	movs	r0, #1
   83a62:	4090      	lsls	r0, r2
   83a64:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83a68:	4619      	mov	r1, r3
   83a6a:	4302      	orrs	r2, r0
   83a6c:	f8c8 2004 	str.w	r2, [r8, #4]
   83a70:	e775      	b.n	8395e <_malloc_r+0x396>
   83a72:	f240 5354 	movw	r3, #1364	; 0x554
   83a76:	459c      	cmp	ip, r3
   83a78:	d81b      	bhi.n	83ab2 <_malloc_r+0x4ea>
   83a7a:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83a7e:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83a82:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83a86:	e5e7      	b.n	83658 <_malloc_r+0x90>
   83a88:	f10a 0a10 	add.w	sl, sl, #16
   83a8c:	e6a3      	b.n	837d6 <_malloc_r+0x20e>
   83a8e:	2b54      	cmp	r3, #84	; 0x54
   83a90:	d81f      	bhi.n	83ad2 <_malloc_r+0x50a>
   83a92:	0b0a      	lsrs	r2, r1, #12
   83a94:	326e      	adds	r2, #110	; 0x6e
   83a96:	0050      	lsls	r0, r2, #1
   83a98:	e74f      	b.n	8393a <_malloc_r+0x372>
   83a9a:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83a9e:	2900      	cmp	r1, #0
   83aa0:	f47f aeb1 	bne.w	83806 <_malloc_r+0x23e>
   83aa4:	eb0a 0109 	add.w	r1, sl, r9
   83aa8:	68ba      	ldr	r2, [r7, #8]
   83aaa:	f041 0101 	orr.w	r1, r1, #1
   83aae:	6051      	str	r1, [r2, #4]
   83ab0:	e6f6      	b.n	838a0 <_malloc_r+0x2d8>
   83ab2:	21fc      	movs	r1, #252	; 0xfc
   83ab4:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83ab8:	e5ce      	b.n	83658 <_malloc_r+0x90>
   83aba:	2201      	movs	r2, #1
   83abc:	f04f 0a00 	mov.w	sl, #0
   83ac0:	e6cb      	b.n	8385a <_malloc_r+0x292>
   83ac2:	f104 0108 	add.w	r1, r4, #8
   83ac6:	4630      	mov	r0, r6
   83ac8:	f7ff fa80 	bl	82fcc <_free_r>
   83acc:	f8da 3000 	ldr.w	r3, [sl]
   83ad0:	e6e6      	b.n	838a0 <_malloc_r+0x2d8>
   83ad2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83ad6:	d803      	bhi.n	83ae0 <_malloc_r+0x518>
   83ad8:	0bca      	lsrs	r2, r1, #15
   83ada:	3277      	adds	r2, #119	; 0x77
   83adc:	0050      	lsls	r0, r2, #1
   83ade:	e72c      	b.n	8393a <_malloc_r+0x372>
   83ae0:	f240 5254 	movw	r2, #1364	; 0x554
   83ae4:	4293      	cmp	r3, r2
   83ae6:	d803      	bhi.n	83af0 <_malloc_r+0x528>
   83ae8:	0c8a      	lsrs	r2, r1, #18
   83aea:	327c      	adds	r2, #124	; 0x7c
   83aec:	0050      	lsls	r0, r2, #1
   83aee:	e724      	b.n	8393a <_malloc_r+0x372>
   83af0:	20fc      	movs	r0, #252	; 0xfc
   83af2:	227e      	movs	r2, #126	; 0x7e
   83af4:	e721      	b.n	8393a <_malloc_r+0x372>
   83af6:	687b      	ldr	r3, [r7, #4]
   83af8:	e78d      	b.n	83a16 <_malloc_r+0x44e>
   83afa:	bf00      	nop
   83afc:	20070650 	.word	0x20070650

00083b00 <memchr>:
   83b00:	0783      	lsls	r3, r0, #30
   83b02:	b470      	push	{r4, r5, r6}
   83b04:	b2c9      	uxtb	r1, r1
   83b06:	d040      	beq.n	83b8a <memchr+0x8a>
   83b08:	1e54      	subs	r4, r2, #1
   83b0a:	b32a      	cbz	r2, 83b58 <memchr+0x58>
   83b0c:	7803      	ldrb	r3, [r0, #0]
   83b0e:	428b      	cmp	r3, r1
   83b10:	d023      	beq.n	83b5a <memchr+0x5a>
   83b12:	1c43      	adds	r3, r0, #1
   83b14:	e004      	b.n	83b20 <memchr+0x20>
   83b16:	b1fc      	cbz	r4, 83b58 <memchr+0x58>
   83b18:	7805      	ldrb	r5, [r0, #0]
   83b1a:	4614      	mov	r4, r2
   83b1c:	428d      	cmp	r5, r1
   83b1e:	d01c      	beq.n	83b5a <memchr+0x5a>
   83b20:	f013 0f03 	tst.w	r3, #3
   83b24:	4618      	mov	r0, r3
   83b26:	f104 32ff 	add.w	r2, r4, #4294967295
   83b2a:	f103 0301 	add.w	r3, r3, #1
   83b2e:	d1f2      	bne.n	83b16 <memchr+0x16>
   83b30:	2c03      	cmp	r4, #3
   83b32:	d814      	bhi.n	83b5e <memchr+0x5e>
   83b34:	1e65      	subs	r5, r4, #1
   83b36:	b354      	cbz	r4, 83b8e <memchr+0x8e>
   83b38:	7803      	ldrb	r3, [r0, #0]
   83b3a:	428b      	cmp	r3, r1
   83b3c:	d00d      	beq.n	83b5a <memchr+0x5a>
   83b3e:	1c42      	adds	r2, r0, #1
   83b40:	2300      	movs	r3, #0
   83b42:	e002      	b.n	83b4a <memchr+0x4a>
   83b44:	7804      	ldrb	r4, [r0, #0]
   83b46:	428c      	cmp	r4, r1
   83b48:	d007      	beq.n	83b5a <memchr+0x5a>
   83b4a:	42ab      	cmp	r3, r5
   83b4c:	4610      	mov	r0, r2
   83b4e:	f103 0301 	add.w	r3, r3, #1
   83b52:	f102 0201 	add.w	r2, r2, #1
   83b56:	d1f5      	bne.n	83b44 <memchr+0x44>
   83b58:	2000      	movs	r0, #0
   83b5a:	bc70      	pop	{r4, r5, r6}
   83b5c:	4770      	bx	lr
   83b5e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83b62:	4603      	mov	r3, r0
   83b64:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83b68:	681a      	ldr	r2, [r3, #0]
   83b6a:	4618      	mov	r0, r3
   83b6c:	4072      	eors	r2, r6
   83b6e:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   83b72:	ea25 0202 	bic.w	r2, r5, r2
   83b76:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83b7a:	f103 0304 	add.w	r3, r3, #4
   83b7e:	d1d9      	bne.n	83b34 <memchr+0x34>
   83b80:	3c04      	subs	r4, #4
   83b82:	2c03      	cmp	r4, #3
   83b84:	4618      	mov	r0, r3
   83b86:	d8ef      	bhi.n	83b68 <memchr+0x68>
   83b88:	e7d4      	b.n	83b34 <memchr+0x34>
   83b8a:	4614      	mov	r4, r2
   83b8c:	e7d0      	b.n	83b30 <memchr+0x30>
   83b8e:	4620      	mov	r0, r4
   83b90:	e7e3      	b.n	83b5a <memchr+0x5a>
   83b92:	bf00      	nop

00083b94 <memcpy>:
   83b94:	4684      	mov	ip, r0
   83b96:	ea41 0300 	orr.w	r3, r1, r0
   83b9a:	f013 0303 	ands.w	r3, r3, #3
   83b9e:	d149      	bne.n	83c34 <memcpy+0xa0>
   83ba0:	3a40      	subs	r2, #64	; 0x40
   83ba2:	d323      	bcc.n	83bec <memcpy+0x58>
   83ba4:	680b      	ldr	r3, [r1, #0]
   83ba6:	6003      	str	r3, [r0, #0]
   83ba8:	684b      	ldr	r3, [r1, #4]
   83baa:	6043      	str	r3, [r0, #4]
   83bac:	688b      	ldr	r3, [r1, #8]
   83bae:	6083      	str	r3, [r0, #8]
   83bb0:	68cb      	ldr	r3, [r1, #12]
   83bb2:	60c3      	str	r3, [r0, #12]
   83bb4:	690b      	ldr	r3, [r1, #16]
   83bb6:	6103      	str	r3, [r0, #16]
   83bb8:	694b      	ldr	r3, [r1, #20]
   83bba:	6143      	str	r3, [r0, #20]
   83bbc:	698b      	ldr	r3, [r1, #24]
   83bbe:	6183      	str	r3, [r0, #24]
   83bc0:	69cb      	ldr	r3, [r1, #28]
   83bc2:	61c3      	str	r3, [r0, #28]
   83bc4:	6a0b      	ldr	r3, [r1, #32]
   83bc6:	6203      	str	r3, [r0, #32]
   83bc8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83bca:	6243      	str	r3, [r0, #36]	; 0x24
   83bcc:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83bce:	6283      	str	r3, [r0, #40]	; 0x28
   83bd0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83bd2:	62c3      	str	r3, [r0, #44]	; 0x2c
   83bd4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83bd6:	6303      	str	r3, [r0, #48]	; 0x30
   83bd8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83bda:	6343      	str	r3, [r0, #52]	; 0x34
   83bdc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83bde:	6383      	str	r3, [r0, #56]	; 0x38
   83be0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83be2:	63c3      	str	r3, [r0, #60]	; 0x3c
   83be4:	3040      	adds	r0, #64	; 0x40
   83be6:	3140      	adds	r1, #64	; 0x40
   83be8:	3a40      	subs	r2, #64	; 0x40
   83bea:	d2db      	bcs.n	83ba4 <memcpy+0x10>
   83bec:	3230      	adds	r2, #48	; 0x30
   83bee:	d30b      	bcc.n	83c08 <memcpy+0x74>
   83bf0:	680b      	ldr	r3, [r1, #0]
   83bf2:	6003      	str	r3, [r0, #0]
   83bf4:	684b      	ldr	r3, [r1, #4]
   83bf6:	6043      	str	r3, [r0, #4]
   83bf8:	688b      	ldr	r3, [r1, #8]
   83bfa:	6083      	str	r3, [r0, #8]
   83bfc:	68cb      	ldr	r3, [r1, #12]
   83bfe:	60c3      	str	r3, [r0, #12]
   83c00:	3010      	adds	r0, #16
   83c02:	3110      	adds	r1, #16
   83c04:	3a10      	subs	r2, #16
   83c06:	d2f3      	bcs.n	83bf0 <memcpy+0x5c>
   83c08:	320c      	adds	r2, #12
   83c0a:	d305      	bcc.n	83c18 <memcpy+0x84>
   83c0c:	f851 3b04 	ldr.w	r3, [r1], #4
   83c10:	f840 3b04 	str.w	r3, [r0], #4
   83c14:	3a04      	subs	r2, #4
   83c16:	d2f9      	bcs.n	83c0c <memcpy+0x78>
   83c18:	3204      	adds	r2, #4
   83c1a:	d008      	beq.n	83c2e <memcpy+0x9a>
   83c1c:	07d2      	lsls	r2, r2, #31
   83c1e:	bf1c      	itt	ne
   83c20:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83c24:	f800 3b01 	strbne.w	r3, [r0], #1
   83c28:	d301      	bcc.n	83c2e <memcpy+0x9a>
   83c2a:	880b      	ldrh	r3, [r1, #0]
   83c2c:	8003      	strh	r3, [r0, #0]
   83c2e:	4660      	mov	r0, ip
   83c30:	4770      	bx	lr
   83c32:	bf00      	nop
   83c34:	2a08      	cmp	r2, #8
   83c36:	d313      	bcc.n	83c60 <memcpy+0xcc>
   83c38:	078b      	lsls	r3, r1, #30
   83c3a:	d0b1      	beq.n	83ba0 <memcpy+0xc>
   83c3c:	f010 0303 	ands.w	r3, r0, #3
   83c40:	d0ae      	beq.n	83ba0 <memcpy+0xc>
   83c42:	f1c3 0304 	rsb	r3, r3, #4
   83c46:	1ad2      	subs	r2, r2, r3
   83c48:	07db      	lsls	r3, r3, #31
   83c4a:	bf1c      	itt	ne
   83c4c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83c50:	f800 3b01 	strbne.w	r3, [r0], #1
   83c54:	d3a4      	bcc.n	83ba0 <memcpy+0xc>
   83c56:	f831 3b02 	ldrh.w	r3, [r1], #2
   83c5a:	f820 3b02 	strh.w	r3, [r0], #2
   83c5e:	e79f      	b.n	83ba0 <memcpy+0xc>
   83c60:	3a04      	subs	r2, #4
   83c62:	d3d9      	bcc.n	83c18 <memcpy+0x84>
   83c64:	3a01      	subs	r2, #1
   83c66:	f811 3b01 	ldrb.w	r3, [r1], #1
   83c6a:	f800 3b01 	strb.w	r3, [r0], #1
   83c6e:	d2f9      	bcs.n	83c64 <memcpy+0xd0>
   83c70:	780b      	ldrb	r3, [r1, #0]
   83c72:	7003      	strb	r3, [r0, #0]
   83c74:	784b      	ldrb	r3, [r1, #1]
   83c76:	7043      	strb	r3, [r0, #1]
   83c78:	788b      	ldrb	r3, [r1, #2]
   83c7a:	7083      	strb	r3, [r0, #2]
   83c7c:	4660      	mov	r0, ip
   83c7e:	4770      	bx	lr

00083c80 <memmove>:
   83c80:	4288      	cmp	r0, r1
   83c82:	b4f0      	push	{r4, r5, r6, r7}
   83c84:	d910      	bls.n	83ca8 <memmove+0x28>
   83c86:	188c      	adds	r4, r1, r2
   83c88:	42a0      	cmp	r0, r4
   83c8a:	d20d      	bcs.n	83ca8 <memmove+0x28>
   83c8c:	1885      	adds	r5, r0, r2
   83c8e:	1e53      	subs	r3, r2, #1
   83c90:	b142      	cbz	r2, 83ca4 <memmove+0x24>
   83c92:	4621      	mov	r1, r4
   83c94:	462a      	mov	r2, r5
   83c96:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83c9a:	3b01      	subs	r3, #1
   83c9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83ca0:	1c5c      	adds	r4, r3, #1
   83ca2:	d1f8      	bne.n	83c96 <memmove+0x16>
   83ca4:	bcf0      	pop	{r4, r5, r6, r7}
   83ca6:	4770      	bx	lr
   83ca8:	2a0f      	cmp	r2, #15
   83caa:	d944      	bls.n	83d36 <memmove+0xb6>
   83cac:	ea40 0301 	orr.w	r3, r0, r1
   83cb0:	079b      	lsls	r3, r3, #30
   83cb2:	d144      	bne.n	83d3e <memmove+0xbe>
   83cb4:	f1a2 0710 	sub.w	r7, r2, #16
   83cb8:	093f      	lsrs	r7, r7, #4
   83cba:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83cbe:	3610      	adds	r6, #16
   83cc0:	460c      	mov	r4, r1
   83cc2:	4603      	mov	r3, r0
   83cc4:	6825      	ldr	r5, [r4, #0]
   83cc6:	3310      	adds	r3, #16
   83cc8:	f843 5c10 	str.w	r5, [r3, #-16]
   83ccc:	6865      	ldr	r5, [r4, #4]
   83cce:	3410      	adds	r4, #16
   83cd0:	f843 5c0c 	str.w	r5, [r3, #-12]
   83cd4:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83cd8:	f843 5c08 	str.w	r5, [r3, #-8]
   83cdc:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83ce0:	f843 5c04 	str.w	r5, [r3, #-4]
   83ce4:	42b3      	cmp	r3, r6
   83ce6:	d1ed      	bne.n	83cc4 <memmove+0x44>
   83ce8:	1c7b      	adds	r3, r7, #1
   83cea:	f002 0c0f 	and.w	ip, r2, #15
   83cee:	011b      	lsls	r3, r3, #4
   83cf0:	f1bc 0f03 	cmp.w	ip, #3
   83cf4:	4419      	add	r1, r3
   83cf6:	4403      	add	r3, r0
   83cf8:	d923      	bls.n	83d42 <memmove+0xc2>
   83cfa:	460e      	mov	r6, r1
   83cfc:	461d      	mov	r5, r3
   83cfe:	4664      	mov	r4, ip
   83d00:	f856 7b04 	ldr.w	r7, [r6], #4
   83d04:	3c04      	subs	r4, #4
   83d06:	2c03      	cmp	r4, #3
   83d08:	f845 7b04 	str.w	r7, [r5], #4
   83d0c:	d8f8      	bhi.n	83d00 <memmove+0x80>
   83d0e:	f1ac 0404 	sub.w	r4, ip, #4
   83d12:	f024 0403 	bic.w	r4, r4, #3
   83d16:	3404      	adds	r4, #4
   83d18:	f002 0203 	and.w	r2, r2, #3
   83d1c:	4423      	add	r3, r4
   83d1e:	4421      	add	r1, r4
   83d20:	2a00      	cmp	r2, #0
   83d22:	d0bf      	beq.n	83ca4 <memmove+0x24>
   83d24:	441a      	add	r2, r3
   83d26:	f811 4b01 	ldrb.w	r4, [r1], #1
   83d2a:	f803 4b01 	strb.w	r4, [r3], #1
   83d2e:	4293      	cmp	r3, r2
   83d30:	d1f9      	bne.n	83d26 <memmove+0xa6>
   83d32:	bcf0      	pop	{r4, r5, r6, r7}
   83d34:	4770      	bx	lr
   83d36:	4603      	mov	r3, r0
   83d38:	2a00      	cmp	r2, #0
   83d3a:	d1f3      	bne.n	83d24 <memmove+0xa4>
   83d3c:	e7b2      	b.n	83ca4 <memmove+0x24>
   83d3e:	4603      	mov	r3, r0
   83d40:	e7f0      	b.n	83d24 <memmove+0xa4>
   83d42:	4662      	mov	r2, ip
   83d44:	2a00      	cmp	r2, #0
   83d46:	d1ed      	bne.n	83d24 <memmove+0xa4>
   83d48:	e7ac      	b.n	83ca4 <memmove+0x24>
   83d4a:	bf00      	nop

00083d4c <__malloc_lock>:
   83d4c:	4770      	bx	lr
   83d4e:	bf00      	nop

00083d50 <__malloc_unlock>:
   83d50:	4770      	bx	lr
   83d52:	bf00      	nop

00083d54 <_realloc_r>:
   83d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d58:	460c      	mov	r4, r1
   83d5a:	b083      	sub	sp, #12
   83d5c:	4690      	mov	r8, r2
   83d5e:	4681      	mov	r9, r0
   83d60:	2900      	cmp	r1, #0
   83d62:	f000 80ba 	beq.w	83eda <_realloc_r+0x186>
   83d66:	f7ff fff1 	bl	83d4c <__malloc_lock>
   83d6a:	f108 060b 	add.w	r6, r8, #11
   83d6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83d72:	2e16      	cmp	r6, #22
   83d74:	f023 0503 	bic.w	r5, r3, #3
   83d78:	f1a4 0708 	sub.w	r7, r4, #8
   83d7c:	d84b      	bhi.n	83e16 <_realloc_r+0xc2>
   83d7e:	2110      	movs	r1, #16
   83d80:	460e      	mov	r6, r1
   83d82:	45b0      	cmp	r8, r6
   83d84:	d84c      	bhi.n	83e20 <_realloc_r+0xcc>
   83d86:	428d      	cmp	r5, r1
   83d88:	da51      	bge.n	83e2e <_realloc_r+0xda>
   83d8a:	f8df b384 	ldr.w	fp, [pc, #900]	; 84110 <_realloc_r+0x3bc>
   83d8e:	1978      	adds	r0, r7, r5
   83d90:	f8db e008 	ldr.w	lr, [fp, #8]
   83d94:	4586      	cmp	lr, r0
   83d96:	f000 80a6 	beq.w	83ee6 <_realloc_r+0x192>
   83d9a:	6842      	ldr	r2, [r0, #4]
   83d9c:	f022 0c01 	bic.w	ip, r2, #1
   83da0:	4484      	add	ip, r0
   83da2:	f8dc c004 	ldr.w	ip, [ip, #4]
   83da6:	f01c 0f01 	tst.w	ip, #1
   83daa:	d054      	beq.n	83e56 <_realloc_r+0x102>
   83dac:	2200      	movs	r2, #0
   83dae:	4610      	mov	r0, r2
   83db0:	07db      	lsls	r3, r3, #31
   83db2:	d46f      	bmi.n	83e94 <_realloc_r+0x140>
   83db4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83db8:	ebc3 0a07 	rsb	sl, r3, r7
   83dbc:	f8da 3004 	ldr.w	r3, [sl, #4]
   83dc0:	f023 0303 	bic.w	r3, r3, #3
   83dc4:	442b      	add	r3, r5
   83dc6:	2800      	cmp	r0, #0
   83dc8:	d062      	beq.n	83e90 <_realloc_r+0x13c>
   83dca:	4570      	cmp	r0, lr
   83dcc:	f000 80e9 	beq.w	83fa2 <_realloc_r+0x24e>
   83dd0:	eb02 0e03 	add.w	lr, r2, r3
   83dd4:	458e      	cmp	lr, r1
   83dd6:	db5b      	blt.n	83e90 <_realloc_r+0x13c>
   83dd8:	68c3      	ldr	r3, [r0, #12]
   83dda:	6882      	ldr	r2, [r0, #8]
   83ddc:	46d0      	mov	r8, sl
   83dde:	60d3      	str	r3, [r2, #12]
   83de0:	609a      	str	r2, [r3, #8]
   83de2:	f858 1f08 	ldr.w	r1, [r8, #8]!
   83de6:	f8da 300c 	ldr.w	r3, [sl, #12]
   83dea:	1f2a      	subs	r2, r5, #4
   83dec:	2a24      	cmp	r2, #36	; 0x24
   83dee:	60cb      	str	r3, [r1, #12]
   83df0:	6099      	str	r1, [r3, #8]
   83df2:	f200 8123 	bhi.w	8403c <_realloc_r+0x2e8>
   83df6:	2a13      	cmp	r2, #19
   83df8:	f240 80b0 	bls.w	83f5c <_realloc_r+0x208>
   83dfc:	6823      	ldr	r3, [r4, #0]
   83dfe:	2a1b      	cmp	r2, #27
   83e00:	f8ca 3008 	str.w	r3, [sl, #8]
   83e04:	6863      	ldr	r3, [r4, #4]
   83e06:	f8ca 300c 	str.w	r3, [sl, #12]
   83e0a:	f200 812b 	bhi.w	84064 <_realloc_r+0x310>
   83e0e:	3408      	adds	r4, #8
   83e10:	f10a 0310 	add.w	r3, sl, #16
   83e14:	e0a3      	b.n	83f5e <_realloc_r+0x20a>
   83e16:	f026 0607 	bic.w	r6, r6, #7
   83e1a:	2e00      	cmp	r6, #0
   83e1c:	4631      	mov	r1, r6
   83e1e:	dab0      	bge.n	83d82 <_realloc_r+0x2e>
   83e20:	230c      	movs	r3, #12
   83e22:	2000      	movs	r0, #0
   83e24:	f8c9 3000 	str.w	r3, [r9]
   83e28:	b003      	add	sp, #12
   83e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e2e:	46a0      	mov	r8, r4
   83e30:	1baa      	subs	r2, r5, r6
   83e32:	2a0f      	cmp	r2, #15
   83e34:	f003 0301 	and.w	r3, r3, #1
   83e38:	d81a      	bhi.n	83e70 <_realloc_r+0x11c>
   83e3a:	432b      	orrs	r3, r5
   83e3c:	607b      	str	r3, [r7, #4]
   83e3e:	443d      	add	r5, r7
   83e40:	686b      	ldr	r3, [r5, #4]
   83e42:	f043 0301 	orr.w	r3, r3, #1
   83e46:	606b      	str	r3, [r5, #4]
   83e48:	4648      	mov	r0, r9
   83e4a:	f7ff ff81 	bl	83d50 <__malloc_unlock>
   83e4e:	4640      	mov	r0, r8
   83e50:	b003      	add	sp, #12
   83e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e56:	f022 0203 	bic.w	r2, r2, #3
   83e5a:	eb02 0c05 	add.w	ip, r2, r5
   83e5e:	458c      	cmp	ip, r1
   83e60:	dba6      	blt.n	83db0 <_realloc_r+0x5c>
   83e62:	68c2      	ldr	r2, [r0, #12]
   83e64:	6881      	ldr	r1, [r0, #8]
   83e66:	46a0      	mov	r8, r4
   83e68:	60ca      	str	r2, [r1, #12]
   83e6a:	4665      	mov	r5, ip
   83e6c:	6091      	str	r1, [r2, #8]
   83e6e:	e7df      	b.n	83e30 <_realloc_r+0xdc>
   83e70:	19b9      	adds	r1, r7, r6
   83e72:	4333      	orrs	r3, r6
   83e74:	f042 0001 	orr.w	r0, r2, #1
   83e78:	607b      	str	r3, [r7, #4]
   83e7a:	440a      	add	r2, r1
   83e7c:	6048      	str	r0, [r1, #4]
   83e7e:	6853      	ldr	r3, [r2, #4]
   83e80:	3108      	adds	r1, #8
   83e82:	f043 0301 	orr.w	r3, r3, #1
   83e86:	6053      	str	r3, [r2, #4]
   83e88:	4648      	mov	r0, r9
   83e8a:	f7ff f89f 	bl	82fcc <_free_r>
   83e8e:	e7db      	b.n	83e48 <_realloc_r+0xf4>
   83e90:	428b      	cmp	r3, r1
   83e92:	da33      	bge.n	83efc <_realloc_r+0x1a8>
   83e94:	4641      	mov	r1, r8
   83e96:	4648      	mov	r0, r9
   83e98:	f7ff fb96 	bl	835c8 <_malloc_r>
   83e9c:	4680      	mov	r8, r0
   83e9e:	2800      	cmp	r0, #0
   83ea0:	d0d2      	beq.n	83e48 <_realloc_r+0xf4>
   83ea2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83ea6:	f1a0 0108 	sub.w	r1, r0, #8
   83eaa:	f023 0201 	bic.w	r2, r3, #1
   83eae:	443a      	add	r2, r7
   83eb0:	4291      	cmp	r1, r2
   83eb2:	f000 80bc 	beq.w	8402e <_realloc_r+0x2da>
   83eb6:	1f2a      	subs	r2, r5, #4
   83eb8:	2a24      	cmp	r2, #36	; 0x24
   83eba:	d86e      	bhi.n	83f9a <_realloc_r+0x246>
   83ebc:	2a13      	cmp	r2, #19
   83ebe:	d842      	bhi.n	83f46 <_realloc_r+0x1f2>
   83ec0:	4603      	mov	r3, r0
   83ec2:	4622      	mov	r2, r4
   83ec4:	6811      	ldr	r1, [r2, #0]
   83ec6:	6019      	str	r1, [r3, #0]
   83ec8:	6851      	ldr	r1, [r2, #4]
   83eca:	6059      	str	r1, [r3, #4]
   83ecc:	6892      	ldr	r2, [r2, #8]
   83ece:	609a      	str	r2, [r3, #8]
   83ed0:	4621      	mov	r1, r4
   83ed2:	4648      	mov	r0, r9
   83ed4:	f7ff f87a 	bl	82fcc <_free_r>
   83ed8:	e7b6      	b.n	83e48 <_realloc_r+0xf4>
   83eda:	4611      	mov	r1, r2
   83edc:	b003      	add	sp, #12
   83ede:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83ee2:	f7ff bb71 	b.w	835c8 <_malloc_r>
   83ee6:	f8de 2004 	ldr.w	r2, [lr, #4]
   83eea:	f106 0c10 	add.w	ip, r6, #16
   83eee:	f022 0203 	bic.w	r2, r2, #3
   83ef2:	1950      	adds	r0, r2, r5
   83ef4:	4560      	cmp	r0, ip
   83ef6:	da3d      	bge.n	83f74 <_realloc_r+0x220>
   83ef8:	4670      	mov	r0, lr
   83efa:	e759      	b.n	83db0 <_realloc_r+0x5c>
   83efc:	46d0      	mov	r8, sl
   83efe:	f858 0f08 	ldr.w	r0, [r8, #8]!
   83f02:	f8da 100c 	ldr.w	r1, [sl, #12]
   83f06:	1f2a      	subs	r2, r5, #4
   83f08:	2a24      	cmp	r2, #36	; 0x24
   83f0a:	60c1      	str	r1, [r0, #12]
   83f0c:	6088      	str	r0, [r1, #8]
   83f0e:	f200 80a0 	bhi.w	84052 <_realloc_r+0x2fe>
   83f12:	2a13      	cmp	r2, #19
   83f14:	f240 809b 	bls.w	8404e <_realloc_r+0x2fa>
   83f18:	6821      	ldr	r1, [r4, #0]
   83f1a:	2a1b      	cmp	r2, #27
   83f1c:	f8ca 1008 	str.w	r1, [sl, #8]
   83f20:	6861      	ldr	r1, [r4, #4]
   83f22:	f8ca 100c 	str.w	r1, [sl, #12]
   83f26:	f200 80b2 	bhi.w	8408e <_realloc_r+0x33a>
   83f2a:	3408      	adds	r4, #8
   83f2c:	f10a 0210 	add.w	r2, sl, #16
   83f30:	6821      	ldr	r1, [r4, #0]
   83f32:	461d      	mov	r5, r3
   83f34:	6011      	str	r1, [r2, #0]
   83f36:	6861      	ldr	r1, [r4, #4]
   83f38:	4657      	mov	r7, sl
   83f3a:	6051      	str	r1, [r2, #4]
   83f3c:	68a3      	ldr	r3, [r4, #8]
   83f3e:	6093      	str	r3, [r2, #8]
   83f40:	f8da 3004 	ldr.w	r3, [sl, #4]
   83f44:	e774      	b.n	83e30 <_realloc_r+0xdc>
   83f46:	6823      	ldr	r3, [r4, #0]
   83f48:	2a1b      	cmp	r2, #27
   83f4a:	6003      	str	r3, [r0, #0]
   83f4c:	6863      	ldr	r3, [r4, #4]
   83f4e:	6043      	str	r3, [r0, #4]
   83f50:	d862      	bhi.n	84018 <_realloc_r+0x2c4>
   83f52:	f100 0308 	add.w	r3, r0, #8
   83f56:	f104 0208 	add.w	r2, r4, #8
   83f5a:	e7b3      	b.n	83ec4 <_realloc_r+0x170>
   83f5c:	4643      	mov	r3, r8
   83f5e:	6822      	ldr	r2, [r4, #0]
   83f60:	4675      	mov	r5, lr
   83f62:	601a      	str	r2, [r3, #0]
   83f64:	6862      	ldr	r2, [r4, #4]
   83f66:	4657      	mov	r7, sl
   83f68:	605a      	str	r2, [r3, #4]
   83f6a:	68a2      	ldr	r2, [r4, #8]
   83f6c:	609a      	str	r2, [r3, #8]
   83f6e:	f8da 3004 	ldr.w	r3, [sl, #4]
   83f72:	e75d      	b.n	83e30 <_realloc_r+0xdc>
   83f74:	1b83      	subs	r3, r0, r6
   83f76:	4437      	add	r7, r6
   83f78:	f043 0301 	orr.w	r3, r3, #1
   83f7c:	f8cb 7008 	str.w	r7, [fp, #8]
   83f80:	607b      	str	r3, [r7, #4]
   83f82:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83f86:	4648      	mov	r0, r9
   83f88:	f003 0301 	and.w	r3, r3, #1
   83f8c:	431e      	orrs	r6, r3
   83f8e:	f844 6c04 	str.w	r6, [r4, #-4]
   83f92:	f7ff fedd 	bl	83d50 <__malloc_unlock>
   83f96:	4620      	mov	r0, r4
   83f98:	e75a      	b.n	83e50 <_realloc_r+0xfc>
   83f9a:	4621      	mov	r1, r4
   83f9c:	f7ff fe70 	bl	83c80 <memmove>
   83fa0:	e796      	b.n	83ed0 <_realloc_r+0x17c>
   83fa2:	eb02 0c03 	add.w	ip, r2, r3
   83fa6:	f106 0210 	add.w	r2, r6, #16
   83faa:	4594      	cmp	ip, r2
   83fac:	f6ff af70 	blt.w	83e90 <_realloc_r+0x13c>
   83fb0:	4657      	mov	r7, sl
   83fb2:	f857 1f08 	ldr.w	r1, [r7, #8]!
   83fb6:	f8da 300c 	ldr.w	r3, [sl, #12]
   83fba:	1f2a      	subs	r2, r5, #4
   83fbc:	2a24      	cmp	r2, #36	; 0x24
   83fbe:	60cb      	str	r3, [r1, #12]
   83fc0:	6099      	str	r1, [r3, #8]
   83fc2:	f200 8086 	bhi.w	840d2 <_realloc_r+0x37e>
   83fc6:	2a13      	cmp	r2, #19
   83fc8:	d977      	bls.n	840ba <_realloc_r+0x366>
   83fca:	6823      	ldr	r3, [r4, #0]
   83fcc:	2a1b      	cmp	r2, #27
   83fce:	f8ca 3008 	str.w	r3, [sl, #8]
   83fd2:	6863      	ldr	r3, [r4, #4]
   83fd4:	f8ca 300c 	str.w	r3, [sl, #12]
   83fd8:	f200 8084 	bhi.w	840e4 <_realloc_r+0x390>
   83fdc:	3408      	adds	r4, #8
   83fde:	f10a 0310 	add.w	r3, sl, #16
   83fe2:	6822      	ldr	r2, [r4, #0]
   83fe4:	601a      	str	r2, [r3, #0]
   83fe6:	6862      	ldr	r2, [r4, #4]
   83fe8:	605a      	str	r2, [r3, #4]
   83fea:	68a2      	ldr	r2, [r4, #8]
   83fec:	609a      	str	r2, [r3, #8]
   83fee:	ebc6 020c 	rsb	r2, r6, ip
   83ff2:	eb0a 0306 	add.w	r3, sl, r6
   83ff6:	f042 0201 	orr.w	r2, r2, #1
   83ffa:	f8cb 3008 	str.w	r3, [fp, #8]
   83ffe:	605a      	str	r2, [r3, #4]
   84000:	f8da 3004 	ldr.w	r3, [sl, #4]
   84004:	4648      	mov	r0, r9
   84006:	f003 0301 	and.w	r3, r3, #1
   8400a:	431e      	orrs	r6, r3
   8400c:	f8ca 6004 	str.w	r6, [sl, #4]
   84010:	f7ff fe9e 	bl	83d50 <__malloc_unlock>
   84014:	4638      	mov	r0, r7
   84016:	e71b      	b.n	83e50 <_realloc_r+0xfc>
   84018:	68a3      	ldr	r3, [r4, #8]
   8401a:	2a24      	cmp	r2, #36	; 0x24
   8401c:	6083      	str	r3, [r0, #8]
   8401e:	68e3      	ldr	r3, [r4, #12]
   84020:	60c3      	str	r3, [r0, #12]
   84022:	d02b      	beq.n	8407c <_realloc_r+0x328>
   84024:	f100 0310 	add.w	r3, r0, #16
   84028:	f104 0210 	add.w	r2, r4, #16
   8402c:	e74a      	b.n	83ec4 <_realloc_r+0x170>
   8402e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   84032:	46a0      	mov	r8, r4
   84034:	f022 0203 	bic.w	r2, r2, #3
   84038:	4415      	add	r5, r2
   8403a:	e6f9      	b.n	83e30 <_realloc_r+0xdc>
   8403c:	4621      	mov	r1, r4
   8403e:	4640      	mov	r0, r8
   84040:	4675      	mov	r5, lr
   84042:	4657      	mov	r7, sl
   84044:	f7ff fe1c 	bl	83c80 <memmove>
   84048:	f8da 3004 	ldr.w	r3, [sl, #4]
   8404c:	e6f0      	b.n	83e30 <_realloc_r+0xdc>
   8404e:	4642      	mov	r2, r8
   84050:	e76e      	b.n	83f30 <_realloc_r+0x1dc>
   84052:	4621      	mov	r1, r4
   84054:	4640      	mov	r0, r8
   84056:	461d      	mov	r5, r3
   84058:	4657      	mov	r7, sl
   8405a:	f7ff fe11 	bl	83c80 <memmove>
   8405e:	f8da 3004 	ldr.w	r3, [sl, #4]
   84062:	e6e5      	b.n	83e30 <_realloc_r+0xdc>
   84064:	68a3      	ldr	r3, [r4, #8]
   84066:	2a24      	cmp	r2, #36	; 0x24
   84068:	f8ca 3010 	str.w	r3, [sl, #16]
   8406c:	68e3      	ldr	r3, [r4, #12]
   8406e:	f8ca 3014 	str.w	r3, [sl, #20]
   84072:	d018      	beq.n	840a6 <_realloc_r+0x352>
   84074:	3410      	adds	r4, #16
   84076:	f10a 0318 	add.w	r3, sl, #24
   8407a:	e770      	b.n	83f5e <_realloc_r+0x20a>
   8407c:	6922      	ldr	r2, [r4, #16]
   8407e:	f100 0318 	add.w	r3, r0, #24
   84082:	6102      	str	r2, [r0, #16]
   84084:	6961      	ldr	r1, [r4, #20]
   84086:	f104 0218 	add.w	r2, r4, #24
   8408a:	6141      	str	r1, [r0, #20]
   8408c:	e71a      	b.n	83ec4 <_realloc_r+0x170>
   8408e:	68a1      	ldr	r1, [r4, #8]
   84090:	2a24      	cmp	r2, #36	; 0x24
   84092:	f8ca 1010 	str.w	r1, [sl, #16]
   84096:	68e1      	ldr	r1, [r4, #12]
   84098:	f8ca 1014 	str.w	r1, [sl, #20]
   8409c:	d00f      	beq.n	840be <_realloc_r+0x36a>
   8409e:	3410      	adds	r4, #16
   840a0:	f10a 0218 	add.w	r2, sl, #24
   840a4:	e744      	b.n	83f30 <_realloc_r+0x1dc>
   840a6:	6922      	ldr	r2, [r4, #16]
   840a8:	f10a 0320 	add.w	r3, sl, #32
   840ac:	f8ca 2018 	str.w	r2, [sl, #24]
   840b0:	6962      	ldr	r2, [r4, #20]
   840b2:	3418      	adds	r4, #24
   840b4:	f8ca 201c 	str.w	r2, [sl, #28]
   840b8:	e751      	b.n	83f5e <_realloc_r+0x20a>
   840ba:	463b      	mov	r3, r7
   840bc:	e791      	b.n	83fe2 <_realloc_r+0x28e>
   840be:	6921      	ldr	r1, [r4, #16]
   840c0:	f10a 0220 	add.w	r2, sl, #32
   840c4:	f8ca 1018 	str.w	r1, [sl, #24]
   840c8:	6961      	ldr	r1, [r4, #20]
   840ca:	3418      	adds	r4, #24
   840cc:	f8ca 101c 	str.w	r1, [sl, #28]
   840d0:	e72e      	b.n	83f30 <_realloc_r+0x1dc>
   840d2:	4621      	mov	r1, r4
   840d4:	4638      	mov	r0, r7
   840d6:	f8cd c004 	str.w	ip, [sp, #4]
   840da:	f7ff fdd1 	bl	83c80 <memmove>
   840de:	f8dd c004 	ldr.w	ip, [sp, #4]
   840e2:	e784      	b.n	83fee <_realloc_r+0x29a>
   840e4:	68a3      	ldr	r3, [r4, #8]
   840e6:	2a24      	cmp	r2, #36	; 0x24
   840e8:	f8ca 3010 	str.w	r3, [sl, #16]
   840ec:	68e3      	ldr	r3, [r4, #12]
   840ee:	f8ca 3014 	str.w	r3, [sl, #20]
   840f2:	d003      	beq.n	840fc <_realloc_r+0x3a8>
   840f4:	3410      	adds	r4, #16
   840f6:	f10a 0318 	add.w	r3, sl, #24
   840fa:	e772      	b.n	83fe2 <_realloc_r+0x28e>
   840fc:	6922      	ldr	r2, [r4, #16]
   840fe:	f10a 0320 	add.w	r3, sl, #32
   84102:	f8ca 2018 	str.w	r2, [sl, #24]
   84106:	6962      	ldr	r2, [r4, #20]
   84108:	3418      	adds	r4, #24
   8410a:	f8ca 201c 	str.w	r2, [sl, #28]
   8410e:	e768      	b.n	83fe2 <_realloc_r+0x28e>
   84110:	20070650 	.word	0x20070650

00084114 <_sbrk_r>:
   84114:	b538      	push	{r3, r4, r5, lr}
   84116:	4c07      	ldr	r4, [pc, #28]	; (84134 <_sbrk_r+0x20>)
   84118:	2300      	movs	r3, #0
   8411a:	4605      	mov	r5, r0
   8411c:	4608      	mov	r0, r1
   8411e:	6023      	str	r3, [r4, #0]
   84120:	f7fc ff56 	bl	80fd0 <_sbrk>
   84124:	1c43      	adds	r3, r0, #1
   84126:	d000      	beq.n	8412a <_sbrk_r+0x16>
   84128:	bd38      	pop	{r3, r4, r5, pc}
   8412a:	6823      	ldr	r3, [r4, #0]
   8412c:	2b00      	cmp	r3, #0
   8412e:	d0fb      	beq.n	84128 <_sbrk_r+0x14>
   84130:	602b      	str	r3, [r5, #0]
   84132:	bd38      	pop	{r3, r4, r5, pc}
   84134:	20070b40 	.word	0x20070b40

00084138 <__sread>:
   84138:	b510      	push	{r4, lr}
   8413a:	460c      	mov	r4, r1
   8413c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84140:	f000 f9f2 	bl	84528 <_read_r>
   84144:	2800      	cmp	r0, #0
   84146:	db03      	blt.n	84150 <__sread+0x18>
   84148:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8414a:	4403      	add	r3, r0
   8414c:	6523      	str	r3, [r4, #80]	; 0x50
   8414e:	bd10      	pop	{r4, pc}
   84150:	89a3      	ldrh	r3, [r4, #12]
   84152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84156:	81a3      	strh	r3, [r4, #12]
   84158:	bd10      	pop	{r4, pc}
   8415a:	bf00      	nop

0008415c <__swrite>:
   8415c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84160:	460c      	mov	r4, r1
   84162:	8989      	ldrh	r1, [r1, #12]
   84164:	461d      	mov	r5, r3
   84166:	05cb      	lsls	r3, r1, #23
   84168:	4616      	mov	r6, r2
   8416a:	4607      	mov	r7, r0
   8416c:	d506      	bpl.n	8417c <__swrite+0x20>
   8416e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84172:	2200      	movs	r2, #0
   84174:	2302      	movs	r3, #2
   84176:	f000 f9c3 	bl	84500 <_lseek_r>
   8417a:	89a1      	ldrh	r1, [r4, #12]
   8417c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84180:	81a1      	strh	r1, [r4, #12]
   84182:	4638      	mov	r0, r7
   84184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84188:	4632      	mov	r2, r6
   8418a:	462b      	mov	r3, r5
   8418c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84190:	f000 b8ce 	b.w	84330 <_write_r>

00084194 <__sseek>:
   84194:	b510      	push	{r4, lr}
   84196:	460c      	mov	r4, r1
   84198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8419c:	f000 f9b0 	bl	84500 <_lseek_r>
   841a0:	89a3      	ldrh	r3, [r4, #12]
   841a2:	1c42      	adds	r2, r0, #1
   841a4:	bf0e      	itee	eq
   841a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   841aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   841ae:	6520      	strne	r0, [r4, #80]	; 0x50
   841b0:	81a3      	strh	r3, [r4, #12]
   841b2:	bd10      	pop	{r4, pc}

000841b4 <__sclose>:
   841b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   841b8:	f000 b922 	b.w	84400 <_close_r>

000841bc <strlen>:
   841bc:	f020 0103 	bic.w	r1, r0, #3
   841c0:	f010 0003 	ands.w	r0, r0, #3
   841c4:	f1c0 0000 	rsb	r0, r0, #0
   841c8:	f851 3b04 	ldr.w	r3, [r1], #4
   841cc:	f100 0c04 	add.w	ip, r0, #4
   841d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   841d4:	f06f 0200 	mvn.w	r2, #0
   841d8:	bf1c      	itt	ne
   841da:	fa22 f20c 	lsrne.w	r2, r2, ip
   841de:	4313      	orrne	r3, r2
   841e0:	f04f 0c01 	mov.w	ip, #1
   841e4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   841e8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   841ec:	eba3 020c 	sub.w	r2, r3, ip
   841f0:	ea22 0203 	bic.w	r2, r2, r3
   841f4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   841f8:	bf04      	itt	eq
   841fa:	f851 3b04 	ldreq.w	r3, [r1], #4
   841fe:	3004      	addeq	r0, #4
   84200:	d0f4      	beq.n	841ec <strlen+0x30>
   84202:	f013 0fff 	tst.w	r3, #255	; 0xff
   84206:	bf1f      	itttt	ne
   84208:	3001      	addne	r0, #1
   8420a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8420e:	3001      	addne	r0, #1
   84210:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84214:	bf18      	it	ne
   84216:	3001      	addne	r0, #1
   84218:	4770      	bx	lr
   8421a:	bf00      	nop

0008421c <__swbuf_r>:
   8421c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8421e:	460d      	mov	r5, r1
   84220:	4614      	mov	r4, r2
   84222:	4607      	mov	r7, r0
   84224:	b110      	cbz	r0, 8422c <__swbuf_r+0x10>
   84226:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84228:	2b00      	cmp	r3, #0
   8422a:	d048      	beq.n	842be <__swbuf_r+0xa2>
   8422c:	89a2      	ldrh	r2, [r4, #12]
   8422e:	69a0      	ldr	r0, [r4, #24]
   84230:	b293      	uxth	r3, r2
   84232:	60a0      	str	r0, [r4, #8]
   84234:	0718      	lsls	r0, r3, #28
   84236:	d538      	bpl.n	842aa <__swbuf_r+0x8e>
   84238:	6926      	ldr	r6, [r4, #16]
   8423a:	2e00      	cmp	r6, #0
   8423c:	d035      	beq.n	842aa <__swbuf_r+0x8e>
   8423e:	0499      	lsls	r1, r3, #18
   84240:	b2ed      	uxtb	r5, r5
   84242:	d515      	bpl.n	84270 <__swbuf_r+0x54>
   84244:	6823      	ldr	r3, [r4, #0]
   84246:	6962      	ldr	r2, [r4, #20]
   84248:	1b9e      	subs	r6, r3, r6
   8424a:	4296      	cmp	r6, r2
   8424c:	da1c      	bge.n	84288 <__swbuf_r+0x6c>
   8424e:	3601      	adds	r6, #1
   84250:	68a2      	ldr	r2, [r4, #8]
   84252:	1c59      	adds	r1, r3, #1
   84254:	3a01      	subs	r2, #1
   84256:	60a2      	str	r2, [r4, #8]
   84258:	6021      	str	r1, [r4, #0]
   8425a:	701d      	strb	r5, [r3, #0]
   8425c:	6963      	ldr	r3, [r4, #20]
   8425e:	42b3      	cmp	r3, r6
   84260:	d01a      	beq.n	84298 <__swbuf_r+0x7c>
   84262:	89a3      	ldrh	r3, [r4, #12]
   84264:	07db      	lsls	r3, r3, #31
   84266:	d501      	bpl.n	8426c <__swbuf_r+0x50>
   84268:	2d0a      	cmp	r5, #10
   8426a:	d015      	beq.n	84298 <__swbuf_r+0x7c>
   8426c:	4628      	mov	r0, r5
   8426e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84270:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84272:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8427a:	6663      	str	r3, [r4, #100]	; 0x64
   8427c:	6823      	ldr	r3, [r4, #0]
   8427e:	81a2      	strh	r2, [r4, #12]
   84280:	6962      	ldr	r2, [r4, #20]
   84282:	1b9e      	subs	r6, r3, r6
   84284:	4296      	cmp	r6, r2
   84286:	dbe2      	blt.n	8424e <__swbuf_r+0x32>
   84288:	4638      	mov	r0, r7
   8428a:	4621      	mov	r1, r4
   8428c:	f7fe fd3e 	bl	82d0c <_fflush_r>
   84290:	b940      	cbnz	r0, 842a4 <__swbuf_r+0x88>
   84292:	6823      	ldr	r3, [r4, #0]
   84294:	2601      	movs	r6, #1
   84296:	e7db      	b.n	84250 <__swbuf_r+0x34>
   84298:	4638      	mov	r0, r7
   8429a:	4621      	mov	r1, r4
   8429c:	f7fe fd36 	bl	82d0c <_fflush_r>
   842a0:	2800      	cmp	r0, #0
   842a2:	d0e3      	beq.n	8426c <__swbuf_r+0x50>
   842a4:	f04f 30ff 	mov.w	r0, #4294967295
   842a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842aa:	4638      	mov	r0, r7
   842ac:	4621      	mov	r1, r4
   842ae:	f7fe fc17 	bl	82ae0 <__swsetup_r>
   842b2:	2800      	cmp	r0, #0
   842b4:	d1f6      	bne.n	842a4 <__swbuf_r+0x88>
   842b6:	89a2      	ldrh	r2, [r4, #12]
   842b8:	6926      	ldr	r6, [r4, #16]
   842ba:	b293      	uxth	r3, r2
   842bc:	e7bf      	b.n	8423e <__swbuf_r+0x22>
   842be:	f7fe fd41 	bl	82d44 <__sinit>
   842c2:	e7b3      	b.n	8422c <__swbuf_r+0x10>

000842c4 <_wcrtomb_r>:
   842c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   842c8:	461e      	mov	r6, r3
   842ca:	b086      	sub	sp, #24
   842cc:	460c      	mov	r4, r1
   842ce:	4605      	mov	r5, r0
   842d0:	4617      	mov	r7, r2
   842d2:	4b0f      	ldr	r3, [pc, #60]	; (84310 <_wcrtomb_r+0x4c>)
   842d4:	b191      	cbz	r1, 842fc <_wcrtomb_r+0x38>
   842d6:	f8d3 8000 	ldr.w	r8, [r3]
   842da:	f7ff f8f3 	bl	834c4 <__locale_charset>
   842de:	9600      	str	r6, [sp, #0]
   842e0:	4603      	mov	r3, r0
   842e2:	4621      	mov	r1, r4
   842e4:	463a      	mov	r2, r7
   842e6:	4628      	mov	r0, r5
   842e8:	47c0      	blx	r8
   842ea:	1c43      	adds	r3, r0, #1
   842ec:	d103      	bne.n	842f6 <_wcrtomb_r+0x32>
   842ee:	2200      	movs	r2, #0
   842f0:	238a      	movs	r3, #138	; 0x8a
   842f2:	6032      	str	r2, [r6, #0]
   842f4:	602b      	str	r3, [r5, #0]
   842f6:	b006      	add	sp, #24
   842f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   842fc:	681f      	ldr	r7, [r3, #0]
   842fe:	f7ff f8e1 	bl	834c4 <__locale_charset>
   84302:	9600      	str	r6, [sp, #0]
   84304:	4603      	mov	r3, r0
   84306:	4622      	mov	r2, r4
   84308:	4628      	mov	r0, r5
   8430a:	a903      	add	r1, sp, #12
   8430c:	47b8      	blx	r7
   8430e:	e7ec      	b.n	842ea <_wcrtomb_r+0x26>
   84310:	20070a60 	.word	0x20070a60

00084314 <__ascii_wctomb>:
   84314:	b121      	cbz	r1, 84320 <__ascii_wctomb+0xc>
   84316:	2aff      	cmp	r2, #255	; 0xff
   84318:	d804      	bhi.n	84324 <__ascii_wctomb+0x10>
   8431a:	700a      	strb	r2, [r1, #0]
   8431c:	2001      	movs	r0, #1
   8431e:	4770      	bx	lr
   84320:	4608      	mov	r0, r1
   84322:	4770      	bx	lr
   84324:	238a      	movs	r3, #138	; 0x8a
   84326:	6003      	str	r3, [r0, #0]
   84328:	f04f 30ff 	mov.w	r0, #4294967295
   8432c:	4770      	bx	lr
   8432e:	bf00      	nop

00084330 <_write_r>:
   84330:	b570      	push	{r4, r5, r6, lr}
   84332:	4c08      	ldr	r4, [pc, #32]	; (84354 <_write_r+0x24>)
   84334:	4606      	mov	r6, r0
   84336:	2500      	movs	r5, #0
   84338:	4608      	mov	r0, r1
   8433a:	4611      	mov	r1, r2
   8433c:	461a      	mov	r2, r3
   8433e:	6025      	str	r5, [r4, #0]
   84340:	f7fb ffce 	bl	802e0 <_write>
   84344:	1c43      	adds	r3, r0, #1
   84346:	d000      	beq.n	8434a <_write_r+0x1a>
   84348:	bd70      	pop	{r4, r5, r6, pc}
   8434a:	6823      	ldr	r3, [r4, #0]
   8434c:	2b00      	cmp	r3, #0
   8434e:	d0fb      	beq.n	84348 <_write_r+0x18>
   84350:	6033      	str	r3, [r6, #0]
   84352:	bd70      	pop	{r4, r5, r6, pc}
   84354:	20070b40 	.word	0x20070b40

00084358 <__register_exitproc>:
   84358:	b5f0      	push	{r4, r5, r6, r7, lr}
   8435a:	4c27      	ldr	r4, [pc, #156]	; (843f8 <__register_exitproc+0xa0>)
   8435c:	b085      	sub	sp, #20
   8435e:	6826      	ldr	r6, [r4, #0]
   84360:	4607      	mov	r7, r0
   84362:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84366:	2c00      	cmp	r4, #0
   84368:	d040      	beq.n	843ec <__register_exitproc+0x94>
   8436a:	6865      	ldr	r5, [r4, #4]
   8436c:	2d1f      	cmp	r5, #31
   8436e:	dd1e      	ble.n	843ae <__register_exitproc+0x56>
   84370:	4822      	ldr	r0, [pc, #136]	; (843fc <__register_exitproc+0xa4>)
   84372:	b918      	cbnz	r0, 8437c <__register_exitproc+0x24>
   84374:	f04f 30ff 	mov.w	r0, #4294967295
   84378:	b005      	add	sp, #20
   8437a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8437c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84380:	9103      	str	r1, [sp, #12]
   84382:	9202      	str	r2, [sp, #8]
   84384:	9301      	str	r3, [sp, #4]
   84386:	f7ff f917 	bl	835b8 <malloc>
   8438a:	9903      	ldr	r1, [sp, #12]
   8438c:	4604      	mov	r4, r0
   8438e:	9a02      	ldr	r2, [sp, #8]
   84390:	9b01      	ldr	r3, [sp, #4]
   84392:	2800      	cmp	r0, #0
   84394:	d0ee      	beq.n	84374 <__register_exitproc+0x1c>
   84396:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8439a:	2000      	movs	r0, #0
   8439c:	6025      	str	r5, [r4, #0]
   8439e:	6060      	str	r0, [r4, #4]
   843a0:	4605      	mov	r5, r0
   843a2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843a6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   843aa:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   843ae:	b93f      	cbnz	r7, 843c0 <__register_exitproc+0x68>
   843b0:	1c6b      	adds	r3, r5, #1
   843b2:	2000      	movs	r0, #0
   843b4:	3502      	adds	r5, #2
   843b6:	6063      	str	r3, [r4, #4]
   843b8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   843bc:	b005      	add	sp, #20
   843be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   843c0:	2601      	movs	r6, #1
   843c2:	40ae      	lsls	r6, r5
   843c4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   843c8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   843cc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   843d0:	2f02      	cmp	r7, #2
   843d2:	ea42 0206 	orr.w	r2, r2, r6
   843d6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   843da:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   843de:	d1e7      	bne.n	843b0 <__register_exitproc+0x58>
   843e0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   843e4:	431e      	orrs	r6, r3
   843e6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   843ea:	e7e1      	b.n	843b0 <__register_exitproc+0x58>
   843ec:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   843f0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843f4:	e7b9      	b.n	8436a <__register_exitproc+0x12>
   843f6:	bf00      	nop
   843f8:	00084ba0 	.word	0x00084ba0
   843fc:	000835b9 	.word	0x000835b9

00084400 <_close_r>:
   84400:	b538      	push	{r3, r4, r5, lr}
   84402:	4c07      	ldr	r4, [pc, #28]	; (84420 <_close_r+0x20>)
   84404:	2300      	movs	r3, #0
   84406:	4605      	mov	r5, r0
   84408:	4608      	mov	r0, r1
   8440a:	6023      	str	r3, [r4, #0]
   8440c:	f7fc fdfa 	bl	81004 <_close>
   84410:	1c43      	adds	r3, r0, #1
   84412:	d000      	beq.n	84416 <_close_r+0x16>
   84414:	bd38      	pop	{r3, r4, r5, pc}
   84416:	6823      	ldr	r3, [r4, #0]
   84418:	2b00      	cmp	r3, #0
   8441a:	d0fb      	beq.n	84414 <_close_r+0x14>
   8441c:	602b      	str	r3, [r5, #0]
   8441e:	bd38      	pop	{r3, r4, r5, pc}
   84420:	20070b40 	.word	0x20070b40

00084424 <_fclose_r>:
   84424:	b570      	push	{r4, r5, r6, lr}
   84426:	460c      	mov	r4, r1
   84428:	4605      	mov	r5, r0
   8442a:	b131      	cbz	r1, 8443a <_fclose_r+0x16>
   8442c:	b110      	cbz	r0, 84434 <_fclose_r+0x10>
   8442e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84430:	2b00      	cmp	r3, #0
   84432:	d02f      	beq.n	84494 <_fclose_r+0x70>
   84434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84438:	b90b      	cbnz	r3, 8443e <_fclose_r+0x1a>
   8443a:	2000      	movs	r0, #0
   8443c:	bd70      	pop	{r4, r5, r6, pc}
   8443e:	4628      	mov	r0, r5
   84440:	4621      	mov	r1, r4
   84442:	f7fe fc63 	bl	82d0c <_fflush_r>
   84446:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84448:	4606      	mov	r6, r0
   8444a:	b133      	cbz	r3, 8445a <_fclose_r+0x36>
   8444c:	4628      	mov	r0, r5
   8444e:	69e1      	ldr	r1, [r4, #28]
   84450:	4798      	blx	r3
   84452:	2800      	cmp	r0, #0
   84454:	bfb8      	it	lt
   84456:	f04f 36ff 	movlt.w	r6, #4294967295
   8445a:	89a3      	ldrh	r3, [r4, #12]
   8445c:	061b      	lsls	r3, r3, #24
   8445e:	d41c      	bmi.n	8449a <_fclose_r+0x76>
   84460:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84462:	b141      	cbz	r1, 84476 <_fclose_r+0x52>
   84464:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84468:	4299      	cmp	r1, r3
   8446a:	d002      	beq.n	84472 <_fclose_r+0x4e>
   8446c:	4628      	mov	r0, r5
   8446e:	f7fe fdad 	bl	82fcc <_free_r>
   84472:	2300      	movs	r3, #0
   84474:	6323      	str	r3, [r4, #48]	; 0x30
   84476:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84478:	b121      	cbz	r1, 84484 <_fclose_r+0x60>
   8447a:	4628      	mov	r0, r5
   8447c:	f7fe fda6 	bl	82fcc <_free_r>
   84480:	2300      	movs	r3, #0
   84482:	6463      	str	r3, [r4, #68]	; 0x44
   84484:	f7fe fcd8 	bl	82e38 <__sfp_lock_acquire>
   84488:	2300      	movs	r3, #0
   8448a:	81a3      	strh	r3, [r4, #12]
   8448c:	f7fe fcd6 	bl	82e3c <__sfp_lock_release>
   84490:	4630      	mov	r0, r6
   84492:	bd70      	pop	{r4, r5, r6, pc}
   84494:	f7fe fc56 	bl	82d44 <__sinit>
   84498:	e7cc      	b.n	84434 <_fclose_r+0x10>
   8449a:	4628      	mov	r0, r5
   8449c:	6921      	ldr	r1, [r4, #16]
   8449e:	f7fe fd95 	bl	82fcc <_free_r>
   844a2:	e7dd      	b.n	84460 <_fclose_r+0x3c>

000844a4 <fclose>:
   844a4:	4b02      	ldr	r3, [pc, #8]	; (844b0 <fclose+0xc>)
   844a6:	4601      	mov	r1, r0
   844a8:	6818      	ldr	r0, [r3, #0]
   844aa:	f7ff bfbb 	b.w	84424 <_fclose_r>
   844ae:	bf00      	nop
   844b0:	20070628 	.word	0x20070628

000844b4 <_fstat_r>:
   844b4:	b538      	push	{r3, r4, r5, lr}
   844b6:	4c08      	ldr	r4, [pc, #32]	; (844d8 <_fstat_r+0x24>)
   844b8:	2300      	movs	r3, #0
   844ba:	4605      	mov	r5, r0
   844bc:	4608      	mov	r0, r1
   844be:	4611      	mov	r1, r2
   844c0:	6023      	str	r3, [r4, #0]
   844c2:	f7fc fda3 	bl	8100c <_fstat>
   844c6:	1c43      	adds	r3, r0, #1
   844c8:	d000      	beq.n	844cc <_fstat_r+0x18>
   844ca:	bd38      	pop	{r3, r4, r5, pc}
   844cc:	6823      	ldr	r3, [r4, #0]
   844ce:	2b00      	cmp	r3, #0
   844d0:	d0fb      	beq.n	844ca <_fstat_r+0x16>
   844d2:	602b      	str	r3, [r5, #0]
   844d4:	bd38      	pop	{r3, r4, r5, pc}
   844d6:	bf00      	nop
   844d8:	20070b40 	.word	0x20070b40

000844dc <_isatty_r>:
   844dc:	b538      	push	{r3, r4, r5, lr}
   844de:	4c07      	ldr	r4, [pc, #28]	; (844fc <_isatty_r+0x20>)
   844e0:	2300      	movs	r3, #0
   844e2:	4605      	mov	r5, r0
   844e4:	4608      	mov	r0, r1
   844e6:	6023      	str	r3, [r4, #0]
   844e8:	f7fc fd96 	bl	81018 <_isatty>
   844ec:	1c43      	adds	r3, r0, #1
   844ee:	d000      	beq.n	844f2 <_isatty_r+0x16>
   844f0:	bd38      	pop	{r3, r4, r5, pc}
   844f2:	6823      	ldr	r3, [r4, #0]
   844f4:	2b00      	cmp	r3, #0
   844f6:	d0fb      	beq.n	844f0 <_isatty_r+0x14>
   844f8:	602b      	str	r3, [r5, #0]
   844fa:	bd38      	pop	{r3, r4, r5, pc}
   844fc:	20070b40 	.word	0x20070b40

00084500 <_lseek_r>:
   84500:	b570      	push	{r4, r5, r6, lr}
   84502:	4c08      	ldr	r4, [pc, #32]	; (84524 <_lseek_r+0x24>)
   84504:	4606      	mov	r6, r0
   84506:	2500      	movs	r5, #0
   84508:	4608      	mov	r0, r1
   8450a:	4611      	mov	r1, r2
   8450c:	461a      	mov	r2, r3
   8450e:	6025      	str	r5, [r4, #0]
   84510:	f7fc fd84 	bl	8101c <_lseek>
   84514:	1c43      	adds	r3, r0, #1
   84516:	d000      	beq.n	8451a <_lseek_r+0x1a>
   84518:	bd70      	pop	{r4, r5, r6, pc}
   8451a:	6823      	ldr	r3, [r4, #0]
   8451c:	2b00      	cmp	r3, #0
   8451e:	d0fb      	beq.n	84518 <_lseek_r+0x18>
   84520:	6033      	str	r3, [r6, #0]
   84522:	bd70      	pop	{r4, r5, r6, pc}
   84524:	20070b40 	.word	0x20070b40

00084528 <_read_r>:
   84528:	b570      	push	{r4, r5, r6, lr}
   8452a:	4c08      	ldr	r4, [pc, #32]	; (8454c <_read_r+0x24>)
   8452c:	4606      	mov	r6, r0
   8452e:	2500      	movs	r5, #0
   84530:	4608      	mov	r0, r1
   84532:	4611      	mov	r1, r2
   84534:	461a      	mov	r2, r3
   84536:	6025      	str	r5, [r4, #0]
   84538:	f7fb feb2 	bl	802a0 <_read>
   8453c:	1c43      	adds	r3, r0, #1
   8453e:	d000      	beq.n	84542 <_read_r+0x1a>
   84540:	bd70      	pop	{r4, r5, r6, pc}
   84542:	6823      	ldr	r3, [r4, #0]
   84544:	2b00      	cmp	r3, #0
   84546:	d0fb      	beq.n	84540 <_read_r+0x18>
   84548:	6033      	str	r3, [r6, #0]
   8454a:	bd70      	pop	{r4, r5, r6, pc}
   8454c:	20070b40 	.word	0x20070b40

00084550 <__aeabi_uldivmod>:
   84550:	b94b      	cbnz	r3, 84566 <__aeabi_uldivmod+0x16>
   84552:	b942      	cbnz	r2, 84566 <__aeabi_uldivmod+0x16>
   84554:	2900      	cmp	r1, #0
   84556:	bf08      	it	eq
   84558:	2800      	cmpeq	r0, #0
   8455a:	d002      	beq.n	84562 <__aeabi_uldivmod+0x12>
   8455c:	f04f 31ff 	mov.w	r1, #4294967295
   84560:	4608      	mov	r0, r1
   84562:	f000 b83b 	b.w	845dc <__aeabi_idiv0>
   84566:	b082      	sub	sp, #8
   84568:	46ec      	mov	ip, sp
   8456a:	e92d 5000 	stmdb	sp!, {ip, lr}
   8456e:	f000 f81d 	bl	845ac <__gnu_uldivmod_helper>
   84572:	f8dd e004 	ldr.w	lr, [sp, #4]
   84576:	b002      	add	sp, #8
   84578:	bc0c      	pop	{r2, r3}
   8457a:	4770      	bx	lr

0008457c <__gnu_ldivmod_helper>:
   8457c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   84580:	9e08      	ldr	r6, [sp, #32]
   84582:	4614      	mov	r4, r2
   84584:	461d      	mov	r5, r3
   84586:	4680      	mov	r8, r0
   84588:	4689      	mov	r9, r1
   8458a:	f000 f829 	bl	845e0 <__divdi3>
   8458e:	fb04 f301 	mul.w	r3, r4, r1
   84592:	fba4 ab00 	umull	sl, fp, r4, r0
   84596:	fb00 3205 	mla	r2, r0, r5, r3
   8459a:	4493      	add	fp, r2
   8459c:	ebb8 080a 	subs.w	r8, r8, sl
   845a0:	eb69 090b 	sbc.w	r9, r9, fp
   845a4:	e9c6 8900 	strd	r8, r9, [r6]
   845a8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000845ac <__gnu_uldivmod_helper>:
   845ac:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   845b0:	9e08      	ldr	r6, [sp, #32]
   845b2:	4614      	mov	r4, r2
   845b4:	461d      	mov	r5, r3
   845b6:	4680      	mov	r8, r0
   845b8:	4689      	mov	r9, r1
   845ba:	f000 f961 	bl	84880 <__udivdi3>
   845be:	fb00 f505 	mul.w	r5, r0, r5
   845c2:	fba0 ab04 	umull	sl, fp, r0, r4
   845c6:	fb04 5401 	mla	r4, r4, r1, r5
   845ca:	44a3      	add	fp, r4
   845cc:	ebb8 080a 	subs.w	r8, r8, sl
   845d0:	eb69 090b 	sbc.w	r9, r9, fp
   845d4:	e9c6 8900 	strd	r8, r9, [r6]
   845d8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000845dc <__aeabi_idiv0>:
   845dc:	4770      	bx	lr
   845de:	bf00      	nop

000845e0 <__divdi3>:
   845e0:	2900      	cmp	r1, #0
   845e2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   845e6:	f2c0 80a1 	blt.w	8472c <__divdi3+0x14c>
   845ea:	2400      	movs	r4, #0
   845ec:	2b00      	cmp	r3, #0
   845ee:	f2c0 8098 	blt.w	84722 <__divdi3+0x142>
   845f2:	4615      	mov	r5, r2
   845f4:	4606      	mov	r6, r0
   845f6:	460f      	mov	r7, r1
   845f8:	2b00      	cmp	r3, #0
   845fa:	d13f      	bne.n	8467c <__divdi3+0x9c>
   845fc:	428a      	cmp	r2, r1
   845fe:	d958      	bls.n	846b2 <__divdi3+0xd2>
   84600:	fab2 f382 	clz	r3, r2
   84604:	b14b      	cbz	r3, 8461a <__divdi3+0x3a>
   84606:	f1c3 0220 	rsb	r2, r3, #32
   8460a:	fa01 f703 	lsl.w	r7, r1, r3
   8460e:	fa20 f202 	lsr.w	r2, r0, r2
   84612:	409d      	lsls	r5, r3
   84614:	fa00 f603 	lsl.w	r6, r0, r3
   84618:	4317      	orrs	r7, r2
   8461a:	0c29      	lsrs	r1, r5, #16
   8461c:	fbb7 f2f1 	udiv	r2, r7, r1
   84620:	fb01 7712 	mls	r7, r1, r2, r7
   84624:	b2a8      	uxth	r0, r5
   84626:	fb00 f302 	mul.w	r3, r0, r2
   8462a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8462e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   84632:	42bb      	cmp	r3, r7
   84634:	d909      	bls.n	8464a <__divdi3+0x6a>
   84636:	197f      	adds	r7, r7, r5
   84638:	f102 3cff 	add.w	ip, r2, #4294967295
   8463c:	f080 8105 	bcs.w	8484a <__divdi3+0x26a>
   84640:	42bb      	cmp	r3, r7
   84642:	f240 8102 	bls.w	8484a <__divdi3+0x26a>
   84646:	3a02      	subs	r2, #2
   84648:	442f      	add	r7, r5
   8464a:	1aff      	subs	r7, r7, r3
   8464c:	fbb7 f3f1 	udiv	r3, r7, r1
   84650:	fb01 7113 	mls	r1, r1, r3, r7
   84654:	fb00 f003 	mul.w	r0, r0, r3
   84658:	b2b6      	uxth	r6, r6
   8465a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8465e:	4288      	cmp	r0, r1
   84660:	d908      	bls.n	84674 <__divdi3+0x94>
   84662:	1949      	adds	r1, r1, r5
   84664:	f103 37ff 	add.w	r7, r3, #4294967295
   84668:	f080 80f1 	bcs.w	8484e <__divdi3+0x26e>
   8466c:	4288      	cmp	r0, r1
   8466e:	f240 80ee 	bls.w	8484e <__divdi3+0x26e>
   84672:	3b02      	subs	r3, #2
   84674:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   84678:	2300      	movs	r3, #0
   8467a:	e003      	b.n	84684 <__divdi3+0xa4>
   8467c:	428b      	cmp	r3, r1
   8467e:	d90a      	bls.n	84696 <__divdi3+0xb6>
   84680:	2300      	movs	r3, #0
   84682:	461a      	mov	r2, r3
   84684:	4610      	mov	r0, r2
   84686:	4619      	mov	r1, r3
   84688:	b114      	cbz	r4, 84690 <__divdi3+0xb0>
   8468a:	4240      	negs	r0, r0
   8468c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84690:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84694:	4770      	bx	lr
   84696:	fab3 f883 	clz	r8, r3
   8469a:	f1b8 0f00 	cmp.w	r8, #0
   8469e:	f040 8088 	bne.w	847b2 <__divdi3+0x1d2>
   846a2:	428b      	cmp	r3, r1
   846a4:	d302      	bcc.n	846ac <__divdi3+0xcc>
   846a6:	4282      	cmp	r2, r0
   846a8:	f200 80e2 	bhi.w	84870 <__divdi3+0x290>
   846ac:	2300      	movs	r3, #0
   846ae:	2201      	movs	r2, #1
   846b0:	e7e8      	b.n	84684 <__divdi3+0xa4>
   846b2:	b912      	cbnz	r2, 846ba <__divdi3+0xda>
   846b4:	2301      	movs	r3, #1
   846b6:	fbb3 f5f2 	udiv	r5, r3, r2
   846ba:	fab5 f285 	clz	r2, r5
   846be:	2a00      	cmp	r2, #0
   846c0:	d13a      	bne.n	84738 <__divdi3+0x158>
   846c2:	1b7f      	subs	r7, r7, r5
   846c4:	0c28      	lsrs	r0, r5, #16
   846c6:	fa1f fc85 	uxth.w	ip, r5
   846ca:	2301      	movs	r3, #1
   846cc:	fbb7 f1f0 	udiv	r1, r7, r0
   846d0:	fb00 7711 	mls	r7, r0, r1, r7
   846d4:	fb0c f201 	mul.w	r2, ip, r1
   846d8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   846dc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   846e0:	42ba      	cmp	r2, r7
   846e2:	d907      	bls.n	846f4 <__divdi3+0x114>
   846e4:	197f      	adds	r7, r7, r5
   846e6:	f101 38ff 	add.w	r8, r1, #4294967295
   846ea:	d202      	bcs.n	846f2 <__divdi3+0x112>
   846ec:	42ba      	cmp	r2, r7
   846ee:	f200 80c4 	bhi.w	8487a <__divdi3+0x29a>
   846f2:	4641      	mov	r1, r8
   846f4:	1abf      	subs	r7, r7, r2
   846f6:	fbb7 f2f0 	udiv	r2, r7, r0
   846fa:	fb00 7012 	mls	r0, r0, r2, r7
   846fe:	fb0c fc02 	mul.w	ip, ip, r2
   84702:	b2b6      	uxth	r6, r6
   84704:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   84708:	4584      	cmp	ip, r0
   8470a:	d907      	bls.n	8471c <__divdi3+0x13c>
   8470c:	1940      	adds	r0, r0, r5
   8470e:	f102 37ff 	add.w	r7, r2, #4294967295
   84712:	d202      	bcs.n	8471a <__divdi3+0x13a>
   84714:	4584      	cmp	ip, r0
   84716:	f200 80ae 	bhi.w	84876 <__divdi3+0x296>
   8471a:	463a      	mov	r2, r7
   8471c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   84720:	e7b0      	b.n	84684 <__divdi3+0xa4>
   84722:	43e4      	mvns	r4, r4
   84724:	4252      	negs	r2, r2
   84726:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8472a:	e762      	b.n	845f2 <__divdi3+0x12>
   8472c:	4240      	negs	r0, r0
   8472e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84732:	f04f 34ff 	mov.w	r4, #4294967295
   84736:	e759      	b.n	845ec <__divdi3+0xc>
   84738:	4095      	lsls	r5, r2
   8473a:	f1c2 0920 	rsb	r9, r2, #32
   8473e:	fa27 f109 	lsr.w	r1, r7, r9
   84742:	fa26 f909 	lsr.w	r9, r6, r9
   84746:	4097      	lsls	r7, r2
   84748:	0c28      	lsrs	r0, r5, #16
   8474a:	fbb1 f8f0 	udiv	r8, r1, r0
   8474e:	fb00 1118 	mls	r1, r0, r8, r1
   84752:	fa1f fc85 	uxth.w	ip, r5
   84756:	fb0c f308 	mul.w	r3, ip, r8
   8475a:	ea49 0907 	orr.w	r9, r9, r7
   8475e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   84762:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   84766:	428b      	cmp	r3, r1
   84768:	fa06 f602 	lsl.w	r6, r6, r2
   8476c:	d908      	bls.n	84780 <__divdi3+0x1a0>
   8476e:	1949      	adds	r1, r1, r5
   84770:	f108 32ff 	add.w	r2, r8, #4294967295
   84774:	d27a      	bcs.n	8486c <__divdi3+0x28c>
   84776:	428b      	cmp	r3, r1
   84778:	d978      	bls.n	8486c <__divdi3+0x28c>
   8477a:	f1a8 0802 	sub.w	r8, r8, #2
   8477e:	4429      	add	r1, r5
   84780:	1ac9      	subs	r1, r1, r3
   84782:	fbb1 f3f0 	udiv	r3, r1, r0
   84786:	fb00 1713 	mls	r7, r0, r3, r1
   8478a:	fb0c f203 	mul.w	r2, ip, r3
   8478e:	fa1f f989 	uxth.w	r9, r9
   84792:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   84796:	42ba      	cmp	r2, r7
   84798:	d907      	bls.n	847aa <__divdi3+0x1ca>
   8479a:	197f      	adds	r7, r7, r5
   8479c:	f103 31ff 	add.w	r1, r3, #4294967295
   847a0:	d260      	bcs.n	84864 <__divdi3+0x284>
   847a2:	42ba      	cmp	r2, r7
   847a4:	d95e      	bls.n	84864 <__divdi3+0x284>
   847a6:	3b02      	subs	r3, #2
   847a8:	442f      	add	r7, r5
   847aa:	1abf      	subs	r7, r7, r2
   847ac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   847b0:	e78c      	b.n	846cc <__divdi3+0xec>
   847b2:	f1c8 0220 	rsb	r2, r8, #32
   847b6:	fa25 f102 	lsr.w	r1, r5, r2
   847ba:	fa03 fc08 	lsl.w	ip, r3, r8
   847be:	fa27 f302 	lsr.w	r3, r7, r2
   847c2:	fa20 f202 	lsr.w	r2, r0, r2
   847c6:	fa07 f708 	lsl.w	r7, r7, r8
   847ca:	ea41 0c0c 	orr.w	ip, r1, ip
   847ce:	ea4f 491c 	mov.w	r9, ip, lsr #16
   847d2:	fbb3 f1f9 	udiv	r1, r3, r9
   847d6:	fb09 3311 	mls	r3, r9, r1, r3
   847da:	fa1f fa8c 	uxth.w	sl, ip
   847de:	fb0a fb01 	mul.w	fp, sl, r1
   847e2:	4317      	orrs	r7, r2
   847e4:	0c3a      	lsrs	r2, r7, #16
   847e6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   847ea:	459b      	cmp	fp, r3
   847ec:	fa05 f008 	lsl.w	r0, r5, r8
   847f0:	d908      	bls.n	84804 <__divdi3+0x224>
   847f2:	eb13 030c 	adds.w	r3, r3, ip
   847f6:	f101 32ff 	add.w	r2, r1, #4294967295
   847fa:	d235      	bcs.n	84868 <__divdi3+0x288>
   847fc:	459b      	cmp	fp, r3
   847fe:	d933      	bls.n	84868 <__divdi3+0x288>
   84800:	3902      	subs	r1, #2
   84802:	4463      	add	r3, ip
   84804:	ebcb 0303 	rsb	r3, fp, r3
   84808:	fbb3 f2f9 	udiv	r2, r3, r9
   8480c:	fb09 3312 	mls	r3, r9, r2, r3
   84810:	fb0a fa02 	mul.w	sl, sl, r2
   84814:	b2bf      	uxth	r7, r7
   84816:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8481a:	45ba      	cmp	sl, r7
   8481c:	d908      	bls.n	84830 <__divdi3+0x250>
   8481e:	eb17 070c 	adds.w	r7, r7, ip
   84822:	f102 33ff 	add.w	r3, r2, #4294967295
   84826:	d21b      	bcs.n	84860 <__divdi3+0x280>
   84828:	45ba      	cmp	sl, r7
   8482a:	d919      	bls.n	84860 <__divdi3+0x280>
   8482c:	3a02      	subs	r2, #2
   8482e:	4467      	add	r7, ip
   84830:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   84834:	fba5 0100 	umull	r0, r1, r5, r0
   84838:	ebca 0707 	rsb	r7, sl, r7
   8483c:	428f      	cmp	r7, r1
   8483e:	f04f 0300 	mov.w	r3, #0
   84842:	d30a      	bcc.n	8485a <__divdi3+0x27a>
   84844:	d005      	beq.n	84852 <__divdi3+0x272>
   84846:	462a      	mov	r2, r5
   84848:	e71c      	b.n	84684 <__divdi3+0xa4>
   8484a:	4662      	mov	r2, ip
   8484c:	e6fd      	b.n	8464a <__divdi3+0x6a>
   8484e:	463b      	mov	r3, r7
   84850:	e710      	b.n	84674 <__divdi3+0x94>
   84852:	fa06 f608 	lsl.w	r6, r6, r8
   84856:	4286      	cmp	r6, r0
   84858:	d2f5      	bcs.n	84846 <__divdi3+0x266>
   8485a:	1e6a      	subs	r2, r5, #1
   8485c:	2300      	movs	r3, #0
   8485e:	e711      	b.n	84684 <__divdi3+0xa4>
   84860:	461a      	mov	r2, r3
   84862:	e7e5      	b.n	84830 <__divdi3+0x250>
   84864:	460b      	mov	r3, r1
   84866:	e7a0      	b.n	847aa <__divdi3+0x1ca>
   84868:	4611      	mov	r1, r2
   8486a:	e7cb      	b.n	84804 <__divdi3+0x224>
   8486c:	4690      	mov	r8, r2
   8486e:	e787      	b.n	84780 <__divdi3+0x1a0>
   84870:	4643      	mov	r3, r8
   84872:	4642      	mov	r2, r8
   84874:	e706      	b.n	84684 <__divdi3+0xa4>
   84876:	3a02      	subs	r2, #2
   84878:	e750      	b.n	8471c <__divdi3+0x13c>
   8487a:	3902      	subs	r1, #2
   8487c:	442f      	add	r7, r5
   8487e:	e739      	b.n	846f4 <__divdi3+0x114>

00084880 <__udivdi3>:
   84880:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84884:	4614      	mov	r4, r2
   84886:	4605      	mov	r5, r0
   84888:	460e      	mov	r6, r1
   8488a:	2b00      	cmp	r3, #0
   8488c:	d143      	bne.n	84916 <__udivdi3+0x96>
   8488e:	428a      	cmp	r2, r1
   84890:	d953      	bls.n	8493a <__udivdi3+0xba>
   84892:	fab2 f782 	clz	r7, r2
   84896:	b157      	cbz	r7, 848ae <__udivdi3+0x2e>
   84898:	f1c7 0620 	rsb	r6, r7, #32
   8489c:	fa20 f606 	lsr.w	r6, r0, r6
   848a0:	fa01 f307 	lsl.w	r3, r1, r7
   848a4:	fa02 f407 	lsl.w	r4, r2, r7
   848a8:	fa00 f507 	lsl.w	r5, r0, r7
   848ac:	431e      	orrs	r6, r3
   848ae:	0c21      	lsrs	r1, r4, #16
   848b0:	fbb6 f2f1 	udiv	r2, r6, r1
   848b4:	fb01 6612 	mls	r6, r1, r2, r6
   848b8:	b2a0      	uxth	r0, r4
   848ba:	fb00 f302 	mul.w	r3, r0, r2
   848be:	0c2f      	lsrs	r7, r5, #16
   848c0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   848c4:	42b3      	cmp	r3, r6
   848c6:	d909      	bls.n	848dc <__udivdi3+0x5c>
   848c8:	1936      	adds	r6, r6, r4
   848ca:	f102 37ff 	add.w	r7, r2, #4294967295
   848ce:	f080 80fd 	bcs.w	84acc <__udivdi3+0x24c>
   848d2:	42b3      	cmp	r3, r6
   848d4:	f240 80fa 	bls.w	84acc <__udivdi3+0x24c>
   848d8:	3a02      	subs	r2, #2
   848da:	4426      	add	r6, r4
   848dc:	1af6      	subs	r6, r6, r3
   848de:	fbb6 f3f1 	udiv	r3, r6, r1
   848e2:	fb01 6113 	mls	r1, r1, r3, r6
   848e6:	fb00 f003 	mul.w	r0, r0, r3
   848ea:	b2ad      	uxth	r5, r5
   848ec:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   848f0:	4288      	cmp	r0, r1
   848f2:	d908      	bls.n	84906 <__udivdi3+0x86>
   848f4:	1909      	adds	r1, r1, r4
   848f6:	f103 36ff 	add.w	r6, r3, #4294967295
   848fa:	f080 80e9 	bcs.w	84ad0 <__udivdi3+0x250>
   848fe:	4288      	cmp	r0, r1
   84900:	f240 80e6 	bls.w	84ad0 <__udivdi3+0x250>
   84904:	3b02      	subs	r3, #2
   84906:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8490a:	2300      	movs	r3, #0
   8490c:	4610      	mov	r0, r2
   8490e:	4619      	mov	r1, r3
   84910:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84914:	4770      	bx	lr
   84916:	428b      	cmp	r3, r1
   84918:	d84c      	bhi.n	849b4 <__udivdi3+0x134>
   8491a:	fab3 f683 	clz	r6, r3
   8491e:	2e00      	cmp	r6, #0
   84920:	d14f      	bne.n	849c2 <__udivdi3+0x142>
   84922:	428b      	cmp	r3, r1
   84924:	d302      	bcc.n	8492c <__udivdi3+0xac>
   84926:	4282      	cmp	r2, r0
   84928:	f200 80dd 	bhi.w	84ae6 <__udivdi3+0x266>
   8492c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84930:	2300      	movs	r3, #0
   84932:	2201      	movs	r2, #1
   84934:	4610      	mov	r0, r2
   84936:	4619      	mov	r1, r3
   84938:	4770      	bx	lr
   8493a:	b912      	cbnz	r2, 84942 <__udivdi3+0xc2>
   8493c:	2401      	movs	r4, #1
   8493e:	fbb4 f4f2 	udiv	r4, r4, r2
   84942:	fab4 f284 	clz	r2, r4
   84946:	2a00      	cmp	r2, #0
   84948:	f040 8082 	bne.w	84a50 <__udivdi3+0x1d0>
   8494c:	1b09      	subs	r1, r1, r4
   8494e:	0c26      	lsrs	r6, r4, #16
   84950:	b2a7      	uxth	r7, r4
   84952:	2301      	movs	r3, #1
   84954:	fbb1 f0f6 	udiv	r0, r1, r6
   84958:	fb06 1110 	mls	r1, r6, r0, r1
   8495c:	fb07 f200 	mul.w	r2, r7, r0
   84960:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   84964:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   84968:	428a      	cmp	r2, r1
   8496a:	d907      	bls.n	8497c <__udivdi3+0xfc>
   8496c:	1909      	adds	r1, r1, r4
   8496e:	f100 3cff 	add.w	ip, r0, #4294967295
   84972:	d202      	bcs.n	8497a <__udivdi3+0xfa>
   84974:	428a      	cmp	r2, r1
   84976:	f200 80c8 	bhi.w	84b0a <__udivdi3+0x28a>
   8497a:	4660      	mov	r0, ip
   8497c:	1a89      	subs	r1, r1, r2
   8497e:	fbb1 f2f6 	udiv	r2, r1, r6
   84982:	fb06 1112 	mls	r1, r6, r2, r1
   84986:	fb07 f702 	mul.w	r7, r7, r2
   8498a:	b2ad      	uxth	r5, r5
   8498c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   84990:	42af      	cmp	r7, r5
   84992:	d908      	bls.n	849a6 <__udivdi3+0x126>
   84994:	192c      	adds	r4, r5, r4
   84996:	f102 31ff 	add.w	r1, r2, #4294967295
   8499a:	f080 809b 	bcs.w	84ad4 <__udivdi3+0x254>
   8499e:	42a7      	cmp	r7, r4
   849a0:	f240 8098 	bls.w	84ad4 <__udivdi3+0x254>
   849a4:	3a02      	subs	r2, #2
   849a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   849aa:	4610      	mov	r0, r2
   849ac:	4619      	mov	r1, r3
   849ae:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849b2:	4770      	bx	lr
   849b4:	2300      	movs	r3, #0
   849b6:	461a      	mov	r2, r3
   849b8:	4610      	mov	r0, r2
   849ba:	4619      	mov	r1, r3
   849bc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849c0:	4770      	bx	lr
   849c2:	f1c6 0520 	rsb	r5, r6, #32
   849c6:	fa22 f705 	lsr.w	r7, r2, r5
   849ca:	fa03 f406 	lsl.w	r4, r3, r6
   849ce:	fa21 f305 	lsr.w	r3, r1, r5
   849d2:	fa01 fb06 	lsl.w	fp, r1, r6
   849d6:	fa20 f505 	lsr.w	r5, r0, r5
   849da:	433c      	orrs	r4, r7
   849dc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   849e0:	fbb3 fcf8 	udiv	ip, r3, r8
   849e4:	fb08 331c 	mls	r3, r8, ip, r3
   849e8:	fa1f f984 	uxth.w	r9, r4
   849ec:	fb09 fa0c 	mul.w	sl, r9, ip
   849f0:	ea45 0b0b 	orr.w	fp, r5, fp
   849f4:	ea4f 451b 	mov.w	r5, fp, lsr #16
   849f8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   849fc:	459a      	cmp	sl, r3
   849fe:	fa02 f206 	lsl.w	r2, r2, r6
   84a02:	d904      	bls.n	84a0e <__udivdi3+0x18e>
   84a04:	191b      	adds	r3, r3, r4
   84a06:	f10c 35ff 	add.w	r5, ip, #4294967295
   84a0a:	d36f      	bcc.n	84aec <__udivdi3+0x26c>
   84a0c:	46ac      	mov	ip, r5
   84a0e:	ebca 0303 	rsb	r3, sl, r3
   84a12:	fbb3 f5f8 	udiv	r5, r3, r8
   84a16:	fb08 3315 	mls	r3, r8, r5, r3
   84a1a:	fb09 f905 	mul.w	r9, r9, r5
   84a1e:	fa1f fb8b 	uxth.w	fp, fp
   84a22:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   84a26:	45b9      	cmp	r9, r7
   84a28:	d904      	bls.n	84a34 <__udivdi3+0x1b4>
   84a2a:	193f      	adds	r7, r7, r4
   84a2c:	f105 33ff 	add.w	r3, r5, #4294967295
   84a30:	d362      	bcc.n	84af8 <__udivdi3+0x278>
   84a32:	461d      	mov	r5, r3
   84a34:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   84a38:	fbac 2302 	umull	r2, r3, ip, r2
   84a3c:	ebc9 0707 	rsb	r7, r9, r7
   84a40:	429f      	cmp	r7, r3
   84a42:	f04f 0500 	mov.w	r5, #0
   84a46:	d34a      	bcc.n	84ade <__udivdi3+0x25e>
   84a48:	d046      	beq.n	84ad8 <__udivdi3+0x258>
   84a4a:	4662      	mov	r2, ip
   84a4c:	462b      	mov	r3, r5
   84a4e:	e75d      	b.n	8490c <__udivdi3+0x8c>
   84a50:	4094      	lsls	r4, r2
   84a52:	f1c2 0920 	rsb	r9, r2, #32
   84a56:	fa21 fc09 	lsr.w	ip, r1, r9
   84a5a:	4091      	lsls	r1, r2
   84a5c:	fa20 f909 	lsr.w	r9, r0, r9
   84a60:	0c26      	lsrs	r6, r4, #16
   84a62:	fbbc f8f6 	udiv	r8, ip, r6
   84a66:	fb06 cc18 	mls	ip, r6, r8, ip
   84a6a:	b2a7      	uxth	r7, r4
   84a6c:	fb07 f308 	mul.w	r3, r7, r8
   84a70:	ea49 0901 	orr.w	r9, r9, r1
   84a74:	ea4f 4119 	mov.w	r1, r9, lsr #16
   84a78:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   84a7c:	4563      	cmp	r3, ip
   84a7e:	fa00 f502 	lsl.w	r5, r0, r2
   84a82:	d909      	bls.n	84a98 <__udivdi3+0x218>
   84a84:	eb1c 0c04 	adds.w	ip, ip, r4
   84a88:	f108 32ff 	add.w	r2, r8, #4294967295
   84a8c:	d23b      	bcs.n	84b06 <__udivdi3+0x286>
   84a8e:	4563      	cmp	r3, ip
   84a90:	d939      	bls.n	84b06 <__udivdi3+0x286>
   84a92:	f1a8 0802 	sub.w	r8, r8, #2
   84a96:	44a4      	add	ip, r4
   84a98:	ebc3 0c0c 	rsb	ip, r3, ip
   84a9c:	fbbc f3f6 	udiv	r3, ip, r6
   84aa0:	fb06 c113 	mls	r1, r6, r3, ip
   84aa4:	fb07 f203 	mul.w	r2, r7, r3
   84aa8:	fa1f f989 	uxth.w	r9, r9
   84aac:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   84ab0:	428a      	cmp	r2, r1
   84ab2:	d907      	bls.n	84ac4 <__udivdi3+0x244>
   84ab4:	1909      	adds	r1, r1, r4
   84ab6:	f103 30ff 	add.w	r0, r3, #4294967295
   84aba:	d222      	bcs.n	84b02 <__udivdi3+0x282>
   84abc:	428a      	cmp	r2, r1
   84abe:	d920      	bls.n	84b02 <__udivdi3+0x282>
   84ac0:	3b02      	subs	r3, #2
   84ac2:	4421      	add	r1, r4
   84ac4:	1a89      	subs	r1, r1, r2
   84ac6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   84aca:	e743      	b.n	84954 <__udivdi3+0xd4>
   84acc:	463a      	mov	r2, r7
   84ace:	e705      	b.n	848dc <__udivdi3+0x5c>
   84ad0:	4633      	mov	r3, r6
   84ad2:	e718      	b.n	84906 <__udivdi3+0x86>
   84ad4:	460a      	mov	r2, r1
   84ad6:	e766      	b.n	849a6 <__udivdi3+0x126>
   84ad8:	40b0      	lsls	r0, r6
   84ada:	4290      	cmp	r0, r2
   84adc:	d2b5      	bcs.n	84a4a <__udivdi3+0x1ca>
   84ade:	f10c 32ff 	add.w	r2, ip, #4294967295
   84ae2:	2300      	movs	r3, #0
   84ae4:	e712      	b.n	8490c <__udivdi3+0x8c>
   84ae6:	4633      	mov	r3, r6
   84ae8:	4632      	mov	r2, r6
   84aea:	e70f      	b.n	8490c <__udivdi3+0x8c>
   84aec:	459a      	cmp	sl, r3
   84aee:	d98d      	bls.n	84a0c <__udivdi3+0x18c>
   84af0:	f1ac 0c02 	sub.w	ip, ip, #2
   84af4:	4423      	add	r3, r4
   84af6:	e78a      	b.n	84a0e <__udivdi3+0x18e>
   84af8:	45b9      	cmp	r9, r7
   84afa:	d99a      	bls.n	84a32 <__udivdi3+0x1b2>
   84afc:	3d02      	subs	r5, #2
   84afe:	4427      	add	r7, r4
   84b00:	e798      	b.n	84a34 <__udivdi3+0x1b4>
   84b02:	4603      	mov	r3, r0
   84b04:	e7de      	b.n	84ac4 <__udivdi3+0x244>
   84b06:	4690      	mov	r8, r2
   84b08:	e7c6      	b.n	84a98 <__udivdi3+0x218>
   84b0a:	3802      	subs	r0, #2
   84b0c:	4421      	add	r1, r4
   84b0e:	e735      	b.n	8497c <__udivdi3+0xfc>
   84b10:	00000001 	.word	0x00000001
   84b14:	00000002 	.word	0x00000002
   84b18:	00000004 	.word	0x00000004
   84b1c:	00000008 	.word	0x00000008
   84b20:	00000010 	.word	0x00000010
   84b24:	00000020 	.word	0x00000020
   84b28:	00000040 	.word	0x00000040
   84b2c:	00000080 	.word	0x00000080
   84b30:	00000100 	.word	0x00000100
   84b34:	00000200 	.word	0x00000200
   84b38:	00000400 	.word	0x00000400
   84b3c:	6c65480a 	.word	0x6c65480a
   84b40:	202c6f6c 	.word	0x202c6f6c
   84b44:	6c726f57 	.word	0x6c726f57
   84b48:	00002164 	.word	0x00002164
   84b4c:	4f430d0a 	.word	0x4f430d0a
   84b50:	45544e55 	.word	0x45544e55
   84b54:	203a4152 	.word	0x203a4152
   84b58:	00756c25 	.word	0x00756c25
   84b5c:	4f430d0a 	.word	0x4f430d0a
   84b60:	45544e55 	.word	0x45544e55
   84b64:	203a4252 	.word	0x203a4252
   84b68:	00756c25 	.word	0x00756c25
   84b6c:	3a4b450a 	.word	0x3a4b450a
   84b70:	00642520 	.word	0x00642520
   84b74:	49520d0a 	.word	0x49520d0a
   84b78:	57544847 	.word	0x57544847
   84b7c:	4c454548 	.word	0x4c454548
   84b80:	6c25203a 	.word	0x6c25203a
   84b84:	00000075 	.word	0x00000075
   84b88:	454c0d0a 	.word	0x454c0d0a
   84b8c:	48575446 	.word	0x48575446
   84b90:	3a4c4545 	.word	0x3a4c4545
   84b94:	756c2520 	.word	0x756c2520
   84b98:	00000000 	.word	0x00000000
   84b9c:	00000043 	.word	0x00000043

00084ba0 <_global_impure_ptr>:
   84ba0:	20070200 33323130 37363534 42413938     ... 0123456789AB
   84bb0:	46454443 00000000 33323130 37363534     CDEF....01234567
   84bc0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84bd0:	0000296c                                l)..

00084bd4 <zeroes.6721>:
   84bd4:	30303030 30303030 30303030 30303030     0000000000000000

00084be4 <blanks.6720>:
   84be4:	20202020 20202020 20202020 20202020                     

00084bf4 <_init>:
   84bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84bf6:	bf00      	nop
   84bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84bfa:	bc08      	pop	{r3}
   84bfc:	469e      	mov	lr, r3
   84bfe:	4770      	bx	lr

00084c00 <__init_array_start>:
   84c00:	00082ba5 	.word	0x00082ba5

00084c04 <__frame_dummy_init_array_entry>:
   84c04:	00080119                                ....

00084c08 <_fini>:
   84c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84c0a:	bf00      	nop
   84c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84c0e:	bc08      	pop	{r3}
   84c10:	469e      	mov	lr, r3
   84c12:	4770      	bx	lr

00084c14 <__fini_array_start>:
   84c14:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	200701f8 	.word	0x200701f8

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <pulse_channels>:
2007012c:	40094000 00000000 0000000b 00010000     .@.@............
2007013c:	00000000 0000c350 00000000 00000000     ....P...........
	...
20070158:	00000024 00000043 00000001 000007d0     $...C...........
20070168:	40094000 00000001 0000000b 00010000     .@.@............
20070178:	00000000 0000c350 00000000 00000000     ....P...........
	...
20070194:	00000024 00000045 00000001 000007d0     $...E...........

200701a4 <pulse_timers>:
200701a4:	40080000 00000001 0000001c 0000001c     ...@............
200701b4:	00090600 00000002 00000000 00000008     ................
200701c4:	00000002 40080000 00000000 0000001b     .......@........
200701d4:	0000001b 00090600 00000039 00000001     ........9.......
200701e4:	00000008 00000002                       ........

200701ec <pulse_clock_setting>:
200701ec:	000f4240 00000000 0501bd00              @B..........

200701f8 <SystemCoreClock>:
200701f8:	003d0900 00000000                       ..=.....

20070200 <impure_data>:
20070200:	00000000 200704ec 20070554 200705bc     ....... T.. ... 
	...
20070234:	00084b9c 00000000 00000000 00000000     .K..............
	...
200702a8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200702b8:	0005deec 0000000b 00000000 00000000     ................
	...

20070628 <_impure_ptr>:
20070628:	20070200                                ... 

2007062c <lc_ctype_charset>:
2007062c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007064c <__mb_cur_max>:
2007064c:	00000001                                ....

20070650 <__malloc_av_>:
	...
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 

20070a58 <__malloc_trim_threshold>:
20070a58:	00020000                                ....

20070a5c <__malloc_sbrk_base>:
20070a5c:	ffffffff                                ....

20070a60 <__wctomb>:
20070a60:	00084315                                .C..
