{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642096191917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642096191918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:49:51 2022 " "Processing started: Thu Jan 13 18:49:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642096191918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1642096191918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_9 -c TEST_9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_9 -c TEST_9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1642096191918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1642096192664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1642096192664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAMPLE-behavioral " "Found design unit 1: SAMPLE-behavioral" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642096203700 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAMPLE " "Found entity 1: SAMPLE" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642096203700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642096203700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAMPLE " "Elaborating entity \"SAMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1642096203796 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda1 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda1\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda2 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda2\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda3 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda3\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda4 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda4\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda5 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda5\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda6 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda6\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203799 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda7 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda7\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203800 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda8 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda8\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203800 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda9 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda9\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203800 "|SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dioda10 TEST_9.vhd(210) " "VHDL Process Statement warning at TEST_9.vhd(210): inferring latch(es) for signal or variable \"dioda10\", which holds its previous value in one or more paths through the process" {  } { { "TEST_9.vhd" "" { Text "D:/DoSkasowania/VScodeWorkSpace/WorkSpace/QUARTUS/TEST_9/TEST_9.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642096203800 "|SAMPLE"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642096204147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:50:04 2022 " "Processing ended: Thu Jan 13 18:50:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642096204147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642096204147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642096204147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1642096204147 ""}
