Timing Analyzer report for c4e6e10
Thu Jun  9 09:57:42 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; c4e6e10                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; c4e6e10.sdc   ; OK     ; Thu Jun  9 09:57:38 2022 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 65.71 MHz ; 65.71 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 4.782 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.411 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.593 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 4.782 ; picorv32:picorv32|decoded_rs1[0]                                                                                                             ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.089     ; 15.150     ;
; 4.870 ; picorv32:picorv32|decoded_rs1[1]                                                                                                             ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.089     ; 15.062     ;
; 4.965 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.512     ; 14.544     ;
; 5.094 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.454     ;
; 5.115 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.473     ; 14.433     ;
; 5.119 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.473     ; 14.429     ;
; 5.133 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.115     ; 14.773     ;
; 5.148 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.400     ;
; 5.149 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.399     ;
; 5.150 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.398     ;
; 5.150 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.398     ;
; 5.157 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.508     ; 14.356     ;
; 5.170 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.115     ; 14.736     ;
; 5.297 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.107     ; 14.617     ;
; 5.316 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.102     ; 14.603     ;
; 5.403 ; picorv32:picorv32|decoded_rs1[0]                                                                                                             ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.088     ; 14.530     ;
; 5.449 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.512     ; 14.060     ;
; 5.452 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.102     ; 14.467     ;
; 5.482 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.512     ; 14.027     ;
; 5.516 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.473     ; 14.032     ;
; 5.537 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.473     ; 14.011     ;
; 5.541 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.473     ; 14.007     ;
; 5.570 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.473     ; 13.978     ;
; 5.571 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.473     ; 13.977     ;
; 5.572 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.473     ; 13.976     ;
; 5.572 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.473     ; 13.976     ;
; 5.578 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.113     ; 14.330     ;
; 5.592 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.468     ; 13.961     ;
; 5.599 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.108     ; 14.314     ;
; 5.620 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0  ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.507     ; 13.894     ;
; 5.635 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.468     ; 13.918     ;
; 5.635 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.468     ; 13.918     ;
; 5.636 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.468     ; 13.917     ;
; 5.637 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.468     ; 13.916     ;
; 5.641 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.872     ;
; 5.670 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.512     ; 13.839     ;
; 5.674 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.839     ;
; 5.674 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.512     ; 13.835     ;
; 5.675 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[18]    ; clk          ; clk         ; 20.000       ; -0.499     ; 13.847     ;
; 5.676 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.499     ; 13.846     ;
; 5.709 ; picorv32:picorv32|decoded_rs1[1]                                                                                                             ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.088     ; 14.224     ;
; 5.720 ; altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.490     ; 13.811     ;
; 5.751 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[22]    ; clk          ; clk         ; 20.000       ; -0.513     ; 13.757     ;
; 5.752 ; picorv32:picorv32|decoded_rs1[1]                                                                                                             ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.115     ; 14.154     ;
; 5.760 ; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0                                                      ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.527     ; 13.734     ;
; 5.765 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.107     ; 14.149     ;
; 5.773 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.460     ; 13.788     ;
; 5.782 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.113     ; 14.126     ;
; 5.796 ; picorv32:picorv32|decoded_rs1[2]                                                                                                             ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.115     ; 14.110     ;
; 5.816 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.460     ; 13.745     ;
; 5.816 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.460     ; 13.745     ;
; 5.817 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.460     ; 13.744     ;
; 5.817 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[23]    ; clk          ; clk         ; 20.000       ; -0.512     ; 13.692     ;
; 5.818 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.460     ; 13.743     ;
; 5.821 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a71~porta_address_reg0  ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.512     ; 13.688     ;
; 5.824 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.512     ; 13.685     ;
; 5.862 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.651     ;
; 5.862 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.492     ; 13.667     ;
; 5.866 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.647     ;
; 5.867 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[18]    ; clk          ; clk         ; 20.000       ; -0.495     ; 13.659     ;
; 5.868 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.495     ; 13.658     ;
; 5.880 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.492     ; 13.649     ;
; 5.882 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.115     ; 14.024     ;
; 5.884 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.492     ; 13.645     ;
; 5.896 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a7~porta_address_reg0   ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.517     ; 13.608     ;
; 5.905 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[5] ; clk          ; clk         ; 20.000       ; -0.473     ; 13.643     ;
; 5.906 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.474     ; 13.641     ;
; 5.907 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.489     ; 13.625     ;
; 5.913 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a103~porta_address_reg0 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.514     ; 13.594     ;
; 5.914 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.115     ; 13.992     ;
; 5.916 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.492     ; 13.613     ;
; 5.917 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.492     ; 13.612     ;
; 5.918 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.492     ; 13.611     ;
; 5.918 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0   ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.492     ; 13.611     ;
; 5.924 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.474     ; 13.623     ;
; 5.928 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.489     ; 13.604     ;
; 5.928 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.474     ; 13.619     ;
; 5.932 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.489     ; 13.600     ;
; 5.943 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[22]    ; clk          ; clk         ; 20.000       ; -0.509     ; 13.569     ;
; 5.950 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.468     ; 13.603     ;
; 5.954 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.468     ; 13.599     ;
; 5.960 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.474     ; 13.587     ;
; 5.961 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.489     ; 13.571     ;
; 5.961 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.474     ; 13.586     ;
; 5.962 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.489     ; 13.570     ;
; 5.962 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.474     ; 13.585     ;
; 5.962 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.474     ; 13.585     ;
; 5.963 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.489     ; 13.569     ;
; 5.963 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.489     ; 13.569     ;
; 5.967 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[26]    ; clk          ; clk         ; 20.000       ; -0.505     ; 13.549     ;
; 5.983 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[20]    ; clk          ; clk         ; 20.000       ; -0.484     ; 13.554     ;
; 5.998 ; picorv32:picorv32|decoded_rs1[0]                                                                                                             ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.115     ; 13.908     ;
; 6.009 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[23]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.504     ;
; 6.014 ; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a3~portb_address_reg0                                                      ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.494     ; 13.513     ;
; 6.016 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.508     ; 13.497     ;
; 6.046 ; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a3~portb_address_reg0                                                      ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.494     ; 13.481     ;
; 6.056 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0  ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.480     ; 13.485     ;
; 6.061 ; picorv32:picorv32|decoded_rs1[3]                                                                                                             ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.108     ; 13.852     ;
; 6.068 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a35~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.491     ; 13.462     ;
; 6.074 ; altsyncram:main_ram[0][23]__6|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.488     ; 13.459     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.411 ; picorv32:picorv32|mem_addr[5]                             ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.139      ;
; 0.452 ; rs232phytx_state                                          ; rs232phytx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tx_count[2]                                               ; tx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tx_count[1]                                               ; tx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tx_count[3]                                               ; tx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx_fifo_readable                                     ; uart_tx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx_fifo_consume[1]                                   ; uart_rx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx_fifo_consume[3]                                   ; uart_rx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx_fifo_consume[2]                                   ; uart_rx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rx_count[2]                                               ; rx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rx_count[1]                                               ; rx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rx_count[3]                                               ; rx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rs232phyrx_state                                          ; rs232phyrx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; dgt_count[2]                                              ; dgt_count[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dgt_count[1]                                              ; dgt_count[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_readable                                     ; uart_rx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_pending                                           ; uart_rx_pending                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[1]                                   ; uart_rx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[3]                                   ; uart_rx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[2]                                   ; uart_rx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_en_storage                                          ; timer_en_storage                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_enable_storage                                      ; timer_enable_storage                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_pending_r                                           ; timer_pending_r                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_update_value_storage                                ; timer_update_value_storage                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state                                                     ; state                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_state[1]                            ; picorv32:picorv32|irq_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[31]                         ; picorv32:picorv32|mem_rdata_q[31]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[6]                          ; picorv32:picorv32|mem_rdata_q[6]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[23]                         ; picorv32:picorv32|mem_rdata_q[23]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[21]                         ; picorv32:picorv32|mem_rdata_q[21]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[24]                         ; picorv32:picorv32|mem_rdata_q[24]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[3]                          ; picorv32:picorv32|mem_rdata_q[3]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[14]                         ; picorv32:picorv32|mem_rdata_q[14]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[22]                         ; picorv32:picorv32|mem_rdata_q[22]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[0]                          ; picorv32:picorv32|mem_rdata_q[0]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[13]                         ; picorv32:picorv32|mem_rdata_q[13]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[4]                          ; picorv32:picorv32|mem_rdata_q[4]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[1]                          ; picorv32:picorv32|mem_rdata_q[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[5]                          ; picorv32:picorv32|mem_rdata_q[5]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[12]                         ; picorv32:picorv32|mem_rdata_q[12]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[2]                          ; picorv32:picorv32|mem_rdata_q[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|pcpi_timeout_counter[1]                 ; picorv32:picorv32|pcpi_timeout_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|pcpi_timeout_counter[3]                 ; picorv32:picorv32|pcpi_timeout_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|pcpi_timeout_counter[2]                 ; picorv32:picorv32|pcpi_timeout_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 32.908 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 68.64 MHz ; 68.64 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 5.431 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.592 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 5.431 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.080     ; 14.511     ;
; 5.457 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.080     ; 14.485     ;
; 5.722 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.103     ; 14.197     ;
; 5.739 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.103     ; 14.180     ;
; 5.875 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.418     ; 13.729     ;
; 5.895 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.418     ; 13.709     ;
; 5.905 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.418     ; 13.699     ;
; 5.929 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.418     ; 13.675     ;
; 5.929 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.418     ; 13.675     ;
; 5.930 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.418     ; 13.674     ;
; 5.931 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.418     ; 13.673     ;
; 5.933 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.096     ; 13.993     ;
; 5.951 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.091     ; 13.980     ;
; 5.978 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.454     ; 13.590     ;
; 5.980 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.078     ; 13.964     ;
; 6.095 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.091     ; 13.836     ;
; 6.130 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.448     ; 13.444     ;
; 6.211 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.099     ; 13.712     ;
; 6.249 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.098     ; 13.675     ;
; 6.287 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.078     ; 13.657     ;
; 6.294 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.420     ; 13.308     ;
; 6.314 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.420     ; 13.288     ;
; 6.324 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.420     ; 13.278     ;
; 6.348 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.420     ; 13.254     ;
; 6.348 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.420     ; 13.254     ;
; 6.349 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.420     ; 13.253     ;
; 6.350 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.420     ; 13.252     ;
; 6.362 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.557     ;
; 6.362 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.096     ; 13.564     ;
; 6.400 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.099     ; 13.523     ;
; 6.417 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.502     ;
; 6.448 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.454     ; 13.120     ;
; 6.458 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.454     ; 13.110     ;
; 6.499 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.420     ;
; 6.503 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.416     ;
; 6.547 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.412     ; 13.063     ;
; 6.589 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.412     ; 13.021     ;
; 6.590 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.412     ; 13.020     ;
; 6.591 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.412     ; 13.019     ;
; 6.592 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.412     ; 13.018     ;
; 6.600 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.448     ; 12.974     ;
; 6.610 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.448     ; 12.964     ;
; 6.624 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.450     ; 12.948     ;
; 6.634 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.454     ; 12.934     ;
; 6.639 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.454     ; 12.929     ;
; 6.639 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[5] ; clk          ; clk         ; 20.000       ; -0.418     ; 12.965     ;
; 6.648 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.437     ; 12.937     ;
; 6.656 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.263     ;
; 6.658 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.098     ; 13.266     ;
; 6.661 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.258     ;
; 6.663 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[18]    ; clk          ; clk         ; 20.000       ; -0.442     ; 12.917     ;
; 6.664 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.442     ; 12.916     ;
; 6.666 ; altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0                                                    ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.433     ; 12.923     ;
; 6.667 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.437     ; 12.918     ;
; 6.674 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.093     ; 13.255     ;
; 6.675 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.432     ; 12.915     ;
; 6.676 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[22]    ; clk          ; clk         ; 20.000       ; -0.455     ; 12.891     ;
; 6.677 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.908     ;
; 6.678 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.078     ; 13.266     ;
; 6.688 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[8]     ; clk          ; clk         ; 20.000       ; -0.076     ; 13.258     ;
; 6.695 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.432     ; 12.895     ;
; 6.700 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.093     ; 13.229     ;
; 6.701 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.412     ; 12.909     ;
; 6.702 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.437     ; 12.883     ;
; 6.702 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.437     ; 12.883     ;
; 6.702 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.420     ; 12.900     ;
; 6.703 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.437     ; 12.882     ;
; 6.704 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.437     ; 12.881     ;
; 6.705 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.432     ; 12.885     ;
; 6.711 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.412     ; 12.899     ;
; 6.714 ; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.465     ; 12.843     ;
; 6.721 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.420     ; 12.881     ;
; 6.729 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.432     ; 12.861     ;
; 6.729 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.432     ; 12.861     ;
; 6.730 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.432     ; 12.860     ;
; 6.731 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.432     ; 12.859     ;
; 6.731 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.420     ; 12.871     ;
; 6.743 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.407     ; 12.872     ;
; 6.756 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.420     ; 12.846     ;
; 6.756 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.420     ; 12.846     ;
; 6.757 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.420     ; 12.845     ;
; 6.758 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.420     ; 12.844     ;
; 6.762 ; picorv32:picorv32|cpuregs~128                                                                                                               ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.080     ; 13.180     ;
; 6.770 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[23]    ; clk          ; clk         ; 20.000       ; -0.454     ; 12.798     ;
; 6.770 ; picorv32:picorv32|cpuregs~842                                                                                                               ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.098     ; 13.154     ;
; 6.772 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.103     ; 13.147     ;
; 6.776 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.454     ; 12.792     ;
; 6.785 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.407     ; 12.830     ;
; 6.786 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.448     ; 12.788     ;
; 6.786 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.407     ; 12.829     ;
; 6.787 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.407     ; 12.828     ;
; 6.788 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.407     ; 12.827     ;
; 6.791 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.448     ; 12.783     ;
; 6.801 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0 ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.425     ; 12.796     ;
; 6.805 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a71~porta_address_reg0 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.454     ; 12.763     ;
; 6.815 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[18]    ; clk          ; clk         ; 20.000       ; -0.436     ; 12.771     ;
; 6.816 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.436     ; 12.770     ;
; 6.818 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[8]     ; clk          ; clk         ; 20.000       ; -0.076     ; 13.128     ;
; 6.828 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[22]    ; clk          ; clk         ; 20.000       ; -0.449     ; 12.745     ;
; 6.838 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a35~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.434     ; 12.750     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; picorv32:picorv32|mem_addr[5]                             ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.421      ; 1.034      ;
; 0.401 ; dgt_count[2]                                              ; dgt_count[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dgt_count[1]                                              ; dgt_count[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rs232phytx_state                                          ; rs232phytx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[2]                                               ; tx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[1]                                               ; tx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[3]                                               ; tx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_readable                                     ; uart_tx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_readable                                     ; uart_rx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_pending                                           ; uart_rx_pending                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[1]                                   ; uart_rx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[3]                                   ; uart_rx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[2]                                   ; uart_rx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[1]                                   ; uart_rx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[3]                                   ; uart_rx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[2]                                   ; uart_rx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_en_storage                                          ; timer_en_storage                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_enable_storage                                      ; timer_enable_storage                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_pending_r                                           ; timer_pending_r                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_update_value_storage                                ; timer_update_value_storage                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[2]                                               ; rx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[1]                                               ; rx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[3]                                               ; rx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rs232phyrx_state                                          ; rs232phyrx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_state[1]                            ; picorv32:picorv32|irq_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[31]                         ; picorv32:picorv32|mem_rdata_q[31]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[6]                          ; picorv32:picorv32|mem_rdata_q[6]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[23]                         ; picorv32:picorv32|mem_rdata_q[23]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[24]                         ; picorv32:picorv32|mem_rdata_q[24]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[14]                         ; picorv32:picorv32|mem_rdata_q[14]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[0]                          ; picorv32:picorv32|mem_rdata_q[0]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[13]                         ; picorv32:picorv32|mem_rdata_q[13]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[4]                          ; picorv32:picorv32|mem_rdata_q[4]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[1]                          ; picorv32:picorv32|mem_rdata_q[1]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[5]                          ; picorv32:picorv32|mem_rdata_q[5]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[12]                         ; picorv32:picorv32|mem_rdata_q[12]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[1]                 ; picorv32:picorv32|pcpi_timeout_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[3]                 ; picorv32:picorv32|pcpi_timeout_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[2]                 ; picorv32:picorv32|pcpi_timeout_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; state                                                     ; state                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1              ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[25]                         ; picorv32:picorv32|mem_rdata_q[25]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[19]                         ; picorv32:picorv32|mem_rdata_q[19]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[29]                         ; picorv32:picorv32|mem_rdata_q[29]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[28]                         ; picorv32:picorv32|mem_rdata_q[28]                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.393 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 12.995 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.131 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.198 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 12.995 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.045     ; 6.967      ;
; 13.054 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.045     ; 6.908      ;
; 13.303 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.051     ; 6.653      ;
; 13.309 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.046     ; 6.652      ;
; 13.341 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.608      ;
; 13.377 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.572      ;
; 13.378 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.571      ;
; 13.394 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.046     ; 6.567      ;
; 13.403 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.551      ;
; 13.438 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.511      ;
; 13.465 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.484      ;
; 13.470 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.495      ;
; 13.502 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.055     ; 6.450      ;
; 13.536 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.051     ; 6.420      ;
; 13.569 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.380      ;
; 13.585 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.380      ;
; 13.599 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.350      ;
; 13.600 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[1]     ; clk          ; clk         ; 20.000       ; -0.055     ; 6.352      ;
; 13.608 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.341      ;
; 13.629 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.246     ; 6.132      ;
; 13.636 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[16]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.318      ;
; 13.642 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.222     ; 6.143      ;
; 13.652 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.222     ; 6.133      ;
; 13.668 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.222     ; 6.117      ;
; 13.670 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.279      ;
; 13.673 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.222     ; 6.112      ;
; 13.673 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_op1[16]    ; clk          ; clk         ; 20.000       ; -0.035     ; 6.299      ;
; 13.674 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.222     ; 6.111      ;
; 13.677 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.222     ; 6.108      ;
; 13.678 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a67~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.222     ; 6.107      ;
; 13.722 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.048     ; 6.237      ;
; 13.726 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.242     ; 6.039      ;
; 13.729 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.236      ;
; 13.737 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[8]     ; clk          ; clk         ; 20.000       ; -0.041     ; 6.229      ;
; 13.743 ; picorv32:picorv32|cpuregs~128                                                                                                               ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.222      ;
; 13.775 ; picorv32:picorv32|cpuregs~842                                                                                                               ; picorv32:picorv32|reg_out[10]    ; clk          ; clk         ; 20.000       ; -0.050     ; 6.182      ;
; 13.780 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.048     ; 6.179      ;
; 13.787 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|irq_mask[0]    ; clk          ; clk         ; 20.000       ; -0.046     ; 6.174      ;
; 13.791 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.158      ;
; 13.798 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.984      ;
; 13.803 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.146      ;
; 13.808 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.974      ;
; 13.820 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[8]     ; clk          ; clk         ; 20.000       ; -0.041     ; 6.146      ;
; 13.824 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.225     ; 5.958      ;
; 13.829 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.953      ;
; 13.830 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.952      ;
; 13.833 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.949      ;
; 13.834 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a3~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.948      ;
; 13.834 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[2]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.131      ;
; 13.846 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.103      ;
; 13.846 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|irq_mask[0]    ; clk          ; clk         ; 20.000       ; -0.046     ; 6.115      ;
; 13.852 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_out[29]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.097      ;
; 13.856 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.246     ; 5.905      ;
; 13.859 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_op1[27]    ; clk          ; clk         ; 20.000       ; -0.034     ; 6.114      ;
; 13.864 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.058     ; 6.085      ;
; 13.866 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.246     ; 5.895      ;
; 13.869 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_op1[5]     ; clk          ; clk         ; 20.000       ; -0.034     ; 6.104      ;
; 13.883 ; picorv32:picorv32|decoded_imm_j[2]                                                                                                          ; picorv32:picorv32|reg_op2[12]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.071      ;
; 13.885 ; picorv32:picorv32|cpuregs~192                                                                                                               ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.042     ; 6.080      ;
; 13.888 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_op1[24]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.066      ;
; 13.889 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[15]    ; clk          ; clk         ; 20.000       ; -0.047     ; 6.071      ;
; 13.889 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_op1[24]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.065      ;
; 13.891 ; picorv32:picorv32|decoded_imm_j[3]                                                                                                          ; picorv32:picorv32|reg_op2[12]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.063      ;
; 13.897 ; picorv32:picorv32|decoded_rs1[0]                                                                                                            ; picorv32:picorv32|reg_op1[0]     ; clk          ; clk         ; 20.000       ; -0.054     ; 6.056      ;
; 13.898 ; picorv32:picorv32|cpuregs~787                                                                                                               ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.053     ; 6.056      ;
; 13.906 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_op1[16]    ; clk          ; clk         ; 20.000       ; -0.035     ; 6.066      ;
; 13.919 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.048     ; 6.040      ;
; 13.922 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[4]     ; clk          ; clk         ; 20.000       ; -0.055     ; 6.030      ;
; 13.923 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.232     ; 5.852      ;
; 13.932 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.232     ; 5.843      ;
; 13.932 ; picorv32:picorv32|decoded_rs1[3]                                                                                                            ; picorv32:picorv32|reg_op1[27]    ; clk          ; clk         ; 20.000       ; -0.034     ; 6.041      ;
; 13.934 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[18]    ; clk          ; clk         ; 20.000       ; -0.234     ; 5.839      ;
; 13.935 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[19]    ; clk          ; clk         ; 20.000       ; -0.234     ; 5.838      ;
; 13.936 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0 ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.242     ; 5.829      ;
; 13.938 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.221     ; 5.848      ;
; 13.947 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.221     ; 5.839      ;
; 13.948 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_op1[5]     ; clk          ; clk         ; 20.000       ; -0.034     ; 6.025      ;
; 13.949 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.232     ; 5.826      ;
; 13.951 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[9]     ; clk          ; clk         ; 20.000       ; -0.048     ; 6.008      ;
; 13.953 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[27]    ; clk          ; clk         ; 20.000       ; -0.242     ; 5.812      ;
; 13.953 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[28]    ; clk          ; clk         ; 20.000       ; -0.246     ; 5.808      ;
; 13.953 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.232     ; 5.822      ;
; 13.954 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.232     ; 5.821      ;
; 13.955 ; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; picorv32:picorv32|reg_out[25]    ; clk          ; clk         ; 20.000       ; -0.255     ; 5.797      ;
; 13.956 ; picorv32:picorv32|decoded_rs1[1]                                                                                                            ; picorv32:picorv32|reg_op1[0]     ; clk          ; clk         ; 20.000       ; -0.054     ; 5.997      ;
; 13.957 ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[24]    ; clk          ; clk         ; 20.000       ; -0.246     ; 5.804      ;
; 13.957 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.232     ; 5.818      ;
; 13.958 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a0~porta_address_reg0  ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.232     ; 5.817      ;
; 13.963 ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                ; picorv32:picorv32|reg_out[31]    ; clk          ; clk         ; 20.000       ; -0.242     ; 5.802      ;
; 13.964 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|instr_waitirq  ; clk          ; clk         ; 20.000       ; -0.221     ; 5.822      ;
; 13.968 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[4] ; clk          ; clk         ; 20.000       ; -0.221     ; 5.818      ;
; 13.969 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a99~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[2] ; clk          ; clk         ; 20.000       ; -0.216     ; 5.822      ;
; 13.969 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[0] ; clk          ; clk         ; 20.000       ; -0.221     ; 5.817      ;
; 13.969 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a39~porta_address_reg0 ; picorv32:picorv32|reg_out[13]    ; clk          ; clk         ; 20.000       ; -0.235     ; 5.803      ;
; 13.970 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[26]    ; clk          ; clk         ; 20.000       ; -0.053     ; 5.984      ;
; 13.972 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[3] ; clk          ; clk         ; 20.000       ; -0.221     ; 5.814      ;
; 13.973 ; altsyncram:rom_rtl_0|altsyncram_6i61:auto_generated|altsyncram:ram_block1a0|altsyncram_1j93:auto_generated|ram_block1a96~porta_address_reg0 ; picorv32:picorv32|decoded_rs1[1] ; clk          ; clk         ; 20.000       ; -0.221     ; 5.813      ;
; 13.983 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_op1[15]    ; clk          ; clk         ; 20.000       ; -0.034     ; 5.990      ;
; 13.984 ; picorv32:picorv32|decoded_rs1[2]                                                                                                            ; picorv32:picorv32|reg_out[0]     ; clk          ; clk         ; 20.000       ; -0.045     ; 5.978      ;
; 13.987 ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                 ; picorv32:picorv32|instr_retirq   ; clk          ; clk         ; 20.000       ; -0.229     ; 5.791      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; picorv32:picorv32|mem_addr[5]                             ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.454      ;
; 0.144 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.149 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.482      ;
; 0.150 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.481      ;
; 0.160 ; picorv32:picorv32|mem_wdata[24]                           ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.485      ;
; 0.162 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.494      ;
; 0.165 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.489      ;
; 0.173 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.505      ;
; 0.174 ; picorv32:picorv32|mem_addr[8]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.504      ;
; 0.181 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.503      ;
; 0.184 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.515      ;
; 0.185 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.514      ;
; 0.186 ; rs232phytx_state                                          ; rs232phytx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_readable                                     ; uart_tx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_readable                                     ; uart_rx_fifo_readable                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_pending                                           ; uart_rx_pending                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[1]                                   ; uart_rx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[3]                                   ; uart_rx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[2]                                   ; uart_rx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[2]                                               ; rx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[1]                                               ; rx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[3]                                               ; rx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rs232phyrx_state                                          ; rs232phyrx_state                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.511      ;
; 0.186 ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1              ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[25]                         ; picorv32:picorv32|mem_rdata_q[25]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[6]                          ; picorv32:picorv32|mem_rdata_q[6]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[29]                         ; picorv32:picorv32|mem_rdata_q[29]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[28]                         ; picorv32:picorv32|mem_rdata_q[28]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[30]                         ; picorv32:picorv32|mem_rdata_q[30]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[0]                          ; picorv32:picorv32|mem_rdata_q[0]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[4]                          ; picorv32:picorv32|mem_rdata_q[4]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[1]                          ; picorv32:picorv32|mem_rdata_q[1]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_rdata_q[5]                          ; picorv32:picorv32|mem_rdata_q[5]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; dgt_count[2]                                              ; dgt_count[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dgt_count[1]                                              ; dgt_count[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[2]                                               ; tx_count[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[1]                                               ; tx_count[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[3]                                               ; tx_count[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_produce[1]                                   ; uart_rx_fifo_produce[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_produce[3]                                   ; uart_rx_fifo_produce[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_produce[2]                                   ; uart_rx_fifo_produce[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_en_storage                                          ; timer_en_storage                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_enable_storage                                      ; timer_enable_storage                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_pending_r                                           ; timer_pending_r                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_update_value_storage                                ; timer_update_value_storage                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state                                                     ; state                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_state[1]                            ; picorv32:picorv32|irq_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[31]                         ; picorv32:picorv32|mem_rdata_q[31]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[19]                         ; picorv32:picorv32|mem_rdata_q[19]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[23]                         ; picorv32:picorv32|mem_rdata_q[23]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[21]                         ; picorv32:picorv32|mem_rdata_q[21]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[16]                         ; picorv32:picorv32|mem_rdata_q[16]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.942 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.782 ; 0.131 ; N/A      ; N/A     ; 9.198               ;
;  clk             ; 4.782 ; 0.131 ; N/A      ; N/A     ; 9.198               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serial_tx        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led5             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led6             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led7             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led9             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment0 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment5 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment6 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_segment7 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit0   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit1   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit2   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit3   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit4   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit5   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit6   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_digit7   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpu_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw7                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw5                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw6                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw3                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw4                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw2                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btnl                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw1                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btnr                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw0                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btnc                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; led4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led5             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led6             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led7             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led8             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led9             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_segment6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; display_segment7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit0   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit1   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit2   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit3   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit4   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit5   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; display_digit6   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; display_digit7   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; led4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led5             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led6             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led7             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led8             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led9             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_segment6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; display_segment7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit0   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit1   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit2   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit3   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit4   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit5   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; display_digit6   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; display_digit7   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led5             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led6             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led7             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led8             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led9             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_segment6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; display_segment7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit0   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit1   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit2   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit3   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit4   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit5   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; display_digit6   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; display_digit7   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 245881   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 245881   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; btnc       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btnl       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btnr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; display_digit0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment4 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment5 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment6 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment7 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; btnc       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btnl       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btnr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; display_digit0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_digit7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment4 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment5 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment6 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_segment7 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun  9 09:57:37 2022
Info: Command: quartus_sta c4e6e10 -c c4e6e10
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'c4e6e10.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.782               0.000 clk 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.593               0.000 clk 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 32.908 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.431               0.000 clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.592               0.000 clk 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.393 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 12.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.995               0.000 clk 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 clk 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.942 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Thu Jun  9 09:57:42 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


