#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f129ab3190 .scope module, "vector_divider_tb" "vector_divider_tb" 2 3;
 .timescale -9 -9;
P_0x55f129a8e070 .param/l "N" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x55f129a8e0b0 .param/l "NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x55f129a8e0f0 .param/l "RAM_SIZE" 0 2 6, +C4<00000000000000000000000000001010>;
v0x55f129ad7640_0 .var "Addr1", 9 0;
v0x55f129ad7720_0 .net "Addr2", 9 0, v0x55f129ad2c80_0;  1 drivers
v0x55f129ad77c0_0 .var "Ndata", 9 0;
v0x55f129ad7860_0 .net "Rdata1", 31 0, v0x55f129ad6a60_0;  1 drivers
v0x55f129ad7920_0 .net "Rdata2", 31 0, v0x55f129ad6b50_0;  1 drivers
v0x55f129ad7a10_0 .var "Wdata1", 31 0;
v0x55f129ad7ad0_0 .net "Wdata2", 31 0, L_0x55f129ad9110;  1 drivers
v0x55f129ad7b70_0 .var "Wenable1", 0 0;
v0x55f129ad7c10_0 .net "Wenable2", 0 0, v0x55f129ad4c00_0;  1 drivers
v0x55f129ad7d40_0 .net "busyvd", 0 0, v0x55f129ad4ca0_0;  1 drivers
v0x55f129ad7de0_0 .var "clock", 0 0;
v0x55f129ad7e80_0 .var "reset", 0 0;
v0x55f129ad7fb0_0 .var "startvd", 0 0;
E_0x55f129a79f90 .event edge, v0x55f129ad4ca0_0;
S_0x55f129a8e230 .scope task, "DumpRam" "DumpRam" 2 146, 2 146 0, S_0x55f129ab3190;
 .timescale -9 -9;
v0x55f129aa2980_0 .var "Count", 31 0;
v0x55f129aa3020_0 .var "StartAddress", 9 0;
v0x55f129aa3f80_0 .var/i "i", 31 0;
E_0x55f129a7dac0 .event posedge, v0x55f129ad1ee0_0;
TD_vector_divider_tb.DumpRam ;
    %vpi_call 2 151 "$display", "-------------------------------" {0 0 0};
    %vpi_call 2 152 "$display", "Dump RAM Results (Addr: Data)" {0 0 0};
    %load/vec4 v0x55f129aa3020_0;
    %pad/u 32;
    %store/vec4 v0x55f129aa3f80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f129aa3f80_0;
    %load/vec4 v0x55f129aa3020_0;
    %pad/u 32;
    %load/vec4 v0x55f129aa2980_0;
    %add;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129aa3f80_0;
    %pad/s 10;
    %store/vec4 v0x55f129ad7640_0, 0, 10;
    %wait E_0x55f129a7dac0;
    %delay 1, 0;
    %load/vec4 v0x55f129aa3f80_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 165 "$display", "Addr %2d (Quotient): %d", v0x55f129aa3f80_0, v0x55f129ad7860_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 167 "$display", "Addr %2d (Rest)    : %d", v0x55f129aa3f80_0, v0x55f129ad7860_0 {0 0 0};
T_0.3 ;
    %load/vec4 v0x55f129aa3f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f129aa3f80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 169 "$display", "-------------------------------" {0 0 0};
    %end;
S_0x55f129ad08e0 .scope module, "u_dut" "vector_divider" 2 58, 3 1 0, S_0x55f129ab3190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "Addr";
    .port_info 3 /OUTPUT 32 "Wdata";
    .port_info 4 /INPUT 32 "Rdata";
    .port_info 5 /INPUT 10 "Ndata";
    .port_info 6 /OUTPUT 1 "Wenable";
    .port_info 7 /INPUT 1 "startvd";
    .port_info 8 /OUTPUT 1 "busyvd";
P_0x55f129ad0a90 .param/l "N" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x55f129ad0ad0 .param/l "NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x55f129ad0b10 .param/l "RAM_SIZE" 0 3 2, +C4<00000000000000000000000000001010>;
v0x55f129ad56c0_0 .net "Addr", 9 0, v0x55f129ad2c80_0;  alias, 1 drivers
v0x55f129ad57a0_0 .net "LoadX_w", 0 0, v0x55f129ad4940_0;  1 drivers
v0x55f129ad5890_0 .net "LoadY_w", 0 0, v0x55f129ad4a30_0;  1 drivers
v0x55f129ad5980_0 .net "Ndata", 9 0, v0x55f129ad77c0_0;  1 drivers
v0x55f129ad5a20_0 .net "Rdata", 31 0, v0x55f129ad6b50_0;  alias, 1 drivers
v0x55f129ad5b10_0 .net "Wdata", 31 0, L_0x55f129ad9110;  alias, 1 drivers
v0x55f129ad5bb0_0 .net "Wdata_control_w", 0 0, v0x55f129ad4b00_0;  1 drivers
v0x55f129ad5ca0_0 .net "Wenable", 0 0, v0x55f129ad4c00_0;  alias, 1 drivers
v0x55f129ad5d40_0 .net "busyvd", 0 0, v0x55f129ad4ca0_0;  alias, 1 drivers
v0x55f129ad5e70_0 .net "clock", 0 0, v0x55f129ad7de0_0;  1 drivers
v0x55f129ad5f10_0 .net "control_Addr_w", 2 0, v0x55f129ad4f20_0;  1 drivers
v0x55f129ad5fb0_0 .net "reset", 0 0, v0x55f129ad7e80_0;  1 drivers
v0x55f129ad6050_0 .net "start_div_w", 0 0, v0x55f129ad5140_0;  1 drivers
v0x55f129ad60f0_0 .net "startvd", 0 0, v0x55f129ad7fb0_0;  1 drivers
v0x55f129ad6190_0 .net "stop_div_w", 0 0, v0x55f129ad53d0_0;  1 drivers
v0x55f129ad6230_0 .net "stopvd_w", 0 0, L_0x55f129ad8f50;  1 drivers
S_0x55f129ad0de0 .scope module, "u_datapath" "datapath" 3 58, 4 1 0, S_0x55f129ad08e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "Addr";
    .port_info 3 /OUTPUT 32 "Wdata";
    .port_info 4 /INPUT 32 "Rdata";
    .port_info 5 /INPUT 10 "Ndata";
    .port_info 6 /INPUT 1 "Wdata_control";
    .port_info 7 /INPUT 1 "LoadX_reg";
    .port_info 8 /INPUT 1 "LoadY_reg";
    .port_info 9 /INPUT 3 "control_Addr";
    .port_info 10 /INPUT 1 "stop_div";
    .port_info 11 /INPUT 1 "start_div";
    .port_info 12 /OUTPUT 1 "stopvd";
P_0x55f129aa9640 .param/l "N" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x55f129aa9680 .param/l "NBITS" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x55f129aa96c0 .param/l "RAM_SIZE" 0 4 2, +C4<00000000000000000000000000001010>;
P_0x55f129aa9700 .param/l "dec_Addr" 0 4 50, C4<011>;
P_0x55f129aa9740 .param/l "hold_Addr" 0 4 51, C4<100>;
P_0x55f129aa9780 .param/l "inc2_Addr" 0 4 49, C4<010>;
P_0x55f129aa97c0 .param/l "inc_Addr" 0 4 48, C4<001>;
P_0x55f129aa9800 .param/l "resetAddr" 0 4 47, C4<000>;
v0x55f129ad2c80_0 .var "Addr", 9 0;
v0x55f129ad2d80_0 .net "LoadX_reg", 0 0, v0x55f129ad4940_0;  alias, 1 drivers
v0x55f129ad2e40_0 .net "LoadY_reg", 0 0, v0x55f129ad4a30_0;  alias, 1 drivers
v0x55f129ad2ee0_0 .net "Ndata", 9 0, v0x55f129ad77c0_0;  alias, 1 drivers
v0x55f129ad2fc0_0 .net "Rdata", 31 0, v0x55f129ad6b50_0;  alias, 1 drivers
v0x55f129ad30a0_0 .net "Wdata", 31 0, L_0x55f129ad9110;  alias, 1 drivers
v0x55f129ad3180_0 .net "Wdata_control", 0 0, v0x55f129ad4b00_0;  alias, 1 drivers
v0x55f129ad3240_0 .net *"_ivl_0", 9 0, L_0x55f129ad8ce0;  1 drivers
L_0x7fd81d4f50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129ad3320_0 .net/2u *"_ivl_10", 0 0, L_0x7fd81d4f50f0;  1 drivers
v0x55f129ad3400_0 .net *"_ivl_2", 8 0, L_0x55f129ad8c40;  1 drivers
L_0x7fd81d4f5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129ad34e0_0 .net *"_ivl_4", 0 0, L_0x7fd81d4f5060;  1 drivers
v0x55f129ad35c0_0 .net *"_ivl_6", 0 0, L_0x55f129ad8e20;  1 drivers
L_0x7fd81d4f50a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f129ad3680_0 .net/2u *"_ivl_8", 0 0, L_0x7fd81d4f50a8;  1 drivers
v0x55f129ad3760_0 .net "clock", 0 0, v0x55f129ad7de0_0;  alias, 1 drivers
v0x55f129ad3800_0 .net "control_Addr", 2 0, v0x55f129ad4f20_0;  alias, 1 drivers
v0x55f129ad38c0_0 .net "quotient_w", 31 0, v0x55f129ad24e0_0;  1 drivers
v0x55f129ad39b0_0 .var "regX", 31 0;
v0x55f129ad3a80_0 .var "regY", 31 0;
v0x55f129ad3b50_0 .net "reset", 0 0, v0x55f129ad7e80_0;  alias, 1 drivers
v0x55f129ad3c20_0 .net "rest_w", 31 0, v0x55f129ad2920_0;  1 drivers
v0x55f129ad3cf0_0 .net "start_div", 0 0, v0x55f129ad5140_0;  alias, 1 drivers
v0x55f129ad3dc0_0 .net "stop_div", 0 0, v0x55f129ad53d0_0;  alias, 1 drivers
v0x55f129ad3e90_0 .net "stopvd", 0 0, L_0x55f129ad8f50;  alias, 1 drivers
L_0x55f129ad8c40 .part v0x55f129ad77c0_0, 0, 9;
L_0x55f129ad8ce0 .concat [ 1 9 0 0], L_0x7fd81d4f5060, L_0x55f129ad8c40;
L_0x55f129ad8e20 .cmp/eq 10, v0x55f129ad2c80_0, L_0x55f129ad8ce0;
L_0x55f129ad8f50 .functor MUXZ 1, L_0x7fd81d4f50f0, L_0x7fd81d4f50a8, L_0x55f129ad8e20, C4<>;
L_0x55f129ad9110 .functor MUXZ 32, v0x55f129ad2920_0, v0x55f129ad24e0_0, v0x55f129ad4b00_0, C4<>;
S_0x55f129ad14d0 .scope module, "u_divide" "divide" 4 61, 5 3 0, S_0x55f129ad0de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /INPUT 32 "dividend";
    .port_info 5 /INPUT 32 "divisor";
    .port_info 6 /OUTPUT 32 "quotient";
    .port_info 7 /OUTPUT 32 "rest";
L_0x55f129a59fc0 .functor NOT 1, L_0x55f129ad8640, C4<0>, C4<0>, C4<0>;
v0x55f129ab0020_0 .net *"_ivl_15", 30 0, L_0x55f129ad8430;  1 drivers
v0x55f129ab0a90_0 .net *"_ivl_17", 29 0, L_0x55f129ad8550;  1 drivers
v0x55f129aab190_0 .net *"_ivl_19", 0 0, L_0x55f129ad8640;  1 drivers
v0x55f129a648b0_0 .net *"_ivl_20", 0 0, L_0x55f129a59fc0;  1 drivers
v0x55f129ad1950_0 .net *"_ivl_22", 30 0, L_0x55f129ad87c0;  1 drivers
v0x55f129ad1a80_0 .net *"_ivl_24", 30 0, L_0x55f129ad8900;  1 drivers
v0x55f129ad1b60_0 .net *"_ivl_30", 32 0, v0x55f129ad2160_0;  1 drivers
v0x55f129ad1c40_0 .net *"_ivl_5", 32 0, L_0x55f129ad8110;  1 drivers
L_0x7fd81d4f5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129ad1d20_0 .net/2u *"_ivl_6", 0 0, L_0x7fd81d4f5018;  1 drivers
v0x55f129ad1e00_0 .net *"_ivl_8", 32 0, L_0x55f129ad81b0;  1 drivers
v0x55f129ad1ee0_0 .net "clock", 0 0, v0x55f129ad7de0_0;  alias, 1 drivers
v0x55f129ad1fa0_0 .net "dividend", 31 0, v0x55f129ad39b0_0;  1 drivers
v0x55f129ad2080_0 .net "divisor", 31 0, v0x55f129ad3a80_0;  1 drivers
v0x55f129ad2160_0 .var "left_mux_output_r", 32 0;
v0x55f129ad2240_0 .net "muxes_output", 63 0, L_0x55f129ad8ad0;  1 drivers
v0x55f129ad2320_0 .net "prest", 32 0, L_0x55f129ad82f0;  1 drivers
v0x55f129ad2400_0 .net "quotient", 31 0, v0x55f129ad24e0_0;  alias, 1 drivers
v0x55f129ad24e0_0 .var "quotient_r", 31 0;
v0x55f129ad25c0_0 .var "rdiv", 63 0;
v0x55f129ad26a0_0 .var "rdivisor", 31 0;
v0x55f129ad2780_0 .net "reset", 0 0, v0x55f129ad7e80_0;  alias, 1 drivers
v0x55f129ad2840_0 .net "rest", 31 0, v0x55f129ad2920_0;  alias, 1 drivers
v0x55f129ad2920_0 .var "rest_r", 31 0;
v0x55f129ad2a00_0 .net "start", 0 0, v0x55f129ad5140_0;  alias, 1 drivers
v0x55f129ad2ac0_0 .net "stop", 0 0, v0x55f129ad53d0_0;  alias, 1 drivers
E_0x55f129a7c440 .event edge, v0x55f129ad2a00_0, v0x55f129ad1fa0_0, v0x55f129ad2320_0, v0x55f129ad25c0_0;
L_0x55f129ad8110 .part v0x55f129ad25c0_0, 31, 33;
L_0x55f129ad81b0 .concat [ 32 1 0 0], v0x55f129ad3a80_0, L_0x7fd81d4f5018;
L_0x55f129ad82f0 .arith/sub 33, L_0x55f129ad8110, L_0x55f129ad81b0;
L_0x55f129ad8430 .part v0x55f129ad39b0_0, 0, 31;
L_0x55f129ad8550 .part v0x55f129ad25c0_0, 0, 30;
L_0x55f129ad8640 .part L_0x55f129ad82f0, 32, 1;
L_0x55f129ad87c0 .concat [ 1 30 0 0], L_0x55f129a59fc0, L_0x55f129ad8550;
L_0x55f129ad8900 .functor MUXZ 31, L_0x55f129ad87c0, L_0x55f129ad8430, v0x55f129ad5140_0, C4<>;
L_0x55f129ad8ad0 .concat8 [ 31 33 0 0], L_0x55f129ad8900, v0x55f129ad2160_0;
S_0x55f129ad4070 .scope module, "u_fsm" "fsm" 3 39, 6 1 0, S_0x55f129ad08e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "Wdata_control";
    .port_info 3 /OUTPUT 1 "LoadX_reg";
    .port_info 4 /OUTPUT 1 "LoadY_reg";
    .port_info 5 /OUTPUT 3 "control_Addr";
    .port_info 6 /OUTPUT 1 "stop_div";
    .port_info 7 /OUTPUT 1 "start_div";
    .port_info 8 /OUTPUT 1 "Wenable";
    .port_info 9 /OUTPUT 1 "busyvd";
    .port_info 10 /INPUT 1 "startvd";
    .port_info 11 /INPUT 1 "stopvd";
P_0x55f129ad4220 .param/l "DIVISION" 0 6 49, C4<010>;
P_0x55f129ad4260 .param/l "IDLE" 0 6 47, C4<000>;
P_0x55f129ad42a0 .param/l "N" 0 6 3, +C4<00000000000000000000000000000101>;
P_0x55f129ad42e0 .param/l "NBITS" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x55f129ad4320 .param/l "RAM_SIZE" 0 6 2, +C4<00000000000000000000000000001010>;
P_0x55f129ad4360 .param/l "READ_MEM" 0 6 48, C4<001>;
P_0x55f129ad43a0 .param/l "STOP" 0 6 51, C4<100>;
P_0x55f129ad43e0 .param/l "WRITE_MEM" 0 6 50, C4<011>;
v0x55f129ad4940_0 .var "LoadX_reg", 0 0;
v0x55f129ad4a30_0 .var "LoadY_reg", 0 0;
v0x55f129ad4b00_0 .var "Wdata_control", 0 0;
v0x55f129ad4c00_0 .var "Wenable", 0 0;
v0x55f129ad4ca0_0 .var "busyvd", 0 0;
v0x55f129ad4d90_0 .net "clock", 0 0, v0x55f129ad7de0_0;  alias, 1 drivers
v0x55f129ad4e80_0 .var "clock_count", 9 0;
v0x55f129ad4f20_0 .var "control_Addr", 2 0;
v0x55f129ad4fe0_0 .var "next_state", 2 0;
v0x55f129ad50a0_0 .net "reset", 0 0, v0x55f129ad7e80_0;  alias, 1 drivers
v0x55f129ad5140_0 .var "start_div", 0 0;
v0x55f129ad5230_0 .net "startvd", 0 0, v0x55f129ad7fb0_0;  alias, 1 drivers
v0x55f129ad52f0_0 .var "state", 2 0;
v0x55f129ad53d0_0 .var "stop_div", 0 0;
v0x55f129ad54c0_0 .net "stopvd", 0 0, L_0x55f129ad8f50;  alias, 1 drivers
E_0x55f129a7c1f0 .event edge, v0x55f129ad52f0_0, v0x55f129ad5230_0, v0x55f129ad4e80_0, v0x55f129ad3e90_0;
S_0x55f129ad6410 .scope module, "u_ram" "myRAM" 2 37, 7 30 0, S_0x55f129ab3190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock1";
    .port_info 1 /INPUT 10 "addr1";
    .port_info 2 /INPUT 32 "Wdata1";
    .port_info 3 /OUTPUT 32 "Rdata1";
    .port_info 4 /INPUT 1 "Wenable1";
    .port_info 5 /INPUT 1 "clock2";
    .port_info 6 /INPUT 10 "addr2";
    .port_info 7 /INPUT 32 "Wdata2";
    .port_info 8 /OUTPUT 32 "Rdata2";
    .port_info 9 /INPUT 1 "Wenable2";
P_0x55f129ad65a0 .param/l "DATAWIDTH" 0 7 33, +C4<00000000000000000000000000100000>;
P_0x55f129ad65e0 .param/l "RAMSIZE" 0 7 32, +C4<00000000000000000000010000000000>;
v0x55f129ad68c0 .array "MYRAM", 1023 0, 31 0;
v0x55f129ad6980_0 .var/i "Nwords", 31 0;
v0x55f129ad6a60_0 .var "Rdata1", 31 0;
v0x55f129ad6b50_0 .var "Rdata2", 31 0;
v0x55f129ad6c60_0 .net "Wdata1", 31 0, v0x55f129ad7a10_0;  1 drivers
v0x55f129ad6d90_0 .net "Wdata2", 31 0, L_0x55f129ad9110;  alias, 1 drivers
v0x55f129ad6ea0_0 .net "Wenable1", 0 0, v0x55f129ad7b70_0;  1 drivers
v0x55f129ad6f60_0 .net "Wenable2", 0 0, v0x55f129ad4c00_0;  alias, 1 drivers
v0x55f129ad7050_0 .net "addr1", 9 0, v0x55f129ad7640_0;  1 drivers
v0x55f129ad7130_0 .net "addr2", 9 0, v0x55f129ad2c80_0;  alias, 1 drivers
v0x55f129ad71f0_0 .net "clock1", 0 0, v0x55f129ad7de0_0;  alias, 1 drivers
v0x55f129ad7320_0 .net "clock2", 0 0, v0x55f129ad7de0_0;  alias, 1 drivers
v0x55f129ad73c0_0 .var/i "i", 31 0;
    .scope S_0x55f129ad6410;
T_1 ;
    %vpi_call 7 70 "$display", "Nbits of address bus: %d", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 7 71 "$display", "Initializing memory with data read from %s", "./datafile.hex" {0 0 0};
    %vpi_call 7 90 "$display", "Initializing memory with data read from %s", "./datafile.hex" {0 0 0};
    %vpi_call 7 92 "$readmemh", "./datafile.hex", v0x55f129ad68c0 {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55f129ad6980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f129ad73c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55f129ad73c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x55f129ad73c0_0;
    %load/vec4a v0x55f129ad68c0, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_1.2, 6;
    %load/vec4 v0x55f129ad73c0_0;
    %store/vec4 v0x55f129ad6980_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55f129ad73c0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 7 116 "$display", "RAM[%3d] = %d (%08Hh)", v0x55f129ad73c0_0, &A<v0x55f129ad68c0, v0x55f129ad73c0_0 >, &A<v0x55f129ad68c0, v0x55f129ad73c0_0 > {0 0 0};
T_1.3 ;
    %load/vec4 v0x55f129ad73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f129ad73c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 7 122 "$display", "Read %d words from data file.", v0x55f129ad6980_0 {0 0 0};
    %vpi_call 7 125 "$display", "Nwords:%d, RAMSIZE:%d\012", v0x55f129ad6980_0, P_0x55f129ad65e0 {0 0 0};
    %load/vec4 v0x55f129ad6980_0;
    %store/vec4 v0x55f129ad73c0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x55f129ad73c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f129ad73c0_0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %load/vec4 v0x55f129ad73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f129ad73c0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .thread T_1;
    .scope S_0x55f129ad6410;
T_2 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad6ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f129ad6c60_0;
    %load/vec4 v0x55f129ad7050_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129ad68c0, 0, 4;
T_2.0 ;
    %load/vec4 v0x55f129ad7050_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55f129ad68c0, 4;
    %assign/vec4 v0x55f129ad6a60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f129ad6410;
T_3 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f129ad6d90_0;
    %load/vec4 v0x55f129ad7130_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129ad68c0, 0, 4;
T_3.0 ;
    %load/vec4 v0x55f129ad7130_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55f129ad68c0, 4;
    %assign/vec4 v0x55f129ad6b50_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f129ad4070;
T_4 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f129ad52f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f129ad4e80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f129ad4fe0_0;
    %assign/vec4 v0x55f129ad52f0_0, 0;
    %load/vec4 v0x55f129ad52f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55f129ad52f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f129ad4e80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f129ad4e80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f129ad4e80_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f129ad4070;
T_5 ;
    %wait E_0x55f129a7c1f0;
    %load/vec4 v0x55f129ad52f0_0;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad5140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4b00_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f129ad4f20_0, 0, 3;
    %load/vec4 v0x55f129ad52f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f129ad4f20_0, 0, 3;
    %load/vec4 v0x55f129ad5230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
T_5.6 ;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4ca0_0, 0, 1;
    %load/vec4 v0x55f129ad4e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4940_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f129ad4f20_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55f129ad4e80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4a30_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55f129ad4e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad5140_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
T_5.12 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55f129ad4e80_0;
    %pad/u 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad53d0_0, 0, 1;
T_5.14 ;
    %load/vec4 v0x55f129ad4e80_0;
    %pad/u 32;
    %cmpi/e 37, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4c00_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f129ad4f20_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
T_5.16 ;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad4b00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f129ad4f20_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55f129ad54c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f129ad4fe0_0, 0, 3;
T_5.19 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f129ad14d0;
T_6 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad2780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129ad2920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129ad24e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129ad26a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f129ad25c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f129ad2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55f129ad25c0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55f129ad2920_0, 0;
    %load/vec4 v0x55f129ad25c0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f129ad24e0_0, 0;
T_6.2 ;
    %load/vec4 v0x55f129ad2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55f129ad2080_0;
    %assign/vec4 v0x55f129ad26a0_0, 0;
T_6.4 ;
    %load/vec4 v0x55f129ad2240_0;
    %assign/vec4 v0x55f129ad25c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f129ad14d0;
T_7 ;
    %wait E_0x55f129a7c440;
    %load/vec4 v0x55f129ad2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f129ad1fa0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f129ad2160_0, 0, 33;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f129ad2320_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f129ad25c0_0;
    %parti/s 33, 30, 6;
    %store/vec4 v0x55f129ad2160_0, 0, 33;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f129ad2320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55f129ad25c0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f129ad2160_0, 0, 33;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f129ad0de0;
T_8 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad3800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %load/vec4 v0x55f129ad2c80_0;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x55f129ad2c80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55f129ad2c80_0;
    %addi 2, 0, 10;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55f129ad2c80_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55f129ad2c80_0;
    %assign/vec4 v0x55f129ad2c80_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f129ad0de0;
T_9 ;
    %wait E_0x55f129a7dac0;
    %load/vec4 v0x55f129ad3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129ad39b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129ad3a80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f129ad2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f129ad2fc0_0;
    %assign/vec4 v0x55f129ad39b0_0, 0;
T_9.2 ;
    %load/vec4 v0x55f129ad2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55f129ad2fc0_0;
    %assign/vec4 v0x55f129ad3a80_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f129ab3190;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad7de0_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x55f129ad7de0_0;
    %inv;
    %store/vec4 v0x55f129ad7de0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x55f129ab3190;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f129ad7640_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f129ad7a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad7b70_0, 0, 1;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x55f129ad77c0_0, 0, 10;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f129ad68c0, 4, 0;
    %vpi_call 2 108 "$display", "--- Starting Simulation ---" {0 0 0};
    %vpi_call 2 109 "$display", "Loaded Data:" {0 0 0};
    %vpi_call 2 110 "$display", "Pair 1: 100 / 20" {0 0 0};
    %vpi_call 2 111 "$display", "Pair 2: 50 / 3" {0 0 0};
    %vpi_call 2 112 "$display", "Pair 3: 200 / 100" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad7e80_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 120 "$display", "Asserting Start..." {0 0 0};
    %wait E_0x55f129a7dac0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129ad7fb0_0, 0, 1;
    %wait E_0x55f129a7dac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129ad7fb0_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x55f129ad7d40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0x55f129a79f90;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 129 "$display", "System Busy..." {0 0 0};
T_11.2 ;
    %load/vec4 v0x55f129ad7d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0x55f129a79f90;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 133 "$display", "Process Complete!" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f129aa3020_0, 0, 10;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55f129aa2980_0, 0, 32;
    %fork TD_vector_divider_tb.DumpRam, S_0x55f129a8e230;
    %join;
    %vpi_call 2 141 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../src/verilog/testbench/vector_divide_tb.v";
    "../src/verilog/rtl/vector_divide.v";
    "../src/verilog/rtl/datapath.v";
    "../src/verilog/rtl/divide.v";
    "../src/verilog/rtl/fsm.v";
    "../src/verilog/rtl/myram.v";
