
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000733c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000085a0  080074cc  080074cc  000084cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa6c  0800fa6c  000110e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa6c  0800fa6c  00010a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa74  0800fa74  000110e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa74  0800fa74  00010a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa78  0800fa78  00010a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  0800fa7c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001339c  200000e0  0800fb5c  000110e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001347c  0800fb5c  0001147c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000110e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eeb1  00000000  00000000  00011110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e11  00000000  00000000  0001ffc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  00022dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae2  00000000  00000000  00023c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ed6  00000000  00000000  00024712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e18  00000000  00000000  000485e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbdc3  00000000  00000000  0005b400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001271c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004450  00000000  00000000  00127208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0012b658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080074b4 	.word	0x080074b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	080074b4 	.word	0x080074b4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <API_draw_fill>:
// Forward declarations for font arrays
extern const unsigned char arial[96][8];
extern const unsigned char font2[96][8];

int API_draw_fill(int color)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	for(int x = 0; x < VGA_DISPLAY_X; x++)
 8000598:	2300      	movs	r3, #0
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	e014      	b.n	80005c8 <API_draw_fill+0x38>
	{
		for(int y = 0; y < VGA_DISPLAY_Y; y++)
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	e00b      	b.n	80005bc <API_draw_fill+0x2c>
		{
			UB_VGA_SetPixel(x, y, color);
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	68ba      	ldr	r2, [r7, #8]
 80005aa:	b291      	uxth	r1, r2
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	b2d2      	uxtb	r2, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f002 fac9 	bl	8002b48 <UB_VGA_SetPixel>
		for(int y = 0; y < VGA_DISPLAY_Y; y++)
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	3301      	adds	r3, #1
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	2bef      	cmp	r3, #239	@ 0xef
 80005c0:	ddf0      	ble.n	80005a4 <API_draw_fill+0x14>
	for(int x = 0; x < VGA_DISPLAY_X; x++)
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	3301      	adds	r3, #1
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005ce:	dbe6      	blt.n	800059e <API_draw_fill+0xe>
		}
	}
	printing_done_flag = TRUE;
 80005d0:	4b03      	ldr	r3, [pc, #12]	@ (80005e0 <API_draw_fill+0x50>)
 80005d2:	22ff      	movs	r2, #255	@ 0xff
 80005d4:	701a      	strb	r2, [r3, #0]
	return 1;
 80005d6:	2301      	movs	r3, #1
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000074 	.word	0x20000074

080005e4 <API_draw_circle>:

int API_draw_circle(int x, int y, int radius, int color, int reserved)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
 80005f0:	603b      	str	r3, [r7, #0]
	// Midpoint circle algorithm
	int d = 3 - 2 * radius;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	f1c3 0303 	rsb	r3, r3, #3
 80005fa:	61fb      	str	r3, [r7, #28]
	int cx = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
	int cy = radius;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	617b      	str	r3, [r7, #20]

	while (cx <= cy)
 8000604:	e09f      	b.n	8000746 <API_draw_circle+0x162>
	{
		// Draw the 8 octants
		UB_VGA_SetPixel(x + cx, y + cy, color);
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	b29a      	uxth	r2, r3
 800060a:	69bb      	ldr	r3, [r7, #24]
 800060c:	b29b      	uxth	r3, r3
 800060e:	4413      	add	r3, r2
 8000610:	b298      	uxth	r0, r3
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	b29a      	uxth	r2, r3
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	b29b      	uxth	r3, r3
 800061a:	4413      	add	r3, r2
 800061c:	b29b      	uxth	r3, r3
 800061e:	683a      	ldr	r2, [r7, #0]
 8000620:	b2d2      	uxtb	r2, r2
 8000622:	4619      	mov	r1, r3
 8000624:	f002 fa90 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x - cx, y + cy, color);
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	b29a      	uxth	r2, r3
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	b29b      	uxth	r3, r3
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	b298      	uxth	r0, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	b29a      	uxth	r2, r3
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	b29b      	uxth	r3, r3
 800063c:	4413      	add	r3, r2
 800063e:	b29b      	uxth	r3, r3
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	b2d2      	uxtb	r2, r2
 8000644:	4619      	mov	r1, r3
 8000646:	f002 fa7f 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x + cx, y - cy, color);
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	b29a      	uxth	r2, r3
 800064e:	69bb      	ldr	r3, [r7, #24]
 8000650:	b29b      	uxth	r3, r3
 8000652:	4413      	add	r3, r2
 8000654:	b298      	uxth	r0, r3
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	b29a      	uxth	r2, r3
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	b29b      	uxth	r3, r3
 800065e:	1ad3      	subs	r3, r2, r3
 8000660:	b29b      	uxth	r3, r3
 8000662:	683a      	ldr	r2, [r7, #0]
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	4619      	mov	r1, r3
 8000668:	f002 fa6e 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x - cx, y - cy, color);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	b29a      	uxth	r2, r3
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	b29b      	uxth	r3, r3
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	b298      	uxth	r0, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	b29a      	uxth	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	b29b      	uxth	r3, r3
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	b29b      	uxth	r3, r3
 8000684:	683a      	ldr	r2, [r7, #0]
 8000686:	b2d2      	uxtb	r2, r2
 8000688:	4619      	mov	r1, r3
 800068a:	f002 fa5d 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x + cy, y + cx, color);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	b29a      	uxth	r2, r3
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	b29b      	uxth	r3, r3
 8000696:	4413      	add	r3, r2
 8000698:	b298      	uxth	r0, r3
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	b29a      	uxth	r2, r3
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	4413      	add	r3, r2
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	683a      	ldr	r2, [r7, #0]
 80006a8:	b2d2      	uxtb	r2, r2
 80006aa:	4619      	mov	r1, r3
 80006ac:	f002 fa4c 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x - cy, y + cx, color);
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	b298      	uxth	r0, r3
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	b29a      	uxth	r2, r3
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	4413      	add	r3, r2
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	683a      	ldr	r2, [r7, #0]
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	4619      	mov	r1, r3
 80006ce:	f002 fa3b 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x + cy, y - cx, color);
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	b29b      	uxth	r3, r3
 80006da:	4413      	add	r3, r2
 80006dc:	b298      	uxth	r0, r3
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	1ad3      	subs	r3, r2, r3
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	683a      	ldr	r2, [r7, #0]
 80006ec:	b2d2      	uxtb	r2, r2
 80006ee:	4619      	mov	r1, r3
 80006f0:	f002 fa2a 	bl	8002b48 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x - cy, y - cx, color);
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	1ad3      	subs	r3, r2, r3
 80006fe:	b298      	uxth	r0, r3
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	b29a      	uxth	r2, r3
 8000704:	69bb      	ldr	r3, [r7, #24]
 8000706:	b29b      	uxth	r3, r3
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	b29b      	uxth	r3, r3
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	b2d2      	uxtb	r2, r2
 8000710:	4619      	mov	r1, r3
 8000712:	f002 fa19 	bl	8002b48 <UB_VGA_SetPixel>

		if (d < 0)
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	2b00      	cmp	r3, #0
 800071a:	da06      	bge.n	800072a <API_draw_circle+0x146>
		{
			d = d + 4 * cx + 6;
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	009a      	lsls	r2, r3, #2
 8000720:	69fb      	ldr	r3, [r7, #28]
 8000722:	4413      	add	r3, r2
 8000724:	3306      	adds	r3, #6
 8000726:	61fb      	str	r3, [r7, #28]
 8000728:	e00a      	b.n	8000740 <API_draw_circle+0x15c>
		}
		else
		{
			d = d + 4 * (cx - cy) + 10;
 800072a:	69ba      	ldr	r2, [r7, #24]
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	1ad3      	subs	r3, r2, r3
 8000730:	009a      	lsls	r2, r3, #2
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	4413      	add	r3, r2
 8000736:	330a      	adds	r3, #10
 8000738:	61fb      	str	r3, [r7, #28]
			cy--;
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	3b01      	subs	r3, #1
 800073e:	617b      	str	r3, [r7, #20]
		}
		cx++;
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	3301      	adds	r3, #1
 8000744:	61bb      	str	r3, [r7, #24]
	while (cx <= cy)
 8000746:	69ba      	ldr	r2, [r7, #24]
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	429a      	cmp	r2, r3
 800074c:	f77f af5b 	ble.w	8000606 <API_draw_circle+0x22>
	}
	printing_done_flag = TRUE;
 8000750:	4b03      	ldr	r3, [pc, #12]	@ (8000760 <API_draw_circle+0x17c>)
 8000752:	22ff      	movs	r2, #255	@ 0xff
 8000754:	701a      	strb	r2, [r3, #0]
	return 1;
 8000756:	2301      	movs	r3, #1
}
 8000758:	4618      	mov	r0, r3
 800075a:	3720      	adds	r7, #32
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000074 	.word	0x20000074

08000764 <API_draw_line>:

int API_draw_line (int x1, int y1, int x2, int y2,
int color, int weight, int reserved) 
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b090      	sub	sp, #64	@ 0x40
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
 8000770:	603b      	str	r3, [r7, #0]
	//check of coordinaten op het scherm liggen
	if((x1 < VGA_DISPLAY_X) && 
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000778:	f280 80a3 	bge.w	80008c2 <API_draw_line+0x15e>
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	2bef      	cmp	r3, #239	@ 0xef
 8000780:	f300 809f 	bgt.w	80008c2 <API_draw_line+0x15e>
	(y1 < VGA_DISPLAY_Y) && 
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800078a:	f280 809a 	bge.w	80008c2 <API_draw_line+0x15e>
	(x2 < VGA_DISPLAY_X) &&
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	2bef      	cmp	r3, #239	@ 0xef
 8000792:	f300 8096 	bgt.w	80008c2 <API_draw_line+0x15e>
	(y2 < VGA_DISPLAY_Y))
	{	
		//Bresenhams lijnalgoritme:( https://en.wikipedia.org/wiki/Bresenham%27s_line_algorithm
		int dx, sx, dy, sy;
		dx = abs(x2 - x1);
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	1ad3      	subs	r3, r2, r3
 800079c:	2b00      	cmp	r3, #0
 800079e:	bfb8      	it	lt
 80007a0:	425b      	neglt	r3, r3
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (x1< x2)
 80007a4:	68fa      	ldr	r2, [r7, #12]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	429a      	cmp	r2, r3
 80007aa:	da02      	bge.n	80007b2 <API_draw_line+0x4e>
			sx=1;
 80007ac:	2301      	movs	r3, #1
 80007ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80007b0:	e002      	b.n	80007b8 <API_draw_line+0x54>
		else
			sx=-1;
 80007b2:	f04f 33ff 	mov.w	r3, #4294967295
 80007b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		dy = 0-abs(y1-y2);
 80007b8:	68ba      	ldr	r2, [r7, #8]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	1ad3      	subs	r3, r2, r3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	bfb8      	it	lt
 80007c2:	425b      	neglt	r3, r3
 80007c4:	425b      	negs	r3, r3
 80007c6:	627b      	str	r3, [r7, #36]	@ 0x24
		if(y1 < y2)
 80007c8:	68ba      	ldr	r2, [r7, #8]
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	da02      	bge.n	80007d6 <API_draw_line+0x72>
			sy=1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007d4:	e002      	b.n	80007dc <API_draw_line+0x78>
		else
			sy=-1;
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295
 80007da:	63bb      	str	r3, [r7, #56]	@ 0x38
		int error = dx+dy;
 80007dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80007de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007e0:	4413      	add	r3, r2
 80007e2:	637b      	str	r3, [r7, #52]	@ 0x34


		for(int tel = 0;tel<maxloop;tel++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80007e8:	e05e      	b.n	80008a8 <API_draw_line+0x144>
		{
			//schrijf naar scherm
			UB_VGA_SetPixel(x1,y1,color);
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	b291      	uxth	r1, r2
 80007f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 f9a6 	bl	8002b48 <UB_VGA_SetPixel>
			//breedte van de lijn
			
			//if ((y1 < y2-weight)||(x1 < x2-weight))
			//{	
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 80007fc:	2301      	movs	r3, #1
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000800:	e028      	b.n	8000854 <API_draw_line+0xf0>
				{	
					if(((y1+w_tel<=y2)||(x1+w_tel<=x2)))
 8000802:	68ba      	ldr	r2, [r7, #8]
 8000804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000806:	4413      	add	r3, r2
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	429a      	cmp	r2, r3
 800080c:	da05      	bge.n	800081a <API_draw_line+0xb6>
 800080e:	68fa      	ldr	r2, [r7, #12]
 8000810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000812:	4413      	add	r3, r2
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	429a      	cmp	r2, r3
 8000818:	db19      	blt.n	800084e <API_draw_line+0xea>
					{
						UB_VGA_SetPixel((x1 + w_tel), y1, color);
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	b29a      	uxth	r2, r3
 800081e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000820:	b29b      	uxth	r3, r3
 8000822:	4413      	add	r3, r2
 8000824:	b29b      	uxth	r3, r3
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	b291      	uxth	r1, r2
 800082a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	4618      	mov	r0, r3
 8000830:	f002 f98a 	bl	8002b48 <UB_VGA_SetPixel>
	               		UB_VGA_SetPixel((x1), y1 + w_tel, color);
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	b298      	uxth	r0, r3
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	b29a      	uxth	r2, r3
 800083c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800083e:	b29b      	uxth	r3, r3
 8000840:	4413      	add	r3, r2
 8000842:	b29b      	uxth	r3, r3
 8000844:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	4619      	mov	r1, r3
 800084a:	f002 f97d 	bl	8002b48 <UB_VGA_SetPixel>
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 800084e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000850:	3301      	adds	r3, #1
 8000852:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000856:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000858:	429a      	cmp	r2, r3
 800085a:	dbd2      	blt.n	8000802 <API_draw_line+0x9e>
	               	}
	            }
	        //}
        	//naar volgende ding
			int e2 = 2*error;
 800085c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	623b      	str	r3, [r7, #32]
			if (e2 >= dy)
 8000862:	6a3a      	ldr	r2, [r7, #32]
 8000864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000866:	429a      	cmp	r2, r3
 8000868:	db0b      	blt.n	8000882 <API_draw_line+0x11e>
			{
				if(x1 == x2)
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	429a      	cmp	r2, r3
 8000870:	d01f      	beq.n	80008b2 <API_draw_line+0x14e>
					break;
				error = error +dy;
 8000872:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000876:	4413      	add	r3, r2
 8000878:	637b      	str	r3, [r7, #52]	@ 0x34
				x1 =x1 + sx;
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800087e:	4413      	add	r3, r2
 8000880:	60fb      	str	r3, [r7, #12]
			}
			if (e2 <= dx)
 8000882:	6a3a      	ldr	r2, [r7, #32]
 8000884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000886:	429a      	cmp	r2, r3
 8000888:	dc0b      	bgt.n	80008a2 <API_draw_line+0x13e>
			{
				if (y1 == y2) 
 800088a:	68ba      	ldr	r2, [r7, #8]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	d011      	beq.n	80008b6 <API_draw_line+0x152>
					break;
				error = error + dx;
 8000892:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000896:	4413      	add	r3, r2
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34
				y1= y1+sy;
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800089e:	4413      	add	r3, r2
 80008a0:	60bb      	str	r3, [r7, #8]
		for(int tel = 0;tel<maxloop;tel++)
 80008a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008a4:	3301      	adds	r3, #1
 80008a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80008a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008ae:	db9c      	blt.n	80007ea <API_draw_line+0x86>
 80008b0:	e002      	b.n	80008b8 <API_draw_line+0x154>
					break;
 80008b2:	bf00      	nop
 80008b4:	e000      	b.n	80008b8 <API_draw_line+0x154>
					break;
 80008b6:	bf00      	nop
			}
		}
		printing_done_flag = TRUE;		//klaar voor het volgende commando
 80008b8:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <API_draw_line+0x184>)
 80008ba:	22ff      	movs	r2, #255	@ 0xff
 80008bc:	701a      	strb	r2, [r3, #0]
		return 1; 	//lijn succesvol
 80008be:	2301      	movs	r3, #1
 80008c0:	e00e      	b.n	80008e0 <API_draw_line+0x17c>
	}
	else
	{
		printing_done_flag = TRUE; 		//klaar voor het volgende commando
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <API_draw_line+0x184>)
 80008c4:	22ff      	movs	r2, #255	@ 0xff
 80008c6:	701a      	strb	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "coordinaten buiten scherm" }; Error_Report(&err); }
 80008c8:	4a08      	ldr	r2, [pc, #32]	@ (80008ec <API_draw_line+0x188>)
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80008d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4618      	mov	r0, r3
 80008da:	f001 f9c9 	bl	8001c70 <Error_Report>
		return 0; //error, de waardes liggen buiten het scherm
 80008de:	2300      	movs	r3, #0
	}
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3740      	adds	r7, #64	@ 0x40
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000074 	.word	0x20000074
 80008ec:	080074ec 	.word	0x080074ec

080008f0 <API_draw_rectangle>:

int API_draw_rectangle (int x, int y,int width,int height, int color,int filled, int reserved, int reserved2)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08c      	sub	sp, #48	@ 0x30
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	603b      	str	r3, [r7, #0]
	// Validate coordinates
	if (x < 0 || y < 0 || width <= 0 || height <= 0 || 
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	2b00      	cmp	r3, #0
 8000902:	db13      	blt.n	800092c <API_draw_rectangle+0x3c>
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	2b00      	cmp	r3, #0
 8000908:	db10      	blt.n	800092c <API_draw_rectangle+0x3c>
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	dd0d      	ble.n	800092c <API_draw_rectangle+0x3c>
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	dd0a      	ble.n	800092c <API_draw_rectangle+0x3c>
	    x + width > VGA_DISPLAY_X || y + height > VGA_DISPLAY_Y)
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4413      	add	r3, r2
	if (x < 0 || y < 0 || width <= 0 || height <= 0 || 
 800091c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000920:	dc04      	bgt.n	800092c <API_draw_rectangle+0x3c>
	    x + width > VGA_DISPLAY_X || y + height > VGA_DISPLAY_Y)
 8000922:	68ba      	ldr	r2, [r7, #8]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	4413      	add	r3, r2
 8000928:	2bf0      	cmp	r3, #240	@ 0xf0
 800092a:	dd0f      	ble.n	800094c <API_draw_rectangle+0x5c>
	{
		Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "rechthoek coordinaten buiten scherm" };
 800092c:	4a48      	ldr	r2, [pc, #288]	@ (8000a50 <API_draw_rectangle+0x160>)
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	ca07      	ldmia	r2, {r0, r1, r2}
 8000934:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4618      	mov	r0, r3
 800093e:	f001 f997 	bl	8001c70 <Error_Report>
		printing_done_flag = TRUE;
 8000942:	4b44      	ldr	r3, [pc, #272]	@ (8000a54 <API_draw_rectangle+0x164>)
 8000944:	22ff      	movs	r2, #255	@ 0xff
 8000946:	701a      	strb	r2, [r3, #0]
		return 0;
 8000948:	2300      	movs	r3, #0
 800094a:	e07c      	b.n	8000a46 <API_draw_rectangle+0x156>
	}

	if(filled)
 800094c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800094e:	2b00      	cmp	r3, #0
 8000950:	d025      	beq.n	800099e <API_draw_rectangle+0xae>
	{ //maak een vierkant
		for(int telx=0;telx<width;telx++)
 8000952:	2300      	movs	r3, #0
 8000954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000956:	e01d      	b.n	8000994 <API_draw_rectangle+0xa4>
			for(int tely=0;tely<height;tely++)
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800095c:	e013      	b.n	8000986 <API_draw_rectangle+0x96>
				UB_VGA_SetPixel(telx+x,tely+y,color);
 800095e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000960:	b29a      	uxth	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	b29b      	uxth	r3, r3
 8000966:	4413      	add	r3, r2
 8000968:	b298      	uxth	r0, r3
 800096a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800096c:	b29a      	uxth	r2, r3
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	b29b      	uxth	r3, r3
 8000972:	4413      	add	r3, r2
 8000974:	b29b      	uxth	r3, r3
 8000976:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000978:	b2d2      	uxtb	r2, r2
 800097a:	4619      	mov	r1, r3
 800097c:	f002 f8e4 	bl	8002b48 <UB_VGA_SetPixel>
			for(int tely=0;tely<height;tely++)
 8000980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000982:	3301      	adds	r3, #1
 8000984:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000986:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	429a      	cmp	r2, r3
 800098c:	dbe7      	blt.n	800095e <API_draw_rectangle+0x6e>
		for(int telx=0;telx<width;telx++)
 800098e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000990:	3301      	adds	r3, #1
 8000992:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	429a      	cmp	r2, r3
 800099a:	dbdd      	blt.n	8000958 <API_draw_rectangle+0x68>
 800099c:	e04f      	b.n	8000a3e <API_draw_rectangle+0x14e>
	}else
	{
		for(int telx=0;telx<width;telx++)
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80009a2:	e020      	b.n	80009e6 <API_draw_rectangle+0xf6>
		{
			UB_VGA_SetPixel(telx+x,y,color);
 80009a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009a6:	b29a      	uxth	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	4413      	add	r3, r2
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	68ba      	ldr	r2, [r7, #8]
 80009b2:	b291      	uxth	r1, r2
 80009b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009b6:	b2d2      	uxtb	r2, r2
 80009b8:	4618      	mov	r0, r3
 80009ba:	f002 f8c5 	bl	8002b48 <UB_VGA_SetPixel>
			UB_VGA_SetPixel(telx+x,y+height,color);
 80009be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	4413      	add	r3, r2
 80009c8:	b298      	uxth	r0, r3
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	4413      	add	r3, r2
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	4619      	mov	r1, r3
 80009dc:	f002 f8b4 	bl	8002b48 <UB_VGA_SetPixel>
		for(int telx=0;telx<width;telx++)
 80009e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e2:	3301      	adds	r3, #1
 80009e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80009e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	dbda      	blt.n	80009a4 <API_draw_rectangle+0xb4>
		}
		for(int ytel=0;ytel<height;ytel++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
 80009f2:	e020      	b.n	8000a36 <API_draw_rectangle+0x146>
		{
			UB_VGA_SetPixel(x,y+ytel,color);
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	b298      	uxth	r0, r3
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	6a3b      	ldr	r3, [r7, #32]
 80009fe:	b29b      	uxth	r3, r3
 8000a00:	4413      	add	r3, r2
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a06:	b2d2      	uxtb	r2, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f002 f89d 	bl	8002b48 <UB_VGA_SetPixel>
			UB_VGA_SetPixel(width+x,y+ytel,color);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	b29a      	uxth	r2, r3
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	4413      	add	r3, r2
 8000a18:	b298      	uxth	r0, r3
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	6a3b      	ldr	r3, [r7, #32]
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	4413      	add	r3, r2
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	f002 f88c 	bl	8002b48 <UB_VGA_SetPixel>
		for(int ytel=0;ytel<height;ytel++)
 8000a30:	6a3b      	ldr	r3, [r7, #32]
 8000a32:	3301      	adds	r3, #1
 8000a34:	623b      	str	r3, [r7, #32]
 8000a36:	6a3a      	ldr	r2, [r7, #32]
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	dbda      	blt.n	80009f4 <API_draw_rectangle+0x104>
		}
	}
	printing_done_flag = TRUE;
 8000a3e:	4b05      	ldr	r3, [pc, #20]	@ (8000a54 <API_draw_rectangle+0x164>)
 8000a40:	22ff      	movs	r2, #255	@ 0xff
 8000a42:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a44:	2301      	movs	r3, #1
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3730      	adds	r7, #48	@ 0x30
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	0800751c 	.word	0x0800751c
 8000a54:	20000074 	.word	0x20000074

08000a58 <API_draw_bitmap>:


int API_draw_bitmap(int x_lup, int y_lup, int bm_nr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08c      	sub	sp, #48	@ 0x30
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
    // Validate coordinates
    if (x_lup < 0 || y_lup < 0 || x_lup + bm_width > VGA_DISPLAY_X || 
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	db09      	blt.n	8000a7e <API_draw_bitmap+0x26>
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	db06      	blt.n	8000a7e <API_draw_bitmap+0x26>
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000a76:	dc02      	bgt.n	8000a7e <API_draw_bitmap+0x26>
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	2bbe      	cmp	r3, #190	@ 0xbe
 8000a7c:	dd0f      	ble.n	8000a9e <API_draw_bitmap+0x46>
        y_lup + bm_height > VGA_DISPLAY_Y)
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "bitmap coordinaten buiten scherm" };
 8000a7e:	4a36      	ldr	r2, [pc, #216]	@ (8000b58 <API_draw_bitmap+0x100>)
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 8000a8a:	f107 0310 	add.w	r3, r7, #16
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f001 f8ee 	bl	8001c70 <Error_Report>
        printing_done_flag = TRUE;
 8000a94:	4b31      	ldr	r3, [pc, #196]	@ (8000b5c <API_draw_bitmap+0x104>)
 8000a96:	22ff      	movs	r2, #255	@ 0xff
 8000a98:	701a      	strb	r2, [r3, #0]
        return 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	e058      	b.n	8000b50 <API_draw_bitmap+0xf8>
    }

    const uint16_t* bm_adres;

    switch (bm_nr)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	2b05      	cmp	r3, #5
 8000aa4:	d81d      	bhi.n	8000ae2 <API_draw_bitmap+0x8a>
 8000aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8000aac <API_draw_bitmap+0x54>)
 8000aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aac:	08000ac5 	.word	0x08000ac5
 8000ab0:	08000acb 	.word	0x08000acb
 8000ab4:	08000ae3 	.word	0x08000ae3
 8000ab8:	08000ad1 	.word	0x08000ad1
 8000abc:	08000ad7 	.word	0x08000ad7
 8000ac0:	08000add 	.word	0x08000add
    {
        case 1:
            bm_adres=bitmap1;
 8000ac4:	4b26      	ldr	r3, [pc, #152]	@ (8000b60 <API_draw_bitmap+0x108>)
 8000ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8000ac8:	e00e      	b.n	8000ae8 <API_draw_bitmap+0x90>
        case 2:
            bm_adres=bitmap2;
 8000aca:	4b26      	ldr	r3, [pc, #152]	@ (8000b64 <API_draw_bitmap+0x10c>)
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8000ace:	e00b      	b.n	8000ae8 <API_draw_bitmap+0x90>
        case 4:
        	bm_adres=bitmap4;
 8000ad0:	4b25      	ldr	r3, [pc, #148]	@ (8000b68 <API_draw_bitmap+0x110>)
 8000ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        	break;
 8000ad4:	e008      	b.n	8000ae8 <API_draw_bitmap+0x90>
        case 5:
        	bm_adres=bitmap5;
 8000ad6:	4b25      	ldr	r3, [pc, #148]	@ (8000b6c <API_draw_bitmap+0x114>)
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        	break;
 8000ada:	e005      	b.n	8000ae8 <API_draw_bitmap+0x90>
        case 6:
        	bm_adres=bitmap6;
 8000adc:	4b24      	ldr	r3, [pc, #144]	@ (8000b70 <API_draw_bitmap+0x118>)
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
        	break;
 8000ae0:	e002      	b.n	8000ae8 <API_draw_bitmap+0x90>
        default:
            bm_adres=bitmap3;
 8000ae2:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <API_draw_bitmap+0x11c>)
 8000ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8000ae6:	bf00      	nop
    }

    for (int y=0;y<bm_height;y++)
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000aec:	e029      	b.n	8000b42 <API_draw_bitmap+0xea>
    {
        for (int x=0;x<bm_width;x++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000af2:	e020      	b.n	8000b36 <API_draw_bitmap+0xde>
        {
            int i=y * bm_height+x;
 8000af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af6:	2232      	movs	r2, #50	@ 0x32
 8000af8:	fb02 f303 	mul.w	r3, r2, r3
 8000afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000afe:	4413      	add	r3, r2
 8000b00:	623b      	str	r3, [r7, #32]
            uint16_t kleur=bm_adres[i];
 8000b02:	6a3b      	ldr	r3, [r7, #32]
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b08:	4413      	add	r3, r2
 8000b0a:	881b      	ldrh	r3, [r3, #0]
 8000b0c:	83fb      	strh	r3, [r7, #30]
            UB_VGA_SetPixel(x_lup+x,y_lup+y,
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	b29a      	uxth	r2, r3
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	4413      	add	r3, r2
 8000b18:	b298      	uxth	r0, r3
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	b29a      	uxth	r2, r3
 8000b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	4413      	add	r3, r2
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	8bfa      	ldrh	r2, [r7, #30]
 8000b28:	b2d2      	uxtb	r2, r2
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	f002 f80c 	bl	8002b48 <UB_VGA_SetPixel>
        for (int x=0;x<bm_width;x++)
 8000b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b32:	3301      	adds	r3, #1
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b38:	2b31      	cmp	r3, #49	@ 0x31
 8000b3a:	dddb      	ble.n	8000af4 <API_draw_bitmap+0x9c>
    for (int y=0;y<bm_height;y++)
 8000b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b3e:	3301      	adds	r3, #1
 8000b40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b44:	2b31      	cmp	r3, #49	@ 0x31
 8000b46:	ddd2      	ble.n	8000aee <API_draw_bitmap+0x96>
                kleur);
        }
    }

    printing_done_flag = TRUE;
 8000b48:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <API_draw_bitmap+0x104>)
 8000b4a:	22ff      	movs	r2, #255	@ 0xff
 8000b4c:	701a      	strb	r2, [r3, #0]
    return 1;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3730      	adds	r7, #48	@ 0x30
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	0800754c 	.word	0x0800754c
 8000b5c:	20000074 	.word	0x20000074
 8000b60:	08007d38 	.word	0x08007d38
 8000b64:	080090c0 	.word	0x080090c0
 8000b68:	0800b7d0 	.word	0x0800b7d0
 8000b6c:	0800cb58 	.word	0x0800cb58
 8000b70:	0800dee0 	.word	0x0800dee0
 8000b74:	0800a448 	.word	0x0800a448

08000b78 <API_draw_text>:


int API_draw_text(int x_lup,int y_lup,int color,const char*text,const char*fontname,int fontsize,const char *fontstyle,int reserved)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b090      	sub	sp, #64	@ 0x40
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
 8000b84:	603b      	str	r3, [r7, #0]
	// Validate input
	if (text == NULL || fontname == NULL || fontstyle == NULL)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d005      	beq.n	8000b98 <API_draw_text+0x20>
 8000b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d002      	beq.n	8000b98 <API_draw_text+0x20>
 8000b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d10f      	bne.n	8000bb8 <API_draw_text+0x40>
	{
		Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "text: NULL pointer" };
 8000b98:	4a50      	ldr	r2, [pc, #320]	@ (8000cdc <API_draw_text+0x164>)
 8000b9a:	f107 031c 	add.w	r3, r7, #28
 8000b9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ba0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000ba4:	f107 031c 	add.w	r3, r7, #28
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f001 f861 	bl	8001c70 <Error_Report>
		printing_done_flag = TRUE;
 8000bae:	4b4c      	ldr	r3, [pc, #304]	@ (8000ce0 <API_draw_text+0x168>)
 8000bb0:	22ff      	movs	r2, #255	@ 0xff
 8000bb2:	701a      	strb	r2, [r3, #0]
		return 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	e1a4      	b.n	8000f02 <API_draw_text+0x38a>
	}

	if (x_lup < 0 || y_lup < 0 || fontsize <= 0)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db06      	blt.n	8000bcc <API_draw_text+0x54>
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db03      	blt.n	8000bcc <API_draw_text+0x54>
 8000bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f300 8192 	bgt.w	8000ef0 <API_draw_text+0x378>
	{
		Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "text: invalide coordinaten of fontsize" };
 8000bcc:	4a45      	ldr	r2, [pc, #276]	@ (8000ce4 <API_draw_text+0x16c>)
 8000bce:	f107 0310 	add.w	r3, r7, #16
 8000bd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bd4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f001 f847 	bl	8001c70 <Error_Report>
		printing_done_flag = TRUE;
 8000be2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ce0 <API_draw_text+0x168>)
 8000be4:	22ff      	movs	r2, #255	@ 0xff
 8000be6:	701a      	strb	r2, [r3, #0]
		return 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	e18a      	b.n	8000f02 <API_draw_text+0x38a>
	}

	while(*text)
	{
		
	    int index = *text - 32;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	3b20      	subs	r3, #32
 8000bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    
	    // Validate character index
	    if (index < 0 || index >= 96)
 8000bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db02      	blt.n	8000c00 <API_draw_text+0x88>
 8000bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bfc:	2b5f      	cmp	r3, #95	@ 0x5f
 8000bfe:	dd03      	ble.n	8000c08 <API_draw_text+0x90>
	    {
	        text++;
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	3301      	adds	r3, #1
 8000c04:	603b      	str	r3, [r7, #0]
	        continue;  // Skip invalid characters
 8000c06:	e173      	b.n	8000ef0 <API_draw_text+0x378>
	    }

	    for (int row = 0; row < 8; row++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c0c:	e14d      	b.n	8000eaa <API_draw_text+0x332>
	    {	
	    	unsigned char rowdata;
	    	if(strcmp(fontname, "arial") == 0)				//is de fontname arial?
 8000c0e:	4936      	ldr	r1, [pc, #216]	@ (8000ce8 <API_draw_text+0x170>)
 8000c10:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000c12:	f7ff fadd 	bl	80001d0 <strcmp>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d109      	bne.n	8000c30 <API_draw_text+0xb8>
	        	rowdata = arial[index][row];
 8000c1c:	4a33      	ldr	r2, [pc, #204]	@ (8000cec <API_draw_text+0x174>)
 8000c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	441a      	add	r2, r3
 8000c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c26:	4413      	add	r3, r2
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000c2e:	e008      	b.n	8000c42 <API_draw_text+0xca>
	        else //if(strcmp(fontname, "consolas") == 0)   //is de fontname consolas
	        	rowdata=font2[index][row];	
 8000c30:	4a2f      	ldr	r2, [pc, #188]	@ (8000cf0 <API_draw_text+0x178>)
 8000c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	441a      	add	r2, r3
 8000c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c3a:	4413      	add	r3, r2
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	        //else return 0; //invalide fontnaam evt error code moet je wel if,else, return uncommenten____________________________
	        unsigned char b = rowdata;
 8000c42:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	        for (int i = 0; i < 8; i++)  // Changed: iterate left-to-right (0 to 7 instead of 7 to 0)
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000c4e:	e125      	b.n	8000e9c <API_draw_text+0x324>
	    	{
	        	//printf("%d ", (b >> i) & 1);
	        if((b>>i)&1)
 8000c50:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c56:	fa42 f303 	asr.w	r3, r2, r3
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f000 8119 	beq.w	8000e96 <API_draw_text+0x31e>
	        {
	        	int a;
	        	if(row<4){a=1;}else{a=0;}
 8000c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	dc02      	bgt.n	8000c70 <API_draw_text+0xf8>
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000c6e:	e001      	b.n	8000c74 <API_draw_text+0xfc>
 8000c70:	2300      	movs	r3, #0
 8000c72:	633b      	str	r3, [r7, #48]	@ 0x30

	        	if(fontsize==1)//kleine text?
 8000c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d13e      	bne.n	8000cf8 <API_draw_text+0x180>
	        	{
	    			UB_VGA_SetPixel(i+x_lup+a,row+y_lup,color);  // Changed: i instead of 7-i
 8000c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	4413      	add	r3, r2
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	4413      	add	r3, r2
 8000c8c:	b298      	uxth	r0, r3
 8000c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	4413      	add	r3, r2
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	b2d2      	uxtb	r2, r2
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	f001 ff52 	bl	8002b48 <UB_VGA_SetPixel>
	    			if(strcmp(fontstyle, "vet") == 0)
 8000ca4:	4913      	ldr	r1, [pc, #76]	@ (8000cf4 <API_draw_text+0x17c>)
 8000ca6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000ca8:	f7ff fa92 	bl	80001d0 <strcmp>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f040 80f1 	bne.w	8000e96 <API_draw_text+0x31e>
	    				UB_VGA_SetPixel(i+x_lup+1,row+y_lup,color);  // Changed: i instead of 7-i
 8000cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	4413      	add	r3, r2
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	b298      	uxth	r0, r3
 8000cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cc6:	b29a      	uxth	r2, r3
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	4413      	add	r3, r2
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f001 ff37 	bl	8002b48 <UB_VGA_SetPixel>
 8000cda:	e0dc      	b.n	8000e96 <API_draw_text+0x31e>
 8000cdc:	08007578 	.word	0x08007578
 8000ce0:	20000074 	.word	0x20000074
 8000ce4:	080075ac 	.word	0x080075ac
 8000ce8:	08007558 	.word	0x08007558
 8000cec:	0800f268 	.word	0x0800f268
 8000cf0:	0800f568 	.word	0x0800f568
 8000cf4:	08007560 	.word	0x08007560
	    		}
	    		else //grote text?
	    			//if(fontsize==2) 
	    			{
	    				UB_VGA_SetPixel(i*fontsize+x_lup+(a*2),(row*fontsize)+y_lup,color);//maak een dikke pixel  // Changed: i*fontsize instead of 15-i*fontsize
 8000cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cfa:	b29a      	uxth	r2, r3
 8000cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	fb12 f303 	smulbb	r3, r2, r3
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	4413      	add	r3, r2
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	4413      	add	r3, r2
 8000d18:	b298      	uxth	r0, r3
 8000d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	fb12 f303 	smulbb	r3, r2, r3
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	4413      	add	r3, r2
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	4619      	mov	r1, r3
 8000d36:	f001 ff07 	bl	8002b48 <UB_VGA_SetPixel>
	    				UB_VGA_SetPixel(i*fontsize+x_lup+1+(a*2),(row*fontsize)+y_lup,color);  // Changed
 8000d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	fb12 f303 	smulbb	r3, r2, r3
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	4413      	add	r3, r2
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4413      	add	r3, r2
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	b298      	uxth	r0, r3
 8000d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	fb12 f303 	smulbb	r3, r2, r3
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	4413      	add	r3, r2
 8000d74:	b29b      	uxth	r3, r3
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f001 fee4 	bl	8002b48 <UB_VGA_SetPixel>
	    				UB_VGA_SetPixel(i*fontsize+x_lup+1+(a*2),(row*fontsize)+y_lup+1,color);  // Changed
 8000d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	fb12 f303 	smulbb	r3, r2, r3
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	4413      	add	r3, r2
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	4413      	add	r3, r2
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	3301      	adds	r3, #1
 8000da4:	b298      	uxth	r0, r3
 8000da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	fb12 f303 	smulbb	r3, r2, r3
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	4413      	add	r3, r2
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f001 febf 	bl	8002b48 <UB_VGA_SetPixel>
	    				UB_VGA_SetPixel(i*fontsize+x_lup+(a*2),(row*fontsize)+y_lup+1,color);  // Changed
 8000dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	fb12 f303 	smulbb	r3, r2, r3
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	4413      	add	r3, r2
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	4413      	add	r3, r2
 8000dea:	b298      	uxth	r0, r3
 8000dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	fb12 f303 	smulbb	r3, r2, r3
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	4413      	add	r3, r2
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	3301      	adds	r3, #1
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	f001 fe9c 	bl	8002b48 <UB_VGA_SetPixel>
	    				if(strcmp(fontstyle, "vet") == 0) //dikgedrukte text
 8000e10:	493e      	ldr	r1, [pc, #248]	@ (8000f0c <API_draw_text+0x394>)
 8000e12:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000e14:	f7ff f9dc 	bl	80001d0 <strcmp>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d13b      	bne.n	8000e96 <API_draw_text+0x31e>
	    				{
	    					UB_VGA_SetPixel(i*fontsize+x_lup+2,(row*fontsize)+y_lup+1,color);  // Changed
 8000e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	fb12 f303 	smulbb	r3, r2, r3
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	4413      	add	r3, r2
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	3302      	adds	r3, #2
 8000e36:	b298      	uxth	r0, r3
 8000e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	fb12 f303 	smulbb	r3, r2, r3
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	4413      	add	r3, r2
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	3301      	adds	r3, #1
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	4619      	mov	r1, r3
 8000e58:	f001 fe76 	bl	8002b48 <UB_VGA_SetPixel>
	    					UB_VGA_SetPixel(i*fontsize+x_lup+2,(row*fontsize)+y_lup,color);  // Changed
 8000e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	fb12 f303 	smulbb	r3, r2, r3
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	4413      	add	r3, r2
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	3302      	adds	r3, #2
 8000e74:	b298      	uxth	r0, r3
 8000e76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	fb12 f303 	smulbb	r3, r2, r3
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	4413      	add	r3, r2
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	b2d2      	uxtb	r2, r2
 8000e90:	4619      	mov	r1, r3
 8000e92:	f001 fe59 	bl	8002b48 <UB_VGA_SetPixel>
	        for (int i = 0; i < 8; i++)  // Changed: iterate left-to-right (0 to 7 instead of 7 to 0)
 8000e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e98:	3301      	adds	r3, #1
 8000e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e9e:	2b07      	cmp	r3, #7
 8000ea0:	f77f aed6 	ble.w	8000c50 <API_draw_text+0xd8>
	    for (int row = 0; row < 8; row++)
 8000ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eac:	2b07      	cmp	r3, #7
 8000eae:	f77f aeae 	ble.w	8000c0e <API_draw_text+0x96>
	    			//else 
	    			//return 0; //invalide fontsize   //evt error code dan moet je wel de if, else, return uncommenten __________________________
				}
			}
	    }
	    if((x_lup+= 8*fontsize)>(VGA_DISPLAY_X-8))	//gaat hij out of bounds?
 8000eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	4413      	add	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8000ec2:	dd04      	ble.n	8000ece <API_draw_text+0x356>
	    	y_lup+=fontsize*8;						//volgende regel
 8000ec4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	4413      	add	r3, r2
 8000ecc:	60bb      	str	r3, [r7, #8]
	    x_lup= x_lup%(VGA_DISPLAY_X-8);				//zo ja? ga terug naar links
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	4a0f      	ldr	r2, [pc, #60]	@ (8000f10 <API_draw_text+0x398>)
 8000ed2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ed6:	441a      	add	r2, r3
 8000ed8:	1211      	asrs	r1, r2, #8
 8000eda:	17da      	asrs	r2, r3, #31
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8000ee2:	fb01 f202 	mul.w	r2, r1, r2
 8000ee6:	1a9b      	subs	r3, r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
	    text++;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	3301      	adds	r3, #1
 8000eee:	603b      	str	r3, [r7, #0]
	while(*text)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f47f ae79 	bne.w	8000bec <API_draw_text+0x74>
	}
	printing_done_flag = TRUE;
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <API_draw_text+0x39c>)
 8000efc:	22ff      	movs	r2, #255	@ 0xff
 8000efe:	701a      	strb	r2, [r3, #0]
	return 1; ///alles voltooid   XD
 8000f00:	2301      	movs	r3, #1
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3740      	adds	r7, #64	@ 0x40
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	08007560 	.word	0x08007560
 8000f10:	d20d20d3 	.word	0xd20d20d3
 8000f14:	20000074 	.word	0x20000074

08000f18 <parse_msg>:
 * @brief functie om inkomende berichten te parsen voor de individuele commando's. run "argList args;" voor het aanmaken van de struct.
 * @param msg, de array om door te parsen
 * @param args, &adres van de struct waar de argumenten in moeten komen
 */
uint8_t parse_msg(char *msg, argList *args)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	f5ad 6d85 	sub.w	sp, sp, #1064	@ 0x428
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f24:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8000f28:	6018      	str	r0, [r3, #0]
 8000f2a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f2e:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8000f32:	6019      	str	r1, [r3, #0]
	if (msg == NULL || args == NULL)
 8000f34:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f38:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d006      	beq.n	8000f50 <parse_msg+0x38>
 8000f42:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f46:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d111      	bne.n	8000f74 <parse_msg+0x5c>
	{
		Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "parse_msg: NULL pointer" };
 8000f50:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f54:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8000f58:	4a4a      	ldr	r2, [pc, #296]	@ (8001084 <parse_msg+0x16c>)
 8000f5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000f60:	f107 0318 	add.w	r3, r7, #24
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 fe83 	bl	8001c70 <Error_Report>
		printing_done_flag = TRUE;  // Must reset flag on error
 8000f6a:	4b47      	ldr	r3, [pc, #284]	@ (8001088 <parse_msg+0x170>)
 8000f6c:	22ff      	movs	r2, #255	@ 0xff
 8000f6e:	701a      	strb	r2, [r3, #0]
		return 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	e082      	b.n	800107a <parse_msg+0x162>
	}

	args->count = 0;
 8000f74:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f78:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f883 2c00 	strb.w	r2, [r3, #3072]	@ 0xc00
	// Don't touch printing_done_flag here! Only API layer manages it
	
	// Make a working copy since strtok modifies the original
	char msg_copy[1024];
	strncpy(msg_copy, msg, sizeof(msg_copy) - 1);
 8000f84:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f88:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8000f8c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000f90:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8000f94:	6819      	ldr	r1, [r3, #0]
 8000f96:	f005 fc17 	bl	80067c8 <strncpy>
	msg_copy[sizeof(msg_copy) - 1] = '\0';
 8000f9a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000f9e:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff
	
	char *tok = strtok(msg_copy, ",");
 8000fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fac:	4937      	ldr	r1, [pc, #220]	@ (800108c <parse_msg+0x174>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f005 fc1e 	bl	80067f0 <strtok>
 8000fb4:	f8c7 0424 	str.w	r0, [r7, #1060]	@ 0x424
	
	if (tok == NULL){
 8000fb8:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d14e      	bne.n	800105e <parse_msg+0x146>
		Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "geen tokens in bericht" };
 8000fc0:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000fc4:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8000fc8:	4a31      	ldr	r2, [pc, #196]	@ (8001090 <parse_msg+0x178>)
 8000fca:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fcc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 fe4b 	bl	8001c70 <Error_Report>
		printing_done_flag = TRUE;  // Must reset flag on error
 8000fda:	4b2b      	ldr	r3, [pc, #172]	@ (8001088 <parse_msg+0x170>)
 8000fdc:	22ff      	movs	r2, #255	@ 0xff
 8000fde:	701a      	strb	r2, [r3, #0]
		return (0);
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	e04a      	b.n	800107a <parse_msg+0x162>
	}

	while (tok && args->count < MAX_ARG_COUNT){
		// Copy token string into the struct (safe copy)
		strncpy(args->tokens[args->count], tok, MAX_TOKEN_LEN - 1);
 8000fe4:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000fe8:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000ff8:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 8000ffc:	020b      	lsls	r3, r1, #8
 8000ffe:	6812      	ldr	r2, [r2, #0]
 8001000:	4413      	add	r3, r2
 8001002:	22ff      	movs	r2, #255	@ 0xff
 8001004:	f8d7 1424 	ldr.w	r1, [r7, #1060]	@ 0x424
 8001008:	4618      	mov	r0, r3
 800100a:	f005 fbdd 	bl	80067c8 <strncpy>
		args->tokens[args->count][MAX_TOKEN_LEN - 1] = '\0';  // Ensure null termination
 800100e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001012:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 800101c:	4619      	mov	r1, r3
 800101e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001022:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	020b      	lsls	r3, r1, #8
 800102a:	4413      	add	r3, r2
 800102c:	33ff      	adds	r3, #255	@ 0xff
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
		args->count++;
 8001032:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001036:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 8001040:	3301      	adds	r3, #1
 8001042:	b2da      	uxtb	r2, r3
 8001044:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001048:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f883 2c00 	strb.w	r2, [r3, #3072]	@ 0xc00
		tok = strtok(NULL, ",");
 8001052:	490e      	ldr	r1, [pc, #56]	@ (800108c <parse_msg+0x174>)
 8001054:	2000      	movs	r0, #0
 8001056:	f005 fbcb 	bl	80067f0 <strtok>
 800105a:	f8c7 0424 	str.w	r0, [r7, #1060]	@ 0x424
	while (tok && args->count < MAX_ARG_COUNT){
 800105e:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 8001062:	2b00      	cmp	r3, #0
 8001064:	d008      	beq.n	8001078 <parse_msg+0x160>
 8001066:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800106a:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 8001074:	2b0b      	cmp	r3, #11
 8001076:	d9b5      	bls.n	8000fe4 <parse_msg+0xcc>
	}
	return (1);
 8001078:	2301      	movs	r3, #1
}
 800107a:	4618      	mov	r0, r3
 800107c:	f507 6785 	add.w	r7, r7, #1064	@ 0x428
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	08007630 	.word	0x08007630
 8001088:	20000074 	.word	0x20000074
 800108c:	08007608 	.word	0x08007608
 8001090:	08007654 	.word	0x08007654

08001094 <process_msg>:
/*
 * @brief functie om het gesplitste bericht te analyseren voor welk commando is aangevraagd. en roept vervolgens de bijbehorende functie aan
 * @param
 */
uint8_t process_msg(const argList *args)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	@ 0x38
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    if (args == NULL || args->count == 0)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d004      	beq.n	80010ac <process_msg+0x18>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10f      	bne.n	80010cc <process_msg+0x38>
    {
	    Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "process_msg: geen argumenten" };
 80010ac:	4a2b      	ldr	r2, [pc, #172]	@ (800115c <process_msg+0xc8>)
 80010ae:	f107 0318 	add.w	r3, r7, #24
 80010b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	    Error_Report(&err);
 80010b8:	f107 0318 	add.w	r3, r7, #24
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fdd7 	bl	8001c70 <Error_Report>
	    printing_done_flag = TRUE;
 80010c2:	4b27      	ldr	r3, [pc, #156]	@ (8001160 <process_msg+0xcc>)
 80010c4:	22ff      	movs	r2, #255	@ 0xff
 80010c6:	701a      	strb	r2, [r3, #0]
	    return (0);
 80010c8:	2300      	movs	r3, #0
 80010ca:	e043      	b.n	8001154 <process_msg+0xc0>
    }


    const char *cmd = args->tokens[0];
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	633b      	str	r3, [r7, #48]	@ 0x30

    if (cmd == NULL)
 80010d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10f      	bne.n	80010f6 <process_msg+0x62>
    {
        Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "process_msg: commando NULL" };
 80010d6:	4a23      	ldr	r2, [pc, #140]	@ (8001164 <process_msg+0xd0>)
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80010de:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fdc2 	bl	8001c70 <Error_Report>
        printing_done_flag = TRUE;  // Ensure flag is reset on error
 80010ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <process_msg+0xcc>)
 80010ee:	22ff      	movs	r2, #255	@ 0xff
 80010f0:	701a      	strb	r2, [r3, #0]
        return 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e02e      	b.n	8001154 <process_msg+0xc0>
    }

	int i;
    for (i = 0; commands[i].name != NULL; i++) {
 80010f6:	2300      	movs	r3, #0
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80010fa:	e016      	b.n	800112a <process_msg+0x96>
        if (strcmp(cmd, commands[i].name) == 0) {
 80010fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001168 <process_msg+0xd4>)
 80010fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001100:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001104:	4619      	mov	r1, r3
 8001106:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001108:	f7ff f862 	bl	80001d0 <strcmp>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d108      	bne.n	8001124 <process_msg+0x90>
            // Command found, execute it. API layer will handle printing_done_flag
            return commands[i].fn((argList *)args);
 8001112:	4a15      	ldr	r2, [pc, #84]	@ (8001168 <process_msg+0xd4>)
 8001114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001116:	00db      	lsls	r3, r3, #3
 8001118:	4413      	add	r3, r2
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	4798      	blx	r3
 8001120:	4603      	mov	r3, r0
 8001122:	e017      	b.n	8001154 <process_msg+0xc0>
    for (i = 0; commands[i].name != NULL; i++) {
 8001124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001126:	3301      	adds	r3, #1
 8001128:	637b      	str	r3, [r7, #52]	@ 0x34
 800112a:	4a0f      	ldr	r2, [pc, #60]	@ (8001168 <process_msg+0xd4>)
 800112c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800112e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1e2      	bne.n	80010fc <process_msg+0x68>
        }
    }

    // Unknown command
    Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "onbekend commando" };
 8001136:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <process_msg+0xd8>)
 8001138:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800113c:	ca07      	ldmia	r2, {r0, r1, r2}
 800113e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Error_Report(&err);
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fd92 	bl	8001c70 <Error_Report>
    printing_done_flag = TRUE;  // Reset flag on unrecognized command
 800114c:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <process_msg+0xcc>)
 800114e:	22ff      	movs	r2, #255	@ 0xff
 8001150:	701a      	strb	r2, [r3, #0]
    return (0);
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3738      	adds	r7, #56	@ 0x38
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	08007680 	.word	0x08007680
 8001160:	20000074 	.word	0x20000074
 8001164:	080076a8 	.word	0x080076a8
 8001168:	20000000 	.word	0x20000000
 800116c:	080076c8 	.word	0x080076c8

08001170 <call_tekst>:
/**
 * @brief functie om de logic layer aan te sturen (tekst)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_tekst(argList *args)
{
 8001170:	b590      	push	{r4, r7, lr}
 8001172:	b0ad      	sub	sp, #180	@ 0xb4
 8001174:	af04      	add	r7, sp, #16
 8001176:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 8){
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 800117e:	2b07      	cmp	r3, #7
 8001180:	d80c      	bhi.n	800119c <call_tekst+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "tekst: te weinig argumenten" };
 8001182:	4a41      	ldr	r2, [pc, #260]	@ (8001288 <call_tekst+0x118>)
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	ca07      	ldmia	r2, {r0, r1, r2}
 800118a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fd6c 	bl	8001c70 <Error_Report>
			return(0);
 8001198:	2300      	movs	r3, #0
 800119a:	e071      	b.n	8001280 <call_tekst+0x110>
		} else if(args->count > 8){
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d90c      	bls.n	80011c0 <call_tekst+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "tekst: te veel argumenten" };
 80011a6:	4a39      	ldr	r2, [pc, #228]	@ (800128c <call_tekst+0x11c>)
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80011ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fd5a 	bl	8001c70 <Error_Report>
			return(0);
 80011bc:	2300      	movs	r3, #0
 80011be:	e05f      	b.n	8001280 <call_tekst+0x110>
		}

	//integer argumenten
	uint8_t xp = 		atoi(args->tokens[1]);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80011c6:	4618      	mov	r0, r3
 80011c8:	f005 f876 	bl	80062b8 <atoi>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	uint8_t yp = 		atoi(args->tokens[2]);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80011d8:	4618      	mov	r0, r3
 80011da:	f005 f86d 	bl	80062b8 <atoi>
 80011de:	4603      	mov	r3, r0
 80011e0:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	uint8_t siz = 		atoi(args->tokens[6]);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80011ea:	4618      	mov	r0, r3
 80011ec:	f005 f864 	bl	80062b8 <atoi>
 80011f0:	4603      	mov	r3, r0
 80011f2:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	//string argumenten
	char color[10];
	strncpy(color, 		args->tokens[3], sizeof(color) - 1);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f503 7140 	add.w	r1, r3, #768	@ 0x300
 80011fc:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001200:	2209      	movs	r2, #9
 8001202:	4618      	mov	r0, r3
 8001204:	f005 fae0 	bl	80067c8 <strncpy>
	color[sizeof(color) - 1] = '\0';
 8001208:	2300      	movs	r3, #0
 800120a:	f887 3099 	strb.w	r3, [r7, #153]	@ 0x99
	char txtPrint[80];
	strncpy(txtPrint, 	args->tokens[4], sizeof(txtPrint) - 1);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
 8001214:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001218:	224f      	movs	r2, #79	@ 0x4f
 800121a:	4618      	mov	r0, r3
 800121c:	f005 fad4 	bl	80067c8 <strncpy>
	txtPrint[sizeof(txtPrint) - 1] = '\0';
 8001220:	2300      	movs	r3, #0
 8001222:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	char font[15];
	strncpy(font, 		args->tokens[5], sizeof(font) - 1);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 800122c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001230:	220e      	movs	r2, #14
 8001232:	4618      	mov	r0, r3
 8001234:	f005 fac8 	bl	80067c8 <strncpy>
	font[sizeof(font) - 1] = '\0';
 8001238:	2300      	movs	r3, #0
 800123a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	char modif[15];
	strncpy(modif, 		args->tokens[7], sizeof(modif) - 1);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f503 61e0 	add.w	r1, r3, #1792	@ 0x700
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	220e      	movs	r2, #14
 800124a:	4618      	mov	r0, r3
 800124c:	f005 fabc 	bl	80067c8 <strncpy>
	modif[sizeof(modif) - 1] = '\0';
 8001250:	2300      	movs	r3, #0
 8001252:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	//API calling functie
	return logicAPICalltxt(xp, yp, color, txtPrint, font, siz, modif);
 8001256:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800125a:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800125e:	f897 109e 	ldrb.w	r1, [r7, #158]	@ 0x9e
 8001262:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8001266:	f107 0320 	add.w	r3, r7, #32
 800126a:	9302      	str	r3, [sp, #8]
 800126c:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8001270:	9301      	str	r3, [sp, #4]
 8001272:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	4623      	mov	r3, r4
 800127a:	f000 fc3f 	bl	8001afc <logicAPICalltxt>
 800127e:	4603      	mov	r3, r0
}
 8001280:	4618      	mov	r0, r3
 8001282:	37a4      	adds	r7, #164	@ 0xa4
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	080076f0 	.word	0x080076f0
 800128c:	08007718 	.word	0x08007718

08001290 <call_fill>:
/**
 * @brief functie om de logic layer aan te sturen (clearscherm)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_fill(argList *args)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08c      	sub	sp, #48	@ 0x30
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 2){
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d80c      	bhi.n	80012bc <call_fill+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "fill: te weinig argumenten" };
 80012a2:	4a1a      	ldr	r2, [pc, #104]	@ (800130c <call_fill+0x7c>)
 80012a4:	f107 0318 	add.w	r3, r7, #24
 80012a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80012aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80012ae:	f107 0318 	add.w	r3, r7, #24
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fcdc 	bl	8001c70 <Error_Report>
			return(0);
 80012b8:	2300      	movs	r3, #0
 80012ba:	e023      	b.n	8001304 <call_fill+0x74>
		} else if(args->count > 2){
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d90c      	bls.n	80012e0 <call_fill+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "fill: te veel argumenten" };
 80012c6:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <call_fill+0x80>)
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80012ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 fcca 	bl	8001c70 <Error_Report>
			return(0);
 80012dc:	2300      	movs	r3, #0
 80012de:	e011      	b.n	8001304 <call_fill+0x74>
		}
	//kopier de string
	char color[10];
	strncpy(color, args->tokens[1], sizeof(color) - 1);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f503 7180 	add.w	r1, r3, #256	@ 0x100
 80012e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ea:	2209      	movs	r2, #9
 80012ec:	4618      	mov	r0, r3
 80012ee:	f005 fa6b 	bl	80067c8 <strncpy>
	color[sizeof(color) - 1] = '\0';
 80012f2:	2300      	movs	r3, #0
 80012f4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

	return logicAPICallfill(color);
 80012f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fad7 	bl	80018b0 <logicAPICallfill>
 8001302:	4603      	mov	r3, r0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3730      	adds	r7, #48	@ 0x30
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	08007740 	.word	0x08007740
 8001310:	08007768 	.word	0x08007768

08001314 <call_lijn>:
/**
 * @brief functie om de logic layer aan te sturen (lijn)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_lijn(argList *args)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b08b      	sub	sp, #44	@ 0x2c
 8001318:	af02      	add	r7, sp, #8
 800131a:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 7){
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 8001322:	2b06      	cmp	r3, #6
 8001324:	d801      	bhi.n	800132a <call_lijn+0x16>
			return(0); 	//error code te weinig argumenten  	//TODO
 8001326:	2300      	movs	r3, #0
 8001328:	e045      	b.n	80013b6 <call_lijn+0xa2>
		} else if(args->count > 7){
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 8001330:	2b07      	cmp	r3, #7
 8001332:	d901      	bls.n	8001338 <call_lijn+0x24>
			return(0); 	//error code te veel argumenten 	//TODO
 8001334:	2300      	movs	r3, #0
 8001336:	e03e      	b.n	80013b6 <call_lijn+0xa2>
		}

	//integer argumenten
	uint16_t x1p = 	atoi(args->tokens[1]);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800133e:	4618      	mov	r0, r3
 8001340:	f004 ffba 	bl	80062b8 <atoi>
 8001344:	4603      	mov	r3, r0
 8001346:	83fb      	strh	r3, [r7, #30]
	uint16_t y1p = 	atoi(args->tokens[2]);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800134e:	4618      	mov	r0, r3
 8001350:	f004 ffb2 	bl	80062b8 <atoi>
 8001354:	4603      	mov	r3, r0
 8001356:	83bb      	strh	r3, [r7, #28]
	uint16_t x2p = 	atoi(args->tokens[3]);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800135e:	4618      	mov	r0, r3
 8001360:	f004 ffaa 	bl	80062b8 <atoi>
 8001364:	4603      	mov	r3, r0
 8001366:	837b      	strh	r3, [r7, #26]
	uint16_t y2p = 	atoi(args->tokens[4]);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800136e:	4618      	mov	r0, r3
 8001370:	f004 ffa2 	bl	80062b8 <atoi>
 8001374:	4603      	mov	r3, r0
 8001376:	833b      	strh	r3, [r7, #24]
	uint16_t siz = 	atoi(args->tokens[6]);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800137e:	4618      	mov	r0, r3
 8001380:	f004 ff9a 	bl	80062b8 <atoi>
 8001384:	4603      	mov	r3, r0
 8001386:	82fb      	strh	r3, [r7, #22]
	//string argumenten
	char color[10];
	strcpy(color, 	args->tokens[5]);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 800138e:	f107 030c 	add.w	r3, r7, #12
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f005 fafa 	bl	800698e <strcpy>

	//logicAPICallLijn(x1p, y1p, x2p, y2p, color, siz);		//TODO
	return logicAPICallLijn(x1p, y1p, x2p, y2p, color, siz);
 800139a:	8afb      	ldrh	r3, [r7, #22]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	8b3c      	ldrh	r4, [r7, #24]
 80013a0:	8b7a      	ldrh	r2, [r7, #26]
 80013a2:	8bb9      	ldrh	r1, [r7, #28]
 80013a4:	8bf8      	ldrh	r0, [r7, #30]
 80013a6:	9301      	str	r3, [sp, #4]
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	4623      	mov	r3, r4
 80013b0:	f000 faa8 	bl	8001904 <logicAPICallLijn>
 80013b4:	4603      	mov	r3, r0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3724      	adds	r7, #36	@ 0x24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd90      	pop	{r4, r7, pc}
	...

080013c0 <call_rechthoek>:
/**
 * @brief functie om de logic layer aan te sturen (rechthoek)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_rechthoek(argList *args)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b08f      	sub	sp, #60	@ 0x3c
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 7){
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d80c      	bhi.n	80013ec <call_rechthoek+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "rechthoek: te weinig argumenten" };
 80013d2:	4a37      	ldr	r2, [pc, #220]	@ (80014b0 <call_rechthoek+0xf0>)
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80013da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fc44 	bl	8001c70 <Error_Report>
			return(0);
 80013e8:	2300      	movs	r3, #0
 80013ea:	e05c      	b.n	80014a6 <call_rechthoek+0xe6>
		} else if(args->count > 7){
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80013f2:	2b07      	cmp	r3, #7
 80013f4:	d90c      	bls.n	8001410 <call_rechthoek+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "rechthoek: te veel argumenten" };
 80013f6:	4a2f      	ldr	r2, [pc, #188]	@ (80014b4 <call_rechthoek+0xf4>)
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 8001402:	f107 0308 	add.w	r3, r7, #8
 8001406:	4618      	mov	r0, r3
 8001408:	f000 fc32 	bl	8001c70 <Error_Report>
			return(0);
 800140c:	2300      	movs	r3, #0
 800140e:	e04a      	b.n	80014a6 <call_rechthoek+0xe6>
		}

	//integer argumenten
	uint8_t x1p = 		atoi(args->tokens[1]);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001416:	4618      	mov	r0, r3
 8001418:	f004 ff4e 	bl	80062b8 <atoi>
 800141c:	4603      	mov	r3, r0
 800141e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t y1p = 		atoi(args->tokens[2]);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001428:	4618      	mov	r0, r3
 800142a:	f004 ff45 	bl	80062b8 <atoi>
 800142e:	4603      	mov	r3, r0
 8001430:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t x2p = 		atoi(args->tokens[3]);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800143a:	4618      	mov	r0, r3
 800143c:	f004 ff3c 	bl	80062b8 <atoi>
 8001440:	4603      	mov	r3, r0
 8001442:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	uint8_t y2p = 		atoi(args->tokens[4]);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800144c:	4618      	mov	r0, r3
 800144e:	f004 ff33 	bl	80062b8 <atoi>
 8001452:	4603      	mov	r3, r0
 8001454:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	uint8_t filled = 	atoi(args->tokens[6]);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800145e:	4618      	mov	r0, r3
 8001460:	f004 ff2a 	bl	80062b8 <atoi>
 8001464:	4603      	mov	r3, r0
 8001466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//string argumenten
	char color[10];
	strncpy(color, 		args->tokens[5], sizeof(color) - 1);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8001470:	f107 0320 	add.w	r3, r7, #32
 8001474:	2209      	movs	r2, #9
 8001476:	4618      	mov	r0, r3
 8001478:	f005 f9a6 	bl	80067c8 <strncpy>
	color[sizeof(color) - 1] = '\0';
 800147c:	2300      	movs	r3, #0
 800147e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

	return logicAPICallRechthoek(x1p, y1p, x2p, y2p, color, filled);
 8001482:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8001486:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800148a:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800148e:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8001492:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	f107 0320 	add.w	r3, r7, #32
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	4623      	mov	r3, r4
 80014a0:	f000 fa7a 	bl	8001998 <logicAPICallRechthoek>
 80014a4:	4603      	mov	r3, r0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3734      	adds	r7, #52	@ 0x34
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd90      	pop	{r4, r7, pc}
 80014ae:	bf00      	nop
 80014b0:	08007794 	.word	0x08007794
 80014b4:	080077c0 	.word	0x080077c0

080014b8 <call_bitmap>:
/**
 * @brief functie om de logic layer aan te sturen (bitmap)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_bitmap(argList *args)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	@ 0x28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 4){
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80014c6:	2b03      	cmp	r3, #3
 80014c8:	d80c      	bhi.n	80014e4 <call_bitmap+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "bitmap: te weinig argumenten" };
 80014ca:	4a24      	ldr	r2, [pc, #144]	@ (800155c <call_bitmap+0xa4>)
 80014cc:	f107 0318 	add.w	r3, r7, #24
 80014d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80014d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 fbc8 	bl	8001c70 <Error_Report>
			return(0);
 80014e0:	2300      	movs	r3, #0
 80014e2:	e036      	b.n	8001552 <call_bitmap+0x9a>
		} else if(args->count > 4){
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d90c      	bls.n	8001508 <call_bitmap+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "bitmap: te veel argumenten" };
 80014ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001560 <call_bitmap+0xa8>)
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fbb6 	bl	8001c70 <Error_Report>
			return(0);
 8001504:	2300      	movs	r3, #0
 8001506:	e024      	b.n	8001552 <call_bitmap+0x9a>
		}

	uint8_t bmpnr = atoi(args->tokens[1]);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800150e:	4618      	mov	r0, r3
 8001510:	f004 fed2 	bl	80062b8 <atoi>
 8001514:	4603      	mov	r3, r0
 8001516:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t xp = 	atoi(args->tokens[2]);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001520:	4618      	mov	r0, r3
 8001522:	f004 fec9 	bl	80062b8 <atoi>
 8001526:	4603      	mov	r3, r0
 8001528:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t yp =	atoi(args->tokens[3]);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001532:	4618      	mov	r0, r3
 8001534:	f004 fec0 	bl	80062b8 <atoi>
 8001538:	4603      	mov	r3, r0
 800153a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	return logicAPICallbitmap(bmpnr, xp, yp);
 800153e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001542:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8001546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800154a:	4618      	mov	r0, r3
 800154c:	f000 faa6 	bl	8001a9c <logicAPICallbitmap>
 8001550:	4603      	mov	r3, r0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3728      	adds	r7, #40	@ 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	080077ec 	.word	0x080077ec
 8001560:	08007814 	.word	0x08007814

08001564 <call_wacht>:
/**
 * @brief functie om de logic layer aan te sturen (wacht)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_wacht(argList *args)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "wacht niet ondersteund" }; Error_Report(&err); }
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <call_wacht+0x28>)
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	ca07      	ldmia	r2, {r0, r1, r2}
 8001574:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	4618      	mov	r0, r3
 800157e:	f000 fb77 	bl	8001c70 <Error_Report>
	return(0); 		//error: deze doen we niet
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	08007838 	.word	0x08007838

08001590 <call_herhaal>:
/**
 * @brief functie om de logic layer aan te sturen (herhaal)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_herhaal(argList *args)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "herhaal niet ondersteund" }; Error_Report(&err); }
 8001598:	4a07      	ldr	r2, [pc, #28]	@ (80015b8 <call_herhaal+0x28>)
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	ca07      	ldmia	r2, {r0, r1, r2}
 80015a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 fb61 	bl	8001c70 <Error_Report>
	return(0); 		//error deze doen we niet
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	08007860 	.word	0x08007860

080015bc <call_cirkel>:
/**
 * @brief functie om de logic layer aan te sturen (cirkel)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_cirkel(argList *args)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08c      	sub	sp, #48	@ 0x30
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 5){
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d80c      	bhi.n	80015e8 <call_cirkel+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "cirkel: te weinig argumenten" };
 80015ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001678 <call_cirkel+0xbc>)
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80015d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4618      	mov	r0, r3
 80015e0:	f000 fb46 	bl	8001c70 <Error_Report>
			return(0);
 80015e4:	2300      	movs	r3, #0
 80015e6:	e043      	b.n	8001670 <call_cirkel+0xb4>
		} else if(args->count > 5){
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80015ee:	2b05      	cmp	r3, #5
 80015f0:	d90c      	bls.n	800160c <call_cirkel+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "cirkel: te veel argumenten" };
 80015f2:	4a22      	ldr	r2, [pc, #136]	@ (800167c <call_cirkel+0xc0>)
 80015f4:	f107 0308 	add.w	r3, r7, #8
 80015f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80015fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80015fe:	f107 0308 	add.w	r3, r7, #8
 8001602:	4618      	mov	r0, r3
 8001604:	f000 fb34 	bl	8001c70 <Error_Report>
			return(0);
 8001608:	2300      	movs	r3, #0
 800160a:	e031      	b.n	8001670 <call_cirkel+0xb4>
		}

	//integer argumenten
	uint8_t xp  = atoi(args->tokens[1]);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001612:	4618      	mov	r0, r3
 8001614:	f004 fe50 	bl	80062b8 <atoi>
 8001618:	4603      	mov	r3, r0
 800161a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t yp  = atoi(args->tokens[2]);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001624:	4618      	mov	r0, r3
 8001626:	f004 fe47 	bl	80062b8 <atoi>
 800162a:	4603      	mov	r3, r0
 800162c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t siz = atoi(args->tokens[3]);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001636:	4618      	mov	r0, r3
 8001638:	f004 fe3e 	bl	80062b8 <atoi>
 800163c:	4603      	mov	r3, r0
 800163e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	//strings
	char color[10];
	strncpy(color, args->tokens[4], sizeof(color) - 1);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
 8001648:	f107 0320 	add.w	r3, r7, #32
 800164c:	2209      	movs	r2, #9
 800164e:	4618      	mov	r0, r3
 8001650:	f005 f8ba 	bl	80067c8 <strncpy>
	color[sizeof(color) - 1] = '\0';
 8001654:	2300      	movs	r3, #0
 8001656:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

	return logicAPICallcirkel(xp, yp, siz, color);
 800165a:	f107 0320 	add.w	r3, r7, #32
 800165e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001662:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8001666:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800166a:	f000 f9df 	bl	8001a2c <logicAPICallcirkel>
 800166e:	4603      	mov	r3, r0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3730      	adds	r7, #48	@ 0x30
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	0800788c 	.word	0x0800788c
 800167c:	080078b4 	.word	0x080078b4

08001680 <call_figuur>:
/**
 * @brief functie om de logic layer aan te sturen (figuur)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_figuur(argList *args)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b090      	sub	sp, #64	@ 0x40
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 12){
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 800168e:	2b0b      	cmp	r3, #11
 8001690:	d80c      	bhi.n	80016ac <call_figuur+0x2c>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "figuur: te weinig argumenten" };
 8001692:	4a4a      	ldr	r2, [pc, #296]	@ (80017bc <call_figuur+0x13c>)
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	ca07      	ldmia	r2, {r0, r1, r2}
 800169a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 fae4 	bl	8001c70 <Error_Report>
			return(0);
 80016a8:	2300      	movs	r3, #0
 80016aa:	e083      	b.n	80017b4 <call_figuur+0x134>
		} else if(args->count > 12){
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 3c00 	ldrb.w	r3, [r3, #3072]	@ 0xc00
 80016b2:	2b0c      	cmp	r3, #12
 80016b4:	d90c      	bls.n	80016d0 <call_figuur+0x50>
			Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "figuur: te veel argumenten" };
 80016b6:	4a42      	ldr	r2, [pc, #264]	@ (80017c0 <call_figuur+0x140>)
 80016b8:	f107 0308 	add.w	r3, r7, #8
 80016bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80016be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Error_Report(&err);
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fad2 	bl	8001c70 <Error_Report>
			return(0);
 80016cc:	2300      	movs	r3, #0
 80016ce:	e071      	b.n	80017b4 <call_figuur+0x134>
		}

	//integer argumenten
	uint8_t xp1 = atoi(args->tokens[1]);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80016d6:	4618      	mov	r0, r3
 80016d8:	f004 fdee 	bl	80062b8 <atoi>
 80016dc:	4603      	mov	r3, r0
 80016de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t yp1 = atoi(args->tokens[2]);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80016e8:	4618      	mov	r0, r3
 80016ea:	f004 fde5 	bl	80062b8 <atoi>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	uint8_t xp2 = atoi(args->tokens[3]);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80016fa:	4618      	mov	r0, r3
 80016fc:	f004 fddc 	bl	80062b8 <atoi>
 8001700:	4603      	mov	r3, r0
 8001702:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t yp2 = atoi(args->tokens[4]);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800170c:	4618      	mov	r0, r3
 800170e:	f004 fdd3 	bl	80062b8 <atoi>
 8001712:	4603      	mov	r3, r0
 8001714:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t xp3 = atoi(args->tokens[5]);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800171e:	4618      	mov	r0, r3
 8001720:	f004 fdca 	bl	80062b8 <atoi>
 8001724:	4603      	mov	r3, r0
 8001726:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t yp3 = atoi(args->tokens[6]);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001730:	4618      	mov	r0, r3
 8001732:	f004 fdc1 	bl	80062b8 <atoi>
 8001736:	4603      	mov	r3, r0
 8001738:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint8_t xp4 = atoi(args->tokens[7]);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 8001742:	4618      	mov	r0, r3
 8001744:	f004 fdb8 	bl	80062b8 <atoi>
 8001748:	4603      	mov	r3, r0
 800174a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	uint8_t yp4 = atoi(args->tokens[8]);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001754:	4618      	mov	r0, r3
 8001756:	f004 fdaf 	bl	80062b8 <atoi>
 800175a:	4603      	mov	r3, r0
 800175c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	uint8_t xp5 = atoi(args->tokens[9]);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001766:	4618      	mov	r0, r3
 8001768:	f004 fda6 	bl	80062b8 <atoi>
 800176c:	4603      	mov	r3, r0
 800176e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t yp5 = atoi(args->tokens[10]);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8001778:	4618      	mov	r0, r3
 800177a:	f004 fd9d 	bl	80062b8 <atoi>
 800177e:	4603      	mov	r3, r0
 8001780:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	//string argumenten
	char color[10];
	strncpy(color, args->tokens[11], sizeof(color) - 1);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f503 6130 	add.w	r1, r3, #2816	@ 0xb00
 800178a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800178e:	2209      	movs	r2, #9
 8001790:	4618      	mov	r0, r3
 8001792:	f005 f819 	bl	80067c8 <strncpy>
	color[sizeof(color) - 1] = '\0';
 8001796:	2300      	movs	r3, #0
 8001798:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	// TODO: Implement figuur drawing with 5 points
	(void)xp1; (void)yp1; (void)xp2; (void)yp2; (void)xp3; (void)yp3; (void)xp4; (void)yp4; (void)xp5; (void)yp5; (void)color;
	Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "figuur: nog niet volledig gemplementeerd" };
 800179c:	4a09      	ldr	r2, [pc, #36]	@ (80017c4 <call_figuur+0x144>)
 800179e:	f107 0320 	add.w	r3, r7, #32
 80017a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80017a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Error_Report(&err);
 80017a8:	f107 0320 	add.w	r3, r7, #32
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fa5f 	bl	8001c70 <Error_Report>
	return 0;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3740      	adds	r7, #64	@ 0x40
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	080078e0 	.word	0x080078e0
 80017c0:	08007908 	.word	0x08007908
 80017c4:	08007940 	.word	0x08007940

080017c8 <color_from_string>:
#include "../Inc/error.h"
#include <string.h>
#include <stdlib.h>

static uint8_t color_from_string(const char *color)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
    if (color == NULL) return VGA_COL_BLACK;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <color_from_string+0x12>
 80017d6:	2300      	movs	r3, #0
 80017d8:	e056      	b.n	8001888 <color_from_string+0xc0>
    // If numeric string, use atoi
    if (color[0] >= '0' && color[0] <= '9'){
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b2f      	cmp	r3, #47	@ 0x2f
 80017e0:	d909      	bls.n	80017f6 <color_from_string+0x2e>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b39      	cmp	r3, #57	@ 0x39
 80017e8:	d805      	bhi.n	80017f6 <color_from_string+0x2e>
        return (uint8_t)atoi(color);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f004 fd64 	bl	80062b8 <atoi>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	e048      	b.n	8001888 <color_from_string+0xc0>
    }
    // Kleuren naam mapping
	if (strcmp(color, "wit") == 0)     return VGA_COL_WHITE;
 80017f6:	4926      	ldr	r1, [pc, #152]	@ (8001890 <color_from_string+0xc8>)
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7fe fce9 	bl	80001d0 <strcmp>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <color_from_string+0x40>
 8001804:	23ff      	movs	r3, #255	@ 0xff
 8001806:	e03f      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "zwart") == 0)   return VGA_COL_BLACK;
 8001808:	4922      	ldr	r1, [pc, #136]	@ (8001894 <color_from_string+0xcc>)
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7fe fce0 	bl	80001d0 <strcmp>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <color_from_string+0x52>
 8001816:	2300      	movs	r3, #0
 8001818:	e036      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "rood") == 0)    return VGA_COL_RED;
 800181a:	491f      	ldr	r1, [pc, #124]	@ (8001898 <color_from_string+0xd0>)
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7fe fcd7 	bl	80001d0 <strcmp>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <color_from_string+0x64>
 8001828:	23e0      	movs	r3, #224	@ 0xe0
 800182a:	e02d      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "groen") == 0)   return VGA_COL_GREEN;
 800182c:	491b      	ldr	r1, [pc, #108]	@ (800189c <color_from_string+0xd4>)
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7fe fcce 	bl	80001d0 <strcmp>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <color_from_string+0x76>
 800183a:	231c      	movs	r3, #28
 800183c:	e024      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "blauw") == 0)   return VGA_COL_BLUE;
 800183e:	4918      	ldr	r1, [pc, #96]	@ (80018a0 <color_from_string+0xd8>)
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7fe fcc5 	bl	80001d0 <strcmp>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d101      	bne.n	8001850 <color_from_string+0x88>
 800184c:	2303      	movs	r3, #3
 800184e:	e01b      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "geel") == 0)    return VGA_COL_YELLOW;
 8001850:	4914      	ldr	r1, [pc, #80]	@ (80018a4 <color_from_string+0xdc>)
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7fe fcbc 	bl	80001d0 <strcmp>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <color_from_string+0x9a>
 800185e:	23fc      	movs	r3, #252	@ 0xfc
 8001860:	e012      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "cyaan") == 0)   return VGA_COL_CYAN;
 8001862:	4911      	ldr	r1, [pc, #68]	@ (80018a8 <color_from_string+0xe0>)
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7fe fcb3 	bl	80001d0 <strcmp>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <color_from_string+0xac>
 8001870:	231f      	movs	r3, #31
 8001872:	e009      	b.n	8001888 <color_from_string+0xc0>
    if (strcmp(color, "magenta") == 0) return VGA_COL_MAGENTA;
 8001874:	490d      	ldr	r1, [pc, #52]	@ (80018ac <color_from_string+0xe4>)
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7fe fcaa 	bl	80001d0 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <color_from_string+0xbe>
 8001882:	23e3      	movs	r3, #227	@ 0xe3
 8001884:	e000      	b.n	8001888 <color_from_string+0xc0>
    // fallback: use white
    return VGA_COL_YELLOW;
 8001886:	23fc      	movs	r3, #252	@ 0xfc
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	0800794c 	.word	0x0800794c
 8001894:	08007950 	.word	0x08007950
 8001898:	08007958 	.word	0x08007958
 800189c:	08007960 	.word	0x08007960
 80018a0:	08007968 	.word	0x08007968
 80018a4:	08007970 	.word	0x08007970
 80018a8:	08007978 	.word	0x08007978
 80018ac:	08007980 	.word	0x08007980

080018b0 <logicAPICallfill>:


uint8_t logicAPICallfill(const char *color)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
    if (color == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10c      	bne.n	80018d8 <logicAPICallfill+0x28>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "fill: color NULL" };
 80018be:	4a10      	ldr	r2, [pc, #64]	@ (8001900 <logicAPICallfill+0x50>)
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80018c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f9ce 	bl	8001c70 <Error_Report>
        return 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	e00f      	b.n	80018f8 <logicAPICallfill+0x48>
    }
    uint8_t c = color_from_string(color);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ff75 	bl	80017c8 <color_from_string>
 80018de:	4603      	mov	r3, r0
 80018e0:	77fb      	strb	r3, [r7, #31]
    int res = API_draw_fill((int)c);
 80018e2:	7ffb      	ldrb	r3, [r7, #31]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe53 	bl	8000590 <API_draw_fill>
 80018ea:	61b8      	str	r0, [r7, #24]
    return (res != 0) ? 1 : 0;
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	bf14      	ite	ne
 80018f2:	2301      	movne	r3, #1
 80018f4:	2300      	moveq	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	080079a4 	.word	0x080079a4

08001904 <logicAPICallLijn>:


uint8_t logicAPICallLijn(uint16_t x1p, uint16_t y1p, uint16_t x2p, uint16_t y2p, const char *color, uint8_t siz)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b091      	sub	sp, #68	@ 0x44
 8001908:	af04      	add	r7, sp, #16
 800190a:	4604      	mov	r4, r0
 800190c:	4608      	mov	r0, r1
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	4623      	mov	r3, r4
 8001914:	80fb      	strh	r3, [r7, #6]
 8001916:	4603      	mov	r3, r0
 8001918:	80bb      	strh	r3, [r7, #4]
 800191a:	460b      	mov	r3, r1
 800191c:	807b      	strh	r3, [r7, #2]
 800191e:	4613      	mov	r3, r2
 8001920:	803b      	strh	r3, [r7, #0]
    if (color == NULL || siz <= 0)
 8001922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <logicAPICallLijn+0x2c>
 8001928:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10c      	bne.n	800194a <logicAPICallLijn+0x46>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "lijn: invalide parameters" };
 8001930:	4a18      	ldr	r2, [pc, #96]	@ (8001994 <logicAPICallLijn+0x90>)
 8001932:	f107 030c 	add.w	r3, r7, #12
 8001936:	ca07      	ldmia	r2, {r0, r1, r2}
 8001938:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 800193c:	f107 030c 	add.w	r3, r7, #12
 8001940:	4618      	mov	r0, r3
 8001942:	f000 f995 	bl	8001c70 <Error_Report>
        return 0;
 8001946:	2300      	movs	r3, #0
 8001948:	e020      	b.n	800198c <logicAPICallLijn+0x88>
    }
    int x1 = x1p; int y1 = y1p; int x2 = x2p; int y2 = y2p;
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800194e:	88bb      	ldrh	r3, [r7, #4]
 8001950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	627b      	str	r3, [r7, #36]	@ 0x24
 8001956:	883b      	ldrh	r3, [r7, #0]
 8001958:	623b      	str	r3, [r7, #32]
    uint8_t c = color_from_string(color);
 800195a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800195c:	f7ff ff34 	bl	80017c8 <color_from_string>
 8001960:	4603      	mov	r3, r0
 8001962:	77fb      	strb	r3, [r7, #31]
    // Use API layer to draw the line so LogicLayer does not depend on low-level
    // drawing implementation. API_draw_line returns non-zero on success.
    int res = API_draw_line(x1, y1, x2, y2, (int)c, (int)siz, 0);
 8001964:	7ffb      	ldrb	r3, [r7, #31]
 8001966:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 800196a:	2100      	movs	r1, #0
 800196c:	9102      	str	r1, [sp, #8]
 800196e:	9201      	str	r2, [sp, #4]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001976:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001978:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800197a:	f7fe fef3 	bl	8000764 <API_draw_line>
 800197e:	61b8      	str	r0, [r7, #24]
    return (res != 0) ? 1 : 0;
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	2b00      	cmp	r3, #0
 8001984:	bf14      	ite	ne
 8001986:	2301      	movne	r3, #1
 8001988:	2300      	moveq	r3, #0
 800198a:	b2db      	uxtb	r3, r3
}
 800198c:	4618      	mov	r0, r3
 800198e:	3734      	adds	r7, #52	@ 0x34
 8001990:	46bd      	mov	sp, r7
 8001992:	bd90      	pop	{r4, r7, pc}
 8001994:	080079cc 	.word	0x080079cc

08001998 <logicAPICallRechthoek>:


uint8_t logicAPICallRechthoek(uint8_t x1p, uint8_t y1p, uint8_t x2p, uint8_t y2p, const char *color, uint8_t filled)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b091      	sub	sp, #68	@ 0x44
 800199c:	af04      	add	r7, sp, #16
 800199e:	4604      	mov	r4, r0
 80019a0:	4608      	mov	r0, r1
 80019a2:	4611      	mov	r1, r2
 80019a4:	461a      	mov	r2, r3
 80019a6:	4623      	mov	r3, r4
 80019a8:	71fb      	strb	r3, [r7, #7]
 80019aa:	4603      	mov	r3, r0
 80019ac:	71bb      	strb	r3, [r7, #6]
 80019ae:	460b      	mov	r3, r1
 80019b0:	717b      	strb	r3, [r7, #5]
 80019b2:	4613      	mov	r3, r2
 80019b4:	713b      	strb	r3, [r7, #4]
    if (color == NULL)
 80019b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d10c      	bne.n	80019d6 <logicAPICallRechthoek+0x3e>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "rechthoek: color NULL" };
 80019bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001a28 <logicAPICallRechthoek+0x90>)
 80019be:	f107 030c 	add.w	r3, r7, #12
 80019c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 80019c8:	f107 030c 	add.w	r3, r7, #12
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 f94f 	bl	8001c70 <Error_Report>
        return 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	e024      	b.n	8001a20 <logicAPICallRechthoek+0x88>
    }
    uint8_t c = color_from_string(color);
 80019d6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019d8:	f7ff fef6 	bl	80017c8 <color_from_string>
 80019dc:	4603      	mov	r3, r0
 80019de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int x1 = x1p, y1 = y1p, x2 = x2p, y2 = y2p;
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019e6:	79bb      	ldrb	r3, [r7, #6]
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80019ea:	797b      	ldrb	r3, [r7, #5]
 80019ec:	623b      	str	r3, [r7, #32]
 80019ee:	793b      	ldrb	r3, [r7, #4]
 80019f0:	61fb      	str	r3, [r7, #28]
    int res = API_draw_rectangle(x1, y1, x2, y2, (int)c, (int)filled, 0, 0);
 80019f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019f6:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80019fa:	2100      	movs	r1, #0
 80019fc:	9103      	str	r1, [sp, #12]
 80019fe:	2100      	movs	r1, #0
 8001a00:	9102      	str	r1, [sp, #8]
 8001a02:	9201      	str	r2, [sp, #4]
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	6a3a      	ldr	r2, [r7, #32]
 8001a0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a0e:	f7fe ff6f 	bl	80008f0 <API_draw_rectangle>
 8001a12:	61b8      	str	r0, [r7, #24]
    return (res != 0) ? 1 : 0;
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	bf14      	ite	ne
 8001a1a:	2301      	movne	r3, #1
 8001a1c:	2300      	moveq	r3, #0
 8001a1e:	b2db      	uxtb	r3, r3
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3734      	adds	r7, #52	@ 0x34
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd90      	pop	{r4, r7, pc}
 8001a28:	080079f0 	.word	0x080079f0

08001a2c <logicAPICallcirkel>:

uint8_t logicAPICallcirkel(uint8_t xp, uint8_t yp, uint8_t siz, const char *color)
{
 8001a2c:	b590      	push	{r4, r7, lr}
 8001a2e:	b08b      	sub	sp, #44	@ 0x2c
 8001a30:	af02      	add	r7, sp, #8
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	4603      	mov	r3, r0
 8001a36:	71fb      	strb	r3, [r7, #7]
 8001a38:	460b      	mov	r3, r1
 8001a3a:	71bb      	strb	r3, [r7, #6]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	717b      	strb	r3, [r7, #5]
    if (color == NULL || siz <= 0)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <logicAPICallcirkel+0x20>
 8001a46:	797b      	ldrb	r3, [r7, #5]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10c      	bne.n	8001a66 <logicAPICallcirkel+0x3a>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "cirkel: invalide parameters" };
 8001a4c:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <logicAPICallcirkel+0x6c>)
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f907 	bl	8001c70 <Error_Report>
        return 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e013      	b.n	8001a8e <logicAPICallcirkel+0x62>
    }
    uint8_t c = color_from_string(color);
 8001a66:	6838      	ldr	r0, [r7, #0]
 8001a68:	f7ff feae 	bl	80017c8 <color_from_string>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	77fb      	strb	r3, [r7, #31]
    int res = API_draw_circle((int)xp, (int)yp, (int)siz, (int)c, 0);
 8001a70:	79f8      	ldrb	r0, [r7, #7]
 8001a72:	79b9      	ldrb	r1, [r7, #6]
 8001a74:	797a      	ldrb	r2, [r7, #5]
 8001a76:	7ffb      	ldrb	r3, [r7, #31]
 8001a78:	2400      	movs	r4, #0
 8001a7a:	9400      	str	r4, [sp, #0]
 8001a7c:	f7fe fdb2 	bl	80005e4 <API_draw_circle>
 8001a80:	61b8      	str	r0, [r7, #24]
    return (res != 0) ? 1 : 0;
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	bf14      	ite	ne
 8001a88:	2301      	movne	r3, #1
 8001a8a:	2300      	moveq	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3724      	adds	r7, #36	@ 0x24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd90      	pop	{r4, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	08007a18 	.word	0x08007a18

08001a9c <logicAPICallbitmap>:

uint8_t logicAPICallbitmap(uint8_t bmpnr, uint8_t xp, uint8_t yp)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	71bb      	strb	r3, [r7, #6]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	717b      	strb	r3, [r7, #5]
    if (bmpnr < 1 || bmpnr > 6)
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <logicAPICallbitmap+0x1e>
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d90c      	bls.n	8001ad4 <logicAPICallbitmap+0x38>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "bitmap: invalide bitmap nummer" };
 8001aba:	4a0f      	ldr	r2, [pc, #60]	@ (8001af8 <logicAPICallbitmap+0x5c>)
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ac2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 f8d0 	bl	8001c70 <Error_Report>
        return 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	e00c      	b.n	8001aee <logicAPICallbitmap+0x52>
    }
    int res = API_draw_bitmap((int)xp, (int)yp, (int)bmpnr);
 8001ad4:	79bb      	ldrb	r3, [r7, #6]
 8001ad6:	7979      	ldrb	r1, [r7, #5]
 8001ad8:	79fa      	ldrb	r2, [r7, #7]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe ffbc 	bl	8000a58 <API_draw_bitmap>
 8001ae0:	6178      	str	r0, [r7, #20]
    return (res != 0) ? 1 : 0;
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bf14      	ite	ne
 8001ae8:	2301      	movne	r3, #1
 8001aea:	2300      	moveq	r3, #0
 8001aec:	b2db      	uxtb	r3, r3
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	08007a44 	.word	0x08007a44

08001afc <logicAPICalltxt>:

uint8_t logicAPICalltxt(uint8_t xp, uint8_t yp, const char *color, const char *txtPrint, const char *font, uint8_t siz, const char *modif)
{
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b08f      	sub	sp, #60	@ 0x3c
 8001b00:	af04      	add	r7, sp, #16
 8001b02:	60ba      	str	r2, [r7, #8]
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	4603      	mov	r3, r0
 8001b08:	73fb      	strb	r3, [r7, #15]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	73bb      	strb	r3, [r7, #14]
    if (color == NULL || txtPrint == NULL || font == NULL || modif == NULL || siz <= 0)
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00c      	beq.n	8001b2e <logicAPICalltxt+0x32>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d009      	beq.n	8001b2e <logicAPICalltxt+0x32>
 8001b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d006      	beq.n	8001b2e <logicAPICalltxt+0x32>
 8001b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <logicAPICalltxt+0x32>
 8001b26:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10c      	bne.n	8001b48 <logicAPICalltxt+0x4c>
    {
        Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "Logic", .msg = "text: invalide parameters" };
 8001b2e:	4a17      	ldr	r2, [pc, #92]	@ (8001b8c <logicAPICalltxt+0x90>)
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        Error_Report(&err);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f896 	bl	8001c70 <Error_Report>
        return 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	e01d      	b.n	8001b84 <logicAPICalltxt+0x88>
    }
    uint8_t c = color_from_string(color);
 8001b48:	68b8      	ldr	r0, [r7, #8]
 8001b4a:	f7ff fe3d 	bl	80017c8 <color_from_string>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int res = API_draw_text((int)xp, (int)yp, (int)c, txtPrint, font, (int)siz, modif, 0);
 8001b54:	7bf8      	ldrb	r0, [r7, #15]
 8001b56:	7bb9      	ldrb	r1, [r7, #14]
 8001b58:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8001b5c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b60:	2200      	movs	r2, #0
 8001b62:	9203      	str	r2, [sp, #12]
 8001b64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b66:	9202      	str	r2, [sp, #8]
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4622      	mov	r2, r4
 8001b72:	f7ff f801 	bl	8000b78 <API_draw_text>
 8001b76:	6238      	str	r0, [r7, #32]
    return (res != 0) ? 1 : 0;
 8001b78:	6a3b      	ldr	r3, [r7, #32]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	bf14      	ite	ne
 8001b7e:	2301      	movne	r3, #1
 8001b80:	2300      	moveq	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	372c      	adds	r7, #44	@ 0x2c
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd90      	pop	{r4, r7, pc}
 8001b8c:	08007a6c 	.word	0x08007a6c

08001b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001ba0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2044      	movs	r0, #68	@ 0x44
 8001bb8:	f001 f93b 	bl	8002e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001bbc:	2044      	movs	r0, #68	@ 0x44
 8001bbe:	f001 f954 	bl	8002e6a <HAL_NVIC_EnableIRQ>

}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <layerToStr>:

static const char *layer_names[] = { "HW", "MIDDLE", "APP" };
static const char *error_names[] = { "ERR_OK", "ERR_PARAM", "ERR_TIMEOUT", "ERR_HW", "ERR_STATE", "ERR_UNKNOWN" };

const char *layerToStr(ErrorLayer_t l)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	71fb      	strb	r3, [r7, #7]
    if ((int)l < 0 || (int)l > 2) return "?";
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <layerToStr+0x14>
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <layerToStr+0x28>)
 8001be2:	e003      	b.n	8001bec <layerToStr+0x1c>
    return layer_names[l];
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	4a05      	ldr	r2, [pc, #20]	@ (8001bfc <layerToStr+0x2c>)
 8001be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	08007ac8 	.word	0x08007ac8
 8001bfc:	20000050 	.word	0x20000050

08001c00 <errorToStr>:

const char *errorToStr(ErrorCode_t e)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
    if ((int)e < 0 || (int)e > 5) return "?";
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	2b05      	cmp	r3, #5
 8001c0e:	d901      	bls.n	8001c14 <errorToStr+0x14>
 8001c10:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <errorToStr+0x28>)
 8001c12:	e003      	b.n	8001c1c <errorToStr+0x1c>
    return error_names[e];
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <errorToStr+0x2c>)
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	08007ac8 	.word	0x08007ac8
 8001c2c:	2000005c 	.word	0x2000005c

08001c30 <UART_Print>:

static void UART_Print(const char *s)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00f      	beq.n	8001c5e <UART_Print+0x2e>
    size_t len = strlen(s);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7fe fad0 	bl	80001e4 <strlen>
 8001c44:	60f8      	str	r0, [r7, #12]
    if (len == 0) return;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00a      	beq.n	8001c62 <UART_Print+0x32>
    HAL_UART_Transmit(&huart2, (uint8_t *)s, (uint16_t)len, 1000);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <UART_Print+0x3c>)
 8001c58:	f003 fae5 	bl	8005226 <HAL_UART_Transmit>
 8001c5c:	e002      	b.n	8001c64 <UART_Print+0x34>
    if (s == NULL) return;
 8001c5e:	bf00      	nop
 8001c60:	e000      	b.n	8001c64 <UART_Print+0x34>
    if (len == 0) return;
 8001c62:	bf00      	nop
}
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200005f0 	.word	0x200005f0

08001c70 <Error_Report>:

void Error_Report(const Error_t *err)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
    if (err == NULL) return;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d037      	beq.n	8001cee <Error_Report+0x7e>
    UART_Print("[");
 8001c7e:	481e      	ldr	r0, [pc, #120]	@ (8001cf8 <Error_Report+0x88>)
 8001c80:	f7ff ffd6 	bl	8001c30 <UART_Print>
    UART_Print(layerToStr(err->layer));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ffa1 	bl	8001bd0 <layerToStr>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffcd 	bl	8001c30 <UART_Print>
    UART_Print("][");
 8001c96:	4819      	ldr	r0, [pc, #100]	@ (8001cfc <Error_Report+0x8c>)
 8001c98:	f7ff ffca 	bl	8001c30 <UART_Print>
    UART_Print(errorToStr(err->code));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	785b      	ldrb	r3, [r3, #1]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ffad 	bl	8001c00 <errorToStr>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ffc1 	bl	8001c30 <UART_Print>
    UART_Print("][");
 8001cae:	4813      	ldr	r0, [pc, #76]	@ (8001cfc <Error_Report+0x8c>)
 8001cb0:	f7ff ffbe 	bl	8001c30 <UART_Print>
    UART_Print(err->module ? err->module : "?");
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <Error_Report+0x52>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	e000      	b.n	8001cc4 <Error_Report+0x54>
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <Error_Report+0x90>)
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ffb3 	bl	8001c30 <UART_Print>
    UART_Print("] ");
 8001cca:	480e      	ldr	r0, [pc, #56]	@ (8001d04 <Error_Report+0x94>)
 8001ccc:	f7ff ffb0 	bl	8001c30 <UART_Print>
    UART_Print(err->msg ? err->msg : "(geen bericht)");
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <Error_Report+0x6e>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	e000      	b.n	8001ce0 <Error_Report+0x70>
 8001cde:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <Error_Report+0x98>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff ffa5 	bl	8001c30 <UART_Print>
    UART_Print("\r\n");
 8001ce6:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <Error_Report+0x9c>)
 8001ce8:	f7ff ffa2 	bl	8001c30 <UART_Print>
 8001cec:	e000      	b.n	8001cf0 <Error_Report+0x80>
    if (err == NULL) return;
 8001cee:	bf00      	nop
}
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	08007acc 	.word	0x08007acc
 8001cfc:	08007ad0 	.word	0x08007ad0
 8001d00:	08007ac8 	.word	0x08007ac8
 8001d04:	08007ad4 	.word	0x08007ad4
 8001d08:	08007ad8 	.word	0x08007ad8
 8001d0c:	08007ae8 	.word	0x08007ae8

08001d10 <HAL_StatusToErrorCode>:

ErrorCode_t HAL_StatusToErrorCode(int status)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
    switch (status) {
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b03      	cmp	r3, #3
 8001d1c:	d00b      	beq.n	8001d36 <HAL_StatusToErrorCode+0x26>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b03      	cmp	r3, #3
 8001d22:	dc0c      	bgt.n	8001d3e <HAL_StatusToErrorCode+0x2e>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <HAL_StatusToErrorCode+0x22>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d004      	beq.n	8001d3a <HAL_StatusToErrorCode+0x2a>
 8001d30:	e005      	b.n	8001d3e <HAL_StatusToErrorCode+0x2e>
        case HAL_OK: return ERR_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e004      	b.n	8001d40 <HAL_StatusToErrorCode+0x30>
        case HAL_TIMEOUT: return ERR_TIMEOUT;
 8001d36:	2302      	movs	r3, #2
 8001d38:	e002      	b.n	8001d40 <HAL_StatusToErrorCode+0x30>
        case HAL_ERROR: return ERR_HW;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e000      	b.n	8001d40 <HAL_StatusToErrorCode+0x30>
        default: return ERR_UNKNOWN;
 8001d3e:	2305      	movs	r3, #5
    }
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b32      	ldr	r3, [pc, #200]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	4a31      	ldr	r2, [pc, #196]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d72:	4b2f      	ldr	r3, [pc, #188]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	4a2a      	ldr	r2, [pc, #168]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8e:	4b28      	ldr	r3, [pc, #160]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b24      	ldr	r3, [pc, #144]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a23      	ldr	r2, [pc, #140]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001da4:	f043 0310 	orr.w	r3, r3, #16
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b1d      	ldr	r3, [pc, #116]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001dc0:	f043 0302 	orr.w	r3, r3, #2
 8001dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <MX_GPIO_Init+0xe4>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001dd8:	4816      	ldr	r0, [pc, #88]	@ (8001e34 <MX_GPIO_Init+0xe8>)
 8001dda:	f001 fd8f 	bl	80038fc <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8001dde:	2200      	movs	r2, #0
 8001de0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001de4:	4814      	ldr	r0, [pc, #80]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001de6:	f001 fd89 	bl	80038fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8001dea:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001dee:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df0:	2301      	movs	r3, #1
 8001df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	4619      	mov	r1, r3
 8001e02:	480c      	ldr	r0, [pc, #48]	@ (8001e34 <MX_GPIO_Init+0xe8>)
 8001e04:	f001 fbde 	bl	80035c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 8001e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001e22:	f001 fbcf 	bl	80035c4 <HAL_GPIO_Init>

}
 8001e26:	bf00      	nop
 8001e28:	3728      	adds	r7, #40	@ 0x28
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40020400 	.word	0x40020400

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	f6ad 4d08 	subw	sp, sp, #3080	@ 0xc08
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e44:	f000 fea8 	bl	8002b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e48:	f000 f868 	bl	8001f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e4c:	f7ff ff7e 	bl	8001d4c <MX_GPIO_Init>
  MX_DMA_Init();
 8001e50:	f7ff fe9e 	bl	8001b90 <MX_DMA_Init>
  MX_TIM1_Init();
 8001e54:	f000 fb1a 	bl	800248c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001e58:	f000 fbbe 	bl	80025d8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001e5c:	f000 fd64 	bl	8002928 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8001e60:	f000 fe20 	bl	8002aa4 <UB_VGA_Screen_Init>

  API_draw_fill(VGA_COL_WHITE);
 8001e64:	20ff      	movs	r0, #255	@ 0xff
 8001e66:	f7fe fb93 	bl	8000590 <API_draw_fill>
  UB_VGA_SetPixel(10,10,10);
 8001e6a:	220a      	movs	r2, #10
 8001e6c:	210a      	movs	r1, #10
 8001e6e:	200a      	movs	r0, #10
 8001e70:	f000 fe6a 	bl	8002b48 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,0x00);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2100      	movs	r1, #0
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f000 fe65 	bl	8002b48 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,0x00);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2100      	movs	r1, #0
 8001e82:	f240 103f 	movw	r0, #319	@ 0x13f
 8001e86:	f000 fe5f 	bl	8002b48 <UB_VGA_SetPixel>

  int i;

  for(i = 0; i < LINE_BUFLEN; i++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 3c04 	str.w	r3, [r7, #3076]	@ 0xc04
 8001e90:	e00b      	b.n	8001eaa <main+0x6e>
	  input.line_rx_buffer[i] = 0;
 8001e92:	4a1d      	ldr	r2, [pc, #116]	@ (8001f08 <main+0xcc>)
 8001e94:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	@ 0xc04
 8001e98:	4413      	add	r3, r2
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8001ea0:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	@ 0xc04
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	f8c7 3c04 	str.w	r3, [r7, #3076]	@ 0xc04
 8001eaa:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	@ 0xc04
 8001eae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb2:	dbee      	blt.n	8001e92 <main+0x56>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8001eb4:	4b14      	ldr	r3, [pc, #80]	@ (8001f08 <main+0xcc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8001eba:	4b13      	ldr	r3, [pc, #76]	@ (8001f08 <main+0xcc>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  input.command_execute_flag = FALSE;
 8001ec2:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <main+0xcc>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c

  // HAl wants a memory location to store the character it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interrupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 8001eca:	2201      	movs	r2, #1
 8001ecc:	490e      	ldr	r1, [pc, #56]	@ (8001f08 <main+0xcc>)
 8001ece:	480f      	ldr	r0, [pc, #60]	@ (8001f0c <main+0xd0>)
 8001ed0:	f003 fa42 	bl	8005358 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <main+0xcc>)
 8001ed6:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8001eda:	2bff      	cmp	r3, #255	@ 0xff
 8001edc:	d1fa      	bne.n	8001ed4 <main+0x98>
 8001ede:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <main+0xd4>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2bff      	cmp	r3, #255	@ 0xff
 8001ee4:	d1f6      	bne.n	8001ed4 <main+0x98>
	  {
		  // Do some stuff
		  printf("yes\n");
 8001ee6:	480b      	ldr	r0, [pc, #44]	@ (8001f14 <main+0xd8>)
 8001ee8:	f004 fb86 	bl	80065f8 <puts>
		  argList args;
		  parse_msg(input.line_rx_buffer, &args);
 8001eec:	463b      	mov	r3, r7
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4809      	ldr	r0, [pc, #36]	@ (8001f18 <main+0xdc>)
 8001ef2:	f7ff f811 	bl	8000f18 <parse_msg>
		  process_msg(&args);
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff f8cb 	bl	8001094 <process_msg>

		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 8001efe:	4b02      	ldr	r3, [pc, #8]	@ (8001f08 <main+0xcc>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 8001f06:	e7e5      	b.n	8001ed4 <main+0x98>
 8001f08:	200000fc 	.word	0x200000fc
 8001f0c:	200005f0 	.word	0x200005f0
 8001f10:	20000074 	.word	0x20000074
 8001f14:	08007aec 	.word	0x08007aec
 8001f18:	200000fd 	.word	0x200000fd

08001f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b094      	sub	sp, #80	@ 0x50
 8001f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f22:	f107 0320 	add.w	r3, r7, #32
 8001f26:	2230      	movs	r2, #48	@ 0x30
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f004 fc44 	bl	80067b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <SystemClock_Config+0xcc>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	4a27      	ldr	r2, [pc, #156]	@ (8001fe8 <SystemClock_Config+0xcc>)
 8001f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f50:	4b25      	ldr	r3, [pc, #148]	@ (8001fe8 <SystemClock_Config+0xcc>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	4b22      	ldr	r3, [pc, #136]	@ (8001fec <SystemClock_Config+0xd0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a21      	ldr	r2, [pc, #132]	@ (8001fec <SystemClock_Config+0xd0>)
 8001f66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <SystemClock_Config+0xd0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f74:	607b      	str	r3, [r7, #4]
 8001f76:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f82:	2302      	movs	r3, #2
 8001f84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f86:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f90:	23a8      	movs	r3, #168	@ 0xa8
 8001f92:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f94:	2302      	movs	r3, #2
 8001f96:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f98:	2304      	movs	r3, #4
 8001f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f9c:	f107 0320 	add.w	r3, r7, #32
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f001 fcc5 	bl	8003930 <HAL_RCC_OscConfig>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fac:	f000 f832 	bl	8002014 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fb0:	230f      	movs	r3, #15
 8001fb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fbc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	2105      	movs	r1, #5
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f001 ff1c 	bl	8003e0c <HAL_RCC_ClockConfig>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fda:	f000 f81b 	bl	8002014 <Error_Handler>
  }
}
 8001fde:	bf00      	nop
 8001fe0:	3750      	adds	r7, #80	@ 0x50
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40007000 	.word	0x40007000

08001ff0 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8001ff8:	1d39      	adds	r1, r7, #4
 8001ffa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ffe:	2201      	movs	r2, #1
 8002000:	4803      	ldr	r0, [pc, #12]	@ (8002010 <__io_putchar+0x20>)
 8002002:	f003 f910 	bl	8005226 <HAL_UART_Transmit>
	return ch;												//Return the character
 8002006:	687b      	ldr	r3, [r7, #4]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	200005f0 	.word	0x200005f0

08002014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  Error_t err;
  err.layer = LAYER_HW;
 800201a:	2300      	movs	r3, #0
 800201c:	713b      	strb	r3, [r7, #4]
  err.code = ERR_HW;
 800201e:	2303      	movs	r3, #3
 8002020:	717b      	strb	r3, [r7, #5]
  err.module = "MAIN";
 8002022:	4b06      	ldr	r3, [pc, #24]	@ (800203c <Error_Handler+0x28>)
 8002024:	60bb      	str	r3, [r7, #8]
  err.msg = "Fataal: Error_Handler opgeroepen";
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <Error_Handler+0x2c>)
 8002028:	60fb      	str	r3, [r7, #12]
  Error_Report(&err);
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fe1f 	bl	8001c70 <Error_Report>
  /* USER CODE END Error_Handler_Debug */
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	08007af0 	.word	0x08007af0
 8002040:	08007af8 	.word	0x08007af8

08002044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	4b10      	ldr	r3, [pc, #64]	@ (8002090 <HAL_MspInit+0x4c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	4a0f      	ldr	r2, [pc, #60]	@ (8002090 <HAL_MspInit+0x4c>)
 8002054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002058:	6453      	str	r3, [r2, #68]	@ 0x44
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <HAL_MspInit+0x4c>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <HAL_MspInit+0x4c>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a08      	ldr	r2, [pc, #32]	@ (8002090 <HAL_MspInit+0x4c>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <HAL_MspInit+0x4c>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	603b      	str	r3, [r7, #0]
 8002080:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800

08002094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002098:	bf00      	nop
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020a2:	b480      	push	{r7}
 80020a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <HardFault_Handler+0x4>

080020aa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020ae:	bf00      	nop
 80020b0:	e7fd      	b.n	80020ae <MemManage_Handler+0x4>

080020b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020b6:	bf00      	nop
 80020b8:	e7fd      	b.n	80020b6 <BusFault_Handler+0x4>

080020ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020be:	bf00      	nop
 80020c0:	e7fd      	b.n	80020be <UsageFault_Handler+0x4>

080020c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f0:	f000 fda4 	bl	8002c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020fc:	4828      	ldr	r0, [pc, #160]	@ (80021a0 <TIM2_IRQHandler+0xa8>)
 80020fe:	f002 f9e1 	bl	80044c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8002102:	4b27      	ldr	r3, [pc, #156]	@ (80021a0 <TIM2_IRQHandler+0xa8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f06f 0208 	mvn.w	r2, #8
 800210a:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 800210c:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b23      	ldr	r3, [pc, #140]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002116:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8002118:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8002120:	d905      	bls.n	800212e <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8002122:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002124:	2200      	movs	r2, #0
 8002126:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8002128:	4a1f      	ldr	r2, [pc, #124]	@ (80021a8 <TIM2_IRQHandler+0xb0>)
 800212a:	4b1e      	ldr	r3, [pc, #120]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800212c:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 800212e:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d802      	bhi.n	800213c <TIM2_IRQHandler+0x44>
 8002136:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800213a:	e001      	b.n	8002140 <TIM2_IRQHandler+0x48>
 800213c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002140:	4a1a      	ldr	r2, [pc, #104]	@ (80021ac <TIM2_IRQHandler+0xb4>)
 8002142:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8002144:	4b17      	ldr	r3, [pc, #92]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	2b23      	cmp	r3, #35	@ 0x23
 800214a:	d927      	bls.n	800219c <TIM2_IRQHandler+0xa4>
 800214c:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	f240 2202 	movw	r2, #514	@ 0x202
 8002154:	4293      	cmp	r3, r2
 8002156:	d821      	bhi.n	800219c <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8002158:	4a15      	ldr	r2, [pc, #84]	@ (80021b0 <TIM2_IRQHandler+0xb8>)
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8002160:	4a13      	ldr	r2, [pc, #76]	@ (80021b0 <TIM2_IRQHandler+0xb8>)
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <TIM2_IRQHandler+0xbc>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a11      	ldr	r2, [pc, #68]	@ (80021b4 <TIM2_IRQHandler+0xbc>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8002174:	4b10      	ldr	r3, [pc, #64]	@ (80021b8 <TIM2_IRQHandler+0xc0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <TIM2_IRQHandler+0xc0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 0201 	orr.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8002184:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d005      	beq.n	800219c <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8002190:	4b04      	ldr	r3, [pc, #16]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8002198:	4a02      	ldr	r2, [pc, #8]	@ (80021a4 <TIM2_IRQHandler+0xac>)
 800219a:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000550 	.word	0x20000550
 80021a4:	20013320 	.word	0x20013320
 80021a8:	20000630 	.word	0x20000630
 80021ac:	40020400 	.word	0x40020400
 80021b0:	40026488 	.word	0x40026488
 80021b4:	40010000 	.word	0x40010000
 80021b8:	20000590 	.word	0x20000590

080021bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 80021c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002238 <USART2_IRQHandler+0x7c>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	2b0a      	cmp	r3, #10
 80021cc:	d02d      	beq.n	800222a <USART2_IRQHandler+0x6e>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b0d      	cmp	r3, #13
 80021d2:	d002      	beq.n	80021da <USART2_IRQHandler+0x1e>
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80021d8:	d115      	bne.n	8002206 <USART2_IRQHandler+0x4a>
		{
      // Null-terminate the line so parsers don't read leftover characters
      input.line_rx_buffer[input.char_counter] = '\0';
 80021da:	4b18      	ldr	r3, [pc, #96]	@ (800223c <USART2_IRQHandler+0x80>)
 80021dc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80021e0:	4a16      	ldr	r2, [pc, #88]	@ (800223c <USART2_IRQHandler+0x80>)
 80021e2:	4413      	add	r3, r2
 80021e4:	2200      	movs	r2, #0
 80021e6:	705a      	strb	r2, [r3, #1]
      input.command_execute_flag = TRUE;
 80021e8:	4b14      	ldr	r3, [pc, #80]	@ (800223c <USART2_IRQHandler+0x80>)
 80021ea:	22ff      	movs	r2, #255	@ 0xff
 80021ec:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
      // Store the message length for processing
      input.msglen = input.char_counter;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <USART2_IRQHandler+0x80>)
 80021f2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80021f6:	4a11      	ldr	r2, [pc, #68]	@ (800223c <USART2_IRQHandler+0x80>)
 80021f8:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
      // Reset the counter for the next line
      input.char_counter = 0;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <USART2_IRQHandler+0x80>)
 80021fe:	2200      	movs	r2, #0
 8002200:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8002204:	e011      	b.n	800222a <USART2_IRQHandler+0x6e>
      //Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8002206:	4b0d      	ldr	r3, [pc, #52]	@ (800223c <USART2_IRQHandler+0x80>)
 8002208:	2200      	movs	r2, #0
 800220a:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 800220e:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <USART2_IRQHandler+0x80>)
 8002210:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8002214:	4a09      	ldr	r2, [pc, #36]	@ (800223c <USART2_IRQHandler+0x80>)
 8002216:	4413      	add	r3, r2
 8002218:	79fa      	ldrb	r2, [r7, #7]
 800221a:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <USART2_IRQHandler+0x80>)
 800221e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8002222:	3301      	adds	r3, #1
 8002224:	4a05      	ldr	r2, [pc, #20]	@ (800223c <USART2_IRQHandler+0x80>)
 8002226:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800222a:	4805      	ldr	r0, [pc, #20]	@ (8002240 <USART2_IRQHandler+0x84>)
 800222c:	f003 f8ea 	bl	8005404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40004400 	.word	0x40004400
 800223c:	200000fc 	.word	0x200000fc
 8002240:	200005f0 	.word	0x200005f0

08002244 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8002248:	4b10      	ldr	r3, [pc, #64]	@ (800228c <DMA2_Stream5_IRQHandler+0x48>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a1a      	ldr	r2, [r3, #32]
 800224e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10f      	bne.n	8002278 <DMA2_Stream5_IRQHandler+0x34>
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <DMA2_Stream5_IRQHandler+0x48>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6a1a      	ldr	r2, [r3, #32]
 800225e:	f240 4344 	movw	r3, #1092	@ 0x444
 8002262:	4013      	ands	r3, r2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d107      	bne.n	8002278 <DMA2_Stream5_IRQHandler+0x34>
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <DMA2_Stream5_IRQHandler+0x48>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	4b07      	ldr	r3, [pc, #28]	@ (800228c <DMA2_Stream5_IRQHandler+0x48>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f022 0201 	bic.w	r2, r2, #1
 8002276:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8002278:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <DMA2_Stream5_IRQHandler+0x4c>)
 800227a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800227e:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <DMA2_Stream5_IRQHandler+0x50>)
 8002282:	f000 ff35 	bl	80030f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000510 	.word	0x20000510
 8002290:	40021000 	.word	0x40021000
 8002294:	20000590 	.word	0x20000590

08002298 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
	return 1;
 800229c:	2301      	movs	r3, #1
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <_kill>:

int _kill(int pid, int sig)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022b2:	f004 fb3f 	bl	8006934 <__errno>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2216      	movs	r2, #22
 80022ba:	601a      	str	r2, [r3, #0]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_kill faalt" }; Error_Report(&err); }
 80022bc:	4a08      	ldr	r2, [pc, #32]	@ (80022e0 <_kill+0x38>)
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80022c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80022c8:	f107 030c 	add.w	r3, r7, #12
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff fccf 	bl	8001c70 <Error_Report>
	return -1;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	08007b34 	.word	0x08007b34

080022e4 <_exit>:

void _exit (int status)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022ec:	f04f 31ff 	mov.w	r1, #4294967295
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff ffd9 	bl	80022a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022f6:	bf00      	nop
 80022f8:	e7fd      	b.n	80022f6 <_exit+0x12>

080022fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e00a      	b.n	8002322 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800230c:	f3af 8000 	nop.w
 8002310:	4601      	mov	r1, r0
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	60ba      	str	r2, [r7, #8]
 8002318:	b2ca      	uxtb	r2, r1
 800231a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3301      	adds	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	429a      	cmp	r2, r3
 8002328:	dbf0      	blt.n	800230c <_read+0x12>
	}

return len;
 800232a:	687b      	ldr	r3, [r7, #4]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e009      	b.n	800235a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	1c5a      	adds	r2, r3, #1
 800234a:	60ba      	str	r2, [r7, #8]
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fe4e 	bl	8001ff0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	3301      	adds	r3, #1
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	697a      	ldr	r2, [r7, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	429a      	cmp	r2, r3
 8002360:	dbf1      	blt.n	8002346 <_write+0x12>
	}
	return len;
 8002362:	687b      	ldr	r3, [r7, #4]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <_close>:

int _close(int file)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_close faalt" }; Error_Report(&err); }
 8002374:	4a08      	ldr	r2, [pc, #32]	@ (8002398 <_close+0x2c>)
 8002376:	f107 030c 	add.w	r3, r7, #12
 800237a:	ca07      	ldmia	r2, {r0, r1, r2}
 800237c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fc73 	bl	8001c70 <Error_Report>
	return -1;
 800238a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	08007b50 	.word	0x08007b50

0800239c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023ac:	605a      	str	r2, [r3, #4]
	return 0;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_isatty>:

int _isatty(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
	return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023f4:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <_sbrk+0x68>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <_sbrk+0x16>
		heap_end = &end;
 80023fc:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <_sbrk+0x68>)
 80023fe:	4a16      	ldr	r2, [pc, #88]	@ (8002458 <_sbrk+0x6c>)
 8002400:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002402:	4b14      	ldr	r3, [pc, #80]	@ (8002454 <_sbrk+0x68>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	617b      	str	r3, [r7, #20]
	if (heap_end + incr > stack_ptr)
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4413      	add	r3, r2
 8002410:	466a      	mov	r2, sp
 8002412:	4293      	cmp	r3, r2
 8002414:	d912      	bls.n	800243c <_sbrk+0x50>
	{
		errno = ENOMEM;
 8002416:	f004 fa8d 	bl	8006934 <__errno>
 800241a:	4603      	mov	r3, r0
 800241c:	220c      	movs	r2, #12
 800241e:	601a      	str	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_UNKNOWN, .module = "SysMem", .msg = "_sbrk: onvoldoende geheugen" }; Error_Report(&err); }
 8002420:	4a0e      	ldr	r2, [pc, #56]	@ (800245c <_sbrk+0x70>)
 8002422:	f107 0308 	add.w	r3, r7, #8
 8002426:	ca07      	ldmia	r2, {r0, r1, r2}
 8002428:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800242c:	f107 0308 	add.w	r3, r7, #8
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff fc1d 	bl	8001c70 <Error_Report>
		return (caddr_t) -1;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295
 800243a:	e006      	b.n	800244a <_sbrk+0x5e>
	}

	heap_end += incr;
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <_sbrk+0x68>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	4a03      	ldr	r2, [pc, #12]	@ (8002454 <_sbrk+0x68>)
 8002446:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002448:	697b      	ldr	r3, [r7, #20]
}
 800244a:	4618      	mov	r0, r3
 800244c:	3718      	adds	r7, #24
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	2000050c 	.word	0x2000050c
 8002458:	20013480 	.word	0x20013480
 800245c:	08007c34 	.word	0x08007c34

08002460 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002464:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <SystemInit+0x28>)
 8002466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246a:	4a07      	ldr	r2, [pc, #28]	@ (8002488 <SystemInit+0x28>)
 800246c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002470:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <SystemInit+0x28>)
 8002476:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800247a:	609a      	str	r2, [r3, #8]
#endif
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b092      	sub	sp, #72	@ 0x48
 8002490:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002492:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80024aa:	4b45      	ldr	r3, [pc, #276]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024ac:	4a45      	ldr	r2, [pc, #276]	@ (80025c4 <MX_TIM1_Init+0x138>)
 80024ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 80024b0:	4b43      	ldr	r3, [pc, #268]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b6:	4b42      	ldr	r3, [pc, #264]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 80024bc:	4b40      	ldr	r3, [pc, #256]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024be:	220b      	movs	r2, #11
 80024c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c2:	4b3f      	ldr	r3, [pc, #252]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024c8:	4b3d      	ldr	r3, [pc, #244]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ce:	4b3c      	ldr	r3, [pc, #240]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_Base_Init(&htim1);
 80024d4:	483a      	ldr	r0, [pc, #232]	@ (80025c0 <MX_TIM1_Init+0x134>)
 80024d6:	f001 feb9 	bl	800424c <HAL_TIM_Base_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 80024e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d017      	beq.n	8002518 <MX_TIM1_Init+0x8c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 80024e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fc0f 	bl	8001d10 <HAL_StatusToErrorCode>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_Base_Init faalt" }; Error_Report(&err); }
 80024f8:	2300      	movs	r3, #0
 80024fa:	773b      	strb	r3, [r7, #28]
 80024fc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002500:	777b      	strb	r3, [r7, #29]
 8002502:	4b31      	ldr	r3, [pc, #196]	@ (80025c8 <MX_TIM1_Init+0x13c>)
 8002504:	623b      	str	r3, [r7, #32]
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <MX_TIM1_Init+0x140>)
 8002508:	627b      	str	r3, [r7, #36]	@ 0x24
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fbae 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002514:	f7ff fd7e 	bl	8002014 <Error_Handler>
    }
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800251c:	633b      	str	r3, [r7, #48]	@ 0x30
  {
    HAL_StatusTypeDef status = HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800251e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002522:	4619      	mov	r1, r3
 8002524:	4826      	ldr	r0, [pc, #152]	@ (80025c0 <MX_TIM1_Init+0x134>)
 8002526:	f002 f99b 	bl	8004860 <HAL_TIM_ConfigClockSource>
 800252a:	4603      	mov	r3, r0
 800252c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    if (status != HAL_OK)
 8002530:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002534:	2b00      	cmp	r3, #0
 8002536:	d017      	beq.n	8002568 <MX_TIM1_Init+0xdc>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8002538:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fbe7 	bl	8001d10 <HAL_StatusToErrorCode>
 8002542:	4603      	mov	r3, r0
 8002544:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_ConfigClockSource faalt" }; Error_Report(&err); }
 8002548:	2300      	movs	r3, #0
 800254a:	743b      	strb	r3, [r7, #16]
 800254c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002550:	747b      	strb	r3, [r7, #17]
 8002552:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <MX_TIM1_Init+0x13c>)
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	4b1e      	ldr	r3, [pc, #120]	@ (80025d0 <MX_TIM1_Init+0x144>)
 8002558:	61bb      	str	r3, [r7, #24]
 800255a:	f107 0310 	add.w	r3, r7, #16
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff fb86 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002564:	f7ff fd56 	bl	8002014 <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002568:	2300      	movs	r3, #0
 800256a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8002570:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002574:	4619      	mov	r1, r3
 8002576:	4812      	ldr	r0, [pc, #72]	@ (80025c0 <MX_TIM1_Init+0x134>)
 8002578:	f002 fd78 	bl	800506c <HAL_TIMEx_MasterConfigSynchronization>
 800257c:	4603      	mov	r3, r0
 800257e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (status != HAL_OK)
 8002582:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002586:	2b00      	cmp	r3, #0
 8002588:	d016      	beq.n	80025b8 <MX_TIM1_Init+0x12c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800258a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fbbe 	bl	8001d10 <HAL_StatusToErrorCode>
 8002594:	4603      	mov	r3, r0
 8002596:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 800259a:	2300      	movs	r3, #0
 800259c:	713b      	strb	r3, [r7, #4]
 800259e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80025a2:	717b      	strb	r3, [r7, #5]
 80025a4:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <MX_TIM1_Init+0x13c>)
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <MX_TIM1_Init+0x148>)
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fb5e 	bl	8001c70 <Error_Report>
      Error_Handler();
 80025b4:	f7ff fd2e 	bl	8002014 <Error_Handler>
    }
  }

}
 80025b8:	bf00      	nop
 80025ba:	3748      	adds	r7, #72	@ 0x48
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000510 	.word	0x20000510
 80025c4:	40010000 	.word	0x40010000
 80025c8:	08007c40 	.word	0x08007c40
 80025cc:	08007c44 	.word	0x08007c44
 80025d0:	08007c5c 	.word	0x08007c5c
 80025d4:	08007c7c 	.word	0x08007c7c

080025d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b098      	sub	sp, #96	@ 0x60
 80025dc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025de:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
 80025f2:	609a      	str	r2, [r3, #8]
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	611a      	str	r2, [r3, #16]
 80025f8:	615a      	str	r2, [r3, #20]
 80025fa:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80025fc:	4b5f      	ldr	r3, [pc, #380]	@ (800277c <MX_TIM2_Init+0x1a4>)
 80025fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002602:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8002604:	4b5d      	ldr	r3, [pc, #372]	@ (800277c <MX_TIM2_Init+0x1a4>)
 8002606:	2200      	movs	r2, #0
 8002608:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260a:	4b5c      	ldr	r3, [pc, #368]	@ (800277c <MX_TIM2_Init+0x1a4>)
 800260c:	2200      	movs	r2, #0
 800260e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8002610:	4b5a      	ldr	r3, [pc, #360]	@ (800277c <MX_TIM2_Init+0x1a4>)
 8002612:	f640 226b 	movw	r2, #2667	@ 0xa6b
 8002616:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002618:	4b58      	ldr	r3, [pc, #352]	@ (800277c <MX_TIM2_Init+0x1a4>)
 800261a:	2200      	movs	r2, #0
 800261c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261e:	4b57      	ldr	r3, [pc, #348]	@ (800277c <MX_TIM2_Init+0x1a4>)
 8002620:	2200      	movs	r2, #0
 8002622:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_Init(&htim2);
 8002624:	4855      	ldr	r0, [pc, #340]	@ (800277c <MX_TIM2_Init+0x1a4>)
 8002626:	f001 fe60 	bl	80042ea <HAL_TIM_PWM_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (status != HAL_OK)
 8002630:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002634:	2b00      	cmp	r3, #0
 8002636:	d019      	beq.n	800266c <MX_TIM2_Init+0x94>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8002638:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff fb67 	bl	8001d10 <HAL_StatusToErrorCode>
 8002642:	4603      	mov	r3, r0
 8002644:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_Init faalt" }; Error_Report(&err); }
 8002648:	2300      	movs	r3, #0
 800264a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800264e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8002652:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002656:	4b4a      	ldr	r3, [pc, #296]	@ (8002780 <MX_TIM2_Init+0x1a8>)
 8002658:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800265a:	4b4a      	ldr	r3, [pc, #296]	@ (8002784 <MX_TIM2_Init+0x1ac>)
 800265c:	633b      	str	r3, [r7, #48]	@ 0x30
 800265e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff fb04 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002668:	f7ff fcd4 	bl	8002014 <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800266c:	2300      	movs	r3, #0
 800266e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002670:	2300      	movs	r3, #0
 8002672:	657b      	str	r3, [r7, #84]	@ 0x54
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8002674:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002678:	4619      	mov	r1, r3
 800267a:	4840      	ldr	r0, [pc, #256]	@ (800277c <MX_TIM2_Init+0x1a4>)
 800267c:	f002 fcf6 	bl	800506c <HAL_TIMEx_MasterConfigSynchronization>
 8002680:	4603      	mov	r3, r0
 8002682:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    if (status != HAL_OK)
 8002686:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800268a:	2b00      	cmp	r3, #0
 800268c:	d017      	beq.n	80026be <MX_TIM2_Init+0xe6>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800268e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fb3c 	bl	8001d10 <HAL_StatusToErrorCode>
 8002698:	4603      	mov	r3, r0
 800269a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 800269e:	2300      	movs	r3, #0
 80026a0:	773b      	strb	r3, [r7, #28]
 80026a2:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80026a6:	777b      	strb	r3, [r7, #29]
 80026a8:	4b35      	ldr	r3, [pc, #212]	@ (8002780 <MX_TIM2_Init+0x1a8>)
 80026aa:	623b      	str	r3, [r7, #32]
 80026ac:	4b36      	ldr	r3, [pc, #216]	@ (8002788 <MX_TIM2_Init+0x1b0>)
 80026ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b0:	f107 031c 	add.w	r3, r7, #28
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fadb 	bl	8001c70 <Error_Report>
      Error_Handler();
 80026ba:	f7ff fcab 	bl	8002014 <Error_Handler>
    }
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026be:	2360      	movs	r3, #96	@ 0x60
 80026c0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 80026c2:	f240 13bb 	movw	r3, #443	@ 0x1bb
 80026c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80026c8:	2302      	movs	r3, #2
 80026ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	647b      	str	r3, [r7, #68]	@ 0x44
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80026d0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80026d4:	2208      	movs	r2, #8
 80026d6:	4619      	mov	r1, r3
 80026d8:	4828      	ldr	r0, [pc, #160]	@ (800277c <MX_TIM2_Init+0x1a4>)
 80026da:	f001 fffb 	bl	80046d4 <HAL_TIM_PWM_ConfigChannel>
 80026de:	4603      	mov	r3, r0
 80026e0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    if (status != HAL_OK)
 80026e4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d017      	beq.n	800271c <MX_TIM2_Init+0x144>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 80026ec:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fb0d 	bl	8001d10 <HAL_StatusToErrorCode>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH3 faalt" }; Error_Report(&err); }
 80026fc:	2300      	movs	r3, #0
 80026fe:	743b      	strb	r3, [r7, #16]
 8002700:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8002704:	747b      	strb	r3, [r7, #17]
 8002706:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <MX_TIM2_Init+0x1a8>)
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	4b20      	ldr	r3, [pc, #128]	@ (800278c <MX_TIM2_Init+0x1b4>)
 800270c:	61bb      	str	r3, [r7, #24]
 800270e:	f107 0310 	add.w	r3, r7, #16
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff faac 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002718:	f7ff fc7c 	bl	8002014 <Error_Handler>
    }
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 800271c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002720:	63bb      	str	r3, [r7, #56]	@ 0x38
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8002722:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002726:	220c      	movs	r2, #12
 8002728:	4619      	mov	r1, r3
 800272a:	4814      	ldr	r0, [pc, #80]	@ (800277c <MX_TIM2_Init+0x1a4>)
 800272c:	f001 ffd2 	bl	80046d4 <HAL_TIM_PWM_ConfigChannel>
 8002730:	4603      	mov	r3, r0
 8002732:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    if (status != HAL_OK)
 8002736:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800273a:	2b00      	cmp	r3, #0
 800273c:	d016      	beq.n	800276c <MX_TIM2_Init+0x194>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800273e:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fae4 	bl	8001d10 <HAL_StatusToErrorCode>
 8002748:	4603      	mov	r3, r0
 800274a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH4 faalt" }; Error_Report(&err); }
 800274e:	2300      	movs	r3, #0
 8002750:	713b      	strb	r3, [r7, #4]
 8002752:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002756:	717b      	strb	r3, [r7, #5]
 8002758:	4b09      	ldr	r3, [pc, #36]	@ (8002780 <MX_TIM2_Init+0x1a8>)
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	4b0c      	ldr	r3, [pc, #48]	@ (8002790 <MX_TIM2_Init+0x1b8>)
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fa84 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002768:	f7ff fc54 	bl	8002014 <Error_Handler>
    }
  }
  HAL_TIM_MspPostInit(&htim2);
 800276c:	4803      	ldr	r0, [pc, #12]	@ (800277c <MX_TIM2_Init+0x1a4>)
 800276e:	f000 f8a3 	bl	80028b8 <HAL_TIM_MspPostInit>

}
 8002772:	bf00      	nop
 8002774:	3760      	adds	r7, #96	@ 0x60
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000550 	.word	0x20000550
 8002780:	08007c40 	.word	0x08007c40
 8002784:	08007ca8 	.word	0x08007ca8
 8002788:	08007c7c 	.word	0x08007c7c
 800278c:	08007cc0 	.word	0x08007cc0
 8002790:	08007ce4 	.word	0x08007ce4

08002794 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b088      	sub	sp, #32
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2c      	ldr	r2, [pc, #176]	@ (8002854 <HAL_TIM_Base_MspInit+0xc0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d151      	bne.n	800284a <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002858 <HAL_TIM_Base_MspInit+0xc4>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	4a2a      	ldr	r2, [pc, #168]	@ (8002858 <HAL_TIM_Base_MspInit+0xc4>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b6:	4b28      	ldr	r3, [pc, #160]	@ (8002858 <HAL_TIM_Base_MspInit+0xc4>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80027c2:	4b26      	ldr	r3, [pc, #152]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027c4:	4a26      	ldr	r2, [pc, #152]	@ (8002860 <HAL_TIM_Base_MspInit+0xcc>)
 80027c6:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 80027c8:	4b24      	ldr	r3, [pc, #144]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027ca:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80027ce:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027d0:	4b22      	ldr	r3, [pc, #136]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027d2:	2240      	movs	r2, #64	@ 0x40
 80027d4:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80027d6:	4b21      	ldr	r3, [pc, #132]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027d8:	2200      	movs	r2, #0
 80027da:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80027dc:	4b1f      	ldr	r3, [pc, #124]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027e2:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027e4:	4b1d      	ldr	r3, [pc, #116]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027ea:	4b1c      	ldr	r3, [pc, #112]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80027f0:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80027f6:	4b19      	ldr	r3, [pc, #100]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 80027f8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80027fc:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027fe:	4b17      	ldr	r3, [pc, #92]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 8002800:	2200      	movs	r2, #0
 8002802:	625a      	str	r2, [r3, #36]	@ 0x24
    {
      HAL_StatusTypeDef status = HAL_DMA_Init(&hdma_tim1_up);
 8002804:	4815      	ldr	r0, [pc, #84]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 8002806:	f000 fb4b 	bl	8002ea0 <HAL_DMA_Init>
 800280a:	4603      	mov	r3, r0
 800280c:	77fb      	strb	r3, [r7, #31]
      if (status != HAL_OK)
 800280e:	7ffb      	ldrb	r3, [r7, #31]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d014      	beq.n	800283e <HAL_TIM_Base_MspInit+0xaa>
      {
        ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8002814:	7ffb      	ldrb	r3, [r7, #31]
 8002816:	4618      	mov	r0, r3
 8002818:	f7ff fa7a 	bl	8001d10 <HAL_StatusToErrorCode>
 800281c:	4603      	mov	r3, r0
 800281e:	77bb      	strb	r3, [r7, #30]
        { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_DMA_Init faalt" }; Error_Report(&err); }
 8002820:	2300      	movs	r3, #0
 8002822:	733b      	strb	r3, [r7, #12]
 8002824:	7fbb      	ldrb	r3, [r7, #30]
 8002826:	737b      	strb	r3, [r7, #13]
 8002828:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <HAL_TIM_Base_MspInit+0xd0>)
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	4b0e      	ldr	r3, [pc, #56]	@ (8002868 <HAL_TIM_Base_MspInit+0xd4>)
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	f107 030c 	add.w	r3, r7, #12
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fa1b 	bl	8001c70 <Error_Report>
        Error_Handler();
 800283a:	f7ff fbeb 	bl	8002014 <Error_Handler>
      }
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a06      	ldr	r2, [pc, #24]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 8002842:	621a      	str	r2, [r3, #32]
 8002844:	4a05      	ldr	r2, [pc, #20]	@ (800285c <HAL_TIM_Base_MspInit+0xc8>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800284a:	bf00      	nop
 800284c:	3720      	adds	r7, #32
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40010000 	.word	0x40010000
 8002858:	40023800 	.word	0x40023800
 800285c:	20000590 	.word	0x20000590
 8002860:	40026488 	.word	0x40026488
 8002864:	08007c40 	.word	0x08007c40
 8002868:	08007d08 	.word	0x08007d08

0800286c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287c:	d115      	bne.n	80028aa <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <HAL_TIM_PWM_MspInit+0x48>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	4a0b      	ldr	r2, [pc, #44]	@ (80028b4 <HAL_TIM_PWM_MspInit+0x48>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6413      	str	r3, [r2, #64]	@ 0x40
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <HAL_TIM_PWM_MspInit+0x48>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2100      	movs	r1, #0
 800289e:	201c      	movs	r0, #28
 80028a0:	f000 fac7 	bl	8002e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028a4:	201c      	movs	r0, #28
 80028a6:	f000 fae0 	bl	8002e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40023800 	.word	0x40023800

080028b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 030c 	add.w	r3, r7, #12
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028d8:	d11e      	bne.n	8002918 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	4b10      	ldr	r3, [pc, #64]	@ (8002920 <HAL_TIM_MspPostInit+0x68>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a0f      	ldr	r2, [pc, #60]	@ (8002920 <HAL_TIM_MspPostInit+0x68>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002920 <HAL_TIM_MspPostInit+0x68>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 80028f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002908:	2301      	movs	r3, #1
 800290a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 800290c:	f107 030c 	add.w	r3, r7, #12
 8002910:	4619      	mov	r1, r3
 8002912:	4804      	ldr	r0, [pc, #16]	@ (8002924 <HAL_TIM_MspPostInit+0x6c>)
 8002914:	f000 fe56 	bl	80035c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002918:	bf00      	nop
 800291a:	3720      	adds	r7, #32
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40023800 	.word	0x40023800
 8002924:	40020400 	.word	0x40020400

08002928 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800292e:	4b1c      	ldr	r3, [pc, #112]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002930:	4a1c      	ldr	r2, [pc, #112]	@ (80029a4 <MX_USART2_UART_Init+0x7c>)
 8002932:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002934:	4b1a      	ldr	r3, [pc, #104]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002936:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800293a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800293c:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 800293e:	2200      	movs	r2, #0
 8002940:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002942:	4b17      	ldr	r3, [pc, #92]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002944:	2200      	movs	r2, #0
 8002946:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002948:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 800294a:	2200      	movs	r2, #0
 800294c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800294e:	4b14      	ldr	r3, [pc, #80]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002950:	220c      	movs	r2, #12
 8002952:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002956:	2200      	movs	r2, #0
 8002958:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800295a:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 800295c:	2200      	movs	r2, #0
 800295e:	61da      	str	r2, [r3, #28]
  {
    HAL_StatusTypeDef status = HAL_UART_Init(&huart2);
 8002960:	480f      	ldr	r0, [pc, #60]	@ (80029a0 <MX_USART2_UART_Init+0x78>)
 8002962:	f002 fc13 	bl	800518c <HAL_UART_Init>
 8002966:	4603      	mov	r3, r0
 8002968:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d013      	beq.n	8002998 <MX_USART2_UART_Init+0x70>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff f9cc 	bl	8001d10 <HAL_StatusToErrorCode>
 8002978:	4603      	mov	r3, r0
 800297a:	73bb      	strb	r3, [r7, #14]
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "UART", .msg = "HAL_UART_Init faalt" }; Error_Report(&err); }
 800297c:	2300      	movs	r3, #0
 800297e:	703b      	strb	r3, [r7, #0]
 8002980:	7bbb      	ldrb	r3, [r7, #14]
 8002982:	707b      	strb	r3, [r7, #1]
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <MX_USART2_UART_Init+0x80>)
 8002986:	607b      	str	r3, [r7, #4]
 8002988:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <MX_USART2_UART_Init+0x84>)
 800298a:	60bb      	str	r3, [r7, #8]
 800298c:	463b      	mov	r3, r7
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff f96e 	bl	8001c70 <Error_Report>
      Error_Handler();
 8002994:	f7ff fb3e 	bl	8002014 <Error_Handler>
    }
  }

}
 8002998:	bf00      	nop
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	200005f0 	.word	0x200005f0
 80029a4:	40004400 	.word	0x40004400
 80029a8:	08007d1c 	.word	0x08007d1c
 80029ac:	08007d24 	.word	0x08007d24

080029b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	@ 0x28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a44 <HAL_UART_MspInit+0x94>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d133      	bne.n	8002a3a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	4a1b      	ldr	r2, [pc, #108]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 80029dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e2:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	4b15      	ldr	r3, [pc, #84]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	4a14      	ldr	r2, [pc, #80]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fe:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <HAL_UART_MspInit+0x98>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a0a:	230c      	movs	r3, #12
 8002a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a16:	2303      	movs	r3, #3
 8002a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a1a:	2307      	movs	r3, #7
 8002a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	4619      	mov	r1, r3
 8002a24:	4809      	ldr	r0, [pc, #36]	@ (8002a4c <HAL_UART_MspInit+0x9c>)
 8002a26:	f000 fdcd 	bl	80035c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2026      	movs	r0, #38	@ 0x26
 8002a30:	f000 f9ff 	bl	8002e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a34:	2026      	movs	r0, #38	@ 0x26
 8002a36:	f000 fa18 	bl	8002e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	3728      	adds	r7, #40	@ 0x28
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40004400 	.word	0x40004400
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40020000 	.word	0x40020000

08002a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a56:	e003      	b.n	8002a60 <LoopCopyDataInit>

08002a58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a58:	4b0c      	ldr	r3, [pc, #48]	@ (8002a8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a5e:	3104      	adds	r1, #4

08002a60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a60:	480b      	ldr	r0, [pc, #44]	@ (8002a90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a68:	d3f6      	bcc.n	8002a58 <CopyDataInit>
  ldr  r2, =_sbss
 8002a6a:	4a0b      	ldr	r2, [pc, #44]	@ (8002a98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a6c:	e002      	b.n	8002a74 <LoopFillZerobss>

08002a6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a70:	f842 3b04 	str.w	r3, [r2], #4

08002a74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a74:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a78:	d3f9      	bcc.n	8002a6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a7a:	f7ff fcf1 	bl	8002460 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a7e:	f003 ff5f 	bl	8006940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a82:	f7ff f9db 	bl	8001e3c <main>
  bx  lr    
 8002a86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002a8c:	0800fa7c 	.word	0x0800fa7c
  ldr  r0, =_sdata
 8002a90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a94:	200000e0 	.word	0x200000e0
  ldr  r2, =_sbss
 8002a98:	200000e0 	.word	0x200000e0
  ldr  r3, = _ebss
 8002a9c:	2001347c 	.word	0x2001347c

08002aa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002aa0:	e7fe      	b.n	8002aa0 <ADC_IRQHandler>
	...

08002aa4 <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8002aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b28 <UB_VGA_Screen_Init+0x84>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <UB_VGA_Screen_Init+0x84>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8002ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b28 <UB_VGA_Screen_Init+0x84>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8002aba:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <UB_VGA_Screen_Init+0x88>)
 8002abc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ac0:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 8002ac2:	481b      	ldr	r0, [pc, #108]	@ (8002b30 <UB_VGA_Screen_Init+0x8c>)
 8002ac4:	f001 fbed 	bl	80042a2 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002ac8:	210c      	movs	r1, #12
 8002aca:	4819      	ldr	r0, [pc, #100]	@ (8002b30 <UB_VGA_Screen_Init+0x8c>)
 8002acc:	f001 fc38 	bl	8004340 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8002ad0:	2108      	movs	r1, #8
 8002ad2:	4817      	ldr	r0, [pc, #92]	@ (8002b30 <UB_VGA_Screen_Init+0x8c>)
 8002ad4:	f001 fc72 	bl	80043bc <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002ad8:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <UB_VGA_Screen_Init+0x90>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <UB_VGA_Screen_Init+0x90>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ae6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8002ae8:	4b12      	ldr	r3, [pc, #72]	@ (8002b34 <UB_VGA_Screen_Init+0x90>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	4b11      	ldr	r3, [pc, #68]	@ (8002b34 <UB_VGA_Screen_Init+0x90>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8002af8:	490f      	ldr	r1, [pc, #60]	@ (8002b38 <UB_VGA_Screen_Init+0x94>)
 8002afa:	f240 1341 	movw	r3, #321	@ 0x141
 8002afe:	4a0f      	ldr	r2, [pc, #60]	@ (8002b3c <UB_VGA_Screen_Init+0x98>)
 8002b00:	480f      	ldr	r0, [pc, #60]	@ (8002b40 <UB_VGA_Screen_Init+0x9c>)
 8002b02:	f000 fa7b 	bl	8002ffc <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8002b06:	480e      	ldr	r0, [pc, #56]	@ (8002b40 <UB_VGA_Screen_Init+0x9c>)
 8002b08:	f000 f9ca 	bl	8002ea0 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <UB_VGA_Screen_Init+0x9c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	4b0b      	ldr	r3, [pc, #44]	@ (8002b40 <UB_VGA_Screen_Init+0x9c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0210 	orr.w	r2, r2, #16
 8002b1a:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <UB_VGA_Screen_Init+0xa0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a01      	ldr	r2, [pc, #4]	@ (8002b28 <UB_VGA_Screen_Init+0x84>)
 8002b22:	6093      	str	r3, [r2, #8]
}
 8002b24:	bf00      	nop
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20013320 	.word	0x20013320
 8002b2c:	40020400 	.word	0x40020400
 8002b30:	20000550 	.word	0x20000550
 8002b34:	20000510 	.word	0x20000510
 8002b38:	20000630 	.word	0x20000630
 8002b3c:	40021015 	.word	0x40021015
 8002b40:	20000590 	.word	0x20000590
 8002b44:	40026488 	.word	0x40026488

08002b48 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	80fb      	strh	r3, [r7, #6]
 8002b52:	460b      	mov	r3, r1
 8002b54:	80bb      	strh	r3, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 8002b5a:	88fb      	ldrh	r3, [r7, #6]
 8002b5c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b60:	d301      	bcc.n	8002b66 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8002b66:	88bb      	ldrh	r3, [r7, #4]
 8002b68:	2bef      	cmp	r3, #239	@ 0xef
 8002b6a:	d901      	bls.n	8002b70 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8002b70:	88ba      	ldrh	r2, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	019b      	lsls	r3, r3, #6
 8002b7a:	441a      	add	r2, r3
 8002b7c:	88fb      	ldrh	r3, [r7, #6]
 8002b7e:	4413      	add	r3, r2
 8002b80:	4904      	ldr	r1, [pc, #16]	@ (8002b94 <UB_VGA_SetPixel+0x4c>)
 8002b82:	78fa      	ldrb	r2, [r7, #3]
 8002b84:	54ca      	strb	r2, [r1, r3]
}
 8002b86:	bf00      	nop
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	20000630 	.word	0x20000630

08002b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <HAL_Init+0x40>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <HAL_Init+0x40>)
 8002ba2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <HAL_Init+0x40>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <HAL_Init+0x40>)
 8002bae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <HAL_Init+0x40>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a07      	ldr	r2, [pc, #28]	@ (8002bd8 <HAL_Init+0x40>)
 8002bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f000 f92b 	bl	8002e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc6:	2000      	movs	r0, #0
 8002bc8:	f000 f808 	bl	8002bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bcc:	f7ff fa3a 	bl	8002044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00

08002bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002be4:	4b12      	ldr	r3, [pc, #72]	@ (8002c30 <HAL_InitTick+0x54>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4b12      	ldr	r3, [pc, #72]	@ (8002c34 <HAL_InitTick+0x58>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	4619      	mov	r1, r3
 8002bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 f943 	bl	8002e86 <HAL_SYSTICK_Config>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00e      	b.n	8002c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b0f      	cmp	r3, #15
 8002c0e:	d80a      	bhi.n	8002c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c10:	2200      	movs	r2, #0
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f000 f90b 	bl	8002e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c1c:	4a06      	ldr	r2, [pc, #24]	@ (8002c38 <HAL_InitTick+0x5c>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e000      	b.n	8002c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000078 	.word	0x20000078
 8002c34:	20000080 	.word	0x20000080
 8002c38:	2000007c 	.word	0x2000007c

08002c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c40:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HAL_IncTick+0x20>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <HAL_IncTick+0x24>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	4a04      	ldr	r2, [pc, #16]	@ (8002c60 <HAL_IncTick+0x24>)
 8002c4e:	6013      	str	r3, [r2, #0]
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20000080 	.word	0x20000080
 8002c60:	2001332c 	.word	0x2001332c

08002c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return uwTick;
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <HAL_GetTick+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	2001332c 	.word	0x2001332c

08002c7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ca4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ca8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cae:	4a04      	ldr	r2, [pc, #16]	@ (8002cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	60d3      	str	r3, [r2, #12]
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc8:	4b04      	ldr	r3, [pc, #16]	@ (8002cdc <__NVIC_GetPriorityGrouping+0x18>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	0a1b      	lsrs	r3, r3, #8
 8002cce:	f003 0307 	and.w	r3, r3, #7
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	db0b      	blt.n	8002d0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	f003 021f 	and.w	r2, r3, #31
 8002cf8:	4907      	ldr	r1, [pc, #28]	@ (8002d18 <__NVIC_EnableIRQ+0x38>)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	095b      	lsrs	r3, r3, #5
 8002d00:	2001      	movs	r0, #1
 8002d02:	fa00 f202 	lsl.w	r2, r0, r2
 8002d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	e000e100 	.word	0xe000e100

08002d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	6039      	str	r1, [r7, #0]
 8002d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	db0a      	blt.n	8002d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	490c      	ldr	r1, [pc, #48]	@ (8002d68 <__NVIC_SetPriority+0x4c>)
 8002d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3a:	0112      	lsls	r2, r2, #4
 8002d3c:	b2d2      	uxtb	r2, r2
 8002d3e:	440b      	add	r3, r1
 8002d40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d44:	e00a      	b.n	8002d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	4908      	ldr	r1, [pc, #32]	@ (8002d6c <__NVIC_SetPriority+0x50>)
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	3b04      	subs	r3, #4
 8002d54:	0112      	lsls	r2, r2, #4
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	440b      	add	r3, r1
 8002d5a:	761a      	strb	r2, [r3, #24]
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000e100 	.word	0xe000e100
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b089      	sub	sp, #36	@ 0x24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f1c3 0307 	rsb	r3, r3, #7
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	bf28      	it	cs
 8002d8e:	2304      	movcs	r3, #4
 8002d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	3304      	adds	r3, #4
 8002d96:	2b06      	cmp	r3, #6
 8002d98:	d902      	bls.n	8002da0 <NVIC_EncodePriority+0x30>
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	3b03      	subs	r3, #3
 8002d9e:	e000      	b.n	8002da2 <NVIC_EncodePriority+0x32>
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da4:	f04f 32ff 	mov.w	r2, #4294967295
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43da      	mvns	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	401a      	ands	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002db8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc2:	43d9      	mvns	r1, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc8:	4313      	orrs	r3, r2
         );
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3724      	adds	r7, #36	@ 0x24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002de8:	d301      	bcc.n	8002dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dea:	2301      	movs	r3, #1
 8002dec:	e00f      	b.n	8002e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dee:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <SysTick_Config+0x40>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002df6:	210f      	movs	r1, #15
 8002df8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dfc:	f7ff ff8e 	bl	8002d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e00:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <SysTick_Config+0x40>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e06:	4b04      	ldr	r3, [pc, #16]	@ (8002e18 <SysTick_Config+0x40>)
 8002e08:	2207      	movs	r2, #7
 8002e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	e000e010 	.word	0xe000e010

08002e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f7ff ff29 	bl	8002c7c <__NVIC_SetPriorityGrouping>
}
 8002e2a:	bf00      	nop
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	4603      	mov	r3, r0
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e44:	f7ff ff3e 	bl	8002cc4 <__NVIC_GetPriorityGrouping>
 8002e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	6978      	ldr	r0, [r7, #20]
 8002e50:	f7ff ff8e 	bl	8002d70 <NVIC_EncodePriority>
 8002e54:	4602      	mov	r2, r0
 8002e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e5a:	4611      	mov	r1, r2
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff ff5d 	bl	8002d1c <__NVIC_SetPriority>
}
 8002e62:	bf00      	nop
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	4603      	mov	r3, r0
 8002e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff ff31 	bl	8002ce0 <__NVIC_EnableIRQ>
}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b082      	sub	sp, #8
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7ff ffa2 	bl	8002dd8 <SysTick_Config>
 8002e94:	4603      	mov	r3, r0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002eac:	f7ff feda 	bl	8002c64 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e099      	b.n	8002ff0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002edc:	e00f      	b.n	8002efe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ede:	f7ff fec1 	bl	8002c64 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b05      	cmp	r3, #5
 8002eea:	d908      	bls.n	8002efe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2203      	movs	r2, #3
 8002ef6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e078      	b.n	8002ff0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1e8      	bne.n	8002ede <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	4b38      	ldr	r3, [pc, #224]	@ (8002ff8 <HAL_DMA_Init+0x158>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	691b      	ldr	r3, [r3, #16]
 8002f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d107      	bne.n	8002f68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	4313      	orrs	r3, r2
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	f023 0307 	bic.w	r3, r3, #7
 8002f7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d117      	bne.n	8002fc2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00e      	beq.n	8002fc2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 fa91 	bl	80034cc <DMA_CheckFifoParam>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2240      	movs	r2, #64	@ 0x40
 8002fb4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e016      	b.n	8002ff0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 fa48 	bl	8003460 <DMA_CalcBaseAndBitshift>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd8:	223f      	movs	r2, #63	@ 0x3f
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	f010803f 	.word	0xf010803f

08002ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003012:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800301a:	2b01      	cmp	r3, #1
 800301c:	d101      	bne.n	8003022 <HAL_DMA_Start_IT+0x26>
 800301e:	2302      	movs	r3, #2
 8003020:	e040      	b.n	80030a4 <HAL_DMA_Start_IT+0xa8>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b01      	cmp	r3, #1
 8003034:	d12f      	bne.n	8003096 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2202      	movs	r2, #2
 800303a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68b9      	ldr	r1, [r7, #8]
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f9da 	bl	8003404 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003054:	223f      	movs	r2, #63	@ 0x3f
 8003056:	409a      	lsls	r2, r3
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0216 	orr.w	r2, r2, #22
 800306a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0208 	orr.w	r2, r2, #8
 8003082:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 0201 	orr.w	r2, r2, #1
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	e005      	b.n	80030a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800309e:	2302      	movs	r3, #2
 80030a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d004      	beq.n	80030ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2280      	movs	r2, #128	@ 0x80
 80030c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e00c      	b.n	80030e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2205      	movs	r2, #5
 80030ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030f8:	2300      	movs	r3, #0
 80030fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003338 <HAL_DMA_IRQHandler+0x248>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a8e      	ldr	r2, [pc, #568]	@ (800333c <HAL_DMA_IRQHandler+0x24c>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	0a9b      	lsrs	r3, r3, #10
 8003108:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311a:	2208      	movs	r2, #8
 800311c:	409a      	lsls	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4013      	ands	r3, r2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d01a      	beq.n	800315c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d013      	beq.n	800315c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0204 	bic.w	r2, r2, #4
 8003142:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003148:	2208      	movs	r2, #8
 800314a:	409a      	lsls	r2, r3
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003160:	2201      	movs	r2, #1
 8003162:	409a      	lsls	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4013      	ands	r3, r2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d012      	beq.n	8003192 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00b      	beq.n	8003192 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317e:	2201      	movs	r2, #1
 8003180:	409a      	lsls	r2, r3
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318a:	f043 0202 	orr.w	r2, r3, #2
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003196:	2204      	movs	r2, #4
 8003198:	409a      	lsls	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d012      	beq.n	80031c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00b      	beq.n	80031c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b4:	2204      	movs	r2, #4
 80031b6:	409a      	lsls	r2, r3
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	f043 0204 	orr.w	r2, r3, #4
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031cc:	2210      	movs	r2, #16
 80031ce:	409a      	lsls	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4013      	ands	r3, r2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d043      	beq.n	8003260 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d03c      	beq.n	8003260 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ea:	2210      	movs	r2, #16
 80031ec:	409a      	lsls	r2, r3
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d018      	beq.n	8003232 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d108      	bne.n	8003220 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d024      	beq.n	8003260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4798      	blx	r3
 800321e:	e01f      	b.n	8003260 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003224:	2b00      	cmp	r3, #0
 8003226:	d01b      	beq.n	8003260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	4798      	blx	r3
 8003230:	e016      	b.n	8003260 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800323c:	2b00      	cmp	r3, #0
 800323e:	d107      	bne.n	8003250 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0208 	bic.w	r2, r2, #8
 800324e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003264:	2220      	movs	r2, #32
 8003266:	409a      	lsls	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4013      	ands	r3, r2
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 808f 	beq.w	8003390 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 8087 	beq.w	8003390 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	2220      	movs	r2, #32
 8003288:	409a      	lsls	r2, r3
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b05      	cmp	r3, #5
 8003298:	d136      	bne.n	8003308 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0216 	bic.w	r2, r2, #22
 80032a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	695a      	ldr	r2, [r3, #20]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d103      	bne.n	80032ca <HAL_DMA_IRQHandler+0x1da>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0208 	bic.w	r2, r2, #8
 80032d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032de:	223f      	movs	r2, #63	@ 0x3f
 80032e0:	409a      	lsls	r2, r3
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        if(hdma->XferAbortCallback != NULL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d07e      	beq.n	80033fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	4798      	blx	r3
        }
        return;
 8003306:	e079      	b.n	80033fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d01d      	beq.n	8003352 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10d      	bne.n	8003340 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003328:	2b00      	cmp	r3, #0
 800332a:	d031      	beq.n	8003390 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
 8003334:	e02c      	b.n	8003390 <HAL_DMA_IRQHandler+0x2a0>
 8003336:	bf00      	nop
 8003338:	20000078 	.word	0x20000078
 800333c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003344:	2b00      	cmp	r3, #0
 8003346:	d023      	beq.n	8003390 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	4798      	blx	r3
 8003350:	e01e      	b.n	8003390 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10f      	bne.n	8003380 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0210 	bic.w	r2, r2, #16
 800336e:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003394:	2b00      	cmp	r3, #0
 8003396:	d032      	beq.n	80033fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d022      	beq.n	80033ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2205      	movs	r2, #5
 80033a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0201 	bic.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	3301      	adds	r3, #1
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d307      	bcc.n	80033d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f2      	bne.n	80033bc <HAL_DMA_IRQHandler+0x2cc>
 80033d6:	e000      	b.n	80033da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033d8:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d005      	beq.n	80033fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	4798      	blx	r3
 80033fa:	e000      	b.n	80033fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80033fc:	bf00      	nop
    }
  }
}
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003420:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	2b40      	cmp	r3, #64	@ 0x40
 8003430:	d108      	bne.n	8003444 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003442:	e007      	b.n	8003454 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	60da      	str	r2, [r3, #12]
}
 8003454:	bf00      	nop
 8003456:	3714      	adds	r7, #20
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	b2db      	uxtb	r3, r3
 800346e:	3b10      	subs	r3, #16
 8003470:	4a14      	ldr	r2, [pc, #80]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x64>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800347a:	4a13      	ldr	r2, [pc, #76]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x68>)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4413      	add	r3, r2
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d909      	bls.n	80034a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003496:	f023 0303 	bic.w	r3, r3, #3
 800349a:	1d1a      	adds	r2, r3, #4
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	659a      	str	r2, [r3, #88]	@ 0x58
 80034a0:	e007      	b.n	80034b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80034aa:	f023 0303 	bic.w	r3, r3, #3
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	aaaaaaab 	.word	0xaaaaaaab
 80034c8:	0800f880 	.word	0x0800f880

080034cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d11f      	bne.n	8003526 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d856      	bhi.n	800359a <DMA_CheckFifoParam+0xce>
 80034ec:	a201      	add	r2, pc, #4	@ (adr r2, 80034f4 <DMA_CheckFifoParam+0x28>)
 80034ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f2:	bf00      	nop
 80034f4:	08003505 	.word	0x08003505
 80034f8:	08003517 	.word	0x08003517
 80034fc:	08003505 	.word	0x08003505
 8003500:	0800359b 	.word	0x0800359b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003508:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d046      	beq.n	800359e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003514:	e043      	b.n	800359e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800351e:	d140      	bne.n	80035a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003524:	e03d      	b.n	80035a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352e:	d121      	bne.n	8003574 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b03      	cmp	r3, #3
 8003534:	d837      	bhi.n	80035a6 <DMA_CheckFifoParam+0xda>
 8003536:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <DMA_CheckFifoParam+0x70>)
 8003538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353c:	0800354d 	.word	0x0800354d
 8003540:	08003553 	.word	0x08003553
 8003544:	0800354d 	.word	0x0800354d
 8003548:	08003565 	.word	0x08003565
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
      break;
 8003550:	e030      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d025      	beq.n	80035aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003562:	e022      	b.n	80035aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800356c:	d11f      	bne.n	80035ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003572:	e01c      	b.n	80035ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	2b02      	cmp	r3, #2
 8003578:	d903      	bls.n	8003582 <DMA_CheckFifoParam+0xb6>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b03      	cmp	r3, #3
 800357e:	d003      	beq.n	8003588 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003580:	e018      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
      break;
 8003586:	e015      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00e      	beq.n	80035b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
      break;
 8003598:	e00b      	b.n	80035b2 <DMA_CheckFifoParam+0xe6>
      break;
 800359a:	bf00      	nop
 800359c:	e00a      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;
 800359e:	bf00      	nop
 80035a0:	e008      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;
 80035a2:	bf00      	nop
 80035a4:	e006      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;
 80035a6:	bf00      	nop
 80035a8:	e004      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
      break;
 80035b2:	bf00      	nop
    }
  } 
  
  return status; 
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop

080035c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b089      	sub	sp, #36	@ 0x24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035da:	2300      	movs	r3, #0
 80035dc:	61fb      	str	r3, [r7, #28]
 80035de:	e16b      	b.n	80038b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035e0:	2201      	movs	r2, #1
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	f040 815a 	bne.w	80038b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d00b      	beq.n	800361e <HAL_GPIO_Init+0x5a>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	2b02      	cmp	r3, #2
 800360c:	d007      	beq.n	800361e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003612:	2b11      	cmp	r3, #17
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b12      	cmp	r3, #18
 800361c:	d130      	bne.n	8003680 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	2203      	movs	r2, #3
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4013      	ands	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003654:	2201      	movs	r2, #1
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	091b      	lsrs	r3, r3, #4
 800366a:	f003 0201 	and.w	r2, r3, #1
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	2203      	movs	r2, #3
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	4013      	ands	r3, r2
 8003696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0xfc>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	2b12      	cmp	r3, #18
 80036be:	d123      	bne.n	8003708 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	08da      	lsrs	r2, r3, #3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3208      	adds	r2, #8
 80036c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	f003 0307 	and.w	r3, r3, #7
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	220f      	movs	r2, #15
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4013      	ands	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	08da      	lsrs	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	3208      	adds	r2, #8
 8003702:	69b9      	ldr	r1, [r7, #24]
 8003704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	2203      	movs	r2, #3
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4013      	ands	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f003 0203 	and.w	r2, r3, #3
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 80b4 	beq.w	80038b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	4b60      	ldr	r3, [pc, #384]	@ (80038d0 <HAL_GPIO_Init+0x30c>)
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	4a5f      	ldr	r2, [pc, #380]	@ (80038d0 <HAL_GPIO_Init+0x30c>)
 8003754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003758:	6453      	str	r3, [r2, #68]	@ 0x44
 800375a:	4b5d      	ldr	r3, [pc, #372]	@ (80038d0 <HAL_GPIO_Init+0x30c>)
 800375c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003766:	4a5b      	ldr	r2, [pc, #364]	@ (80038d4 <HAL_GPIO_Init+0x310>)
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	089b      	lsrs	r3, r3, #2
 800376c:	3302      	adds	r3, #2
 800376e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	220f      	movs	r2, #15
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4013      	ands	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a52      	ldr	r2, [pc, #328]	@ (80038d8 <HAL_GPIO_Init+0x314>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d02b      	beq.n	80037ea <HAL_GPIO_Init+0x226>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a51      	ldr	r2, [pc, #324]	@ (80038dc <HAL_GPIO_Init+0x318>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d025      	beq.n	80037e6 <HAL_GPIO_Init+0x222>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a50      	ldr	r2, [pc, #320]	@ (80038e0 <HAL_GPIO_Init+0x31c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d01f      	beq.n	80037e2 <HAL_GPIO_Init+0x21e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a4f      	ldr	r2, [pc, #316]	@ (80038e4 <HAL_GPIO_Init+0x320>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d019      	beq.n	80037de <HAL_GPIO_Init+0x21a>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a4e      	ldr	r2, [pc, #312]	@ (80038e8 <HAL_GPIO_Init+0x324>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d013      	beq.n	80037da <HAL_GPIO_Init+0x216>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a4d      	ldr	r2, [pc, #308]	@ (80038ec <HAL_GPIO_Init+0x328>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d00d      	beq.n	80037d6 <HAL_GPIO_Init+0x212>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a4c      	ldr	r2, [pc, #304]	@ (80038f0 <HAL_GPIO_Init+0x32c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d007      	beq.n	80037d2 <HAL_GPIO_Init+0x20e>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a4b      	ldr	r2, [pc, #300]	@ (80038f4 <HAL_GPIO_Init+0x330>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d101      	bne.n	80037ce <HAL_GPIO_Init+0x20a>
 80037ca:	2307      	movs	r3, #7
 80037cc:	e00e      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037ce:	2308      	movs	r3, #8
 80037d0:	e00c      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037d2:	2306      	movs	r3, #6
 80037d4:	e00a      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037d6:	2305      	movs	r3, #5
 80037d8:	e008      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037da:	2304      	movs	r3, #4
 80037dc:	e006      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037de:	2303      	movs	r3, #3
 80037e0:	e004      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e002      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037e6:	2301      	movs	r3, #1
 80037e8:	e000      	b.n	80037ec <HAL_GPIO_Init+0x228>
 80037ea:	2300      	movs	r3, #0
 80037ec:	69fa      	ldr	r2, [r7, #28]
 80037ee:	f002 0203 	and.w	r2, r2, #3
 80037f2:	0092      	lsls	r2, r2, #2
 80037f4:	4093      	lsls	r3, r2
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037fc:	4935      	ldr	r1, [pc, #212]	@ (80038d4 <HAL_GPIO_Init+0x310>)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	089b      	lsrs	r3, r3, #2
 8003802:	3302      	adds	r3, #2
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800380a:	4b3b      	ldr	r3, [pc, #236]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	43db      	mvns	r3, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4013      	ands	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800382e:	4a32      	ldr	r2, [pc, #200]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003834:	4b30      	ldr	r3, [pc, #192]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	43db      	mvns	r3, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4013      	ands	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	4313      	orrs	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003858:	4a27      	ldr	r2, [pc, #156]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800385e:	4b26      	ldr	r3, [pc, #152]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	43db      	mvns	r3, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4013      	ands	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d003      	beq.n	8003882 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	4313      	orrs	r3, r2
 8003880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003882:	4a1d      	ldr	r2, [pc, #116]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038ac:	4a12      	ldr	r2, [pc, #72]	@ (80038f8 <HAL_GPIO_Init+0x334>)
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3301      	adds	r3, #1
 80038b6:	61fb      	str	r3, [r7, #28]
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	2b0f      	cmp	r3, #15
 80038bc:	f67f ae90 	bls.w	80035e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	3724      	adds	r7, #36	@ 0x24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	40023800 	.word	0x40023800
 80038d4:	40013800 	.word	0x40013800
 80038d8:	40020000 	.word	0x40020000
 80038dc:	40020400 	.word	0x40020400
 80038e0:	40020800 	.word	0x40020800
 80038e4:	40020c00 	.word	0x40020c00
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40021400 	.word	0x40021400
 80038f0:	40021800 	.word	0x40021800
 80038f4:	40021c00 	.word	0x40021c00
 80038f8:	40013c00 	.word	0x40013c00

080038fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	807b      	strh	r3, [r7, #2]
 8003908:	4613      	mov	r3, r2
 800390a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800390c:	787b      	ldrb	r3, [r7, #1]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003912:	887a      	ldrh	r2, [r7, #2]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003918:	e003      	b.n	8003922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800391a:	887b      	ldrh	r3, [r7, #2]
 800391c:	041a      	lsls	r2, r3, #16
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	619a      	str	r2, [r3, #24]
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e25e      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d075      	beq.n	8003a3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800394e:	4b88      	ldr	r3, [pc, #544]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b04      	cmp	r3, #4
 8003958:	d00c      	beq.n	8003974 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800395a:	4b85      	ldr	r3, [pc, #532]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003962:	2b08      	cmp	r3, #8
 8003964:	d112      	bne.n	800398c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003966:	4b82      	ldr	r3, [pc, #520]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800396e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003972:	d10b      	bne.n	800398c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003974:	4b7e      	ldr	r3, [pc, #504]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d05b      	beq.n	8003a38 <HAL_RCC_OscConfig+0x108>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d157      	bne.n	8003a38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e239      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003994:	d106      	bne.n	80039a4 <HAL_RCC_OscConfig+0x74>
 8003996:	4b76      	ldr	r3, [pc, #472]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a75      	ldr	r2, [pc, #468]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 800399c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039a0:	6013      	str	r3, [r2, #0]
 80039a2:	e01d      	b.n	80039e0 <HAL_RCC_OscConfig+0xb0>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039ac:	d10c      	bne.n	80039c8 <HAL_RCC_OscConfig+0x98>
 80039ae:	4b70      	ldr	r3, [pc, #448]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a6f      	ldr	r2, [pc, #444]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a6c      	ldr	r2, [pc, #432]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	e00b      	b.n	80039e0 <HAL_RCC_OscConfig+0xb0>
 80039c8:	4b69      	ldr	r3, [pc, #420]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a68      	ldr	r2, [pc, #416]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039d2:	6013      	str	r3, [r2, #0]
 80039d4:	4b66      	ldr	r3, [pc, #408]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a65      	ldr	r2, [pc, #404]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 80039da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d013      	beq.n	8003a10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e8:	f7ff f93c 	bl	8002c64 <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039f0:	f7ff f938 	bl	8002c64 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b64      	cmp	r3, #100	@ 0x64
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e1fe      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a02:	4b5b      	ldr	r3, [pc, #364]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCC_OscConfig+0xc0>
 8003a0e:	e014      	b.n	8003a3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a10:	f7ff f928 	bl	8002c64 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a18:	f7ff f924 	bl	8002c64 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	@ 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e1ea      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a2a:	4b51      	ldr	r3, [pc, #324]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f0      	bne.n	8003a18 <HAL_RCC_OscConfig+0xe8>
 8003a36:	e000      	b.n	8003a3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d063      	beq.n	8003b0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a46:	4b4a      	ldr	r3, [pc, #296]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00b      	beq.n	8003a6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a52:	4b47      	ldr	r3, [pc, #284]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d11c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a5e:	4b44      	ldr	r3, [pc, #272]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d116      	bne.n	8003a98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a6a:	4b41      	ldr	r3, [pc, #260]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d005      	beq.n	8003a82 <HAL_RCC_OscConfig+0x152>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d001      	beq.n	8003a82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e1be      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a82:	4b3b      	ldr	r3, [pc, #236]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	4937      	ldr	r1, [pc, #220]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a96:	e03a      	b.n	8003b0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d020      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aa0:	4b34      	ldr	r3, [pc, #208]	@ (8003b74 <HAL_RCC_OscConfig+0x244>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa6:	f7ff f8dd 	bl	8002c64 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aae:	f7ff f8d9 	bl	8002c64 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e19f      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003acc:	4b28      	ldr	r3, [pc, #160]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	4925      	ldr	r1, [pc, #148]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	600b      	str	r3, [r1, #0]
 8003ae0:	e015      	b.n	8003b0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ae2:	4b24      	ldr	r3, [pc, #144]	@ (8003b74 <HAL_RCC_OscConfig+0x244>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae8:	f7ff f8bc 	bl	8002c64 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af0:	f7ff f8b8 	bl	8002c64 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e17e      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b02:	4b1b      	ldr	r3, [pc, #108]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d036      	beq.n	8003b88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d016      	beq.n	8003b50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b22:	4b15      	ldr	r3, [pc, #84]	@ (8003b78 <HAL_RCC_OscConfig+0x248>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b28:	f7ff f89c 	bl	8002c64 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b2e:	e008      	b.n	8003b42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b30:	f7ff f898 	bl	8002c64 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e15e      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b42:	4b0b      	ldr	r3, [pc, #44]	@ (8003b70 <HAL_RCC_OscConfig+0x240>)
 8003b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0f0      	beq.n	8003b30 <HAL_RCC_OscConfig+0x200>
 8003b4e:	e01b      	b.n	8003b88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b50:	4b09      	ldr	r3, [pc, #36]	@ (8003b78 <HAL_RCC_OscConfig+0x248>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b56:	f7ff f885 	bl	8002c64 <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b5c:	e00e      	b.n	8003b7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b5e:	f7ff f881 	bl	8002c64 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d907      	bls.n	8003b7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e147      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
 8003b70:	40023800 	.word	0x40023800
 8003b74:	42470000 	.word	0x42470000
 8003b78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b7c:	4b88      	ldr	r3, [pc, #544]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003b7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1ea      	bne.n	8003b5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8097 	beq.w	8003cc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b96:	2300      	movs	r3, #0
 8003b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9a:	4b81      	ldr	r3, [pc, #516]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10f      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60bb      	str	r3, [r7, #8]
 8003baa:	4b7d      	ldr	r3, [pc, #500]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	4a7c      	ldr	r2, [pc, #496]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bb6:	4b7a      	ldr	r3, [pc, #488]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	60bb      	str	r3, [r7, #8]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc6:	4b77      	ldr	r3, [pc, #476]	@ (8003da4 <HAL_RCC_OscConfig+0x474>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d118      	bne.n	8003c04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bd2:	4b74      	ldr	r3, [pc, #464]	@ (8003da4 <HAL_RCC_OscConfig+0x474>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a73      	ldr	r2, [pc, #460]	@ (8003da4 <HAL_RCC_OscConfig+0x474>)
 8003bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bde:	f7ff f841 	bl	8002c64 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be6:	f7ff f83d 	bl	8002c64 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e103      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf8:	4b6a      	ldr	r3, [pc, #424]	@ (8003da4 <HAL_RCC_OscConfig+0x474>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d106      	bne.n	8003c1a <HAL_RCC_OscConfig+0x2ea>
 8003c0c:	4b64      	ldr	r3, [pc, #400]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c10:	4a63      	ldr	r2, [pc, #396]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c12:	f043 0301 	orr.w	r3, r3, #1
 8003c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c18:	e01c      	b.n	8003c54 <HAL_RCC_OscConfig+0x324>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b05      	cmp	r3, #5
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x30c>
 8003c22:	4b5f      	ldr	r3, [pc, #380]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c26:	4a5e      	ldr	r2, [pc, #376]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c28:	f043 0304 	orr.w	r3, r3, #4
 8003c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a5b      	ldr	r2, [pc, #364]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3a:	e00b      	b.n	8003c54 <HAL_RCC_OscConfig+0x324>
 8003c3c:	4b58      	ldr	r3, [pc, #352]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c40:	4a57      	ldr	r2, [pc, #348]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c42:	f023 0301 	bic.w	r3, r3, #1
 8003c46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c48:	4b55      	ldr	r3, [pc, #340]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4c:	4a54      	ldr	r2, [pc, #336]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c4e:	f023 0304 	bic.w	r3, r3, #4
 8003c52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d015      	beq.n	8003c88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5c:	f7ff f802 	bl	8002c64 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c62:	e00a      	b.n	8003c7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c64:	f7fe fffe 	bl	8002c64 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e0c2      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c7a:	4b49      	ldr	r3, [pc, #292]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0ee      	beq.n	8003c64 <HAL_RCC_OscConfig+0x334>
 8003c86:	e014      	b.n	8003cb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c88:	f7fe ffec 	bl	8002c64 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fe ffe8 	bl	8002c64 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e0ac      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1ee      	bne.n	8003c90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cb2:	7dfb      	ldrb	r3, [r7, #23]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d105      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cb8:	4b39      	ldr	r3, [pc, #228]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbc:	4a38      	ldr	r2, [pc, #224]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003cbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cc2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 8098 	beq.w	8003dfe <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cce:	4b34      	ldr	r3, [pc, #208]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 030c 	and.w	r3, r3, #12
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d05c      	beq.n	8003d94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d141      	bne.n	8003d66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce2:	4b31      	ldr	r3, [pc, #196]	@ (8003da8 <HAL_RCC_OscConfig+0x478>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce8:	f7fe ffbc 	bl	8002c64 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cf0:	f7fe ffb8 	bl	8002c64 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e07e      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d02:	4b27      	ldr	r3, [pc, #156]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f0      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69da      	ldr	r2, [r3, #28]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	431a      	orrs	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	019b      	lsls	r3, r3, #6
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d24:	085b      	lsrs	r3, r3, #1
 8003d26:	3b01      	subs	r3, #1
 8003d28:	041b      	lsls	r3, r3, #16
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d30:	061b      	lsls	r3, r3, #24
 8003d32:	491b      	ldr	r1, [pc, #108]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d38:	4b1b      	ldr	r3, [pc, #108]	@ (8003da8 <HAL_RCC_OscConfig+0x478>)
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3e:	f7fe ff91 	bl	8002c64 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d46:	f7fe ff8d 	bl	8002c64 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e053      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d58:	4b11      	ldr	r3, [pc, #68]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0f0      	beq.n	8003d46 <HAL_RCC_OscConfig+0x416>
 8003d64:	e04b      	b.n	8003dfe <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d66:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <HAL_RCC_OscConfig+0x478>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6c:	f7fe ff7a 	bl	8002c64 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d74:	f7fe ff76 	bl	8002c64 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e03c      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d86:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <HAL_RCC_OscConfig+0x470>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f0      	bne.n	8003d74 <HAL_RCC_OscConfig+0x444>
 8003d92:	e034      	b.n	8003dfe <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e02f      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
 8003da0:	40023800 	.word	0x40023800
 8003da4:	40007000 	.word	0x40007000
 8003da8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dac:	4b16      	ldr	r3, [pc, #88]	@ (8003e08 <HAL_RCC_OscConfig+0x4d8>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d11c      	bne.n	8003dfa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d115      	bne.n	8003dfa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d10d      	bne.n	8003dfa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d106      	bne.n	8003dfa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d001      	beq.n	8003dfe <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40023800 	.word	0x40023800

08003e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e0cc      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e20:	4b68      	ldr	r3, [pc, #416]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 030f 	and.w	r3, r3, #15
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d90c      	bls.n	8003e48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2e:	4b65      	ldr	r3, [pc, #404]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	4b63      	ldr	r3, [pc, #396]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0b8      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d020      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e60:	4b59      	ldr	r3, [pc, #356]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	4a58      	ldr	r2, [pc, #352]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e78:	4b53      	ldr	r3, [pc, #332]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	4a52      	ldr	r2, [pc, #328]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e84:	4b50      	ldr	r3, [pc, #320]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	494d      	ldr	r1, [pc, #308]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d044      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d107      	bne.n	8003eba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	4b47      	ldr	r3, [pc, #284]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d119      	bne.n	8003eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e07f      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d003      	beq.n	8003eca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ec6:	2b03      	cmp	r3, #3
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eca:	4b3f      	ldr	r3, [pc, #252]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d109      	bne.n	8003eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e06f      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eda:	4b3b      	ldr	r3, [pc, #236]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e067      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eea:	4b37      	ldr	r3, [pc, #220]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f023 0203 	bic.w	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	4934      	ldr	r1, [pc, #208]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003efc:	f7fe feb2 	bl	8002c64 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f02:	e00a      	b.n	8003f1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f04:	f7fe feae 	bl	8002c64 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e04f      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 020c 	and.w	r2, r3, #12
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d1eb      	bne.n	8003f04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f2c:	4b25      	ldr	r3, [pc, #148]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 030f 	and.w	r3, r3, #15
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d20c      	bcs.n	8003f54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3a:	4b22      	ldr	r3, [pc, #136]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b20      	ldr	r3, [pc, #128]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e032      	b.n	8003fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d008      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f60:	4b19      	ldr	r3, [pc, #100]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4916      	ldr	r1, [pc, #88]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d009      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f7e:	4b12      	ldr	r3, [pc, #72]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	490e      	ldr	r1, [pc, #56]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f92:	f000 f821 	bl	8003fd8 <HAL_RCC_GetSysClockFreq>
 8003f96:	4602      	mov	r2, r0
 8003f98:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	091b      	lsrs	r3, r3, #4
 8003f9e:	f003 030f 	and.w	r3, r3, #15
 8003fa2:	490a      	ldr	r1, [pc, #40]	@ (8003fcc <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	5ccb      	ldrb	r3, [r1, r3]
 8003fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8003faa:	4a09      	ldr	r2, [pc, #36]	@ (8003fd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fae:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <HAL_RCC_ClockConfig+0x1c8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fe fe12 	bl	8002bdc <HAL_InitTick>

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40023c00 	.word	0x40023c00
 8003fc8:	40023800 	.word	0x40023800
 8003fcc:	0800f868 	.word	0x0800f868
 8003fd0:	20000078 	.word	0x20000078
 8003fd4:	2000007c 	.word	0x2000007c

08003fd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fdc:	b094      	sub	sp, #80	@ 0x50
 8003fde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fe8:	2300      	movs	r3, #0
 8003fea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ff0:	4b79      	ldr	r3, [pc, #484]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 030c 	and.w	r3, r3, #12
 8003ff8:	2b08      	cmp	r3, #8
 8003ffa:	d00d      	beq.n	8004018 <HAL_RCC_GetSysClockFreq+0x40>
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	f200 80e1 	bhi.w	80041c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_RCC_GetSysClockFreq+0x34>
 8004006:	2b04      	cmp	r3, #4
 8004008:	d003      	beq.n	8004012 <HAL_RCC_GetSysClockFreq+0x3a>
 800400a:	e0db      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800400c:	4b73      	ldr	r3, [pc, #460]	@ (80041dc <HAL_RCC_GetSysClockFreq+0x204>)
 800400e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004010:	e0db      	b.n	80041ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004012:	4b73      	ldr	r3, [pc, #460]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004014:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004016:	e0d8      	b.n	80041ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004018:	4b6f      	ldr	r3, [pc, #444]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004020:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004022:	4b6d      	ldr	r3, [pc, #436]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d063      	beq.n	80040f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800402e:	4b6a      	ldr	r3, [pc, #424]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	099b      	lsrs	r3, r3, #6
 8004034:	2200      	movs	r2, #0
 8004036:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004038:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800403a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800403c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004040:	633b      	str	r3, [r7, #48]	@ 0x30
 8004042:	2300      	movs	r3, #0
 8004044:	637b      	str	r3, [r7, #52]	@ 0x34
 8004046:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800404a:	4622      	mov	r2, r4
 800404c:	462b      	mov	r3, r5
 800404e:	f04f 0000 	mov.w	r0, #0
 8004052:	f04f 0100 	mov.w	r1, #0
 8004056:	0159      	lsls	r1, r3, #5
 8004058:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800405c:	0150      	lsls	r0, r2, #5
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4621      	mov	r1, r4
 8004064:	1a51      	subs	r1, r2, r1
 8004066:	6139      	str	r1, [r7, #16]
 8004068:	4629      	mov	r1, r5
 800406a:	eb63 0301 	sbc.w	r3, r3, r1
 800406e:	617b      	str	r3, [r7, #20]
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	f04f 0300 	mov.w	r3, #0
 8004078:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800407c:	4659      	mov	r1, fp
 800407e:	018b      	lsls	r3, r1, #6
 8004080:	4651      	mov	r1, sl
 8004082:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004086:	4651      	mov	r1, sl
 8004088:	018a      	lsls	r2, r1, #6
 800408a:	4651      	mov	r1, sl
 800408c:	ebb2 0801 	subs.w	r8, r2, r1
 8004090:	4659      	mov	r1, fp
 8004092:	eb63 0901 	sbc.w	r9, r3, r1
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040aa:	4690      	mov	r8, r2
 80040ac:	4699      	mov	r9, r3
 80040ae:	4623      	mov	r3, r4
 80040b0:	eb18 0303 	adds.w	r3, r8, r3
 80040b4:	60bb      	str	r3, [r7, #8]
 80040b6:	462b      	mov	r3, r5
 80040b8:	eb49 0303 	adc.w	r3, r9, r3
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	f04f 0300 	mov.w	r3, #0
 80040c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040ca:	4629      	mov	r1, r5
 80040cc:	024b      	lsls	r3, r1, #9
 80040ce:	4621      	mov	r1, r4
 80040d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040d4:	4621      	mov	r1, r4
 80040d6:	024a      	lsls	r2, r1, #9
 80040d8:	4610      	mov	r0, r2
 80040da:	4619      	mov	r1, r3
 80040dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040de:	2200      	movs	r2, #0
 80040e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040e8:	f7fc f8da 	bl	80002a0 <__aeabi_uldivmod>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4613      	mov	r3, r2
 80040f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040f4:	e058      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040f6:	4b38      	ldr	r3, [pc, #224]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	099b      	lsrs	r3, r3, #6
 80040fc:	2200      	movs	r2, #0
 80040fe:	4618      	mov	r0, r3
 8004100:	4611      	mov	r1, r2
 8004102:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004106:	623b      	str	r3, [r7, #32]
 8004108:	2300      	movs	r3, #0
 800410a:	627b      	str	r3, [r7, #36]	@ 0x24
 800410c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004110:	4642      	mov	r2, r8
 8004112:	464b      	mov	r3, r9
 8004114:	f04f 0000 	mov.w	r0, #0
 8004118:	f04f 0100 	mov.w	r1, #0
 800411c:	0159      	lsls	r1, r3, #5
 800411e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004122:	0150      	lsls	r0, r2, #5
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4641      	mov	r1, r8
 800412a:	ebb2 0a01 	subs.w	sl, r2, r1
 800412e:	4649      	mov	r1, r9
 8004130:	eb63 0b01 	sbc.w	fp, r3, r1
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004140:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004144:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004148:	ebb2 040a 	subs.w	r4, r2, sl
 800414c:	eb63 050b 	sbc.w	r5, r3, fp
 8004150:	f04f 0200 	mov.w	r2, #0
 8004154:	f04f 0300 	mov.w	r3, #0
 8004158:	00eb      	lsls	r3, r5, #3
 800415a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800415e:	00e2      	lsls	r2, r4, #3
 8004160:	4614      	mov	r4, r2
 8004162:	461d      	mov	r5, r3
 8004164:	4643      	mov	r3, r8
 8004166:	18e3      	adds	r3, r4, r3
 8004168:	603b      	str	r3, [r7, #0]
 800416a:	464b      	mov	r3, r9
 800416c:	eb45 0303 	adc.w	r3, r5, r3
 8004170:	607b      	str	r3, [r7, #4]
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800417e:	4629      	mov	r1, r5
 8004180:	028b      	lsls	r3, r1, #10
 8004182:	4621      	mov	r1, r4
 8004184:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004188:	4621      	mov	r1, r4
 800418a:	028a      	lsls	r2, r1, #10
 800418c:	4610      	mov	r0, r2
 800418e:	4619      	mov	r1, r3
 8004190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004192:	2200      	movs	r2, #0
 8004194:	61bb      	str	r3, [r7, #24]
 8004196:	61fa      	str	r2, [r7, #28]
 8004198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800419c:	f7fc f880 	bl	80002a0 <__aeabi_uldivmod>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4613      	mov	r3, r2
 80041a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041a8:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	0c1b      	lsrs	r3, r3, #16
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	3301      	adds	r3, #1
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80041b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041c2:	e002      	b.n	80041ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041c4:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_RCC_GetSysClockFreq+0x204>)
 80041c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3750      	adds	r7, #80	@ 0x50
 80041d0:	46bd      	mov	sp, r7
 80041d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041d6:	bf00      	nop
 80041d8:	40023800 	.word	0x40023800
 80041dc:	00f42400 	.word	0x00f42400
 80041e0:	007a1200 	.word	0x007a1200

080041e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041e8:	4b03      	ldr	r3, [pc, #12]	@ (80041f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80041ea:	681b      	ldr	r3, [r3, #0]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	20000078 	.word	0x20000078

080041fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004200:	f7ff fff0 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 8004204:	4602      	mov	r2, r0
 8004206:	4b05      	ldr	r3, [pc, #20]	@ (800421c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	0a9b      	lsrs	r3, r3, #10
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	4903      	ldr	r1, [pc, #12]	@ (8004220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004212:	5ccb      	ldrb	r3, [r1, r3]
 8004214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004218:	4618      	mov	r0, r3
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40023800 	.word	0x40023800
 8004220:	0800f878 	.word	0x0800f878

08004224 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004228:	f7ff ffdc 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 800422c:	4602      	mov	r2, r0
 800422e:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	0b5b      	lsrs	r3, r3, #13
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	4903      	ldr	r1, [pc, #12]	@ (8004248 <HAL_RCC_GetPCLK2Freq+0x24>)
 800423a:	5ccb      	ldrb	r3, [r1, r3]
 800423c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004240:	4618      	mov	r0, r3
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40023800 	.word	0x40023800
 8004248:	0800f878 	.word	0x0800f878

0800424c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e01d      	b.n	800429a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fe fa8e 	bl	8002794 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	3304      	adds	r3, #4
 8004288:	4619      	mov	r1, r3
 800428a:	4610      	mov	r0, r2
 800428c:	f000 fbde 	bl	8004a4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b085      	sub	sp, #20
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2202      	movs	r2, #2
 80042ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b06      	cmp	r3, #6
 80042c2:	d007      	beq.n	80042d4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b082      	sub	sp, #8
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e01d      	b.n	8004338 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d106      	bne.n	8004316 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7fe faab 	bl	800286c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2202      	movs	r2, #2
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3304      	adds	r3, #4
 8004326:	4619      	mov	r1, r3
 8004328:	4610      	mov	r0, r2
 800432a:	f000 fb8f 	bl	8004a4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2201      	movs	r2, #1
 8004350:	6839      	ldr	r1, [r7, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fe64 	bl	8005020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a15      	ldr	r2, [pc, #84]	@ (80043b4 <HAL_TIM_PWM_Start+0x74>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d004      	beq.n	800436c <HAL_TIM_PWM_Start+0x2c>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a14      	ldr	r2, [pc, #80]	@ (80043b8 <HAL_TIM_PWM_Start+0x78>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d101      	bne.n	8004370 <HAL_TIM_PWM_Start+0x30>
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <HAL_TIM_PWM_Start+0x32>
 8004370:	2300      	movs	r3, #0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d007      	beq.n	8004386 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004384:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2b06      	cmp	r3, #6
 8004396:	d007      	beq.n	80043a8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40010000 	.word	0x40010000
 80043b8:	40010400 	.word	0x40010400

080043bc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b0c      	cmp	r3, #12
 80043ca:	d841      	bhi.n	8004450 <HAL_TIM_PWM_Start_IT+0x94>
 80043cc:	a201      	add	r2, pc, #4	@ (adr r2, 80043d4 <HAL_TIM_PWM_Start_IT+0x18>)
 80043ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d2:	bf00      	nop
 80043d4:	08004409 	.word	0x08004409
 80043d8:	08004451 	.word	0x08004451
 80043dc:	08004451 	.word	0x08004451
 80043e0:	08004451 	.word	0x08004451
 80043e4:	0800441b 	.word	0x0800441b
 80043e8:	08004451 	.word	0x08004451
 80043ec:	08004451 	.word	0x08004451
 80043f0:	08004451 	.word	0x08004451
 80043f4:	0800442d 	.word	0x0800442d
 80043f8:	08004451 	.word	0x08004451
 80043fc:	08004451 	.word	0x08004451
 8004400:	08004451 	.word	0x08004451
 8004404:	0800443f 	.word	0x0800443f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0202 	orr.w	r2, r2, #2
 8004416:	60da      	str	r2, [r3, #12]
      break;
 8004418:	e01b      	b.n	8004452 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f042 0204 	orr.w	r2, r2, #4
 8004428:	60da      	str	r2, [r3, #12]
      break;
 800442a:	e012      	b.n	8004452 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0208 	orr.w	r2, r2, #8
 800443a:	60da      	str	r2, [r3, #12]
      break;
 800443c:	e009      	b.n	8004452 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0210 	orr.w	r2, r2, #16
 800444c:	60da      	str	r2, [r3, #12]
      break;
 800444e:	e000      	b.n	8004452 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8004450:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2201      	movs	r2, #1
 8004458:	6839      	ldr	r1, [r7, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fde0 	bl	8005020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a15      	ldr	r2, [pc, #84]	@ (80044bc <HAL_TIM_PWM_Start_IT+0x100>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d004      	beq.n	8004474 <HAL_TIM_PWM_Start_IT+0xb8>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a14      	ldr	r2, [pc, #80]	@ (80044c0 <HAL_TIM_PWM_Start_IT+0x104>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d101      	bne.n	8004478 <HAL_TIM_PWM_Start_IT+0xbc>
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <HAL_TIM_PWM_Start_IT+0xbe>
 8004478:	2300      	movs	r3, #0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d007      	beq.n	800448e <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800448c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2b06      	cmp	r3, #6
 800449e:	d007      	beq.n	80044b0 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	40010000 	.word	0x40010000
 80044c0:	40010400 	.word	0x40010400

080044c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d122      	bne.n	8004520 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d11b      	bne.n	8004520 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0202 	mvn.w	r2, #2
 80044f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 fa82 	bl	8004a10 <HAL_TIM_IC_CaptureCallback>
 800450c:	e005      	b.n	800451a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fa74 	bl	80049fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 fa85 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b04      	cmp	r3, #4
 800452c:	d122      	bne.n	8004574 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f003 0304 	and.w	r3, r3, #4
 8004538:	2b04      	cmp	r3, #4
 800453a:	d11b      	bne.n	8004574 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f06f 0204 	mvn.w	r2, #4
 8004544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2202      	movs	r2, #2
 800454a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 fa58 	bl	8004a10 <HAL_TIM_IC_CaptureCallback>
 8004560:	e005      	b.n	800456e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fa4a 	bl	80049fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 fa5b 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0308 	and.w	r3, r3, #8
 800457e:	2b08      	cmp	r3, #8
 8004580:	d122      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b08      	cmp	r3, #8
 800458e:	d11b      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0208 	mvn.w	r2, #8
 8004598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2204      	movs	r2, #4
 800459e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fa2e 	bl	8004a10 <HAL_TIM_IC_CaptureCallback>
 80045b4:	e005      	b.n	80045c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fa20 	bl	80049fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fa31 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b10      	cmp	r3, #16
 80045d4:	d122      	bne.n	800461c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f003 0310 	and.w	r3, r3, #16
 80045e0:	2b10      	cmp	r3, #16
 80045e2:	d11b      	bne.n	800461c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0210 	mvn.w	r2, #16
 80045ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2208      	movs	r2, #8
 80045f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fa04 	bl	8004a10 <HAL_TIM_IC_CaptureCallback>
 8004608:	e005      	b.n	8004616 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f9f6 	bl	80049fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fa07 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b01      	cmp	r3, #1
 8004628:	d10e      	bne.n	8004648 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b01      	cmp	r3, #1
 8004636:	d107      	bne.n	8004648 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0201 	mvn.w	r2, #1
 8004640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f9d0 	bl	80049e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004652:	2b80      	cmp	r3, #128	@ 0x80
 8004654:	d10e      	bne.n	8004674 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004660:	2b80      	cmp	r3, #128	@ 0x80
 8004662:	d107      	bne.n	8004674 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800466c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fd82 	bl	8005178 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467e:	2b40      	cmp	r3, #64	@ 0x40
 8004680:	d10e      	bne.n	80046a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468c:	2b40      	cmp	r3, #64	@ 0x40
 800468e:	d107      	bne.n	80046a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f9cc 	bl	8004a38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	f003 0320 	and.w	r3, r3, #32
 80046aa:	2b20      	cmp	r3, #32
 80046ac:	d10e      	bne.n	80046cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d107      	bne.n	80046cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0220 	mvn.w	r2, #32
 80046c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fd4c 	bl	8005164 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d101      	bne.n	80046ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80046ea:	2302      	movs	r3, #2
 80046ec:	e0b4      	b.n	8004858 <HAL_TIM_PWM_ConfigChannel+0x184>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2202      	movs	r2, #2
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b0c      	cmp	r3, #12
 8004702:	f200 809f 	bhi.w	8004844 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004706:	a201      	add	r2, pc, #4	@ (adr r2, 800470c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470c:	08004741 	.word	0x08004741
 8004710:	08004845 	.word	0x08004845
 8004714:	08004845 	.word	0x08004845
 8004718:	08004845 	.word	0x08004845
 800471c:	08004781 	.word	0x08004781
 8004720:	08004845 	.word	0x08004845
 8004724:	08004845 	.word	0x08004845
 8004728:	08004845 	.word	0x08004845
 800472c:	080047c3 	.word	0x080047c3
 8004730:	08004845 	.word	0x08004845
 8004734:	08004845 	.word	0x08004845
 8004738:	08004845 	.word	0x08004845
 800473c:	08004803 	.word	0x08004803
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fa20 	bl	8004b8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0208 	orr.w	r2, r2, #8
 800475a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699a      	ldr	r2, [r3, #24]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0204 	bic.w	r2, r2, #4
 800476a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6999      	ldr	r1, [r3, #24]
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	619a      	str	r2, [r3, #24]
      break;
 800477e:	e062      	b.n	8004846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 fa70 	bl	8004c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800479a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699a      	ldr	r2, [r3, #24]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6999      	ldr	r1, [r3, #24]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	021a      	lsls	r2, r3, #8
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	619a      	str	r2, [r3, #24]
      break;
 80047c0:	e041      	b.n	8004846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68b9      	ldr	r1, [r7, #8]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 fac5 	bl	8004d58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69da      	ldr	r2, [r3, #28]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f042 0208 	orr.w	r2, r2, #8
 80047dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69da      	ldr	r2, [r3, #28]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0204 	bic.w	r2, r2, #4
 80047ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69d9      	ldr	r1, [r3, #28]
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	61da      	str	r2, [r3, #28]
      break;
 8004800:	e021      	b.n	8004846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68b9      	ldr	r1, [r7, #8]
 8004808:	4618      	mov	r0, r3
 800480a:	f000 fb19 	bl	8004e40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69da      	ldr	r2, [r3, #28]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800481c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	69da      	ldr	r2, [r3, #28]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800482c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69d9      	ldr	r1, [r3, #28]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	61da      	str	r2, [r3, #28]
      break;
 8004842:	e000      	b.n	8004846 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004844:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_TIM_ConfigClockSource+0x18>
 8004874:	2302      	movs	r3, #2
 8004876:	e0b3      	b.n	80049e0 <HAL_TIM_ConfigClockSource+0x180>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004896:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800489e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b0:	d03e      	beq.n	8004930 <HAL_TIM_ConfigClockSource+0xd0>
 80048b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b6:	f200 8087 	bhi.w	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048be:	f000 8085 	beq.w	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	d87f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048c8:	2b70      	cmp	r3, #112	@ 0x70
 80048ca:	d01a      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0xa2>
 80048cc:	2b70      	cmp	r3, #112	@ 0x70
 80048ce:	d87b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048d0:	2b60      	cmp	r3, #96	@ 0x60
 80048d2:	d050      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x116>
 80048d4:	2b60      	cmp	r3, #96	@ 0x60
 80048d6:	d877      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048d8:	2b50      	cmp	r3, #80	@ 0x50
 80048da:	d03c      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0xf6>
 80048dc:	2b50      	cmp	r3, #80	@ 0x50
 80048de:	d873      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048e0:	2b40      	cmp	r3, #64	@ 0x40
 80048e2:	d058      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0x136>
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d86f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048e8:	2b30      	cmp	r3, #48	@ 0x30
 80048ea:	d064      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x156>
 80048ec:	2b30      	cmp	r3, #48	@ 0x30
 80048ee:	d86b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d060      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x156>
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d867      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d05c      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x156>
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	d05a      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004900:	e062      	b.n	80049c8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6899      	ldr	r1, [r3, #8]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f000 fb65 	bl	8004fe0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004924:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	609a      	str	r2, [r3, #8]
      break;
 800492e:	e04e      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6818      	ldr	r0, [r3, #0]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	6899      	ldr	r1, [r3, #8]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f000 fb4e 	bl	8004fe0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004952:	609a      	str	r2, [r3, #8]
      break;
 8004954:	e03b      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6859      	ldr	r1, [r3, #4]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	461a      	mov	r2, r3
 8004964:	f000 fac2 	bl	8004eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2150      	movs	r1, #80	@ 0x50
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fb1b 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 8004974:	e02b      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	461a      	mov	r2, r3
 8004984:	f000 fae1 	bl	8004f4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2160      	movs	r1, #96	@ 0x60
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fb0b 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 8004994:	e01b      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6859      	ldr	r1, [r3, #4]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	461a      	mov	r2, r3
 80049a4:	f000 faa2 	bl	8004eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2140      	movs	r1, #64	@ 0x40
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fafb 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 80049b4:	e00b      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4619      	mov	r1, r3
 80049c0:	4610      	mov	r0, r2
 80049c2:	f000 faf2 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 80049c6:	e002      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80049c8:	bf00      	nop
 80049ca:	e000      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80049cc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a40      	ldr	r2, [pc, #256]	@ (8004b60 <TIM_Base_SetConfig+0x114>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d013      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6a:	d00f      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a3d      	ldr	r2, [pc, #244]	@ (8004b64 <TIM_Base_SetConfig+0x118>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d00b      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a3c      	ldr	r2, [pc, #240]	@ (8004b68 <TIM_Base_SetConfig+0x11c>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d007      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a3b      	ldr	r2, [pc, #236]	@ (8004b6c <TIM_Base_SetConfig+0x120>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d003      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a3a      	ldr	r2, [pc, #232]	@ (8004b70 <TIM_Base_SetConfig+0x124>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d108      	bne.n	8004a9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a2f      	ldr	r2, [pc, #188]	@ (8004b60 <TIM_Base_SetConfig+0x114>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d02b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aac:	d027      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a2c      	ldr	r2, [pc, #176]	@ (8004b64 <TIM_Base_SetConfig+0x118>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d023      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a2b      	ldr	r2, [pc, #172]	@ (8004b68 <TIM_Base_SetConfig+0x11c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d01f      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a2a      	ldr	r2, [pc, #168]	@ (8004b6c <TIM_Base_SetConfig+0x120>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d01b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a29      	ldr	r2, [pc, #164]	@ (8004b70 <TIM_Base_SetConfig+0x124>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d017      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a28      	ldr	r2, [pc, #160]	@ (8004b74 <TIM_Base_SetConfig+0x128>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a27      	ldr	r2, [pc, #156]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00f      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a26      	ldr	r2, [pc, #152]	@ (8004b7c <TIM_Base_SetConfig+0x130>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a25      	ldr	r2, [pc, #148]	@ (8004b80 <TIM_Base_SetConfig+0x134>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d007      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a24      	ldr	r2, [pc, #144]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d003      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a23      	ldr	r2, [pc, #140]	@ (8004b88 <TIM_Base_SetConfig+0x13c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d108      	bne.n	8004b10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a0a      	ldr	r2, [pc, #40]	@ (8004b60 <TIM_Base_SetConfig+0x114>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d003      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a0c      	ldr	r2, [pc, #48]	@ (8004b70 <TIM_Base_SetConfig+0x124>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d103      	bne.n	8004b4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	615a      	str	r2, [r3, #20]
}
 8004b52:	bf00      	nop
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40010000 	.word	0x40010000
 8004b64:	40000400 	.word	0x40000400
 8004b68:	40000800 	.word	0x40000800
 8004b6c:	40000c00 	.word	0x40000c00
 8004b70:	40010400 	.word	0x40010400
 8004b74:	40014000 	.word	0x40014000
 8004b78:	40014400 	.word	0x40014400
 8004b7c:	40014800 	.word	0x40014800
 8004b80:	40001800 	.word	0x40001800
 8004b84:	40001c00 	.word	0x40001c00
 8004b88:	40002000 	.word	0x40002000

08004b8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	f023 0201 	bic.w	r2, r3, #1
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0303 	bic.w	r3, r3, #3
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f023 0302 	bic.w	r3, r3, #2
 8004bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a20      	ldr	r2, [pc, #128]	@ (8004c64 <TIM_OC1_SetConfig+0xd8>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d003      	beq.n	8004bf0 <TIM_OC1_SetConfig+0x64>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a1f      	ldr	r2, [pc, #124]	@ (8004c68 <TIM_OC1_SetConfig+0xdc>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d10c      	bne.n	8004c0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f023 0308 	bic.w	r3, r3, #8
 8004bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f023 0304 	bic.w	r3, r3, #4
 8004c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a15      	ldr	r2, [pc, #84]	@ (8004c64 <TIM_OC1_SetConfig+0xd8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d003      	beq.n	8004c1a <TIM_OC1_SetConfig+0x8e>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <TIM_OC1_SetConfig+0xdc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	621a      	str	r2, [r3, #32]
}
 8004c58:	bf00      	nop
 8004c5a:	371c      	adds	r7, #28
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	40010000 	.word	0x40010000
 8004c68:	40010400 	.word	0x40010400

08004c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	f023 0210 	bic.w	r2, r3, #16
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f023 0320 	bic.w	r3, r3, #32
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a22      	ldr	r2, [pc, #136]	@ (8004d50 <TIM_OC2_SetConfig+0xe4>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d003      	beq.n	8004cd4 <TIM_OC2_SetConfig+0x68>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a21      	ldr	r2, [pc, #132]	@ (8004d54 <TIM_OC2_SetConfig+0xe8>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d10d      	bne.n	8004cf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a17      	ldr	r2, [pc, #92]	@ (8004d50 <TIM_OC2_SetConfig+0xe4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_OC2_SetConfig+0x94>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a16      	ldr	r2, [pc, #88]	@ (8004d54 <TIM_OC2_SetConfig+0xe8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d113      	bne.n	8004d28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40010000 	.word	0x40010000
 8004d54:	40010400 	.word	0x40010400

08004d58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0303 	bic.w	r3, r3, #3
 8004d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004da0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	021b      	lsls	r3, r3, #8
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a21      	ldr	r2, [pc, #132]	@ (8004e38 <TIM_OC3_SetConfig+0xe0>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d003      	beq.n	8004dbe <TIM_OC3_SetConfig+0x66>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a20      	ldr	r2, [pc, #128]	@ (8004e3c <TIM_OC3_SetConfig+0xe4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d10d      	bne.n	8004dda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	021b      	lsls	r3, r3, #8
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a16      	ldr	r2, [pc, #88]	@ (8004e38 <TIM_OC3_SetConfig+0xe0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d003      	beq.n	8004dea <TIM_OC3_SetConfig+0x92>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a15      	ldr	r2, [pc, #84]	@ (8004e3c <TIM_OC3_SetConfig+0xe4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d113      	bne.n	8004e12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	621a      	str	r2, [r3, #32]
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	40010000 	.word	0x40010000
 8004e3c:	40010400 	.word	0x40010400

08004e40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b087      	sub	sp, #28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	021b      	lsls	r3, r3, #8
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	031b      	lsls	r3, r3, #12
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <TIM_OC4_SetConfig+0xa4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d003      	beq.n	8004ea8 <TIM_OC4_SetConfig+0x68>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a11      	ldr	r2, [pc, #68]	@ (8004ee8 <TIM_OC4_SetConfig+0xa8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d109      	bne.n	8004ebc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	019b      	lsls	r3, r3, #6
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	621a      	str	r2, [r3, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40010000 	.word	0x40010000
 8004ee8:	40010400 	.word	0x40010400

08004eec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	f023 0201 	bic.w	r2, r3, #1
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f023 030a 	bic.w	r3, r3, #10
 8004f28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	621a      	str	r2, [r3, #32]
}
 8004f3e:	bf00      	nop
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b087      	sub	sp, #28
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60f8      	str	r0, [r7, #12]
 8004f52:	60b9      	str	r1, [r7, #8]
 8004f54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	f023 0210 	bic.w	r2, r3, #16
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	031b      	lsls	r3, r3, #12
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	621a      	str	r2, [r3, #32]
}
 8004f9e:	bf00      	nop
 8004fa0:	371c      	adds	r7, #28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	f043 0307 	orr.w	r3, r3, #7
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	609a      	str	r2, [r3, #8]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ffa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	021a      	lsls	r2, r3, #8
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	431a      	orrs	r2, r3
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	4313      	orrs	r3, r2
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	609a      	str	r2, [r3, #8]
}
 8005014:	bf00      	nop
 8005016:	371c      	adds	r7, #28
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2201      	movs	r2, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a1a      	ldr	r2, [r3, #32]
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	43db      	mvns	r3, r3
 8005042:	401a      	ands	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a1a      	ldr	r2, [r3, #32]
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	f003 031f 	and.w	r3, r3, #31
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	fa01 f303 	lsl.w	r3, r1, r3
 8005058:	431a      	orrs	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	621a      	str	r2, [r3, #32]
}
 800505e:	bf00      	nop
 8005060:	371c      	adds	r7, #28
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005080:	2302      	movs	r3, #2
 8005082:	e05a      	b.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a21      	ldr	r2, [pc, #132]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d022      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050d0:	d01d      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a1d      	ldr	r2, [pc, #116]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d018      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005150 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005154 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a18      	ldr	r2, [pc, #96]	@ (8005158 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a17      	ldr	r2, [pc, #92]	@ (800515c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d10c      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4313      	orrs	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40010000 	.word	0x40010000
 800514c:	40000400 	.word	0x40000400
 8005150:	40000800 	.word	0x40000800
 8005154:	40000c00 	.word	0x40000c00
 8005158:	40010400 	.word	0x40010400
 800515c:	40014000 	.word	0x40014000
 8005160:	40001800 	.word	0x40001800

08005164 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e03f      	b.n	800521e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fd fbfc 	bl	80029b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2224      	movs	r2, #36	@ 0x24
 80051bc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68da      	ldr	r2, [r3, #12]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 fba1 	bl	8005918 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	691a      	ldr	r2, [r3, #16]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695a      	ldr	r2, [r3, #20]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005204:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3708      	adds	r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b088      	sub	sp, #32
 800522a:	af02      	add	r7, sp, #8
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	603b      	str	r3, [r7, #0]
 8005232:	4613      	mov	r3, r2
 8005234:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b20      	cmp	r3, #32
 8005244:	f040 8083 	bne.w	800534e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_UART_Transmit+0x2e>
 800524e:	88fb      	ldrh	r3, [r7, #6]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e07b      	b.n	8005350 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_UART_Transmit+0x40>
 8005262:	2302      	movs	r3, #2
 8005264:	e074      	b.n	8005350 <HAL_UART_Transmit+0x12a>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2221      	movs	r2, #33	@ 0x21
 8005278:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800527c:	f7fd fcf2 	bl	8002c64 <HAL_GetTick>
 8005280:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	88fa      	ldrh	r2, [r7, #6]
 8005286:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	88fa      	ldrh	r2, [r7, #6]
 800528c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    while (huart->TxXferCount > 0U)
 8005296:	e042      	b.n	800531e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800529c:	b29b      	uxth	r3, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ae:	d122      	bne.n	80052f6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	2200      	movs	r2, #0
 80052b8:	2180      	movs	r1, #128	@ 0x80
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f000 f9c0 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e042      	b.n	8005350 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	461a      	mov	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052dc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d103      	bne.n	80052ee <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3302      	adds	r3, #2
 80052ea:	60bb      	str	r3, [r7, #8]
 80052ec:	e017      	b.n	800531e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	3301      	adds	r3, #1
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	e013      	b.n	800531e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2200      	movs	r2, #0
 80052fe:	2180      	movs	r1, #128	@ 0x80
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f99d 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e01f      	b.n	8005350 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	60ba      	str	r2, [r7, #8]
 8005316:	781a      	ldrb	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005322:	b29b      	uxth	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1b7      	bne.n	8005298 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	2200      	movs	r2, #0
 8005330:	2140      	movs	r1, #64	@ 0x40
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f984 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e006      	b.n	8005350 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    return HAL_OK;
 800534a:	2300      	movs	r3, #0
 800534c:	e000      	b.n	8005350 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800534e:	2302      	movs	r3, #2
  }
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	4613      	mov	r3, r2
 8005364:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b20      	cmp	r3, #32
 8005370:	d140      	bne.n	80053f4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_UART_Receive_IT+0x26>
 8005378:	88fb      	ldrh	r3, [r7, #6]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e039      	b.n	80053f6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_UART_Receive_IT+0x38>
 800538c:	2302      	movs	r3, #2
 800538e:	e032      	b.n	80053f6 <HAL_UART_Receive_IT+0x9e>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	88fa      	ldrh	r2, [r7, #6]
 80053a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	88fa      	ldrh	r2, [r7, #6]
 80053a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2222      	movs	r2, #34	@ 0x22
 80053b4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053ce:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0220 	orr.w	r2, r2, #32
 80053ee:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	e000      	b.n	80053f6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80053f4:	2302      	movs	r3, #2
  }
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005424:	2300      	movs	r3, #0
 8005426:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f003 030f 	and.w	r3, r3, #15
 8005432:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10d      	bne.n	8005456 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f003 0320 	and.w	r3, r3, #32
 8005440:	2b00      	cmp	r3, #0
 8005442:	d008      	beq.n	8005456 <HAL_UART_IRQHandler+0x52>
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	f003 0320 	and.w	r3, r3, #32
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f9e0 	bl	8005814 <UART_Receive_IT>
      return;
 8005454:	e0d0      	b.n	80055f8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80b0 	beq.w	80055be <HAL_UART_IRQHandler+0x1ba>
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	d105      	bne.n	8005474 <HAL_UART_IRQHandler+0x70>
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 80a5 	beq.w	80055be <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <HAL_UART_IRQHandler+0x90>
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005484:	2b00      	cmp	r3, #0
 8005486:	d005      	beq.n	8005494 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548c:	f043 0201 	orr.w	r2, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f003 0304 	and.w	r3, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_UART_IRQHandler+0xb0>
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ac:	f043 0202 	orr.w	r2, r3, #2
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_UART_IRQHandler+0xd0>
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d005      	beq.n	80054d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054cc:	f043 0204 	orr.w	r2, r3, #4
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00f      	beq.n	80054fe <HAL_UART_IRQHandler+0xfa>
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d104      	bne.n	80054f2 <HAL_UART_IRQHandler+0xee>
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d005      	beq.n	80054fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f6:	f043 0208 	orr.w	r2, r3, #8
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005502:	2b00      	cmp	r3, #0
 8005504:	d077      	beq.n	80055f6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	f003 0320 	and.w	r3, r3, #32
 800550c:	2b00      	cmp	r3, #0
 800550e:	d007      	beq.n	8005520 <HAL_UART_IRQHandler+0x11c>
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f003 0320 	and.w	r3, r3, #32
 8005516:	2b00      	cmp	r3, #0
 8005518:	d002      	beq.n	8005520 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f97a 	bl	8005814 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552a:	2b40      	cmp	r3, #64	@ 0x40
 800552c:	bf0c      	ite	eq
 800552e:	2301      	moveq	r3, #1
 8005530:	2300      	movne	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d102      	bne.n	8005548 <HAL_UART_IRQHandler+0x144>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d031      	beq.n	80055ac <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f8c3 	bl	80056d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695b      	ldr	r3, [r3, #20]
 8005554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005558:	2b40      	cmp	r3, #64	@ 0x40
 800555a:	d123      	bne.n	80055a4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695a      	ldr	r2, [r3, #20]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800556a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005570:	2b00      	cmp	r3, #0
 8005572:	d013      	beq.n	800559c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005578:	4a21      	ldr	r2, [pc, #132]	@ (8005600 <HAL_UART_IRQHandler+0x1fc>)
 800557a:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005580:	4618      	mov	r0, r3
 8005582:	f7fd fd93 	bl	80030ac <HAL_DMA_Abort_IT>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d016      	beq.n	80055ba <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005596:	4610      	mov	r0, r2
 8005598:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800559a:	e00e      	b.n	80055ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f845 	bl	800562c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a2:	e00a      	b.n	80055ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 f841 	bl	800562c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055aa:	e006      	b.n	80055ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 f83d 	bl	800562c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 80055b8:	e01d      	b.n	80055f6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ba:	bf00      	nop
    return;
 80055bc:	e01b      	b.n	80055f6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d008      	beq.n	80055da <HAL_UART_IRQHandler+0x1d6>
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f8b0 	bl	8005738 <UART_Transmit_IT>
    return;
 80055d8:	e00e      	b.n	80055f8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d009      	beq.n	80055f8 <HAL_UART_IRQHandler+0x1f4>
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d004      	beq.n	80055f8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f8f8 	bl	80057e4 <UART_EndTransmit_IT>
    return;
 80055f4:	e000      	b.n	80055f8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80055f6:	bf00      	nop
  }
}
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	08005711 	.word	0x08005711

08005604 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005650:	e02c      	b.n	80056ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005658:	d028      	beq.n	80056ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d007      	beq.n	8005670 <UART_WaitOnFlagUntilTimeout+0x30>
 8005660:	f7fd fb00 	bl	8002c64 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	429a      	cmp	r2, r3
 800566e:	d21d      	bcs.n	80056ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800567e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695a      	ldr	r2, [r3, #20]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0201 	bic.w	r2, r2, #1
 800568e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e00f      	b.n	80056cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4013      	ands	r3, r2
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	bf0c      	ite	eq
 80056bc:	2301      	moveq	r3, #1
 80056be:	2300      	movne	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	461a      	mov	r2, r3
 80056c4:	79fb      	ldrb	r3, [r7, #7]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d0c3      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80056ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695a      	ldr	r2, [r3, #20]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 0201 	bic.w	r2, r2, #1
 80056fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f7ff ff7e 	bl	800562c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005730:	bf00      	nop
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b21      	cmp	r3, #33	@ 0x21
 800574a:	d144      	bne.n	80057d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005754:	d11a      	bne.n	800578c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800576a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d105      	bne.n	8005780 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	621a      	str	r2, [r3, #32]
 800577e:	e00e      	b.n	800579e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	621a      	str	r2, [r3, #32]
 800578a:	e008      	b.n	800579e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	1c59      	adds	r1, r3, #1
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6211      	str	r1, [r2, #32]
 8005796:	781a      	ldrb	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	4619      	mov	r1, r3
 80057ac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10f      	bne.n	80057d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68da      	ldr	r2, [r3, #12]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68da      	ldr	r2, [r3, #12]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057d2:	2300      	movs	r3, #0
 80057d4:	e000      	b.n	80057d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80057d6:	2302      	movs	r3, #2
  }
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3714      	adds	r7, #20
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2220      	movs	r2, #32
 8005800:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7ff fefd 	bl	8005604 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005822:	b2db      	uxtb	r3, r3
 8005824:	2b22      	cmp	r3, #34	@ 0x22
 8005826:	d171      	bne.n	800590c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005830:	d123      	bne.n	800587a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005836:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10e      	bne.n	800585e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	b29b      	uxth	r3, r3
 8005848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800584c:	b29a      	uxth	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005856:	1c9a      	adds	r2, r3, #2
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	629a      	str	r2, [r3, #40]	@ 0x28
 800585c:	e029      	b.n	80058b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	b29b      	uxth	r3, r3
 8005866:	b2db      	uxtb	r3, r3
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	629a      	str	r2, [r3, #40]	@ 0x28
 8005878:	e01b      	b.n	80058b2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10a      	bne.n	8005898 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6858      	ldr	r0, [r3, #4]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588c:	1c59      	adds	r1, r3, #1
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6291      	str	r1, [r2, #40]	@ 0x28
 8005892:	b2c2      	uxtb	r2, r0
 8005894:	701a      	strb	r2, [r3, #0]
 8005896:	e00c      	b.n	80058b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	b2da      	uxtb	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a4:	1c58      	adds	r0, r3, #1
 80058a6:	6879      	ldr	r1, [r7, #4]
 80058a8:	6288      	str	r0, [r1, #40]	@ 0x28
 80058aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80058ae:	b2d2      	uxtb	r2, r2
 80058b0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	4619      	mov	r1, r3
 80058c0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d120      	bne.n	8005908 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0220 	bic.w	r2, r2, #32
 80058d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695a      	ldr	r2, [r3, #20]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0201 	bic.w	r2, r2, #1
 80058f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2220      	movs	r2, #32
 80058fa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff fe8a 	bl	8005618 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005904:	2300      	movs	r3, #0
 8005906:	e002      	b.n	800590e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005908:	2300      	movs	r3, #0
 800590a:	e000      	b.n	800590e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800590c:	2302      	movs	r3, #2
  }
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
	...

08005918 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800591c:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8005920:	af00      	add	r7, sp, #0
 8005922:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005926:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005932:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005936:	68d9      	ldr	r1, [r3, #12]
 8005938:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	ea40 0301 	orr.w	r3, r0, r1
 8005942:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005944:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005948:	689a      	ldr	r2, [r3, #8]
 800594a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	431a      	orrs	r2, r3
 8005952:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	431a      	orrs	r2, r3
 800595a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	4313      	orrs	r3, r2
 8005962:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 8005966:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005972:	f021 010c 	bic.w	r1, r1, #12
 8005976:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8005980:	430b      	orrs	r3, r1
 8005982:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005984:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005990:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005994:	6999      	ldr	r1, [r3, #24]
 8005996:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	ea40 0301 	orr.w	r3, r0, r1
 80059a0:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80059a6:	69db      	ldr	r3, [r3, #28]
 80059a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059ac:	f040 824a 	bne.w	8005e44 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	4b96      	ldr	r3, [pc, #600]	@ (8005c10 <UART_SetConfig+0x2f8>)
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d006      	beq.n	80059ca <UART_SetConfig+0xb2>
 80059bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	4b94      	ldr	r3, [pc, #592]	@ (8005c14 <UART_SetConfig+0x2fc>)
 80059c4:	429a      	cmp	r2, r3
 80059c6:	f040 8129 	bne.w	8005c1c <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059ca:	f7fe fc2b 	bl	8004224 <HAL_RCC_GetPCLK2Freq>
 80059ce:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 80059dc:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80059e0:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 80059e4:	4622      	mov	r2, r4
 80059e6:	462b      	mov	r3, r5
 80059e8:	1891      	adds	r1, r2, r2
 80059ea:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80059ee:	415b      	adcs	r3, r3
 80059f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80059f4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80059f8:	4621      	mov	r1, r4
 80059fa:	1851      	adds	r1, r2, r1
 80059fc:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8005a00:	4629      	mov	r1, r5
 8005a02:	414b      	adcs	r3, r1
 8005a04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8005a14:	4649      	mov	r1, r9
 8005a16:	00cb      	lsls	r3, r1, #3
 8005a18:	4641      	mov	r1, r8
 8005a1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a1e:	4641      	mov	r1, r8
 8005a20:	00ca      	lsls	r2, r1, #3
 8005a22:	4610      	mov	r0, r2
 8005a24:	4619      	mov	r1, r3
 8005a26:	4603      	mov	r3, r0
 8005a28:	4622      	mov	r2, r4
 8005a2a:	189b      	adds	r3, r3, r2
 8005a2c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8005a30:	462b      	mov	r3, r5
 8005a32:	460a      	mov	r2, r1
 8005a34:	eb42 0303 	adc.w	r3, r2, r3
 8005a38:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8005a3c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8005a48:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8005a4c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8005a50:	460b      	mov	r3, r1
 8005a52:	18db      	adds	r3, r3, r3
 8005a54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a58:	4613      	mov	r3, r2
 8005a5a:	eb42 0303 	adc.w	r3, r2, r3
 8005a5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a62:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8005a66:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8005a6a:	f7fa fc19 	bl	80002a0 <__aeabi_uldivmod>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4b69      	ldr	r3, [pc, #420]	@ (8005c18 <UART_SetConfig+0x300>)
 8005a74:	fba3 2302 	umull	r2, r3, r3, r2
 8005a78:	095b      	lsrs	r3, r3, #5
 8005a7a:	011c      	lsls	r4, r3, #4
 8005a7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8005a86:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8005a8a:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 8005a8e:	4642      	mov	r2, r8
 8005a90:	464b      	mov	r3, r9
 8005a92:	1891      	adds	r1, r2, r2
 8005a94:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8005a98:	415b      	adcs	r3, r3
 8005a9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a9e:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8005aa2:	4641      	mov	r1, r8
 8005aa4:	1851      	adds	r1, r2, r1
 8005aa6:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8005aaa:	4649      	mov	r1, r9
 8005aac:	414b      	adcs	r3, r1
 8005aae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ab2:	f04f 0200 	mov.w	r2, #0
 8005ab6:	f04f 0300 	mov.w	r3, #0
 8005aba:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 8005abe:	4659      	mov	r1, fp
 8005ac0:	00cb      	lsls	r3, r1, #3
 8005ac2:	4651      	mov	r1, sl
 8005ac4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ac8:	4651      	mov	r1, sl
 8005aca:	00ca      	lsls	r2, r1, #3
 8005acc:	4610      	mov	r0, r2
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	4642      	mov	r2, r8
 8005ad4:	189b      	adds	r3, r3, r2
 8005ad6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8005ada:	464b      	mov	r3, r9
 8005adc:	460a      	mov	r2, r1
 8005ade:	eb42 0303 	adc.w	r3, r2, r3
 8005ae2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8005ae6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8005af2:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8005af6:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 8005afa:	460b      	mov	r3, r1
 8005afc:	18db      	adds	r3, r3, r3
 8005afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b02:	4613      	mov	r3, r2
 8005b04:	eb42 0303 	adc.w	r3, r2, r3
 8005b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b0c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8005b10:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8005b14:	f7fa fbc4 	bl	80002a0 <__aeabi_uldivmod>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	4611      	mov	r1, r2
 8005b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8005c18 <UART_SetConfig+0x300>)
 8005b20:	fba3 2301 	umull	r2, r3, r3, r1
 8005b24:	095b      	lsrs	r3, r3, #5
 8005b26:	2264      	movs	r2, #100	@ 0x64
 8005b28:	fb02 f303 	mul.w	r3, r2, r3
 8005b2c:	1acb      	subs	r3, r1, r3
 8005b2e:	00db      	lsls	r3, r3, #3
 8005b30:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b34:	4b38      	ldr	r3, [pc, #224]	@ (8005c18 <UART_SetConfig+0x300>)
 8005b36:	fba3 2302 	umull	r2, r3, r3, r2
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	005b      	lsls	r3, r3, #1
 8005b3e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b42:	441c      	add	r4, r3
 8005b44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005b4e:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8005b52:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8005b56:	4642      	mov	r2, r8
 8005b58:	464b      	mov	r3, r9
 8005b5a:	1891      	adds	r1, r2, r2
 8005b5c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005b60:	415b      	adcs	r3, r3
 8005b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b66:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8005b6a:	4641      	mov	r1, r8
 8005b6c:	1851      	adds	r1, r2, r1
 8005b6e:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005b72:	4649      	mov	r1, r9
 8005b74:	414b      	adcs	r3, r1
 8005b76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b7a:	f04f 0200 	mov.w	r2, #0
 8005b7e:	f04f 0300 	mov.w	r3, #0
 8005b82:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8005b86:	4659      	mov	r1, fp
 8005b88:	00cb      	lsls	r3, r1, #3
 8005b8a:	4651      	mov	r1, sl
 8005b8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b90:	4651      	mov	r1, sl
 8005b92:	00ca      	lsls	r2, r1, #3
 8005b94:	4610      	mov	r0, r2
 8005b96:	4619      	mov	r1, r3
 8005b98:	4603      	mov	r3, r0
 8005b9a:	4642      	mov	r2, r8
 8005b9c:	189b      	adds	r3, r3, r2
 8005b9e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	460a      	mov	r2, r1
 8005ba6:	eb42 0303 	adc.w	r3, r2, r3
 8005baa:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005bae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8005bba:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8005bbe:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	18db      	adds	r3, r3, r3
 8005bc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bca:	4613      	mov	r3, r2
 8005bcc:	eb42 0303 	adc.w	r3, r2, r3
 8005bd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bd4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8005bd8:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 8005bdc:	f7fa fb60 	bl	80002a0 <__aeabi_uldivmod>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4b0c      	ldr	r3, [pc, #48]	@ (8005c18 <UART_SetConfig+0x300>)
 8005be6:	fba3 1302 	umull	r1, r3, r3, r2
 8005bea:	095b      	lsrs	r3, r3, #5
 8005bec:	2164      	movs	r1, #100	@ 0x64
 8005bee:	fb01 f303 	mul.w	r3, r1, r3
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	3332      	adds	r3, #50	@ 0x32
 8005bf8:	4a07      	ldr	r2, [pc, #28]	@ (8005c18 <UART_SetConfig+0x300>)
 8005bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	f003 0207 	and.w	r2, r3, #7
 8005c04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4422      	add	r2, r4
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	e34a      	b.n	80062a6 <UART_SetConfig+0x98e>
 8005c10:	40011000 	.word	0x40011000
 8005c14:	40011400 	.word	0x40011400
 8005c18:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c1c:	f7fe faee 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8005c20:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8005c2e:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8005c32:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8005c36:	4622      	mov	r2, r4
 8005c38:	462b      	mov	r3, r5
 8005c3a:	1891      	adds	r1, r2, r2
 8005c3c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8005c40:	415b      	adcs	r3, r3
 8005c42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c46:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	eb12 0a01 	adds.w	sl, r2, r1
 8005c50:	4629      	mov	r1, r5
 8005c52:	eb43 0b01 	adc.w	fp, r3, r1
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c62:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c6a:	4692      	mov	sl, r2
 8005c6c:	469b      	mov	fp, r3
 8005c6e:	4623      	mov	r3, r4
 8005c70:	eb1a 0303 	adds.w	r3, sl, r3
 8005c74:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005c78:	462b      	mov	r3, r5
 8005c7a:	eb4b 0303 	adc.w	r3, fp, r3
 8005c7e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005c82:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8005c8e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8005c92:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 8005c96:	460b      	mov	r3, r1
 8005c98:	18db      	adds	r3, r3, r3
 8005c9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	eb42 0303 	adc.w	r3, r2, r3
 8005ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ca8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8005cac:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 8005cb0:	f7fa faf6 	bl	80002a0 <__aeabi_uldivmod>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4b61      	ldr	r3, [pc, #388]	@ (8005e40 <UART_SetConfig+0x528>)
 8005cba:	fba3 2302 	umull	r2, r3, r3, r2
 8005cbe:	095b      	lsrs	r3, r3, #5
 8005cc0:	011c      	lsls	r4, r3, #4
 8005cc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8005ccc:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 8005cd0:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 8005cd4:	4642      	mov	r2, r8
 8005cd6:	464b      	mov	r3, r9
 8005cd8:	1891      	adds	r1, r2, r2
 8005cda:	67b9      	str	r1, [r7, #120]	@ 0x78
 8005cdc:	415b      	adcs	r3, r3
 8005cde:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ce0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005ce4:	4641      	mov	r1, r8
 8005ce6:	1851      	adds	r1, r2, r1
 8005ce8:	6739      	str	r1, [r7, #112]	@ 0x70
 8005cea:	4649      	mov	r1, r9
 8005cec:	414b      	adcs	r3, r1
 8005cee:	677b      	str	r3, [r7, #116]	@ 0x74
 8005cf0:	f04f 0200 	mov.w	r2, #0
 8005cf4:	f04f 0300 	mov.w	r3, #0
 8005cf8:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8005cfc:	4659      	mov	r1, fp
 8005cfe:	00cb      	lsls	r3, r1, #3
 8005d00:	4651      	mov	r1, sl
 8005d02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d06:	4651      	mov	r1, sl
 8005d08:	00ca      	lsls	r2, r1, #3
 8005d0a:	4610      	mov	r0, r2
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	4603      	mov	r3, r0
 8005d10:	4642      	mov	r2, r8
 8005d12:	189b      	adds	r3, r3, r2
 8005d14:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8005d18:	464b      	mov	r3, r9
 8005d1a:	460a      	mov	r2, r1
 8005d1c:	eb42 0303 	adc.w	r3, r2, r3
 8005d20:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8005d24:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005d30:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8005d34:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 8005d38:	460b      	mov	r3, r1
 8005d3a:	18db      	adds	r3, r3, r3
 8005d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d3e:	4613      	mov	r3, r2
 8005d40:	eb42 0303 	adc.w	r3, r2, r3
 8005d44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d46:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005d4a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8005d4e:	f7fa faa7 	bl	80002a0 <__aeabi_uldivmod>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	4611      	mov	r1, r2
 8005d58:	4b39      	ldr	r3, [pc, #228]	@ (8005e40 <UART_SetConfig+0x528>)
 8005d5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	2264      	movs	r2, #100	@ 0x64
 8005d62:	fb02 f303 	mul.w	r3, r2, r3
 8005d66:	1acb      	subs	r3, r1, r3
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d6e:	4b34      	ldr	r3, [pc, #208]	@ (8005e40 <UART_SetConfig+0x528>)
 8005d70:	fba3 2302 	umull	r2, r3, r3, r2
 8005d74:	095b      	lsrs	r3, r3, #5
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d7c:	441c      	add	r4, r3
 8005d7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8005d88:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8005d8c:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 8005d90:	4642      	mov	r2, r8
 8005d92:	464b      	mov	r3, r9
 8005d94:	1891      	adds	r1, r2, r2
 8005d96:	6639      	str	r1, [r7, #96]	@ 0x60
 8005d98:	415b      	adcs	r3, r3
 8005d9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d9c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005da0:	4641      	mov	r1, r8
 8005da2:	1851      	adds	r1, r2, r1
 8005da4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005da6:	4649      	mov	r1, r9
 8005da8:	414b      	adcs	r3, r1
 8005daa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8005db8:	4659      	mov	r1, fp
 8005dba:	00cb      	lsls	r3, r1, #3
 8005dbc:	4651      	mov	r1, sl
 8005dbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dc2:	4651      	mov	r1, sl
 8005dc4:	00ca      	lsls	r2, r1, #3
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	4642      	mov	r2, r8
 8005dce:	189b      	adds	r3, r3, r2
 8005dd0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8005dd4:	464b      	mov	r3, r9
 8005dd6:	460a      	mov	r2, r1
 8005dd8:	eb42 0303 	adc.w	r3, r2, r3
 8005ddc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005de0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005dec:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8005df0:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 8005df4:	460b      	mov	r3, r1
 8005df6:	18db      	adds	r3, r3, r3
 8005df8:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	eb42 0303 	adc.w	r3, r2, r3
 8005e00:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e02:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e06:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8005e0a:	f7fa fa49 	bl	80002a0 <__aeabi_uldivmod>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4b0b      	ldr	r3, [pc, #44]	@ (8005e40 <UART_SetConfig+0x528>)
 8005e14:	fba3 1302 	umull	r1, r3, r3, r2
 8005e18:	095b      	lsrs	r3, r3, #5
 8005e1a:	2164      	movs	r1, #100	@ 0x64
 8005e1c:	fb01 f303 	mul.w	r3, r1, r3
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	00db      	lsls	r3, r3, #3
 8005e24:	3332      	adds	r3, #50	@ 0x32
 8005e26:	4a06      	ldr	r2, [pc, #24]	@ (8005e40 <UART_SetConfig+0x528>)
 8005e28:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2c:	095b      	lsrs	r3, r3, #5
 8005e2e:	f003 0207 	and.w	r2, r3, #7
 8005e32:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4422      	add	r2, r4
 8005e3a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005e3c:	e233      	b.n	80062a6 <UART_SetConfig+0x98e>
 8005e3e:	bf00      	nop
 8005e40:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8006080 <UART_SetConfig+0x768>)
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d006      	beq.n	8005e5e <UART_SetConfig+0x546>
 8005e50:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	4b8b      	ldr	r3, [pc, #556]	@ (8006084 <UART_SetConfig+0x76c>)
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	f040 8117 	bne.w	800608c <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e5e:	f7fe f9e1 	bl	8004224 <HAL_RCC_GetPCLK2Freq>
 8005e62:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e66:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005e70:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 8005e74:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8005e78:	4622      	mov	r2, r4
 8005e7a:	462b      	mov	r3, r5
 8005e7c:	1891      	adds	r1, r2, r2
 8005e7e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005e80:	415b      	adcs	r3, r3
 8005e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005e88:	4621      	mov	r1, r4
 8005e8a:	eb12 0801 	adds.w	r8, r2, r1
 8005e8e:	4629      	mov	r1, r5
 8005e90:	eb43 0901 	adc.w	r9, r3, r1
 8005e94:	f04f 0200 	mov.w	r2, #0
 8005e98:	f04f 0300 	mov.w	r3, #0
 8005e9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ea0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ea4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ea8:	4690      	mov	r8, r2
 8005eaa:	4699      	mov	r9, r3
 8005eac:	4623      	mov	r3, r4
 8005eae:	eb18 0303 	adds.w	r3, r8, r3
 8005eb2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005eb6:	462b      	mov	r3, r5
 8005eb8:	eb49 0303 	adc.w	r3, r9, r3
 8005ebc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8005ec0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005ecc:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8005ed0:	f04f 0200 	mov.w	r2, #0
 8005ed4:	f04f 0300 	mov.w	r3, #0
 8005ed8:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8005edc:	4629      	mov	r1, r5
 8005ede:	008b      	lsls	r3, r1, #2
 8005ee0:	4621      	mov	r1, r4
 8005ee2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	008a      	lsls	r2, r1, #2
 8005eea:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8005eee:	f7fa f9d7 	bl	80002a0 <__aeabi_uldivmod>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4b64      	ldr	r3, [pc, #400]	@ (8006088 <UART_SetConfig+0x770>)
 8005ef8:	fba3 2302 	umull	r2, r3, r3, r2
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	011c      	lsls	r4, r3, #4
 8005f00:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f04:	2200      	movs	r2, #0
 8005f06:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8005f0a:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8005f0e:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8005f12:	4642      	mov	r2, r8
 8005f14:	464b      	mov	r3, r9
 8005f16:	1891      	adds	r1, r2, r2
 8005f18:	6439      	str	r1, [r7, #64]	@ 0x40
 8005f1a:	415b      	adcs	r3, r3
 8005f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f22:	4641      	mov	r1, r8
 8005f24:	1851      	adds	r1, r2, r1
 8005f26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f28:	4649      	mov	r1, r9
 8005f2a:	414b      	adcs	r3, r1
 8005f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f2e:	f04f 0200 	mov.w	r2, #0
 8005f32:	f04f 0300 	mov.w	r3, #0
 8005f36:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8005f3a:	4659      	mov	r1, fp
 8005f3c:	00cb      	lsls	r3, r1, #3
 8005f3e:	4651      	mov	r1, sl
 8005f40:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f44:	4651      	mov	r1, sl
 8005f46:	00ca      	lsls	r2, r1, #3
 8005f48:	4610      	mov	r0, r2
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	4642      	mov	r2, r8
 8005f50:	189b      	adds	r3, r3, r2
 8005f52:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8005f56:	464b      	mov	r3, r9
 8005f58:	460a      	mov	r2, r1
 8005f5a:	eb42 0303 	adc.w	r3, r2, r3
 8005f5e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005f62:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005f6e:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8005f7e:	4649      	mov	r1, r9
 8005f80:	008b      	lsls	r3, r1, #2
 8005f82:	4641      	mov	r1, r8
 8005f84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f88:	4641      	mov	r1, r8
 8005f8a:	008a      	lsls	r2, r1, #2
 8005f8c:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8005f90:	f7fa f986 	bl	80002a0 <__aeabi_uldivmod>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4611      	mov	r1, r2
 8005f9a:	4b3b      	ldr	r3, [pc, #236]	@ (8006088 <UART_SetConfig+0x770>)
 8005f9c:	fba3 2301 	umull	r2, r3, r3, r1
 8005fa0:	095b      	lsrs	r3, r3, #5
 8005fa2:	2264      	movs	r2, #100	@ 0x64
 8005fa4:	fb02 f303 	mul.w	r3, r2, r3
 8005fa8:	1acb      	subs	r3, r1, r3
 8005faa:	011b      	lsls	r3, r3, #4
 8005fac:	3332      	adds	r3, #50	@ 0x32
 8005fae:	4a36      	ldr	r2, [pc, #216]	@ (8006088 <UART_SetConfig+0x770>)
 8005fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fba:	441c      	add	r4, r3
 8005fbc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8005fc6:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8005fca:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 8005fce:	4642      	mov	r2, r8
 8005fd0:	464b      	mov	r3, r9
 8005fd2:	1891      	adds	r1, r2, r2
 8005fd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fd6:	415b      	adcs	r3, r3
 8005fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fda:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005fde:	4641      	mov	r1, r8
 8005fe0:	1851      	adds	r1, r2, r1
 8005fe2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005fe4:	4649      	mov	r1, r9
 8005fe6:	414b      	adcs	r3, r1
 8005fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fea:	f04f 0200 	mov.w	r2, #0
 8005fee:	f04f 0300 	mov.w	r3, #0
 8005ff2:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 8005ff6:	4659      	mov	r1, fp
 8005ff8:	00cb      	lsls	r3, r1, #3
 8005ffa:	4651      	mov	r1, sl
 8005ffc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006000:	4651      	mov	r1, sl
 8006002:	00ca      	lsls	r2, r1, #3
 8006004:	4610      	mov	r0, r2
 8006006:	4619      	mov	r1, r3
 8006008:	4603      	mov	r3, r0
 800600a:	4642      	mov	r2, r8
 800600c:	189b      	adds	r3, r3, r2
 800600e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006012:	464b      	mov	r3, r9
 8006014:	460a      	mov	r2, r1
 8006016:	eb42 0303 	adc.w	r3, r2, r3
 800601a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800601e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800602a:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	f04f 0300 	mov.w	r3, #0
 8006036:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 800603a:	4649      	mov	r1, r9
 800603c:	008b      	lsls	r3, r1, #2
 800603e:	4641      	mov	r1, r8
 8006040:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006044:	4641      	mov	r1, r8
 8006046:	008a      	lsls	r2, r1, #2
 8006048:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 800604c:	f7fa f928 	bl	80002a0 <__aeabi_uldivmod>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4b0c      	ldr	r3, [pc, #48]	@ (8006088 <UART_SetConfig+0x770>)
 8006056:	fba3 1302 	umull	r1, r3, r3, r2
 800605a:	095b      	lsrs	r3, r3, #5
 800605c:	2164      	movs	r1, #100	@ 0x64
 800605e:	fb01 f303 	mul.w	r3, r1, r3
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	011b      	lsls	r3, r3, #4
 8006066:	3332      	adds	r3, #50	@ 0x32
 8006068:	4a07      	ldr	r2, [pc, #28]	@ (8006088 <UART_SetConfig+0x770>)
 800606a:	fba2 2303 	umull	r2, r3, r2, r3
 800606e:	095b      	lsrs	r3, r3, #5
 8006070:	f003 020f 	and.w	r2, r3, #15
 8006074:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4422      	add	r2, r4
 800607c:	609a      	str	r2, [r3, #8]
 800607e:	e112      	b.n	80062a6 <UART_SetConfig+0x98e>
 8006080:	40011000 	.word	0x40011000
 8006084:	40011400 	.word	0x40011400
 8006088:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 800608c:	f7fe f8b6 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006090:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006094:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006098:	2200      	movs	r2, #0
 800609a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800609e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80060a2:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 80060a6:	4642      	mov	r2, r8
 80060a8:	464b      	mov	r3, r9
 80060aa:	1891      	adds	r1, r2, r2
 80060ac:	6239      	str	r1, [r7, #32]
 80060ae:	415b      	adcs	r3, r3
 80060b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060b6:	4641      	mov	r1, r8
 80060b8:	1854      	adds	r4, r2, r1
 80060ba:	4649      	mov	r1, r9
 80060bc:	eb43 0501 	adc.w	r5, r3, r1
 80060c0:	f04f 0200 	mov.w	r2, #0
 80060c4:	f04f 0300 	mov.w	r3, #0
 80060c8:	00eb      	lsls	r3, r5, #3
 80060ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060ce:	00e2      	lsls	r2, r4, #3
 80060d0:	4614      	mov	r4, r2
 80060d2:	461d      	mov	r5, r3
 80060d4:	4643      	mov	r3, r8
 80060d6:	18e3      	adds	r3, r4, r3
 80060d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80060dc:	464b      	mov	r3, r9
 80060de:	eb45 0303 	adc.w	r3, r5, r3
 80060e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80060e6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80060f2:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80060f6:	f04f 0200 	mov.w	r2, #0
 80060fa:	f04f 0300 	mov.w	r3, #0
 80060fe:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8006102:	4629      	mov	r1, r5
 8006104:	008b      	lsls	r3, r1, #2
 8006106:	4621      	mov	r1, r4
 8006108:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800610c:	4621      	mov	r1, r4
 800610e:	008a      	lsls	r2, r1, #2
 8006110:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8006114:	f7fa f8c4 	bl	80002a0 <__aeabi_uldivmod>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4b65      	ldr	r3, [pc, #404]	@ (80062b4 <UART_SetConfig+0x99c>)
 800611e:	fba3 2302 	umull	r2, r3, r3, r2
 8006122:	095b      	lsrs	r3, r3, #5
 8006124:	011c      	lsls	r4, r3, #4
 8006126:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800612a:	2200      	movs	r2, #0
 800612c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006130:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8006134:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8006138:	4642      	mov	r2, r8
 800613a:	464b      	mov	r3, r9
 800613c:	1891      	adds	r1, r2, r2
 800613e:	61b9      	str	r1, [r7, #24]
 8006140:	415b      	adcs	r3, r3
 8006142:	61fb      	str	r3, [r7, #28]
 8006144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006148:	4641      	mov	r1, r8
 800614a:	1851      	adds	r1, r2, r1
 800614c:	6139      	str	r1, [r7, #16]
 800614e:	4649      	mov	r1, r9
 8006150:	414b      	adcs	r3, r1
 8006152:	617b      	str	r3, [r7, #20]
 8006154:	f04f 0200 	mov.w	r2, #0
 8006158:	f04f 0300 	mov.w	r3, #0
 800615c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006160:	4659      	mov	r1, fp
 8006162:	00cb      	lsls	r3, r1, #3
 8006164:	4651      	mov	r1, sl
 8006166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800616a:	4651      	mov	r1, sl
 800616c:	00ca      	lsls	r2, r1, #3
 800616e:	4610      	mov	r0, r2
 8006170:	4619      	mov	r1, r3
 8006172:	4603      	mov	r3, r0
 8006174:	4642      	mov	r2, r8
 8006176:	189b      	adds	r3, r3, r2
 8006178:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800617c:	464b      	mov	r3, r9
 800617e:	460a      	mov	r2, r1
 8006180:	eb42 0303 	adc.w	r3, r2, r3
 8006184:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006188:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006194:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 80061a4:	4649      	mov	r1, r9
 80061a6:	008b      	lsls	r3, r1, #2
 80061a8:	4641      	mov	r1, r8
 80061aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ae:	4641      	mov	r1, r8
 80061b0:	008a      	lsls	r2, r1, #2
 80061b2:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80061b6:	f7fa f873 	bl	80002a0 <__aeabi_uldivmod>
 80061ba:	4602      	mov	r2, r0
 80061bc:	460b      	mov	r3, r1
 80061be:	4611      	mov	r1, r2
 80061c0:	4b3c      	ldr	r3, [pc, #240]	@ (80062b4 <UART_SetConfig+0x99c>)
 80061c2:	fba3 2301 	umull	r2, r3, r3, r1
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	2264      	movs	r2, #100	@ 0x64
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	1acb      	subs	r3, r1, r3
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	3332      	adds	r3, #50	@ 0x32
 80061d4:	4a37      	ldr	r2, [pc, #220]	@ (80062b4 <UART_SetConfig+0x99c>)
 80061d6:	fba2 2303 	umull	r2, r3, r2, r3
 80061da:	095b      	lsrs	r3, r3, #5
 80061dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061e0:	441c      	add	r4, r3
 80061e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80061e6:	2200      	movs	r2, #0
 80061e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061ec:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061f0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	1891      	adds	r1, r2, r2
 80061fa:	60b9      	str	r1, [r7, #8]
 80061fc:	415b      	adcs	r3, r3
 80061fe:	60fb      	str	r3, [r7, #12]
 8006200:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006204:	4641      	mov	r1, r8
 8006206:	1851      	adds	r1, r2, r1
 8006208:	6039      	str	r1, [r7, #0]
 800620a:	4649      	mov	r1, r9
 800620c:	414b      	adcs	r3, r1
 800620e:	607b      	str	r3, [r7, #4]
 8006210:	f04f 0200 	mov.w	r2, #0
 8006214:	f04f 0300 	mov.w	r3, #0
 8006218:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800621c:	4659      	mov	r1, fp
 800621e:	00cb      	lsls	r3, r1, #3
 8006220:	4651      	mov	r1, sl
 8006222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006226:	4651      	mov	r1, sl
 8006228:	00ca      	lsls	r2, r1, #3
 800622a:	4610      	mov	r0, r2
 800622c:	4619      	mov	r1, r3
 800622e:	4603      	mov	r3, r0
 8006230:	4642      	mov	r2, r8
 8006232:	189b      	adds	r3, r3, r2
 8006234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006238:	464b      	mov	r3, r9
 800623a:	460a      	mov	r2, r1
 800623c:	eb42 0303 	adc.w	r3, r2, r3
 8006240:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006244:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006250:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006254:	f04f 0200 	mov.w	r2, #0
 8006258:	f04f 0300 	mov.w	r3, #0
 800625c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8006260:	4649      	mov	r1, r9
 8006262:	008b      	lsls	r3, r1, #2
 8006264:	4641      	mov	r1, r8
 8006266:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800626a:	4641      	mov	r1, r8
 800626c:	008a      	lsls	r2, r1, #2
 800626e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006272:	f7fa f815 	bl	80002a0 <__aeabi_uldivmod>
 8006276:	4602      	mov	r2, r0
 8006278:	460b      	mov	r3, r1
 800627a:	4b0e      	ldr	r3, [pc, #56]	@ (80062b4 <UART_SetConfig+0x99c>)
 800627c:	fba3 1302 	umull	r1, r3, r3, r2
 8006280:	095b      	lsrs	r3, r3, #5
 8006282:	2164      	movs	r1, #100	@ 0x64
 8006284:	fb01 f303 	mul.w	r3, r1, r3
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	3332      	adds	r3, #50	@ 0x32
 800628e:	4a09      	ldr	r2, [pc, #36]	@ (80062b4 <UART_SetConfig+0x99c>)
 8006290:	fba2 2303 	umull	r2, r3, r2, r3
 8006294:	095b      	lsrs	r3, r3, #5
 8006296:	f003 020f 	and.w	r2, r3, #15
 800629a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4422      	add	r2, r4
 80062a2:	609a      	str	r2, [r3, #8]
}
 80062a4:	e7ff      	b.n	80062a6 <UART_SetConfig+0x98e>
 80062a6:	bf00      	nop
 80062a8:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80062ac:	46bd      	mov	sp, r7
 80062ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062b2:	bf00      	nop
 80062b4:	51eb851f 	.word	0x51eb851f

080062b8 <atoi>:
 80062b8:	220a      	movs	r2, #10
 80062ba:	2100      	movs	r1, #0
 80062bc:	f000 b87a 	b.w	80063b4 <strtol>

080062c0 <_strtol_l.constprop.0>:
 80062c0:	2b24      	cmp	r3, #36	@ 0x24
 80062c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c6:	4686      	mov	lr, r0
 80062c8:	4690      	mov	r8, r2
 80062ca:	d801      	bhi.n	80062d0 <_strtol_l.constprop.0+0x10>
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d106      	bne.n	80062de <_strtol_l.constprop.0+0x1e>
 80062d0:	f000 fb30 	bl	8006934 <__errno>
 80062d4:	2316      	movs	r3, #22
 80062d6:	6003      	str	r3, [r0, #0]
 80062d8:	2000      	movs	r0, #0
 80062da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062de:	4834      	ldr	r0, [pc, #208]	@ (80063b0 <_strtol_l.constprop.0+0xf0>)
 80062e0:	460d      	mov	r5, r1
 80062e2:	462a      	mov	r2, r5
 80062e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062e8:	5d06      	ldrb	r6, [r0, r4]
 80062ea:	f016 0608 	ands.w	r6, r6, #8
 80062ee:	d1f8      	bne.n	80062e2 <_strtol_l.constprop.0+0x22>
 80062f0:	2c2d      	cmp	r4, #45	@ 0x2d
 80062f2:	d12d      	bne.n	8006350 <_strtol_l.constprop.0+0x90>
 80062f4:	782c      	ldrb	r4, [r5, #0]
 80062f6:	2601      	movs	r6, #1
 80062f8:	1c95      	adds	r5, r2, #2
 80062fa:	f033 0210 	bics.w	r2, r3, #16
 80062fe:	d109      	bne.n	8006314 <_strtol_l.constprop.0+0x54>
 8006300:	2c30      	cmp	r4, #48	@ 0x30
 8006302:	d12a      	bne.n	800635a <_strtol_l.constprop.0+0x9a>
 8006304:	782a      	ldrb	r2, [r5, #0]
 8006306:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800630a:	2a58      	cmp	r2, #88	@ 0x58
 800630c:	d125      	bne.n	800635a <_strtol_l.constprop.0+0x9a>
 800630e:	786c      	ldrb	r4, [r5, #1]
 8006310:	2310      	movs	r3, #16
 8006312:	3502      	adds	r5, #2
 8006314:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006318:	f10c 3cff 	add.w	ip, ip, #4294967295
 800631c:	2200      	movs	r2, #0
 800631e:	fbbc f9f3 	udiv	r9, ip, r3
 8006322:	4610      	mov	r0, r2
 8006324:	fb03 ca19 	mls	sl, r3, r9, ip
 8006328:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800632c:	2f09      	cmp	r7, #9
 800632e:	d81b      	bhi.n	8006368 <_strtol_l.constprop.0+0xa8>
 8006330:	463c      	mov	r4, r7
 8006332:	42a3      	cmp	r3, r4
 8006334:	dd27      	ble.n	8006386 <_strtol_l.constprop.0+0xc6>
 8006336:	1c57      	adds	r7, r2, #1
 8006338:	d007      	beq.n	800634a <_strtol_l.constprop.0+0x8a>
 800633a:	4581      	cmp	r9, r0
 800633c:	d320      	bcc.n	8006380 <_strtol_l.constprop.0+0xc0>
 800633e:	d101      	bne.n	8006344 <_strtol_l.constprop.0+0x84>
 8006340:	45a2      	cmp	sl, r4
 8006342:	db1d      	blt.n	8006380 <_strtol_l.constprop.0+0xc0>
 8006344:	fb00 4003 	mla	r0, r0, r3, r4
 8006348:	2201      	movs	r2, #1
 800634a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800634e:	e7eb      	b.n	8006328 <_strtol_l.constprop.0+0x68>
 8006350:	2c2b      	cmp	r4, #43	@ 0x2b
 8006352:	bf04      	itt	eq
 8006354:	782c      	ldrbeq	r4, [r5, #0]
 8006356:	1c95      	addeq	r5, r2, #2
 8006358:	e7cf      	b.n	80062fa <_strtol_l.constprop.0+0x3a>
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1da      	bne.n	8006314 <_strtol_l.constprop.0+0x54>
 800635e:	2c30      	cmp	r4, #48	@ 0x30
 8006360:	bf0c      	ite	eq
 8006362:	2308      	moveq	r3, #8
 8006364:	230a      	movne	r3, #10
 8006366:	e7d5      	b.n	8006314 <_strtol_l.constprop.0+0x54>
 8006368:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800636c:	2f19      	cmp	r7, #25
 800636e:	d801      	bhi.n	8006374 <_strtol_l.constprop.0+0xb4>
 8006370:	3c37      	subs	r4, #55	@ 0x37
 8006372:	e7de      	b.n	8006332 <_strtol_l.constprop.0+0x72>
 8006374:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006378:	2f19      	cmp	r7, #25
 800637a:	d804      	bhi.n	8006386 <_strtol_l.constprop.0+0xc6>
 800637c:	3c57      	subs	r4, #87	@ 0x57
 800637e:	e7d8      	b.n	8006332 <_strtol_l.constprop.0+0x72>
 8006380:	f04f 32ff 	mov.w	r2, #4294967295
 8006384:	e7e1      	b.n	800634a <_strtol_l.constprop.0+0x8a>
 8006386:	1c53      	adds	r3, r2, #1
 8006388:	d108      	bne.n	800639c <_strtol_l.constprop.0+0xdc>
 800638a:	2322      	movs	r3, #34	@ 0x22
 800638c:	f8ce 3000 	str.w	r3, [lr]
 8006390:	4660      	mov	r0, ip
 8006392:	f1b8 0f00 	cmp.w	r8, #0
 8006396:	d0a0      	beq.n	80062da <_strtol_l.constprop.0+0x1a>
 8006398:	1e69      	subs	r1, r5, #1
 800639a:	e006      	b.n	80063aa <_strtol_l.constprop.0+0xea>
 800639c:	b106      	cbz	r6, 80063a0 <_strtol_l.constprop.0+0xe0>
 800639e:	4240      	negs	r0, r0
 80063a0:	f1b8 0f00 	cmp.w	r8, #0
 80063a4:	d099      	beq.n	80062da <_strtol_l.constprop.0+0x1a>
 80063a6:	2a00      	cmp	r2, #0
 80063a8:	d1f6      	bne.n	8006398 <_strtol_l.constprop.0+0xd8>
 80063aa:	f8c8 1000 	str.w	r1, [r8]
 80063ae:	e794      	b.n	80062da <_strtol_l.constprop.0+0x1a>
 80063b0:	0800f889 	.word	0x0800f889

080063b4 <strtol>:
 80063b4:	4613      	mov	r3, r2
 80063b6:	460a      	mov	r2, r1
 80063b8:	4601      	mov	r1, r0
 80063ba:	4802      	ldr	r0, [pc, #8]	@ (80063c4 <strtol+0x10>)
 80063bc:	6800      	ldr	r0, [r0, #0]
 80063be:	f7ff bf7f 	b.w	80062c0 <_strtol_l.constprop.0>
 80063c2:	bf00      	nop
 80063c4:	20000090 	.word	0x20000090

080063c8 <std>:
 80063c8:	2300      	movs	r3, #0
 80063ca:	b510      	push	{r4, lr}
 80063cc:	4604      	mov	r4, r0
 80063ce:	e9c0 3300 	strd	r3, r3, [r0]
 80063d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063d6:	6083      	str	r3, [r0, #8]
 80063d8:	8181      	strh	r1, [r0, #12]
 80063da:	6643      	str	r3, [r0, #100]	@ 0x64
 80063dc:	81c2      	strh	r2, [r0, #14]
 80063de:	6183      	str	r3, [r0, #24]
 80063e0:	4619      	mov	r1, r3
 80063e2:	2208      	movs	r2, #8
 80063e4:	305c      	adds	r0, #92	@ 0x5c
 80063e6:	f000 f9e7 	bl	80067b8 <memset>
 80063ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <std+0x58>)
 80063ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80063ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006424 <std+0x5c>)
 80063f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006428 <std+0x60>)
 80063f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063f6:	4b0d      	ldr	r3, [pc, #52]	@ (800642c <std+0x64>)
 80063f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80063fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <std+0x68>)
 80063fc:	6224      	str	r4, [r4, #32]
 80063fe:	429c      	cmp	r4, r3
 8006400:	d006      	beq.n	8006410 <std+0x48>
 8006402:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006406:	4294      	cmp	r4, r2
 8006408:	d002      	beq.n	8006410 <std+0x48>
 800640a:	33d0      	adds	r3, #208	@ 0xd0
 800640c:	429c      	cmp	r4, r3
 800640e:	d105      	bne.n	800641c <std+0x54>
 8006410:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006418:	f000 bab6 	b.w	8006988 <__retarget_lock_init_recursive>
 800641c:	bd10      	pop	{r4, pc}
 800641e:	bf00      	nop
 8006420:	08006609 	.word	0x08006609
 8006424:	0800662b 	.word	0x0800662b
 8006428:	08006663 	.word	0x08006663
 800642c:	08006687 	.word	0x08006687
 8006430:	20013330 	.word	0x20013330

08006434 <stdio_exit_handler>:
 8006434:	4a02      	ldr	r2, [pc, #8]	@ (8006440 <stdio_exit_handler+0xc>)
 8006436:	4903      	ldr	r1, [pc, #12]	@ (8006444 <stdio_exit_handler+0x10>)
 8006438:	4803      	ldr	r0, [pc, #12]	@ (8006448 <stdio_exit_handler+0x14>)
 800643a:	f000 b869 	b.w	8006510 <_fwalk_sglue>
 800643e:	bf00      	nop
 8006440:	20000084 	.word	0x20000084
 8006444:	08006ce5 	.word	0x08006ce5
 8006448:	20000094 	.word	0x20000094

0800644c <cleanup_stdio>:
 800644c:	6841      	ldr	r1, [r0, #4]
 800644e:	4b0c      	ldr	r3, [pc, #48]	@ (8006480 <cleanup_stdio+0x34>)
 8006450:	4299      	cmp	r1, r3
 8006452:	b510      	push	{r4, lr}
 8006454:	4604      	mov	r4, r0
 8006456:	d001      	beq.n	800645c <cleanup_stdio+0x10>
 8006458:	f000 fc44 	bl	8006ce4 <_fflush_r>
 800645c:	68a1      	ldr	r1, [r4, #8]
 800645e:	4b09      	ldr	r3, [pc, #36]	@ (8006484 <cleanup_stdio+0x38>)
 8006460:	4299      	cmp	r1, r3
 8006462:	d002      	beq.n	800646a <cleanup_stdio+0x1e>
 8006464:	4620      	mov	r0, r4
 8006466:	f000 fc3d 	bl	8006ce4 <_fflush_r>
 800646a:	68e1      	ldr	r1, [r4, #12]
 800646c:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <cleanup_stdio+0x3c>)
 800646e:	4299      	cmp	r1, r3
 8006470:	d004      	beq.n	800647c <cleanup_stdio+0x30>
 8006472:	4620      	mov	r0, r4
 8006474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006478:	f000 bc34 	b.w	8006ce4 <_fflush_r>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	bf00      	nop
 8006480:	20013330 	.word	0x20013330
 8006484:	20013398 	.word	0x20013398
 8006488:	20013400 	.word	0x20013400

0800648c <global_stdio_init.part.0>:
 800648c:	b510      	push	{r4, lr}
 800648e:	4b0b      	ldr	r3, [pc, #44]	@ (80064bc <global_stdio_init.part.0+0x30>)
 8006490:	4c0b      	ldr	r4, [pc, #44]	@ (80064c0 <global_stdio_init.part.0+0x34>)
 8006492:	4a0c      	ldr	r2, [pc, #48]	@ (80064c4 <global_stdio_init.part.0+0x38>)
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	4620      	mov	r0, r4
 8006498:	2200      	movs	r2, #0
 800649a:	2104      	movs	r1, #4
 800649c:	f7ff ff94 	bl	80063c8 <std>
 80064a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064a4:	2201      	movs	r2, #1
 80064a6:	2109      	movs	r1, #9
 80064a8:	f7ff ff8e 	bl	80063c8 <std>
 80064ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064b0:	2202      	movs	r2, #2
 80064b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b6:	2112      	movs	r1, #18
 80064b8:	f7ff bf86 	b.w	80063c8 <std>
 80064bc:	20013468 	.word	0x20013468
 80064c0:	20013330 	.word	0x20013330
 80064c4:	08006435 	.word	0x08006435

080064c8 <__sfp_lock_acquire>:
 80064c8:	4801      	ldr	r0, [pc, #4]	@ (80064d0 <__sfp_lock_acquire+0x8>)
 80064ca:	f000 ba5e 	b.w	800698a <__retarget_lock_acquire_recursive>
 80064ce:	bf00      	nop
 80064d0:	20013471 	.word	0x20013471

080064d4 <__sfp_lock_release>:
 80064d4:	4801      	ldr	r0, [pc, #4]	@ (80064dc <__sfp_lock_release+0x8>)
 80064d6:	f000 ba59 	b.w	800698c <__retarget_lock_release_recursive>
 80064da:	bf00      	nop
 80064dc:	20013471 	.word	0x20013471

080064e0 <__sinit>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4604      	mov	r4, r0
 80064e4:	f7ff fff0 	bl	80064c8 <__sfp_lock_acquire>
 80064e8:	6a23      	ldr	r3, [r4, #32]
 80064ea:	b11b      	cbz	r3, 80064f4 <__sinit+0x14>
 80064ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064f0:	f7ff bff0 	b.w	80064d4 <__sfp_lock_release>
 80064f4:	4b04      	ldr	r3, [pc, #16]	@ (8006508 <__sinit+0x28>)
 80064f6:	6223      	str	r3, [r4, #32]
 80064f8:	4b04      	ldr	r3, [pc, #16]	@ (800650c <__sinit+0x2c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f5      	bne.n	80064ec <__sinit+0xc>
 8006500:	f7ff ffc4 	bl	800648c <global_stdio_init.part.0>
 8006504:	e7f2      	b.n	80064ec <__sinit+0xc>
 8006506:	bf00      	nop
 8006508:	0800644d 	.word	0x0800644d
 800650c:	20013468 	.word	0x20013468

08006510 <_fwalk_sglue>:
 8006510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006514:	4607      	mov	r7, r0
 8006516:	4688      	mov	r8, r1
 8006518:	4614      	mov	r4, r2
 800651a:	2600      	movs	r6, #0
 800651c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006520:	f1b9 0901 	subs.w	r9, r9, #1
 8006524:	d505      	bpl.n	8006532 <_fwalk_sglue+0x22>
 8006526:	6824      	ldr	r4, [r4, #0]
 8006528:	2c00      	cmp	r4, #0
 800652a:	d1f7      	bne.n	800651c <_fwalk_sglue+0xc>
 800652c:	4630      	mov	r0, r6
 800652e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006532:	89ab      	ldrh	r3, [r5, #12]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d907      	bls.n	8006548 <_fwalk_sglue+0x38>
 8006538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800653c:	3301      	adds	r3, #1
 800653e:	d003      	beq.n	8006548 <_fwalk_sglue+0x38>
 8006540:	4629      	mov	r1, r5
 8006542:	4638      	mov	r0, r7
 8006544:	47c0      	blx	r8
 8006546:	4306      	orrs	r6, r0
 8006548:	3568      	adds	r5, #104	@ 0x68
 800654a:	e7e9      	b.n	8006520 <_fwalk_sglue+0x10>

0800654c <_puts_r>:
 800654c:	6a03      	ldr	r3, [r0, #32]
 800654e:	b570      	push	{r4, r5, r6, lr}
 8006550:	6884      	ldr	r4, [r0, #8]
 8006552:	4605      	mov	r5, r0
 8006554:	460e      	mov	r6, r1
 8006556:	b90b      	cbnz	r3, 800655c <_puts_r+0x10>
 8006558:	f7ff ffc2 	bl	80064e0 <__sinit>
 800655c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800655e:	07db      	lsls	r3, r3, #31
 8006560:	d405      	bmi.n	800656e <_puts_r+0x22>
 8006562:	89a3      	ldrh	r3, [r4, #12]
 8006564:	0598      	lsls	r0, r3, #22
 8006566:	d402      	bmi.n	800656e <_puts_r+0x22>
 8006568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800656a:	f000 fa0e 	bl	800698a <__retarget_lock_acquire_recursive>
 800656e:	89a3      	ldrh	r3, [r4, #12]
 8006570:	0719      	lsls	r1, r3, #28
 8006572:	d502      	bpl.n	800657a <_puts_r+0x2e>
 8006574:	6923      	ldr	r3, [r4, #16]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d135      	bne.n	80065e6 <_puts_r+0x9a>
 800657a:	4621      	mov	r1, r4
 800657c:	4628      	mov	r0, r5
 800657e:	f000 f8c5 	bl	800670c <__swsetup_r>
 8006582:	b380      	cbz	r0, 80065e6 <_puts_r+0x9a>
 8006584:	f04f 35ff 	mov.w	r5, #4294967295
 8006588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800658a:	07da      	lsls	r2, r3, #31
 800658c:	d405      	bmi.n	800659a <_puts_r+0x4e>
 800658e:	89a3      	ldrh	r3, [r4, #12]
 8006590:	059b      	lsls	r3, r3, #22
 8006592:	d402      	bmi.n	800659a <_puts_r+0x4e>
 8006594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006596:	f000 f9f9 	bl	800698c <__retarget_lock_release_recursive>
 800659a:	4628      	mov	r0, r5
 800659c:	bd70      	pop	{r4, r5, r6, pc}
 800659e:	2b00      	cmp	r3, #0
 80065a0:	da04      	bge.n	80065ac <_puts_r+0x60>
 80065a2:	69a2      	ldr	r2, [r4, #24]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	dc17      	bgt.n	80065d8 <_puts_r+0x8c>
 80065a8:	290a      	cmp	r1, #10
 80065aa:	d015      	beq.n	80065d8 <_puts_r+0x8c>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	6022      	str	r2, [r4, #0]
 80065b2:	7019      	strb	r1, [r3, #0]
 80065b4:	68a3      	ldr	r3, [r4, #8]
 80065b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065ba:	3b01      	subs	r3, #1
 80065bc:	60a3      	str	r3, [r4, #8]
 80065be:	2900      	cmp	r1, #0
 80065c0:	d1ed      	bne.n	800659e <_puts_r+0x52>
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	da11      	bge.n	80065ea <_puts_r+0x9e>
 80065c6:	4622      	mov	r2, r4
 80065c8:	210a      	movs	r1, #10
 80065ca:	4628      	mov	r0, r5
 80065cc:	f000 f85f 	bl	800668e <__swbuf_r>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d0d7      	beq.n	8006584 <_puts_r+0x38>
 80065d4:	250a      	movs	r5, #10
 80065d6:	e7d7      	b.n	8006588 <_puts_r+0x3c>
 80065d8:	4622      	mov	r2, r4
 80065da:	4628      	mov	r0, r5
 80065dc:	f000 f857 	bl	800668e <__swbuf_r>
 80065e0:	3001      	adds	r0, #1
 80065e2:	d1e7      	bne.n	80065b4 <_puts_r+0x68>
 80065e4:	e7ce      	b.n	8006584 <_puts_r+0x38>
 80065e6:	3e01      	subs	r6, #1
 80065e8:	e7e4      	b.n	80065b4 <_puts_r+0x68>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	6022      	str	r2, [r4, #0]
 80065f0:	220a      	movs	r2, #10
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	e7ee      	b.n	80065d4 <_puts_r+0x88>
	...

080065f8 <puts>:
 80065f8:	4b02      	ldr	r3, [pc, #8]	@ (8006604 <puts+0xc>)
 80065fa:	4601      	mov	r1, r0
 80065fc:	6818      	ldr	r0, [r3, #0]
 80065fe:	f7ff bfa5 	b.w	800654c <_puts_r>
 8006602:	bf00      	nop
 8006604:	20000090 	.word	0x20000090

08006608 <__sread>:
 8006608:	b510      	push	{r4, lr}
 800660a:	460c      	mov	r4, r1
 800660c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006610:	f000 f96c 	bl	80068ec <_read_r>
 8006614:	2800      	cmp	r0, #0
 8006616:	bfab      	itete	ge
 8006618:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800661a:	89a3      	ldrhlt	r3, [r4, #12]
 800661c:	181b      	addge	r3, r3, r0
 800661e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006622:	bfac      	ite	ge
 8006624:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006626:	81a3      	strhlt	r3, [r4, #12]
 8006628:	bd10      	pop	{r4, pc}

0800662a <__swrite>:
 800662a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800662e:	461f      	mov	r7, r3
 8006630:	898b      	ldrh	r3, [r1, #12]
 8006632:	05db      	lsls	r3, r3, #23
 8006634:	4605      	mov	r5, r0
 8006636:	460c      	mov	r4, r1
 8006638:	4616      	mov	r6, r2
 800663a:	d505      	bpl.n	8006648 <__swrite+0x1e>
 800663c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006640:	2302      	movs	r3, #2
 8006642:	2200      	movs	r2, #0
 8006644:	f000 f940 	bl	80068c8 <_lseek_r>
 8006648:	89a3      	ldrh	r3, [r4, #12]
 800664a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800664e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006652:	81a3      	strh	r3, [r4, #12]
 8006654:	4632      	mov	r2, r6
 8006656:	463b      	mov	r3, r7
 8006658:	4628      	mov	r0, r5
 800665a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800665e:	f000 b957 	b.w	8006910 <_write_r>

08006662 <__sseek>:
 8006662:	b510      	push	{r4, lr}
 8006664:	460c      	mov	r4, r1
 8006666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800666a:	f000 f92d 	bl	80068c8 <_lseek_r>
 800666e:	1c43      	adds	r3, r0, #1
 8006670:	89a3      	ldrh	r3, [r4, #12]
 8006672:	bf15      	itete	ne
 8006674:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006676:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800667a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800667e:	81a3      	strheq	r3, [r4, #12]
 8006680:	bf18      	it	ne
 8006682:	81a3      	strhne	r3, [r4, #12]
 8006684:	bd10      	pop	{r4, pc}

08006686 <__sclose>:
 8006686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800668a:	f000 b90d 	b.w	80068a8 <_close_r>

0800668e <__swbuf_r>:
 800668e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006690:	460e      	mov	r6, r1
 8006692:	4614      	mov	r4, r2
 8006694:	4605      	mov	r5, r0
 8006696:	b118      	cbz	r0, 80066a0 <__swbuf_r+0x12>
 8006698:	6a03      	ldr	r3, [r0, #32]
 800669a:	b90b      	cbnz	r3, 80066a0 <__swbuf_r+0x12>
 800669c:	f7ff ff20 	bl	80064e0 <__sinit>
 80066a0:	69a3      	ldr	r3, [r4, #24]
 80066a2:	60a3      	str	r3, [r4, #8]
 80066a4:	89a3      	ldrh	r3, [r4, #12]
 80066a6:	071a      	lsls	r2, r3, #28
 80066a8:	d501      	bpl.n	80066ae <__swbuf_r+0x20>
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	b943      	cbnz	r3, 80066c0 <__swbuf_r+0x32>
 80066ae:	4621      	mov	r1, r4
 80066b0:	4628      	mov	r0, r5
 80066b2:	f000 f82b 	bl	800670c <__swsetup_r>
 80066b6:	b118      	cbz	r0, 80066c0 <__swbuf_r+0x32>
 80066b8:	f04f 37ff 	mov.w	r7, #4294967295
 80066bc:	4638      	mov	r0, r7
 80066be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	6922      	ldr	r2, [r4, #16]
 80066c4:	1a98      	subs	r0, r3, r2
 80066c6:	6963      	ldr	r3, [r4, #20]
 80066c8:	b2f6      	uxtb	r6, r6
 80066ca:	4283      	cmp	r3, r0
 80066cc:	4637      	mov	r7, r6
 80066ce:	dc05      	bgt.n	80066dc <__swbuf_r+0x4e>
 80066d0:	4621      	mov	r1, r4
 80066d2:	4628      	mov	r0, r5
 80066d4:	f000 fb06 	bl	8006ce4 <_fflush_r>
 80066d8:	2800      	cmp	r0, #0
 80066da:	d1ed      	bne.n	80066b8 <__swbuf_r+0x2a>
 80066dc:	68a3      	ldr	r3, [r4, #8]
 80066de:	3b01      	subs	r3, #1
 80066e0:	60a3      	str	r3, [r4, #8]
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	1c5a      	adds	r2, r3, #1
 80066e6:	6022      	str	r2, [r4, #0]
 80066e8:	701e      	strb	r6, [r3, #0]
 80066ea:	6962      	ldr	r2, [r4, #20]
 80066ec:	1c43      	adds	r3, r0, #1
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d004      	beq.n	80066fc <__swbuf_r+0x6e>
 80066f2:	89a3      	ldrh	r3, [r4, #12]
 80066f4:	07db      	lsls	r3, r3, #31
 80066f6:	d5e1      	bpl.n	80066bc <__swbuf_r+0x2e>
 80066f8:	2e0a      	cmp	r6, #10
 80066fa:	d1df      	bne.n	80066bc <__swbuf_r+0x2e>
 80066fc:	4621      	mov	r1, r4
 80066fe:	4628      	mov	r0, r5
 8006700:	f000 faf0 	bl	8006ce4 <_fflush_r>
 8006704:	2800      	cmp	r0, #0
 8006706:	d0d9      	beq.n	80066bc <__swbuf_r+0x2e>
 8006708:	e7d6      	b.n	80066b8 <__swbuf_r+0x2a>
	...

0800670c <__swsetup_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	4b29      	ldr	r3, [pc, #164]	@ (80067b4 <__swsetup_r+0xa8>)
 8006710:	4605      	mov	r5, r0
 8006712:	6818      	ldr	r0, [r3, #0]
 8006714:	460c      	mov	r4, r1
 8006716:	b118      	cbz	r0, 8006720 <__swsetup_r+0x14>
 8006718:	6a03      	ldr	r3, [r0, #32]
 800671a:	b90b      	cbnz	r3, 8006720 <__swsetup_r+0x14>
 800671c:	f7ff fee0 	bl	80064e0 <__sinit>
 8006720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006724:	0719      	lsls	r1, r3, #28
 8006726:	d422      	bmi.n	800676e <__swsetup_r+0x62>
 8006728:	06da      	lsls	r2, r3, #27
 800672a:	d407      	bmi.n	800673c <__swsetup_r+0x30>
 800672c:	2209      	movs	r2, #9
 800672e:	602a      	str	r2, [r5, #0]
 8006730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006734:	81a3      	strh	r3, [r4, #12]
 8006736:	f04f 30ff 	mov.w	r0, #4294967295
 800673a:	e033      	b.n	80067a4 <__swsetup_r+0x98>
 800673c:	0758      	lsls	r0, r3, #29
 800673e:	d512      	bpl.n	8006766 <__swsetup_r+0x5a>
 8006740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006742:	b141      	cbz	r1, 8006756 <__swsetup_r+0x4a>
 8006744:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006748:	4299      	cmp	r1, r3
 800674a:	d002      	beq.n	8006752 <__swsetup_r+0x46>
 800674c:	4628      	mov	r0, r5
 800674e:	f000 f945 	bl	80069dc <_free_r>
 8006752:	2300      	movs	r3, #0
 8006754:	6363      	str	r3, [r4, #52]	@ 0x34
 8006756:	89a3      	ldrh	r3, [r4, #12]
 8006758:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800675c:	81a3      	strh	r3, [r4, #12]
 800675e:	2300      	movs	r3, #0
 8006760:	6063      	str	r3, [r4, #4]
 8006762:	6923      	ldr	r3, [r4, #16]
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	f043 0308 	orr.w	r3, r3, #8
 800676c:	81a3      	strh	r3, [r4, #12]
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	b94b      	cbnz	r3, 8006786 <__swsetup_r+0x7a>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677c:	d003      	beq.n	8006786 <__swsetup_r+0x7a>
 800677e:	4621      	mov	r1, r4
 8006780:	4628      	mov	r0, r5
 8006782:	f000 fb0f 	bl	8006da4 <__smakebuf_r>
 8006786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800678a:	f013 0201 	ands.w	r2, r3, #1
 800678e:	d00a      	beq.n	80067a6 <__swsetup_r+0x9a>
 8006790:	2200      	movs	r2, #0
 8006792:	60a2      	str	r2, [r4, #8]
 8006794:	6962      	ldr	r2, [r4, #20]
 8006796:	4252      	negs	r2, r2
 8006798:	61a2      	str	r2, [r4, #24]
 800679a:	6922      	ldr	r2, [r4, #16]
 800679c:	b942      	cbnz	r2, 80067b0 <__swsetup_r+0xa4>
 800679e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067a2:	d1c5      	bne.n	8006730 <__swsetup_r+0x24>
 80067a4:	bd38      	pop	{r3, r4, r5, pc}
 80067a6:	0799      	lsls	r1, r3, #30
 80067a8:	bf58      	it	pl
 80067aa:	6962      	ldrpl	r2, [r4, #20]
 80067ac:	60a2      	str	r2, [r4, #8]
 80067ae:	e7f4      	b.n	800679a <__swsetup_r+0x8e>
 80067b0:	2000      	movs	r0, #0
 80067b2:	e7f7      	b.n	80067a4 <__swsetup_r+0x98>
 80067b4:	20000090 	.word	0x20000090

080067b8 <memset>:
 80067b8:	4402      	add	r2, r0
 80067ba:	4603      	mov	r3, r0
 80067bc:	4293      	cmp	r3, r2
 80067be:	d100      	bne.n	80067c2 <memset+0xa>
 80067c0:	4770      	bx	lr
 80067c2:	f803 1b01 	strb.w	r1, [r3], #1
 80067c6:	e7f9      	b.n	80067bc <memset+0x4>

080067c8 <strncpy>:
 80067c8:	b510      	push	{r4, lr}
 80067ca:	3901      	subs	r1, #1
 80067cc:	4603      	mov	r3, r0
 80067ce:	b132      	cbz	r2, 80067de <strncpy+0x16>
 80067d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80067d4:	f803 4b01 	strb.w	r4, [r3], #1
 80067d8:	3a01      	subs	r2, #1
 80067da:	2c00      	cmp	r4, #0
 80067dc:	d1f7      	bne.n	80067ce <strncpy+0x6>
 80067de:	441a      	add	r2, r3
 80067e0:	2100      	movs	r1, #0
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d100      	bne.n	80067e8 <strncpy+0x20>
 80067e6:	bd10      	pop	{r4, pc}
 80067e8:	f803 1b01 	strb.w	r1, [r3], #1
 80067ec:	e7f9      	b.n	80067e2 <strncpy+0x1a>
	...

080067f0 <strtok>:
 80067f0:	4b16      	ldr	r3, [pc, #88]	@ (800684c <strtok+0x5c>)
 80067f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f6:	681f      	ldr	r7, [r3, #0]
 80067f8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80067fa:	4605      	mov	r5, r0
 80067fc:	460e      	mov	r6, r1
 80067fe:	b9ec      	cbnz	r4, 800683c <strtok+0x4c>
 8006800:	2050      	movs	r0, #80	@ 0x50
 8006802:	f000 f935 	bl	8006a70 <malloc>
 8006806:	4602      	mov	r2, r0
 8006808:	6478      	str	r0, [r7, #68]	@ 0x44
 800680a:	b920      	cbnz	r0, 8006816 <strtok+0x26>
 800680c:	4b10      	ldr	r3, [pc, #64]	@ (8006850 <strtok+0x60>)
 800680e:	4811      	ldr	r0, [pc, #68]	@ (8006854 <strtok+0x64>)
 8006810:	215b      	movs	r1, #91	@ 0x5b
 8006812:	f000 f8c5 	bl	80069a0 <__assert_func>
 8006816:	e9c0 4400 	strd	r4, r4, [r0]
 800681a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800681e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006822:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006826:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800682a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800682e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006832:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006836:	6184      	str	r4, [r0, #24]
 8006838:	7704      	strb	r4, [r0, #28]
 800683a:	6244      	str	r4, [r0, #36]	@ 0x24
 800683c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800683e:	4631      	mov	r1, r6
 8006840:	4628      	mov	r0, r5
 8006842:	2301      	movs	r3, #1
 8006844:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006848:	f000 b806 	b.w	8006858 <__strtok_r>
 800684c:	20000090 	.word	0x20000090
 8006850:	0800f989 	.word	0x0800f989
 8006854:	0800f9a0 	.word	0x0800f9a0

08006858 <__strtok_r>:
 8006858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800685a:	4604      	mov	r4, r0
 800685c:	b908      	cbnz	r0, 8006862 <__strtok_r+0xa>
 800685e:	6814      	ldr	r4, [r2, #0]
 8006860:	b144      	cbz	r4, 8006874 <__strtok_r+0x1c>
 8006862:	4620      	mov	r0, r4
 8006864:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006868:	460f      	mov	r7, r1
 800686a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800686e:	b91e      	cbnz	r6, 8006878 <__strtok_r+0x20>
 8006870:	b965      	cbnz	r5, 800688c <__strtok_r+0x34>
 8006872:	6015      	str	r5, [r2, #0]
 8006874:	2000      	movs	r0, #0
 8006876:	e005      	b.n	8006884 <__strtok_r+0x2c>
 8006878:	42b5      	cmp	r5, r6
 800687a:	d1f6      	bne.n	800686a <__strtok_r+0x12>
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1f0      	bne.n	8006862 <__strtok_r+0xa>
 8006880:	6014      	str	r4, [r2, #0]
 8006882:	7003      	strb	r3, [r0, #0]
 8006884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006886:	461c      	mov	r4, r3
 8006888:	e00c      	b.n	80068a4 <__strtok_r+0x4c>
 800688a:	b915      	cbnz	r5, 8006892 <__strtok_r+0x3a>
 800688c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006890:	460e      	mov	r6, r1
 8006892:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006896:	42ab      	cmp	r3, r5
 8006898:	d1f7      	bne.n	800688a <__strtok_r+0x32>
 800689a:	2b00      	cmp	r3, #0
 800689c:	d0f3      	beq.n	8006886 <__strtok_r+0x2e>
 800689e:	2300      	movs	r3, #0
 80068a0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80068a4:	6014      	str	r4, [r2, #0]
 80068a6:	e7ed      	b.n	8006884 <__strtok_r+0x2c>

080068a8 <_close_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4d06      	ldr	r5, [pc, #24]	@ (80068c4 <_close_r+0x1c>)
 80068ac:	2300      	movs	r3, #0
 80068ae:	4604      	mov	r4, r0
 80068b0:	4608      	mov	r0, r1
 80068b2:	602b      	str	r3, [r5, #0]
 80068b4:	f7fb fd5a 	bl	800236c <_close>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d102      	bne.n	80068c2 <_close_r+0x1a>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	b103      	cbz	r3, 80068c2 <_close_r+0x1a>
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	bd38      	pop	{r3, r4, r5, pc}
 80068c4:	2001346c 	.word	0x2001346c

080068c8 <_lseek_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	4d07      	ldr	r5, [pc, #28]	@ (80068e8 <_lseek_r+0x20>)
 80068cc:	4604      	mov	r4, r0
 80068ce:	4608      	mov	r0, r1
 80068d0:	4611      	mov	r1, r2
 80068d2:	2200      	movs	r2, #0
 80068d4:	602a      	str	r2, [r5, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	f7fb fd7b 	bl	80023d2 <_lseek>
 80068dc:	1c43      	adds	r3, r0, #1
 80068de:	d102      	bne.n	80068e6 <_lseek_r+0x1e>
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	b103      	cbz	r3, 80068e6 <_lseek_r+0x1e>
 80068e4:	6023      	str	r3, [r4, #0]
 80068e6:	bd38      	pop	{r3, r4, r5, pc}
 80068e8:	2001346c 	.word	0x2001346c

080068ec <_read_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	4d07      	ldr	r5, [pc, #28]	@ (800690c <_read_r+0x20>)
 80068f0:	4604      	mov	r4, r0
 80068f2:	4608      	mov	r0, r1
 80068f4:	4611      	mov	r1, r2
 80068f6:	2200      	movs	r2, #0
 80068f8:	602a      	str	r2, [r5, #0]
 80068fa:	461a      	mov	r2, r3
 80068fc:	f7fb fcfd 	bl	80022fa <_read>
 8006900:	1c43      	adds	r3, r0, #1
 8006902:	d102      	bne.n	800690a <_read_r+0x1e>
 8006904:	682b      	ldr	r3, [r5, #0]
 8006906:	b103      	cbz	r3, 800690a <_read_r+0x1e>
 8006908:	6023      	str	r3, [r4, #0]
 800690a:	bd38      	pop	{r3, r4, r5, pc}
 800690c:	2001346c 	.word	0x2001346c

08006910 <_write_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	4d07      	ldr	r5, [pc, #28]	@ (8006930 <_write_r+0x20>)
 8006914:	4604      	mov	r4, r0
 8006916:	4608      	mov	r0, r1
 8006918:	4611      	mov	r1, r2
 800691a:	2200      	movs	r2, #0
 800691c:	602a      	str	r2, [r5, #0]
 800691e:	461a      	mov	r2, r3
 8006920:	f7fb fd08 	bl	8002334 <_write>
 8006924:	1c43      	adds	r3, r0, #1
 8006926:	d102      	bne.n	800692e <_write_r+0x1e>
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	b103      	cbz	r3, 800692e <_write_r+0x1e>
 800692c:	6023      	str	r3, [r4, #0]
 800692e:	bd38      	pop	{r3, r4, r5, pc}
 8006930:	2001346c 	.word	0x2001346c

08006934 <__errno>:
 8006934:	4b01      	ldr	r3, [pc, #4]	@ (800693c <__errno+0x8>)
 8006936:	6818      	ldr	r0, [r3, #0]
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	20000090 	.word	0x20000090

08006940 <__libc_init_array>:
 8006940:	b570      	push	{r4, r5, r6, lr}
 8006942:	4d0d      	ldr	r5, [pc, #52]	@ (8006978 <__libc_init_array+0x38>)
 8006944:	4c0d      	ldr	r4, [pc, #52]	@ (800697c <__libc_init_array+0x3c>)
 8006946:	1b64      	subs	r4, r4, r5
 8006948:	10a4      	asrs	r4, r4, #2
 800694a:	2600      	movs	r6, #0
 800694c:	42a6      	cmp	r6, r4
 800694e:	d109      	bne.n	8006964 <__libc_init_array+0x24>
 8006950:	4d0b      	ldr	r5, [pc, #44]	@ (8006980 <__libc_init_array+0x40>)
 8006952:	4c0c      	ldr	r4, [pc, #48]	@ (8006984 <__libc_init_array+0x44>)
 8006954:	f000 fdae 	bl	80074b4 <_init>
 8006958:	1b64      	subs	r4, r4, r5
 800695a:	10a4      	asrs	r4, r4, #2
 800695c:	2600      	movs	r6, #0
 800695e:	42a6      	cmp	r6, r4
 8006960:	d105      	bne.n	800696e <__libc_init_array+0x2e>
 8006962:	bd70      	pop	{r4, r5, r6, pc}
 8006964:	f855 3b04 	ldr.w	r3, [r5], #4
 8006968:	4798      	blx	r3
 800696a:	3601      	adds	r6, #1
 800696c:	e7ee      	b.n	800694c <__libc_init_array+0xc>
 800696e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006972:	4798      	blx	r3
 8006974:	3601      	adds	r6, #1
 8006976:	e7f2      	b.n	800695e <__libc_init_array+0x1e>
 8006978:	0800fa74 	.word	0x0800fa74
 800697c:	0800fa74 	.word	0x0800fa74
 8006980:	0800fa74 	.word	0x0800fa74
 8006984:	0800fa78 	.word	0x0800fa78

08006988 <__retarget_lock_init_recursive>:
 8006988:	4770      	bx	lr

0800698a <__retarget_lock_acquire_recursive>:
 800698a:	4770      	bx	lr

0800698c <__retarget_lock_release_recursive>:
 800698c:	4770      	bx	lr

0800698e <strcpy>:
 800698e:	4603      	mov	r3, r0
 8006990:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006994:	f803 2b01 	strb.w	r2, [r3], #1
 8006998:	2a00      	cmp	r2, #0
 800699a:	d1f9      	bne.n	8006990 <strcpy+0x2>
 800699c:	4770      	bx	lr
	...

080069a0 <__assert_func>:
 80069a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069a2:	4614      	mov	r4, r2
 80069a4:	461a      	mov	r2, r3
 80069a6:	4b09      	ldr	r3, [pc, #36]	@ (80069cc <__assert_func+0x2c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4605      	mov	r5, r0
 80069ac:	68d8      	ldr	r0, [r3, #12]
 80069ae:	b954      	cbnz	r4, 80069c6 <__assert_func+0x26>
 80069b0:	4b07      	ldr	r3, [pc, #28]	@ (80069d0 <__assert_func+0x30>)
 80069b2:	461c      	mov	r4, r3
 80069b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069b8:	9100      	str	r1, [sp, #0]
 80069ba:	462b      	mov	r3, r5
 80069bc:	4905      	ldr	r1, [pc, #20]	@ (80069d4 <__assert_func+0x34>)
 80069be:	f000 f9b9 	bl	8006d34 <fiprintf>
 80069c2:	f000 fa5d 	bl	8006e80 <abort>
 80069c6:	4b04      	ldr	r3, [pc, #16]	@ (80069d8 <__assert_func+0x38>)
 80069c8:	e7f4      	b.n	80069b4 <__assert_func+0x14>
 80069ca:	bf00      	nop
 80069cc:	20000090 	.word	0x20000090
 80069d0:	0800fa35 	.word	0x0800fa35
 80069d4:	0800fa07 	.word	0x0800fa07
 80069d8:	0800f9fa 	.word	0x0800f9fa

080069dc <_free_r>:
 80069dc:	b538      	push	{r3, r4, r5, lr}
 80069de:	4605      	mov	r5, r0
 80069e0:	2900      	cmp	r1, #0
 80069e2:	d041      	beq.n	8006a68 <_free_r+0x8c>
 80069e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069e8:	1f0c      	subs	r4, r1, #4
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	bfb8      	it	lt
 80069ee:	18e4      	addlt	r4, r4, r3
 80069f0:	f000 f8e8 	bl	8006bc4 <__malloc_lock>
 80069f4:	4a1d      	ldr	r2, [pc, #116]	@ (8006a6c <_free_r+0x90>)
 80069f6:	6813      	ldr	r3, [r2, #0]
 80069f8:	b933      	cbnz	r3, 8006a08 <_free_r+0x2c>
 80069fa:	6063      	str	r3, [r4, #4]
 80069fc:	6014      	str	r4, [r2, #0]
 80069fe:	4628      	mov	r0, r5
 8006a00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a04:	f000 b8e4 	b.w	8006bd0 <__malloc_unlock>
 8006a08:	42a3      	cmp	r3, r4
 8006a0a:	d908      	bls.n	8006a1e <_free_r+0x42>
 8006a0c:	6820      	ldr	r0, [r4, #0]
 8006a0e:	1821      	adds	r1, r4, r0
 8006a10:	428b      	cmp	r3, r1
 8006a12:	bf01      	itttt	eq
 8006a14:	6819      	ldreq	r1, [r3, #0]
 8006a16:	685b      	ldreq	r3, [r3, #4]
 8006a18:	1809      	addeq	r1, r1, r0
 8006a1a:	6021      	streq	r1, [r4, #0]
 8006a1c:	e7ed      	b.n	80069fa <_free_r+0x1e>
 8006a1e:	461a      	mov	r2, r3
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	b10b      	cbz	r3, 8006a28 <_free_r+0x4c>
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	d9fa      	bls.n	8006a1e <_free_r+0x42>
 8006a28:	6811      	ldr	r1, [r2, #0]
 8006a2a:	1850      	adds	r0, r2, r1
 8006a2c:	42a0      	cmp	r0, r4
 8006a2e:	d10b      	bne.n	8006a48 <_free_r+0x6c>
 8006a30:	6820      	ldr	r0, [r4, #0]
 8006a32:	4401      	add	r1, r0
 8006a34:	1850      	adds	r0, r2, r1
 8006a36:	4283      	cmp	r3, r0
 8006a38:	6011      	str	r1, [r2, #0]
 8006a3a:	d1e0      	bne.n	80069fe <_free_r+0x22>
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	6053      	str	r3, [r2, #4]
 8006a42:	4408      	add	r0, r1
 8006a44:	6010      	str	r0, [r2, #0]
 8006a46:	e7da      	b.n	80069fe <_free_r+0x22>
 8006a48:	d902      	bls.n	8006a50 <_free_r+0x74>
 8006a4a:	230c      	movs	r3, #12
 8006a4c:	602b      	str	r3, [r5, #0]
 8006a4e:	e7d6      	b.n	80069fe <_free_r+0x22>
 8006a50:	6820      	ldr	r0, [r4, #0]
 8006a52:	1821      	adds	r1, r4, r0
 8006a54:	428b      	cmp	r3, r1
 8006a56:	bf04      	itt	eq
 8006a58:	6819      	ldreq	r1, [r3, #0]
 8006a5a:	685b      	ldreq	r3, [r3, #4]
 8006a5c:	6063      	str	r3, [r4, #4]
 8006a5e:	bf04      	itt	eq
 8006a60:	1809      	addeq	r1, r1, r0
 8006a62:	6021      	streq	r1, [r4, #0]
 8006a64:	6054      	str	r4, [r2, #4]
 8006a66:	e7ca      	b.n	80069fe <_free_r+0x22>
 8006a68:	bd38      	pop	{r3, r4, r5, pc}
 8006a6a:	bf00      	nop
 8006a6c:	20013478 	.word	0x20013478

08006a70 <malloc>:
 8006a70:	4b02      	ldr	r3, [pc, #8]	@ (8006a7c <malloc+0xc>)
 8006a72:	4601      	mov	r1, r0
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	f000 b825 	b.w	8006ac4 <_malloc_r>
 8006a7a:	bf00      	nop
 8006a7c:	20000090 	.word	0x20000090

08006a80 <sbrk_aligned>:
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	4e0f      	ldr	r6, [pc, #60]	@ (8006ac0 <sbrk_aligned+0x40>)
 8006a84:	460c      	mov	r4, r1
 8006a86:	6831      	ldr	r1, [r6, #0]
 8006a88:	4605      	mov	r5, r0
 8006a8a:	b911      	cbnz	r1, 8006a92 <sbrk_aligned+0x12>
 8006a8c:	f000 f9e8 	bl	8006e60 <_sbrk_r>
 8006a90:	6030      	str	r0, [r6, #0]
 8006a92:	4621      	mov	r1, r4
 8006a94:	4628      	mov	r0, r5
 8006a96:	f000 f9e3 	bl	8006e60 <_sbrk_r>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	d103      	bne.n	8006aa6 <sbrk_aligned+0x26>
 8006a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	bd70      	pop	{r4, r5, r6, pc}
 8006aa6:	1cc4      	adds	r4, r0, #3
 8006aa8:	f024 0403 	bic.w	r4, r4, #3
 8006aac:	42a0      	cmp	r0, r4
 8006aae:	d0f8      	beq.n	8006aa2 <sbrk_aligned+0x22>
 8006ab0:	1a21      	subs	r1, r4, r0
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 f9d4 	bl	8006e60 <_sbrk_r>
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d1f2      	bne.n	8006aa2 <sbrk_aligned+0x22>
 8006abc:	e7ef      	b.n	8006a9e <sbrk_aligned+0x1e>
 8006abe:	bf00      	nop
 8006ac0:	20013474 	.word	0x20013474

08006ac4 <_malloc_r>:
 8006ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ac8:	1ccd      	adds	r5, r1, #3
 8006aca:	f025 0503 	bic.w	r5, r5, #3
 8006ace:	3508      	adds	r5, #8
 8006ad0:	2d0c      	cmp	r5, #12
 8006ad2:	bf38      	it	cc
 8006ad4:	250c      	movcc	r5, #12
 8006ad6:	2d00      	cmp	r5, #0
 8006ad8:	4606      	mov	r6, r0
 8006ada:	db01      	blt.n	8006ae0 <_malloc_r+0x1c>
 8006adc:	42a9      	cmp	r1, r5
 8006ade:	d904      	bls.n	8006aea <_malloc_r+0x26>
 8006ae0:	230c      	movs	r3, #12
 8006ae2:	6033      	str	r3, [r6, #0]
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bc0 <_malloc_r+0xfc>
 8006aee:	f000 f869 	bl	8006bc4 <__malloc_lock>
 8006af2:	f8d8 3000 	ldr.w	r3, [r8]
 8006af6:	461c      	mov	r4, r3
 8006af8:	bb44      	cbnz	r4, 8006b4c <_malloc_r+0x88>
 8006afa:	4629      	mov	r1, r5
 8006afc:	4630      	mov	r0, r6
 8006afe:	f7ff ffbf 	bl	8006a80 <sbrk_aligned>
 8006b02:	1c43      	adds	r3, r0, #1
 8006b04:	4604      	mov	r4, r0
 8006b06:	d158      	bne.n	8006bba <_malloc_r+0xf6>
 8006b08:	f8d8 4000 	ldr.w	r4, [r8]
 8006b0c:	4627      	mov	r7, r4
 8006b0e:	2f00      	cmp	r7, #0
 8006b10:	d143      	bne.n	8006b9a <_malloc_r+0xd6>
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	d04b      	beq.n	8006bae <_malloc_r+0xea>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	4639      	mov	r1, r7
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	eb04 0903 	add.w	r9, r4, r3
 8006b20:	f000 f99e 	bl	8006e60 <_sbrk_r>
 8006b24:	4581      	cmp	r9, r0
 8006b26:	d142      	bne.n	8006bae <_malloc_r+0xea>
 8006b28:	6821      	ldr	r1, [r4, #0]
 8006b2a:	1a6d      	subs	r5, r5, r1
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4630      	mov	r0, r6
 8006b30:	f7ff ffa6 	bl	8006a80 <sbrk_aligned>
 8006b34:	3001      	adds	r0, #1
 8006b36:	d03a      	beq.n	8006bae <_malloc_r+0xea>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	442b      	add	r3, r5
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	bb62      	cbnz	r2, 8006ba0 <_malloc_r+0xdc>
 8006b46:	f8c8 7000 	str.w	r7, [r8]
 8006b4a:	e00f      	b.n	8006b6c <_malloc_r+0xa8>
 8006b4c:	6822      	ldr	r2, [r4, #0]
 8006b4e:	1b52      	subs	r2, r2, r5
 8006b50:	d420      	bmi.n	8006b94 <_malloc_r+0xd0>
 8006b52:	2a0b      	cmp	r2, #11
 8006b54:	d917      	bls.n	8006b86 <_malloc_r+0xc2>
 8006b56:	1961      	adds	r1, r4, r5
 8006b58:	42a3      	cmp	r3, r4
 8006b5a:	6025      	str	r5, [r4, #0]
 8006b5c:	bf18      	it	ne
 8006b5e:	6059      	strne	r1, [r3, #4]
 8006b60:	6863      	ldr	r3, [r4, #4]
 8006b62:	bf08      	it	eq
 8006b64:	f8c8 1000 	streq.w	r1, [r8]
 8006b68:	5162      	str	r2, [r4, r5]
 8006b6a:	604b      	str	r3, [r1, #4]
 8006b6c:	4630      	mov	r0, r6
 8006b6e:	f000 f82f 	bl	8006bd0 <__malloc_unlock>
 8006b72:	f104 000b 	add.w	r0, r4, #11
 8006b76:	1d23      	adds	r3, r4, #4
 8006b78:	f020 0007 	bic.w	r0, r0, #7
 8006b7c:	1ac2      	subs	r2, r0, r3
 8006b7e:	bf1c      	itt	ne
 8006b80:	1a1b      	subne	r3, r3, r0
 8006b82:	50a3      	strne	r3, [r4, r2]
 8006b84:	e7af      	b.n	8006ae6 <_malloc_r+0x22>
 8006b86:	6862      	ldr	r2, [r4, #4]
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	bf0c      	ite	eq
 8006b8c:	f8c8 2000 	streq.w	r2, [r8]
 8006b90:	605a      	strne	r2, [r3, #4]
 8006b92:	e7eb      	b.n	8006b6c <_malloc_r+0xa8>
 8006b94:	4623      	mov	r3, r4
 8006b96:	6864      	ldr	r4, [r4, #4]
 8006b98:	e7ae      	b.n	8006af8 <_malloc_r+0x34>
 8006b9a:	463c      	mov	r4, r7
 8006b9c:	687f      	ldr	r7, [r7, #4]
 8006b9e:	e7b6      	b.n	8006b0e <_malloc_r+0x4a>
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	42a3      	cmp	r3, r4
 8006ba6:	d1fb      	bne.n	8006ba0 <_malloc_r+0xdc>
 8006ba8:	2300      	movs	r3, #0
 8006baa:	6053      	str	r3, [r2, #4]
 8006bac:	e7de      	b.n	8006b6c <_malloc_r+0xa8>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	6033      	str	r3, [r6, #0]
 8006bb2:	4630      	mov	r0, r6
 8006bb4:	f000 f80c 	bl	8006bd0 <__malloc_unlock>
 8006bb8:	e794      	b.n	8006ae4 <_malloc_r+0x20>
 8006bba:	6005      	str	r5, [r0, #0]
 8006bbc:	e7d6      	b.n	8006b6c <_malloc_r+0xa8>
 8006bbe:	bf00      	nop
 8006bc0:	20013478 	.word	0x20013478

08006bc4 <__malloc_lock>:
 8006bc4:	4801      	ldr	r0, [pc, #4]	@ (8006bcc <__malloc_lock+0x8>)
 8006bc6:	f7ff bee0 	b.w	800698a <__retarget_lock_acquire_recursive>
 8006bca:	bf00      	nop
 8006bcc:	20013470 	.word	0x20013470

08006bd0 <__malloc_unlock>:
 8006bd0:	4801      	ldr	r0, [pc, #4]	@ (8006bd8 <__malloc_unlock+0x8>)
 8006bd2:	f7ff bedb 	b.w	800698c <__retarget_lock_release_recursive>
 8006bd6:	bf00      	nop
 8006bd8:	20013470 	.word	0x20013470

08006bdc <__sflush_r>:
 8006bdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006be4:	0716      	lsls	r6, r2, #28
 8006be6:	4605      	mov	r5, r0
 8006be8:	460c      	mov	r4, r1
 8006bea:	d454      	bmi.n	8006c96 <__sflush_r+0xba>
 8006bec:	684b      	ldr	r3, [r1, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	dc02      	bgt.n	8006bf8 <__sflush_r+0x1c>
 8006bf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	dd48      	ble.n	8006c8a <__sflush_r+0xae>
 8006bf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bfa:	2e00      	cmp	r6, #0
 8006bfc:	d045      	beq.n	8006c8a <__sflush_r+0xae>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c04:	682f      	ldr	r7, [r5, #0]
 8006c06:	6a21      	ldr	r1, [r4, #32]
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	d030      	beq.n	8006c6e <__sflush_r+0x92>
 8006c0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	0759      	lsls	r1, r3, #29
 8006c12:	d505      	bpl.n	8006c20 <__sflush_r+0x44>
 8006c14:	6863      	ldr	r3, [r4, #4]
 8006c16:	1ad2      	subs	r2, r2, r3
 8006c18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c1a:	b10b      	cbz	r3, 8006c20 <__sflush_r+0x44>
 8006c1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c1e:	1ad2      	subs	r2, r2, r3
 8006c20:	2300      	movs	r3, #0
 8006c22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c24:	6a21      	ldr	r1, [r4, #32]
 8006c26:	4628      	mov	r0, r5
 8006c28:	47b0      	blx	r6
 8006c2a:	1c43      	adds	r3, r0, #1
 8006c2c:	89a3      	ldrh	r3, [r4, #12]
 8006c2e:	d106      	bne.n	8006c3e <__sflush_r+0x62>
 8006c30:	6829      	ldr	r1, [r5, #0]
 8006c32:	291d      	cmp	r1, #29
 8006c34:	d82b      	bhi.n	8006c8e <__sflush_r+0xb2>
 8006c36:	4a2a      	ldr	r2, [pc, #168]	@ (8006ce0 <__sflush_r+0x104>)
 8006c38:	410a      	asrs	r2, r1
 8006c3a:	07d6      	lsls	r6, r2, #31
 8006c3c:	d427      	bmi.n	8006c8e <__sflush_r+0xb2>
 8006c3e:	2200      	movs	r2, #0
 8006c40:	6062      	str	r2, [r4, #4]
 8006c42:	04d9      	lsls	r1, r3, #19
 8006c44:	6922      	ldr	r2, [r4, #16]
 8006c46:	6022      	str	r2, [r4, #0]
 8006c48:	d504      	bpl.n	8006c54 <__sflush_r+0x78>
 8006c4a:	1c42      	adds	r2, r0, #1
 8006c4c:	d101      	bne.n	8006c52 <__sflush_r+0x76>
 8006c4e:	682b      	ldr	r3, [r5, #0]
 8006c50:	b903      	cbnz	r3, 8006c54 <__sflush_r+0x78>
 8006c52:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c56:	602f      	str	r7, [r5, #0]
 8006c58:	b1b9      	cbz	r1, 8006c8a <__sflush_r+0xae>
 8006c5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c5e:	4299      	cmp	r1, r3
 8006c60:	d002      	beq.n	8006c68 <__sflush_r+0x8c>
 8006c62:	4628      	mov	r0, r5
 8006c64:	f7ff feba 	bl	80069dc <_free_r>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c6c:	e00d      	b.n	8006c8a <__sflush_r+0xae>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4628      	mov	r0, r5
 8006c72:	47b0      	blx	r6
 8006c74:	4602      	mov	r2, r0
 8006c76:	1c50      	adds	r0, r2, #1
 8006c78:	d1c9      	bne.n	8006c0e <__sflush_r+0x32>
 8006c7a:	682b      	ldr	r3, [r5, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d0c6      	beq.n	8006c0e <__sflush_r+0x32>
 8006c80:	2b1d      	cmp	r3, #29
 8006c82:	d001      	beq.n	8006c88 <__sflush_r+0xac>
 8006c84:	2b16      	cmp	r3, #22
 8006c86:	d11e      	bne.n	8006cc6 <__sflush_r+0xea>
 8006c88:	602f      	str	r7, [r5, #0]
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	e022      	b.n	8006cd4 <__sflush_r+0xf8>
 8006c8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c92:	b21b      	sxth	r3, r3
 8006c94:	e01b      	b.n	8006cce <__sflush_r+0xf2>
 8006c96:	690f      	ldr	r7, [r1, #16]
 8006c98:	2f00      	cmp	r7, #0
 8006c9a:	d0f6      	beq.n	8006c8a <__sflush_r+0xae>
 8006c9c:	0793      	lsls	r3, r2, #30
 8006c9e:	680e      	ldr	r6, [r1, #0]
 8006ca0:	bf08      	it	eq
 8006ca2:	694b      	ldreq	r3, [r1, #20]
 8006ca4:	600f      	str	r7, [r1, #0]
 8006ca6:	bf18      	it	ne
 8006ca8:	2300      	movne	r3, #0
 8006caa:	eba6 0807 	sub.w	r8, r6, r7
 8006cae:	608b      	str	r3, [r1, #8]
 8006cb0:	f1b8 0f00 	cmp.w	r8, #0
 8006cb4:	dde9      	ble.n	8006c8a <__sflush_r+0xae>
 8006cb6:	6a21      	ldr	r1, [r4, #32]
 8006cb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006cba:	4643      	mov	r3, r8
 8006cbc:	463a      	mov	r2, r7
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	47b0      	blx	r6
 8006cc2:	2800      	cmp	r0, #0
 8006cc4:	dc08      	bgt.n	8006cd8 <__sflush_r+0xfc>
 8006cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cce:	81a3      	strh	r3, [r4, #12]
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cd8:	4407      	add	r7, r0
 8006cda:	eba8 0800 	sub.w	r8, r8, r0
 8006cde:	e7e7      	b.n	8006cb0 <__sflush_r+0xd4>
 8006ce0:	dfbffffe 	.word	0xdfbffffe

08006ce4 <_fflush_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	690b      	ldr	r3, [r1, #16]
 8006ce8:	4605      	mov	r5, r0
 8006cea:	460c      	mov	r4, r1
 8006cec:	b913      	cbnz	r3, 8006cf4 <_fflush_r+0x10>
 8006cee:	2500      	movs	r5, #0
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	b118      	cbz	r0, 8006cfe <_fflush_r+0x1a>
 8006cf6:	6a03      	ldr	r3, [r0, #32]
 8006cf8:	b90b      	cbnz	r3, 8006cfe <_fflush_r+0x1a>
 8006cfa:	f7ff fbf1 	bl	80064e0 <__sinit>
 8006cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0f3      	beq.n	8006cee <_fflush_r+0xa>
 8006d06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d08:	07d0      	lsls	r0, r2, #31
 8006d0a:	d404      	bmi.n	8006d16 <_fflush_r+0x32>
 8006d0c:	0599      	lsls	r1, r3, #22
 8006d0e:	d402      	bmi.n	8006d16 <_fflush_r+0x32>
 8006d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d12:	f7ff fe3a 	bl	800698a <__retarget_lock_acquire_recursive>
 8006d16:	4628      	mov	r0, r5
 8006d18:	4621      	mov	r1, r4
 8006d1a:	f7ff ff5f 	bl	8006bdc <__sflush_r>
 8006d1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d20:	07da      	lsls	r2, r3, #31
 8006d22:	4605      	mov	r5, r0
 8006d24:	d4e4      	bmi.n	8006cf0 <_fflush_r+0xc>
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	059b      	lsls	r3, r3, #22
 8006d2a:	d4e1      	bmi.n	8006cf0 <_fflush_r+0xc>
 8006d2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d2e:	f7ff fe2d 	bl	800698c <__retarget_lock_release_recursive>
 8006d32:	e7dd      	b.n	8006cf0 <_fflush_r+0xc>

08006d34 <fiprintf>:
 8006d34:	b40e      	push	{r1, r2, r3}
 8006d36:	b503      	push	{r0, r1, lr}
 8006d38:	4601      	mov	r1, r0
 8006d3a:	ab03      	add	r3, sp, #12
 8006d3c:	4805      	ldr	r0, [pc, #20]	@ (8006d54 <fiprintf+0x20>)
 8006d3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d42:	6800      	ldr	r0, [r0, #0]
 8006d44:	9301      	str	r3, [sp, #4]
 8006d46:	f000 f8cb 	bl	8006ee0 <_vfiprintf_r>
 8006d4a:	b002      	add	sp, #8
 8006d4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d50:	b003      	add	sp, #12
 8006d52:	4770      	bx	lr
 8006d54:	20000090 	.word	0x20000090

08006d58 <__swhatbuf_r>:
 8006d58:	b570      	push	{r4, r5, r6, lr}
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d60:	2900      	cmp	r1, #0
 8006d62:	b096      	sub	sp, #88	@ 0x58
 8006d64:	4615      	mov	r5, r2
 8006d66:	461e      	mov	r6, r3
 8006d68:	da0d      	bge.n	8006d86 <__swhatbuf_r+0x2e>
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d70:	f04f 0100 	mov.w	r1, #0
 8006d74:	bf14      	ite	ne
 8006d76:	2340      	movne	r3, #64	@ 0x40
 8006d78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d7c:	2000      	movs	r0, #0
 8006d7e:	6031      	str	r1, [r6, #0]
 8006d80:	602b      	str	r3, [r5, #0]
 8006d82:	b016      	add	sp, #88	@ 0x58
 8006d84:	bd70      	pop	{r4, r5, r6, pc}
 8006d86:	466a      	mov	r2, sp
 8006d88:	f000 f848 	bl	8006e1c <_fstat_r>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	dbec      	blt.n	8006d6a <__swhatbuf_r+0x12>
 8006d90:	9901      	ldr	r1, [sp, #4]
 8006d92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d9a:	4259      	negs	r1, r3
 8006d9c:	4159      	adcs	r1, r3
 8006d9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006da2:	e7eb      	b.n	8006d7c <__swhatbuf_r+0x24>

08006da4 <__smakebuf_r>:
 8006da4:	898b      	ldrh	r3, [r1, #12]
 8006da6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006da8:	079d      	lsls	r5, r3, #30
 8006daa:	4606      	mov	r6, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	d507      	bpl.n	8006dc0 <__smakebuf_r+0x1c>
 8006db0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	6123      	str	r3, [r4, #16]
 8006db8:	2301      	movs	r3, #1
 8006dba:	6163      	str	r3, [r4, #20]
 8006dbc:	b003      	add	sp, #12
 8006dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dc0:	ab01      	add	r3, sp, #4
 8006dc2:	466a      	mov	r2, sp
 8006dc4:	f7ff ffc8 	bl	8006d58 <__swhatbuf_r>
 8006dc8:	9f00      	ldr	r7, [sp, #0]
 8006dca:	4605      	mov	r5, r0
 8006dcc:	4639      	mov	r1, r7
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f7ff fe78 	bl	8006ac4 <_malloc_r>
 8006dd4:	b948      	cbnz	r0, 8006dea <__smakebuf_r+0x46>
 8006dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dda:	059a      	lsls	r2, r3, #22
 8006ddc:	d4ee      	bmi.n	8006dbc <__smakebuf_r+0x18>
 8006dde:	f023 0303 	bic.w	r3, r3, #3
 8006de2:	f043 0302 	orr.w	r3, r3, #2
 8006de6:	81a3      	strh	r3, [r4, #12]
 8006de8:	e7e2      	b.n	8006db0 <__smakebuf_r+0xc>
 8006dea:	89a3      	ldrh	r3, [r4, #12]
 8006dec:	6020      	str	r0, [r4, #0]
 8006dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006df2:	81a3      	strh	r3, [r4, #12]
 8006df4:	9b01      	ldr	r3, [sp, #4]
 8006df6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006dfa:	b15b      	cbz	r3, 8006e14 <__smakebuf_r+0x70>
 8006dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e00:	4630      	mov	r0, r6
 8006e02:	f000 f81d 	bl	8006e40 <_isatty_r>
 8006e06:	b128      	cbz	r0, 8006e14 <__smakebuf_r+0x70>
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	f023 0303 	bic.w	r3, r3, #3
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	81a3      	strh	r3, [r4, #12]
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	431d      	orrs	r5, r3
 8006e18:	81a5      	strh	r5, [r4, #12]
 8006e1a:	e7cf      	b.n	8006dbc <__smakebuf_r+0x18>

08006e1c <_fstat_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	4d07      	ldr	r5, [pc, #28]	@ (8006e3c <_fstat_r+0x20>)
 8006e20:	2300      	movs	r3, #0
 8006e22:	4604      	mov	r4, r0
 8006e24:	4608      	mov	r0, r1
 8006e26:	4611      	mov	r1, r2
 8006e28:	602b      	str	r3, [r5, #0]
 8006e2a:	f7fb fab7 	bl	800239c <_fstat>
 8006e2e:	1c43      	adds	r3, r0, #1
 8006e30:	d102      	bne.n	8006e38 <_fstat_r+0x1c>
 8006e32:	682b      	ldr	r3, [r5, #0]
 8006e34:	b103      	cbz	r3, 8006e38 <_fstat_r+0x1c>
 8006e36:	6023      	str	r3, [r4, #0]
 8006e38:	bd38      	pop	{r3, r4, r5, pc}
 8006e3a:	bf00      	nop
 8006e3c:	2001346c 	.word	0x2001346c

08006e40 <_isatty_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4d06      	ldr	r5, [pc, #24]	@ (8006e5c <_isatty_r+0x1c>)
 8006e44:	2300      	movs	r3, #0
 8006e46:	4604      	mov	r4, r0
 8006e48:	4608      	mov	r0, r1
 8006e4a:	602b      	str	r3, [r5, #0]
 8006e4c:	f7fb fab6 	bl	80023bc <_isatty>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d102      	bne.n	8006e5a <_isatty_r+0x1a>
 8006e54:	682b      	ldr	r3, [r5, #0]
 8006e56:	b103      	cbz	r3, 8006e5a <_isatty_r+0x1a>
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	bd38      	pop	{r3, r4, r5, pc}
 8006e5c:	2001346c 	.word	0x2001346c

08006e60 <_sbrk_r>:
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	4d06      	ldr	r5, [pc, #24]	@ (8006e7c <_sbrk_r+0x1c>)
 8006e64:	2300      	movs	r3, #0
 8006e66:	4604      	mov	r4, r0
 8006e68:	4608      	mov	r0, r1
 8006e6a:	602b      	str	r3, [r5, #0]
 8006e6c:	f7fb fabe 	bl	80023ec <_sbrk>
 8006e70:	1c43      	adds	r3, r0, #1
 8006e72:	d102      	bne.n	8006e7a <_sbrk_r+0x1a>
 8006e74:	682b      	ldr	r3, [r5, #0]
 8006e76:	b103      	cbz	r3, 8006e7a <_sbrk_r+0x1a>
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	bd38      	pop	{r3, r4, r5, pc}
 8006e7c:	2001346c 	.word	0x2001346c

08006e80 <abort>:
 8006e80:	b508      	push	{r3, lr}
 8006e82:	2006      	movs	r0, #6
 8006e84:	f000 fafa 	bl	800747c <raise>
 8006e88:	2001      	movs	r0, #1
 8006e8a:	f7fb fa2b 	bl	80022e4 <_exit>

08006e8e <__sfputc_r>:
 8006e8e:	6893      	ldr	r3, [r2, #8]
 8006e90:	3b01      	subs	r3, #1
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	b410      	push	{r4}
 8006e96:	6093      	str	r3, [r2, #8]
 8006e98:	da08      	bge.n	8006eac <__sfputc_r+0x1e>
 8006e9a:	6994      	ldr	r4, [r2, #24]
 8006e9c:	42a3      	cmp	r3, r4
 8006e9e:	db01      	blt.n	8006ea4 <__sfputc_r+0x16>
 8006ea0:	290a      	cmp	r1, #10
 8006ea2:	d103      	bne.n	8006eac <__sfputc_r+0x1e>
 8006ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ea8:	f7ff bbf1 	b.w	800668e <__swbuf_r>
 8006eac:	6813      	ldr	r3, [r2, #0]
 8006eae:	1c58      	adds	r0, r3, #1
 8006eb0:	6010      	str	r0, [r2, #0]
 8006eb2:	7019      	strb	r1, [r3, #0]
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <__sfputs_r>:
 8006ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ebe:	4606      	mov	r6, r0
 8006ec0:	460f      	mov	r7, r1
 8006ec2:	4614      	mov	r4, r2
 8006ec4:	18d5      	adds	r5, r2, r3
 8006ec6:	42ac      	cmp	r4, r5
 8006ec8:	d101      	bne.n	8006ece <__sfputs_r+0x12>
 8006eca:	2000      	movs	r0, #0
 8006ecc:	e007      	b.n	8006ede <__sfputs_r+0x22>
 8006ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed2:	463a      	mov	r2, r7
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f7ff ffda 	bl	8006e8e <__sfputc_r>
 8006eda:	1c43      	adds	r3, r0, #1
 8006edc:	d1f3      	bne.n	8006ec6 <__sfputs_r+0xa>
 8006ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ee0 <_vfiprintf_r>:
 8006ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee4:	460d      	mov	r5, r1
 8006ee6:	b09d      	sub	sp, #116	@ 0x74
 8006ee8:	4614      	mov	r4, r2
 8006eea:	4698      	mov	r8, r3
 8006eec:	4606      	mov	r6, r0
 8006eee:	b118      	cbz	r0, 8006ef8 <_vfiprintf_r+0x18>
 8006ef0:	6a03      	ldr	r3, [r0, #32]
 8006ef2:	b90b      	cbnz	r3, 8006ef8 <_vfiprintf_r+0x18>
 8006ef4:	f7ff faf4 	bl	80064e0 <__sinit>
 8006ef8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006efa:	07d9      	lsls	r1, r3, #31
 8006efc:	d405      	bmi.n	8006f0a <_vfiprintf_r+0x2a>
 8006efe:	89ab      	ldrh	r3, [r5, #12]
 8006f00:	059a      	lsls	r2, r3, #22
 8006f02:	d402      	bmi.n	8006f0a <_vfiprintf_r+0x2a>
 8006f04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f06:	f7ff fd40 	bl	800698a <__retarget_lock_acquire_recursive>
 8006f0a:	89ab      	ldrh	r3, [r5, #12]
 8006f0c:	071b      	lsls	r3, r3, #28
 8006f0e:	d501      	bpl.n	8006f14 <_vfiprintf_r+0x34>
 8006f10:	692b      	ldr	r3, [r5, #16]
 8006f12:	b99b      	cbnz	r3, 8006f3c <_vfiprintf_r+0x5c>
 8006f14:	4629      	mov	r1, r5
 8006f16:	4630      	mov	r0, r6
 8006f18:	f7ff fbf8 	bl	800670c <__swsetup_r>
 8006f1c:	b170      	cbz	r0, 8006f3c <_vfiprintf_r+0x5c>
 8006f1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f20:	07dc      	lsls	r4, r3, #31
 8006f22:	d504      	bpl.n	8006f2e <_vfiprintf_r+0x4e>
 8006f24:	f04f 30ff 	mov.w	r0, #4294967295
 8006f28:	b01d      	add	sp, #116	@ 0x74
 8006f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	0598      	lsls	r0, r3, #22
 8006f32:	d4f7      	bmi.n	8006f24 <_vfiprintf_r+0x44>
 8006f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f36:	f7ff fd29 	bl	800698c <__retarget_lock_release_recursive>
 8006f3a:	e7f3      	b.n	8006f24 <_vfiprintf_r+0x44>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f40:	2320      	movs	r3, #32
 8006f42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f46:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f4a:	2330      	movs	r3, #48	@ 0x30
 8006f4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80070fc <_vfiprintf_r+0x21c>
 8006f50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f54:	f04f 0901 	mov.w	r9, #1
 8006f58:	4623      	mov	r3, r4
 8006f5a:	469a      	mov	sl, r3
 8006f5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f60:	b10a      	cbz	r2, 8006f66 <_vfiprintf_r+0x86>
 8006f62:	2a25      	cmp	r2, #37	@ 0x25
 8006f64:	d1f9      	bne.n	8006f5a <_vfiprintf_r+0x7a>
 8006f66:	ebba 0b04 	subs.w	fp, sl, r4
 8006f6a:	d00b      	beq.n	8006f84 <_vfiprintf_r+0xa4>
 8006f6c:	465b      	mov	r3, fp
 8006f6e:	4622      	mov	r2, r4
 8006f70:	4629      	mov	r1, r5
 8006f72:	4630      	mov	r0, r6
 8006f74:	f7ff ffa2 	bl	8006ebc <__sfputs_r>
 8006f78:	3001      	adds	r0, #1
 8006f7a:	f000 80a7 	beq.w	80070cc <_vfiprintf_r+0x1ec>
 8006f7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f80:	445a      	add	r2, fp
 8006f82:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f84:	f89a 3000 	ldrb.w	r3, [sl]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 809f 	beq.w	80070cc <_vfiprintf_r+0x1ec>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f04f 32ff 	mov.w	r2, #4294967295
 8006f94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f98:	f10a 0a01 	add.w	sl, sl, #1
 8006f9c:	9304      	str	r3, [sp, #16]
 8006f9e:	9307      	str	r3, [sp, #28]
 8006fa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fa6:	4654      	mov	r4, sl
 8006fa8:	2205      	movs	r2, #5
 8006faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fae:	4853      	ldr	r0, [pc, #332]	@ (80070fc <_vfiprintf_r+0x21c>)
 8006fb0:	f7f9 f926 	bl	8000200 <memchr>
 8006fb4:	9a04      	ldr	r2, [sp, #16]
 8006fb6:	b9d8      	cbnz	r0, 8006ff0 <_vfiprintf_r+0x110>
 8006fb8:	06d1      	lsls	r1, r2, #27
 8006fba:	bf44      	itt	mi
 8006fbc:	2320      	movmi	r3, #32
 8006fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fc2:	0713      	lsls	r3, r2, #28
 8006fc4:	bf44      	itt	mi
 8006fc6:	232b      	movmi	r3, #43	@ 0x2b
 8006fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fd2:	d015      	beq.n	8007000 <_vfiprintf_r+0x120>
 8006fd4:	9a07      	ldr	r2, [sp, #28]
 8006fd6:	4654      	mov	r4, sl
 8006fd8:	2000      	movs	r0, #0
 8006fda:	f04f 0c0a 	mov.w	ip, #10
 8006fde:	4621      	mov	r1, r4
 8006fe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fe4:	3b30      	subs	r3, #48	@ 0x30
 8006fe6:	2b09      	cmp	r3, #9
 8006fe8:	d94b      	bls.n	8007082 <_vfiprintf_r+0x1a2>
 8006fea:	b1b0      	cbz	r0, 800701a <_vfiprintf_r+0x13a>
 8006fec:	9207      	str	r2, [sp, #28]
 8006fee:	e014      	b.n	800701a <_vfiprintf_r+0x13a>
 8006ff0:	eba0 0308 	sub.w	r3, r0, r8
 8006ff4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	9304      	str	r3, [sp, #16]
 8006ffc:	46a2      	mov	sl, r4
 8006ffe:	e7d2      	b.n	8006fa6 <_vfiprintf_r+0xc6>
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	1d19      	adds	r1, r3, #4
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	9103      	str	r1, [sp, #12]
 8007008:	2b00      	cmp	r3, #0
 800700a:	bfbb      	ittet	lt
 800700c:	425b      	neglt	r3, r3
 800700e:	f042 0202 	orrlt.w	r2, r2, #2
 8007012:	9307      	strge	r3, [sp, #28]
 8007014:	9307      	strlt	r3, [sp, #28]
 8007016:	bfb8      	it	lt
 8007018:	9204      	strlt	r2, [sp, #16]
 800701a:	7823      	ldrb	r3, [r4, #0]
 800701c:	2b2e      	cmp	r3, #46	@ 0x2e
 800701e:	d10a      	bne.n	8007036 <_vfiprintf_r+0x156>
 8007020:	7863      	ldrb	r3, [r4, #1]
 8007022:	2b2a      	cmp	r3, #42	@ 0x2a
 8007024:	d132      	bne.n	800708c <_vfiprintf_r+0x1ac>
 8007026:	9b03      	ldr	r3, [sp, #12]
 8007028:	1d1a      	adds	r2, r3, #4
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	9203      	str	r2, [sp, #12]
 800702e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007032:	3402      	adds	r4, #2
 8007034:	9305      	str	r3, [sp, #20]
 8007036:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800710c <_vfiprintf_r+0x22c>
 800703a:	7821      	ldrb	r1, [r4, #0]
 800703c:	2203      	movs	r2, #3
 800703e:	4650      	mov	r0, sl
 8007040:	f7f9 f8de 	bl	8000200 <memchr>
 8007044:	b138      	cbz	r0, 8007056 <_vfiprintf_r+0x176>
 8007046:	9b04      	ldr	r3, [sp, #16]
 8007048:	eba0 000a 	sub.w	r0, r0, sl
 800704c:	2240      	movs	r2, #64	@ 0x40
 800704e:	4082      	lsls	r2, r0
 8007050:	4313      	orrs	r3, r2
 8007052:	3401      	adds	r4, #1
 8007054:	9304      	str	r3, [sp, #16]
 8007056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800705a:	4829      	ldr	r0, [pc, #164]	@ (8007100 <_vfiprintf_r+0x220>)
 800705c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007060:	2206      	movs	r2, #6
 8007062:	f7f9 f8cd 	bl	8000200 <memchr>
 8007066:	2800      	cmp	r0, #0
 8007068:	d03f      	beq.n	80070ea <_vfiprintf_r+0x20a>
 800706a:	4b26      	ldr	r3, [pc, #152]	@ (8007104 <_vfiprintf_r+0x224>)
 800706c:	bb1b      	cbnz	r3, 80070b6 <_vfiprintf_r+0x1d6>
 800706e:	9b03      	ldr	r3, [sp, #12]
 8007070:	3307      	adds	r3, #7
 8007072:	f023 0307 	bic.w	r3, r3, #7
 8007076:	3308      	adds	r3, #8
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707c:	443b      	add	r3, r7
 800707e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007080:	e76a      	b.n	8006f58 <_vfiprintf_r+0x78>
 8007082:	fb0c 3202 	mla	r2, ip, r2, r3
 8007086:	460c      	mov	r4, r1
 8007088:	2001      	movs	r0, #1
 800708a:	e7a8      	b.n	8006fde <_vfiprintf_r+0xfe>
 800708c:	2300      	movs	r3, #0
 800708e:	3401      	adds	r4, #1
 8007090:	9305      	str	r3, [sp, #20]
 8007092:	4619      	mov	r1, r3
 8007094:	f04f 0c0a 	mov.w	ip, #10
 8007098:	4620      	mov	r0, r4
 800709a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800709e:	3a30      	subs	r2, #48	@ 0x30
 80070a0:	2a09      	cmp	r2, #9
 80070a2:	d903      	bls.n	80070ac <_vfiprintf_r+0x1cc>
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0c6      	beq.n	8007036 <_vfiprintf_r+0x156>
 80070a8:	9105      	str	r1, [sp, #20]
 80070aa:	e7c4      	b.n	8007036 <_vfiprintf_r+0x156>
 80070ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80070b0:	4604      	mov	r4, r0
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7f0      	b.n	8007098 <_vfiprintf_r+0x1b8>
 80070b6:	ab03      	add	r3, sp, #12
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	462a      	mov	r2, r5
 80070bc:	4b12      	ldr	r3, [pc, #72]	@ (8007108 <_vfiprintf_r+0x228>)
 80070be:	a904      	add	r1, sp, #16
 80070c0:	4630      	mov	r0, r6
 80070c2:	f3af 8000 	nop.w
 80070c6:	4607      	mov	r7, r0
 80070c8:	1c78      	adds	r0, r7, #1
 80070ca:	d1d6      	bne.n	800707a <_vfiprintf_r+0x19a>
 80070cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070ce:	07d9      	lsls	r1, r3, #31
 80070d0:	d405      	bmi.n	80070de <_vfiprintf_r+0x1fe>
 80070d2:	89ab      	ldrh	r3, [r5, #12]
 80070d4:	059a      	lsls	r2, r3, #22
 80070d6:	d402      	bmi.n	80070de <_vfiprintf_r+0x1fe>
 80070d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070da:	f7ff fc57 	bl	800698c <__retarget_lock_release_recursive>
 80070de:	89ab      	ldrh	r3, [r5, #12]
 80070e0:	065b      	lsls	r3, r3, #25
 80070e2:	f53f af1f 	bmi.w	8006f24 <_vfiprintf_r+0x44>
 80070e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070e8:	e71e      	b.n	8006f28 <_vfiprintf_r+0x48>
 80070ea:	ab03      	add	r3, sp, #12
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	462a      	mov	r2, r5
 80070f0:	4b05      	ldr	r3, [pc, #20]	@ (8007108 <_vfiprintf_r+0x228>)
 80070f2:	a904      	add	r1, sp, #16
 80070f4:	4630      	mov	r0, r6
 80070f6:	f000 f879 	bl	80071ec <_printf_i>
 80070fa:	e7e4      	b.n	80070c6 <_vfiprintf_r+0x1e6>
 80070fc:	0800fa36 	.word	0x0800fa36
 8007100:	0800fa40 	.word	0x0800fa40
 8007104:	00000000 	.word	0x00000000
 8007108:	08006ebd 	.word	0x08006ebd
 800710c:	0800fa3c 	.word	0x0800fa3c

08007110 <_printf_common>:
 8007110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007114:	4616      	mov	r6, r2
 8007116:	4698      	mov	r8, r3
 8007118:	688a      	ldr	r2, [r1, #8]
 800711a:	690b      	ldr	r3, [r1, #16]
 800711c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007120:	4293      	cmp	r3, r2
 8007122:	bfb8      	it	lt
 8007124:	4613      	movlt	r3, r2
 8007126:	6033      	str	r3, [r6, #0]
 8007128:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800712c:	4607      	mov	r7, r0
 800712e:	460c      	mov	r4, r1
 8007130:	b10a      	cbz	r2, 8007136 <_printf_common+0x26>
 8007132:	3301      	adds	r3, #1
 8007134:	6033      	str	r3, [r6, #0]
 8007136:	6823      	ldr	r3, [r4, #0]
 8007138:	0699      	lsls	r1, r3, #26
 800713a:	bf42      	ittt	mi
 800713c:	6833      	ldrmi	r3, [r6, #0]
 800713e:	3302      	addmi	r3, #2
 8007140:	6033      	strmi	r3, [r6, #0]
 8007142:	6825      	ldr	r5, [r4, #0]
 8007144:	f015 0506 	ands.w	r5, r5, #6
 8007148:	d106      	bne.n	8007158 <_printf_common+0x48>
 800714a:	f104 0a19 	add.w	sl, r4, #25
 800714e:	68e3      	ldr	r3, [r4, #12]
 8007150:	6832      	ldr	r2, [r6, #0]
 8007152:	1a9b      	subs	r3, r3, r2
 8007154:	42ab      	cmp	r3, r5
 8007156:	dc26      	bgt.n	80071a6 <_printf_common+0x96>
 8007158:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800715c:	6822      	ldr	r2, [r4, #0]
 800715e:	3b00      	subs	r3, #0
 8007160:	bf18      	it	ne
 8007162:	2301      	movne	r3, #1
 8007164:	0692      	lsls	r2, r2, #26
 8007166:	d42b      	bmi.n	80071c0 <_printf_common+0xb0>
 8007168:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800716c:	4641      	mov	r1, r8
 800716e:	4638      	mov	r0, r7
 8007170:	47c8      	blx	r9
 8007172:	3001      	adds	r0, #1
 8007174:	d01e      	beq.n	80071b4 <_printf_common+0xa4>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	6922      	ldr	r2, [r4, #16]
 800717a:	f003 0306 	and.w	r3, r3, #6
 800717e:	2b04      	cmp	r3, #4
 8007180:	bf02      	ittt	eq
 8007182:	68e5      	ldreq	r5, [r4, #12]
 8007184:	6833      	ldreq	r3, [r6, #0]
 8007186:	1aed      	subeq	r5, r5, r3
 8007188:	68a3      	ldr	r3, [r4, #8]
 800718a:	bf0c      	ite	eq
 800718c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007190:	2500      	movne	r5, #0
 8007192:	4293      	cmp	r3, r2
 8007194:	bfc4      	itt	gt
 8007196:	1a9b      	subgt	r3, r3, r2
 8007198:	18ed      	addgt	r5, r5, r3
 800719a:	2600      	movs	r6, #0
 800719c:	341a      	adds	r4, #26
 800719e:	42b5      	cmp	r5, r6
 80071a0:	d11a      	bne.n	80071d8 <_printf_common+0xc8>
 80071a2:	2000      	movs	r0, #0
 80071a4:	e008      	b.n	80071b8 <_printf_common+0xa8>
 80071a6:	2301      	movs	r3, #1
 80071a8:	4652      	mov	r2, sl
 80071aa:	4641      	mov	r1, r8
 80071ac:	4638      	mov	r0, r7
 80071ae:	47c8      	blx	r9
 80071b0:	3001      	adds	r0, #1
 80071b2:	d103      	bne.n	80071bc <_printf_common+0xac>
 80071b4:	f04f 30ff 	mov.w	r0, #4294967295
 80071b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071bc:	3501      	adds	r5, #1
 80071be:	e7c6      	b.n	800714e <_printf_common+0x3e>
 80071c0:	18e1      	adds	r1, r4, r3
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	2030      	movs	r0, #48	@ 0x30
 80071c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071ca:	4422      	add	r2, r4
 80071cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071d4:	3302      	adds	r3, #2
 80071d6:	e7c7      	b.n	8007168 <_printf_common+0x58>
 80071d8:	2301      	movs	r3, #1
 80071da:	4622      	mov	r2, r4
 80071dc:	4641      	mov	r1, r8
 80071de:	4638      	mov	r0, r7
 80071e0:	47c8      	blx	r9
 80071e2:	3001      	adds	r0, #1
 80071e4:	d0e6      	beq.n	80071b4 <_printf_common+0xa4>
 80071e6:	3601      	adds	r6, #1
 80071e8:	e7d9      	b.n	800719e <_printf_common+0x8e>
	...

080071ec <_printf_i>:
 80071ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071f0:	7e0f      	ldrb	r7, [r1, #24]
 80071f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071f4:	2f78      	cmp	r7, #120	@ 0x78
 80071f6:	4691      	mov	r9, r2
 80071f8:	4680      	mov	r8, r0
 80071fa:	460c      	mov	r4, r1
 80071fc:	469a      	mov	sl, r3
 80071fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007202:	d807      	bhi.n	8007214 <_printf_i+0x28>
 8007204:	2f62      	cmp	r7, #98	@ 0x62
 8007206:	d80a      	bhi.n	800721e <_printf_i+0x32>
 8007208:	2f00      	cmp	r7, #0
 800720a:	f000 80d2 	beq.w	80073b2 <_printf_i+0x1c6>
 800720e:	2f58      	cmp	r7, #88	@ 0x58
 8007210:	f000 80b9 	beq.w	8007386 <_printf_i+0x19a>
 8007214:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007218:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800721c:	e03a      	b.n	8007294 <_printf_i+0xa8>
 800721e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007222:	2b15      	cmp	r3, #21
 8007224:	d8f6      	bhi.n	8007214 <_printf_i+0x28>
 8007226:	a101      	add	r1, pc, #4	@ (adr r1, 800722c <_printf_i+0x40>)
 8007228:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800722c:	08007285 	.word	0x08007285
 8007230:	08007299 	.word	0x08007299
 8007234:	08007215 	.word	0x08007215
 8007238:	08007215 	.word	0x08007215
 800723c:	08007215 	.word	0x08007215
 8007240:	08007215 	.word	0x08007215
 8007244:	08007299 	.word	0x08007299
 8007248:	08007215 	.word	0x08007215
 800724c:	08007215 	.word	0x08007215
 8007250:	08007215 	.word	0x08007215
 8007254:	08007215 	.word	0x08007215
 8007258:	08007399 	.word	0x08007399
 800725c:	080072c3 	.word	0x080072c3
 8007260:	08007353 	.word	0x08007353
 8007264:	08007215 	.word	0x08007215
 8007268:	08007215 	.word	0x08007215
 800726c:	080073bb 	.word	0x080073bb
 8007270:	08007215 	.word	0x08007215
 8007274:	080072c3 	.word	0x080072c3
 8007278:	08007215 	.word	0x08007215
 800727c:	08007215 	.word	0x08007215
 8007280:	0800735b 	.word	0x0800735b
 8007284:	6833      	ldr	r3, [r6, #0]
 8007286:	1d1a      	adds	r2, r3, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	6032      	str	r2, [r6, #0]
 800728c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007290:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007294:	2301      	movs	r3, #1
 8007296:	e09d      	b.n	80073d4 <_printf_i+0x1e8>
 8007298:	6833      	ldr	r3, [r6, #0]
 800729a:	6820      	ldr	r0, [r4, #0]
 800729c:	1d19      	adds	r1, r3, #4
 800729e:	6031      	str	r1, [r6, #0]
 80072a0:	0606      	lsls	r6, r0, #24
 80072a2:	d501      	bpl.n	80072a8 <_printf_i+0xbc>
 80072a4:	681d      	ldr	r5, [r3, #0]
 80072a6:	e003      	b.n	80072b0 <_printf_i+0xc4>
 80072a8:	0645      	lsls	r5, r0, #25
 80072aa:	d5fb      	bpl.n	80072a4 <_printf_i+0xb8>
 80072ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072b0:	2d00      	cmp	r5, #0
 80072b2:	da03      	bge.n	80072bc <_printf_i+0xd0>
 80072b4:	232d      	movs	r3, #45	@ 0x2d
 80072b6:	426d      	negs	r5, r5
 80072b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072bc:	4859      	ldr	r0, [pc, #356]	@ (8007424 <_printf_i+0x238>)
 80072be:	230a      	movs	r3, #10
 80072c0:	e011      	b.n	80072e6 <_printf_i+0xfa>
 80072c2:	6821      	ldr	r1, [r4, #0]
 80072c4:	6833      	ldr	r3, [r6, #0]
 80072c6:	0608      	lsls	r0, r1, #24
 80072c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80072cc:	d402      	bmi.n	80072d4 <_printf_i+0xe8>
 80072ce:	0649      	lsls	r1, r1, #25
 80072d0:	bf48      	it	mi
 80072d2:	b2ad      	uxthmi	r5, r5
 80072d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80072d6:	4853      	ldr	r0, [pc, #332]	@ (8007424 <_printf_i+0x238>)
 80072d8:	6033      	str	r3, [r6, #0]
 80072da:	bf14      	ite	ne
 80072dc:	230a      	movne	r3, #10
 80072de:	2308      	moveq	r3, #8
 80072e0:	2100      	movs	r1, #0
 80072e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072e6:	6866      	ldr	r6, [r4, #4]
 80072e8:	60a6      	str	r6, [r4, #8]
 80072ea:	2e00      	cmp	r6, #0
 80072ec:	bfa2      	ittt	ge
 80072ee:	6821      	ldrge	r1, [r4, #0]
 80072f0:	f021 0104 	bicge.w	r1, r1, #4
 80072f4:	6021      	strge	r1, [r4, #0]
 80072f6:	b90d      	cbnz	r5, 80072fc <_printf_i+0x110>
 80072f8:	2e00      	cmp	r6, #0
 80072fa:	d04b      	beq.n	8007394 <_printf_i+0x1a8>
 80072fc:	4616      	mov	r6, r2
 80072fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8007302:	fb03 5711 	mls	r7, r3, r1, r5
 8007306:	5dc7      	ldrb	r7, [r0, r7]
 8007308:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800730c:	462f      	mov	r7, r5
 800730e:	42bb      	cmp	r3, r7
 8007310:	460d      	mov	r5, r1
 8007312:	d9f4      	bls.n	80072fe <_printf_i+0x112>
 8007314:	2b08      	cmp	r3, #8
 8007316:	d10b      	bne.n	8007330 <_printf_i+0x144>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	07df      	lsls	r7, r3, #31
 800731c:	d508      	bpl.n	8007330 <_printf_i+0x144>
 800731e:	6923      	ldr	r3, [r4, #16]
 8007320:	6861      	ldr	r1, [r4, #4]
 8007322:	4299      	cmp	r1, r3
 8007324:	bfde      	ittt	le
 8007326:	2330      	movle	r3, #48	@ 0x30
 8007328:	f806 3c01 	strble.w	r3, [r6, #-1]
 800732c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007330:	1b92      	subs	r2, r2, r6
 8007332:	6122      	str	r2, [r4, #16]
 8007334:	f8cd a000 	str.w	sl, [sp]
 8007338:	464b      	mov	r3, r9
 800733a:	aa03      	add	r2, sp, #12
 800733c:	4621      	mov	r1, r4
 800733e:	4640      	mov	r0, r8
 8007340:	f7ff fee6 	bl	8007110 <_printf_common>
 8007344:	3001      	adds	r0, #1
 8007346:	d14a      	bne.n	80073de <_printf_i+0x1f2>
 8007348:	f04f 30ff 	mov.w	r0, #4294967295
 800734c:	b004      	add	sp, #16
 800734e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	f043 0320 	orr.w	r3, r3, #32
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	4833      	ldr	r0, [pc, #204]	@ (8007428 <_printf_i+0x23c>)
 800735c:	2778      	movs	r7, #120	@ 0x78
 800735e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	6831      	ldr	r1, [r6, #0]
 8007366:	061f      	lsls	r7, r3, #24
 8007368:	f851 5b04 	ldr.w	r5, [r1], #4
 800736c:	d402      	bmi.n	8007374 <_printf_i+0x188>
 800736e:	065f      	lsls	r7, r3, #25
 8007370:	bf48      	it	mi
 8007372:	b2ad      	uxthmi	r5, r5
 8007374:	6031      	str	r1, [r6, #0]
 8007376:	07d9      	lsls	r1, r3, #31
 8007378:	bf44      	itt	mi
 800737a:	f043 0320 	orrmi.w	r3, r3, #32
 800737e:	6023      	strmi	r3, [r4, #0]
 8007380:	b11d      	cbz	r5, 800738a <_printf_i+0x19e>
 8007382:	2310      	movs	r3, #16
 8007384:	e7ac      	b.n	80072e0 <_printf_i+0xf4>
 8007386:	4827      	ldr	r0, [pc, #156]	@ (8007424 <_printf_i+0x238>)
 8007388:	e7e9      	b.n	800735e <_printf_i+0x172>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	f023 0320 	bic.w	r3, r3, #32
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	e7f6      	b.n	8007382 <_printf_i+0x196>
 8007394:	4616      	mov	r6, r2
 8007396:	e7bd      	b.n	8007314 <_printf_i+0x128>
 8007398:	6833      	ldr	r3, [r6, #0]
 800739a:	6825      	ldr	r5, [r4, #0]
 800739c:	6961      	ldr	r1, [r4, #20]
 800739e:	1d18      	adds	r0, r3, #4
 80073a0:	6030      	str	r0, [r6, #0]
 80073a2:	062e      	lsls	r6, r5, #24
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	d501      	bpl.n	80073ac <_printf_i+0x1c0>
 80073a8:	6019      	str	r1, [r3, #0]
 80073aa:	e002      	b.n	80073b2 <_printf_i+0x1c6>
 80073ac:	0668      	lsls	r0, r5, #25
 80073ae:	d5fb      	bpl.n	80073a8 <_printf_i+0x1bc>
 80073b0:	8019      	strh	r1, [r3, #0]
 80073b2:	2300      	movs	r3, #0
 80073b4:	6123      	str	r3, [r4, #16]
 80073b6:	4616      	mov	r6, r2
 80073b8:	e7bc      	b.n	8007334 <_printf_i+0x148>
 80073ba:	6833      	ldr	r3, [r6, #0]
 80073bc:	1d1a      	adds	r2, r3, #4
 80073be:	6032      	str	r2, [r6, #0]
 80073c0:	681e      	ldr	r6, [r3, #0]
 80073c2:	6862      	ldr	r2, [r4, #4]
 80073c4:	2100      	movs	r1, #0
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7f8 ff1a 	bl	8000200 <memchr>
 80073cc:	b108      	cbz	r0, 80073d2 <_printf_i+0x1e6>
 80073ce:	1b80      	subs	r0, r0, r6
 80073d0:	6060      	str	r0, [r4, #4]
 80073d2:	6863      	ldr	r3, [r4, #4]
 80073d4:	6123      	str	r3, [r4, #16]
 80073d6:	2300      	movs	r3, #0
 80073d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073dc:	e7aa      	b.n	8007334 <_printf_i+0x148>
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	4632      	mov	r2, r6
 80073e2:	4649      	mov	r1, r9
 80073e4:	4640      	mov	r0, r8
 80073e6:	47d0      	blx	sl
 80073e8:	3001      	adds	r0, #1
 80073ea:	d0ad      	beq.n	8007348 <_printf_i+0x15c>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	079b      	lsls	r3, r3, #30
 80073f0:	d413      	bmi.n	800741a <_printf_i+0x22e>
 80073f2:	68e0      	ldr	r0, [r4, #12]
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	4298      	cmp	r0, r3
 80073f8:	bfb8      	it	lt
 80073fa:	4618      	movlt	r0, r3
 80073fc:	e7a6      	b.n	800734c <_printf_i+0x160>
 80073fe:	2301      	movs	r3, #1
 8007400:	4632      	mov	r2, r6
 8007402:	4649      	mov	r1, r9
 8007404:	4640      	mov	r0, r8
 8007406:	47d0      	blx	sl
 8007408:	3001      	adds	r0, #1
 800740a:	d09d      	beq.n	8007348 <_printf_i+0x15c>
 800740c:	3501      	adds	r5, #1
 800740e:	68e3      	ldr	r3, [r4, #12]
 8007410:	9903      	ldr	r1, [sp, #12]
 8007412:	1a5b      	subs	r3, r3, r1
 8007414:	42ab      	cmp	r3, r5
 8007416:	dcf2      	bgt.n	80073fe <_printf_i+0x212>
 8007418:	e7eb      	b.n	80073f2 <_printf_i+0x206>
 800741a:	2500      	movs	r5, #0
 800741c:	f104 0619 	add.w	r6, r4, #25
 8007420:	e7f5      	b.n	800740e <_printf_i+0x222>
 8007422:	bf00      	nop
 8007424:	0800fa47 	.word	0x0800fa47
 8007428:	0800fa58 	.word	0x0800fa58

0800742c <_raise_r>:
 800742c:	291f      	cmp	r1, #31
 800742e:	b538      	push	{r3, r4, r5, lr}
 8007430:	4605      	mov	r5, r0
 8007432:	460c      	mov	r4, r1
 8007434:	d904      	bls.n	8007440 <_raise_r+0x14>
 8007436:	2316      	movs	r3, #22
 8007438:	6003      	str	r3, [r0, #0]
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	bd38      	pop	{r3, r4, r5, pc}
 8007440:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007442:	b112      	cbz	r2, 800744a <_raise_r+0x1e>
 8007444:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007448:	b94b      	cbnz	r3, 800745e <_raise_r+0x32>
 800744a:	4628      	mov	r0, r5
 800744c:	f000 f830 	bl	80074b0 <_getpid_r>
 8007450:	4622      	mov	r2, r4
 8007452:	4601      	mov	r1, r0
 8007454:	4628      	mov	r0, r5
 8007456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800745a:	f000 b817 	b.w	800748c <_kill_r>
 800745e:	2b01      	cmp	r3, #1
 8007460:	d00a      	beq.n	8007478 <_raise_r+0x4c>
 8007462:	1c59      	adds	r1, r3, #1
 8007464:	d103      	bne.n	800746e <_raise_r+0x42>
 8007466:	2316      	movs	r3, #22
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	2001      	movs	r0, #1
 800746c:	e7e7      	b.n	800743e <_raise_r+0x12>
 800746e:	2100      	movs	r1, #0
 8007470:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007474:	4620      	mov	r0, r4
 8007476:	4798      	blx	r3
 8007478:	2000      	movs	r0, #0
 800747a:	e7e0      	b.n	800743e <_raise_r+0x12>

0800747c <raise>:
 800747c:	4b02      	ldr	r3, [pc, #8]	@ (8007488 <raise+0xc>)
 800747e:	4601      	mov	r1, r0
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	f7ff bfd3 	b.w	800742c <_raise_r>
 8007486:	bf00      	nop
 8007488:	20000090 	.word	0x20000090

0800748c <_kill_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4d07      	ldr	r5, [pc, #28]	@ (80074ac <_kill_r+0x20>)
 8007490:	2300      	movs	r3, #0
 8007492:	4604      	mov	r4, r0
 8007494:	4608      	mov	r0, r1
 8007496:	4611      	mov	r1, r2
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	f7fa ff05 	bl	80022a8 <_kill>
 800749e:	1c43      	adds	r3, r0, #1
 80074a0:	d102      	bne.n	80074a8 <_kill_r+0x1c>
 80074a2:	682b      	ldr	r3, [r5, #0]
 80074a4:	b103      	cbz	r3, 80074a8 <_kill_r+0x1c>
 80074a6:	6023      	str	r3, [r4, #0]
 80074a8:	bd38      	pop	{r3, r4, r5, pc}
 80074aa:	bf00      	nop
 80074ac:	2001346c 	.word	0x2001346c

080074b0 <_getpid_r>:
 80074b0:	f7fa bef2 	b.w	8002298 <_getpid>

080074b4 <_init>:
 80074b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b6:	bf00      	nop
 80074b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ba:	bc08      	pop	{r3}
 80074bc:	469e      	mov	lr, r3
 80074be:	4770      	bx	lr

080074c0 <_fini>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr
