
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072993                       # Number of seconds simulated
sim_ticks                                 72993037000                       # Number of ticks simulated
final_tick                                72993037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 177192                       # Simulator instruction rate (inst/s)
host_op_rate                                   183821                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49330670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685052                       # Number of bytes of host memory used
host_seconds                                  1479.67                       # Real time elapsed on the host
sim_insts                                   262185270                       # Number of instructions simulated
sim_ops                                     271993799                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            99072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             9728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               257792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41792                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               346                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               155                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               152                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1551                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4028                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              303371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              241996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              135903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1357280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              133273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1359911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3531734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         303371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         135903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         133273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             572548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             303371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             241996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             135903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1357280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             133273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1359911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3531734                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               36485570                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         36484692                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              578                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            36483979                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               36483587                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998926                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    271                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               70437                       # Number of system calls
system.cpu0.numCycles                        72993038                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     182428588                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   36485570                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          36483858                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     72975839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1493                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1925                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  248                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          72984925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499596                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12442      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     637      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36483323     49.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36488523     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72984925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499850                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499260                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7911                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5211                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 72970388                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  863                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   552                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 362                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             182430284                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  477                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   552                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8596                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    638                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1845                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 72970459                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2835                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             182429265                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          182430903                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            839179132                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       182434407                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            182423122                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7781                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1200                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            72966873                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           36485939                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         36481798                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        36481772                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 182427348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                182425014                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              491                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     72984925                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499489                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.707894                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13395      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9123578     12.50%     12.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18242420     24.99%     37.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           45605532     62.49%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72984925                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72972992     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            72966370     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           36485643     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             182425014                       # Type of FU issued
system.cpu0.iq.rate                          2.499211                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         437835412                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        182432880                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    182424187                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             182424998                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        36482087                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1554                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          580                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   552                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    502                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  136                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          182427437                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              262                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             72966873                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            36485939                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           155                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           107                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 407                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            182424494                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             72966262                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                   109451723                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                36483974                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             808                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       36482858                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          301                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          507                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     36482629                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          229                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  36485461                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499204                       # Inst execution rate
system.cpu0.iew.wb_sent                     182424276                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    182424203                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                109452414                       # num instructions producing a value
system.cpu0.iew.wb_consumers                109462248                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499200                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999910                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5341                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              384                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     72983981                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581365                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        14338      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     36484366     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1266      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9122308     12.50%     62.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18240897     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9120480     12.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           74      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          175      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           77      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     72983981                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           182418758                       # Number of instructions committed
system.cpu0.commit.committedOps             182422095                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     109450678                       # Number of memory references committed
system.cpu0.commit.loads                     72965319                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  36483568                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                145938907                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 148                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        72971408     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       72965319     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      36485359     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182422095                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   77                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   255411183                       # The number of ROB reads
system.cpu0.rob.rob_writes                  364855821                       # The number of ROB writes
system.cpu0.timesIdled                            247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  182418758                       # Number of Instructions Simulated
system.cpu0.committedOps                    182422095                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400140                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400140                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.499125                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.499125                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               182426891                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72972059                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                766171347                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               109453325                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              111264363                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          125.153254                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72966597                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              172                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         424224.401163                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   125.153254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.244440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.244440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        145939028                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       145939028                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     36483816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36483816                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     36482920                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36482920                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     72966736                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        72966736                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     72966736                       # number of overall hits
system.cpu0.dcache.overall_hits::total       72966736                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          202                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2369                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2571                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2571                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2571                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9208990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9208990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118804500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118804500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128013490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128013490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128013490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128013490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     36484018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36484018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     36485289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36485289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     72969307                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     72969307                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     72969307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     72969307                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000065                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000065                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000035                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000035                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45589.059406                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45589.059406                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50149.641199                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50149.641199                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49791.322443                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49791.322443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49791.322443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49791.322443                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.dcache.writebacks::total               11                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           68                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2254                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2254                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          134                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          317                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6080006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6080006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9967500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9967500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16047506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16047506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16047506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16047506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45373.179104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45373.179104                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54467.213115                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54467.213115                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50623.047319                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50623.047319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50623.047319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50623.047319                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               62                       # number of replacements
system.cpu0.icache.tags.tagsinuse          287.955922                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1485                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.897638                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.955922                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.562414                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.562414                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4231                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4231                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1485                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1485                       # number of overall hits
system.cpu0.icache.overall_hits::total           1485                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          440                       # number of overall misses
system.cpu0.icache.overall_misses::total          440                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     22876497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22876497                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     22876497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22876497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     22876497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22876497                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1925                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1925                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1925                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1925                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.228571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.228571                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.228571                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.228571                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.228571                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.228571                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51992.038636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51992.038636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51992.038636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51992.038636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51992.038636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51992.038636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           59                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           59                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          381                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          381                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19732503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19732503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19732503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19732503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19732503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19732503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.197922                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.197922                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.197922                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.197922                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.197922                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.197922                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51791.346457                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51791.346457                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51791.346457                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51791.346457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51791.346457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51791.346457                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               16088806                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         11159385                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1248859                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             9210299                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                8237616                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.439181                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1958564                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            525419                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        72967607                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          14139079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      77538625                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   16088806                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          10196180                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     57544467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2554771                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2094                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          405                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 13333573                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               268662                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          72963440                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.174791                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.360665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39148843     53.66%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 5044096      6.91%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5638822      7.73%     68.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                23131679     31.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72963440                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.220492                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.062644                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10087314                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             36972336                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 22266109                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2362438                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1273149                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1692650                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 4253                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              67071497                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6554                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1273149                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                11795116                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2095377                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      33447780                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 22873578                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1476346                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              63685086                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                307141                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           79356156                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            290716657                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        68217010                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             55739954                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                23616202                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1238985                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1261838                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4183382                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            10833143                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5419993                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           883145                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          353668                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  57764335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1688478                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 51296238                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           247778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       14271856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     44394573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        192168                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     72963440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.703040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.064084                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46542106     63.79%     63.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10362381     14.20%     77.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7243002      9.93%     87.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8815951     12.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72963440                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36379211     70.92%     70.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               65159      0.13%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             9852366     19.21%     90.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4999502      9.75%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51296238                       # Type of FU issued
system.cpu1.iq.rate                          0.703000                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         175803694                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         73725060                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     49459353                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              51296238                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          309797                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2707190                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       789139                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       211420                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1273149                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1589410                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               656941                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           59452834                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           521888                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             10833143                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             5419993                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1214431                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 90745                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           391                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        947682                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       359026                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1306708                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             50393399                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              9577019                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           902839                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           21                       # number of nop insts executed
system.cpu1.iew.exec_refs                    14436172                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 9796774                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         4142153                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3648668                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1740891                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      2401262                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2291985                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1356683                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   4859153                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.690627                       # Inst execution rate
system.cpu1.iew.wb_sent                      49856481                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     49459353                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 26686596                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 46937830                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.677826                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.568552                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       14271907                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1496310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1244623                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     70449038                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.641328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.390071                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     48819557     69.30%     69.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12753558     18.10%     87.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3710142      5.27%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1735141      2.46%     95.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1055821      1.50%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       458569      0.65%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       781550      1.11%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       481337      0.68%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       653363      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     70449038                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            40394298                       # Number of instructions committed
system.cpu1.commit.committedOps              45180957                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      12756807                       # Number of memory references committed
system.cpu1.commit.loads                      8125953                       # Number of loads committed
system.cpu1.commit.membars                     426492                       # Number of memory barriers committed
system.cpu1.commit.branches                   9075504                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 38335631                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              963331                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32358998     71.62%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          65152      0.14%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8125953     17.99%     89.75% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4630854     10.25%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         45180957                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               653363                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   128881874                       # The number of ROB reads
system.cpu1.rob.rob_writes                  121433186                       # The number of ROB writes
system.cpu1.timesIdled                            384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   40394298                       # Number of Instructions Simulated
system.cpu1.committedOps                     45180957                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.806384                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.806384                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.553592                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.553592                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                50786964                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29387505                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                181055913                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                30919916                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               19073044                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2395789                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           210735                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.895763                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11345458                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           211241                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            53.708598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       3423126500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   506.895763                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.990031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26133724                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26133724                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      7012301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7012301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3143129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3143129                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1020691                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1020691                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       130237                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       130237                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     10155430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10155430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     10155430                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10155430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       637059                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       637059                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       440958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       440958                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       147671                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       147671                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       210460                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       210460                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1078017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1078017                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1078017                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1078017                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  11347745429                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11347745429                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  15594361133                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15594361133                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   5682266762                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5682266762                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4003921326                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4003921326                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     42251274                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     42251274                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  26942106562                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26942106562                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  26942106562                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26942106562                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7649360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7649360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3584087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3584087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1168362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1168362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       340697                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       340697                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     11233447                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11233447                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     11233447                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11233447                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.083283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.083283                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.123032                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.123032                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.126391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.126391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.617734                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.617734                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.095965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.095965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.095965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.095965                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17812.707189                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17812.707189                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35364.731183                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35364.731183                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 38479.232632                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38479.232632                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 19024.619054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19024.619054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24992.283574                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24992.283574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24992.283574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24992.283574                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       162046                       # number of writebacks
system.cpu1.dcache.writebacks::total           162046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       110612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110612                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       187318                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       187318                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        28069                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        28069                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       297930                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       297930                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       297930                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       297930                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       526447                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       526447                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       253640                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       253640                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       119602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       119602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       210460                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       210460                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       780087                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       780087                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       780087                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       780087                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6090660130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6090660130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   9272650462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9272650462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   3917107308                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3917107308                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   3398630174                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3398630174                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     39579726                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     39579726                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  15363310592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15363310592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  15363310592                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15363310592                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.068822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.068822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.070768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.102367                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102367                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.617734                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.617734                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.069443                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069443                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.069443                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069443                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11569.370003                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11569.370003                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36558.312813                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36558.312813                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 32751.185666                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32751.185666                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 16148.580129                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16148.580129                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19694.355363                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19694.355363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19694.355363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19694.355363                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1917                       # number of replacements
system.cpu1.icache.tags.tagsinuse          365.048181                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13330933                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5829.004373                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   365.048181                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.712985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.712985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26669433                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26669433                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     13330933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13330933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     13330933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13330933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     13330933                       # number of overall hits
system.cpu1.icache.overall_hits::total       13330933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2640                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2640                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2640                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2640                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2640                       # number of overall misses
system.cpu1.icache.overall_misses::total         2640                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     47143453                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47143453                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     47143453                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47143453                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     47143453                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47143453                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     13333573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13333573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     13333573                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13333573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     13333573                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13333573                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000198                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000198                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17857.368561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17857.368561                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17857.368561                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17857.368561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17857.368561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17857.368561                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          353                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          353                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2287                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2287                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2287                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2287                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     36568537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36568537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     36568537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36568537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     36568537                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36568537                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15989.740708                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15989.740708                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15989.740708                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15989.740708                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15989.740708                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15989.740708                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               17489333                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         11692729                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1422595                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             9815386                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                8750900                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.154925                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2277540                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            557095                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        72965358                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          14487332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      83483903                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   17489333                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          11028440                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     57003691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2936551                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          497                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 13514249                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               341066                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          72959806                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.274822                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.379226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                36771876     50.40%     50.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 4717382      6.47%     56.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 6118257      8.39%     65.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                25352291     34.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72959806                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.239694                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.144158                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                10438791                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             34873993                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 24047387                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              2135622                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1464003                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1958350                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 4292                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              71364319                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6594                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1464003                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                12302020                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2496534                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      31095768                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 24253216                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1348255                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              67208199                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                354698                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           83216139                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            305522800                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        71834830                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             54438679                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                28777460                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1094200                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       1145503                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4216143                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11020121                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5329468                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           690549                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          257055                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  60954126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1577965                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 51066602                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           836812                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       18141344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     58627978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        283691                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     72959806                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.699928                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.972995                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43827459     60.07%     60.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12138256     16.64%     76.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           12053927     16.52%     93.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4940164      6.77%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72959806                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5313936     45.63%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     45.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4130423     35.47%     81.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              2200804     18.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             36831853     72.13%     72.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               66824      0.13%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9560671     18.72%     90.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4607254      9.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51066602                       # Type of FU issued
system.cpu2.iq.rate                          0.699875                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   11645164                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.228039                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         187574986                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         80676904                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     49367067                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              62711766                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           76569                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3346087                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         3469                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1020519                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       140798                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1464003                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1958245                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               570696                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           62532116                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           604057                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11020121                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             5329468                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           1061542                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 73511                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          3469                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect       1078428                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       445950                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1524378                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             50231570                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              9252309                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           835032                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           25                       # number of nop insts executed
system.cpu2.iew.exec_refs                    13778907                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 9905465                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         4408224                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        3331077                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1916526                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      2491698                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1912365                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches      1418712                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   4526598                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.688430                       # Inst execution rate
system.cpu2.iew.wb_sent                      49708782                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     49367067                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 26955223                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 49640452                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.676582                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.543009                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       18141371                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        1294274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1418323                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     69939392                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.634703                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.281606                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     47607107     68.07%     68.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     12930483     18.49%     86.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3995427      5.71%     92.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2262989      3.24%     95.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1110363      1.59%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       860020      1.23%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       555367      0.79%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       334399      0.48%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       283237      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69939392                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            39372214                       # Number of instructions committed
system.cpu2.commit.committedOps              44390747                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      11982983                       # Number of memory references committed
system.cpu2.commit.loads                      7674034                       # Number of loads committed
system.cpu2.commit.membars                     442951                       # Number of memory barriers committed
system.cpu2.commit.branches                   8957535                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 37750587                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             1000372                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        32340944     72.86%     72.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          66820      0.15%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        7674034     17.29%     90.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4308949      9.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         44390747                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               283237                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   131639452                       # The number of ROB reads
system.cpu2.rob.rob_writes                  128092841                       # The number of ROB writes
system.cpu2.timesIdled                            798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           5552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   39372214                       # Number of Instructions Simulated
system.cpu2.committedOps                     44390747                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.853220                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.853220                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.539601                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.539601                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                49840777                       # number of integer regfile reads
system.cpu2.int_regfile_writes               29795922                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                178845020                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                29813852                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               18593563                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1909075                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           217153                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.529201                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11706191                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           217661                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.781757                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       3467013500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   507.529201                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.991268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25923640                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25923640                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      7138353                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7138353                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3089610                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3089610                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       792625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       792625                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       149387                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       149387                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     10227963                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        10227963                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     10227963                       # number of overall hits
system.cpu2.dcache.overall_hits::total       10227963                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       690823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       690823                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       405110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       405110                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       153963                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       153963                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       200296                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       200296                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1095933                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1095933                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1095933                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1095933                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  13112158653                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13112158653                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  13556471555                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13556471555                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   5665697401                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   5665697401                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   3391954702                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   3391954702                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     29912838                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     29912838                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  26668630208                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26668630208                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  26668630208                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26668630208                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7829176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7829176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3494720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3494720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       946588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       946588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       349683                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       349683                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     11323896                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11323896                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     11323896                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11323896                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.088237                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.088237                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.115921                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.115921                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.162650                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.162650                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.572793                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.572793                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.096781                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.096781                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.096781                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.096781                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18980.489435                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18980.489435                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33463.680371                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33463.680371                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 36799.084202                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36799.084202                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16934.710139                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16934.710139                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24334.179378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24334.179378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24334.179378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24334.179378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       166702                       # number of writebacks
system.cpu2.dcache.writebacks::total           166702                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       123477                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       123477                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       168729                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       168729                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        40629                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        40629                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       292206                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       292206                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       292206                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       292206                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       567346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       567346                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       236381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       236381                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       113334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       113334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       200296                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       200296                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       803727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       803727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       803727                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       803727                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   7084346339                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7084346339                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   8257132409                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8257132409                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   3379463806                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   3379463806                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2813179298                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2813179298                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     26718162                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     26718162                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  15341478748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15341478748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  15341478748                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15341478748                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.072466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.067639                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067639                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.119729                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.119729                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.572793                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.572793                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.070976                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.070976                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.070976                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.070976                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12486.818166                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12486.818166                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34931.455612                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34931.455612                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29818.622885                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29818.622885                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14045.109728                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14045.109728                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19087.922576                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19087.922576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19087.922576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19087.922576                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5245                       # number of replacements
system.cpu2.icache.tags.tagsinuse          358.736318                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13507874                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5610                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2407.820677                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   358.736318                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.700657                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.700657                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27034108                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27034108                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     13507874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13507874                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     13507874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13507874                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     13507874                       # number of overall hits
system.cpu2.icache.overall_hits::total       13507874                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         6375                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6375                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         6375                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6375                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         6375                       # number of overall misses
system.cpu2.icache.overall_misses::total         6375                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    103837909                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    103837909                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    103837909                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    103837909                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    103837909                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    103837909                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     13514249                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13514249                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     13514249                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13514249                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     13514249                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13514249                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000472                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000472                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000472                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000472                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000472                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000472                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16288.299451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16288.299451                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16288.299451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16288.299451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16288.299451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16288.299451                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          765                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          765                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          765                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          765                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          765                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          765                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         5610                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5610                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         5610                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5610                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         5610                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5610                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     79708578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     79708578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     79708578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     79708578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     79708578                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     79708578                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000415                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000415                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000415                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000415                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14208.302674                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14208.302674                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14208.302674                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14208.302674                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14208.302674                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14208.302674                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3830.988489                       # Cycle average of tags in use
system.l2.tags.total_refs                      699517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    176.023402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2851.206603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       316.947691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.037302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       152.653430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       143.868432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       150.299571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       136.975462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.043506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.058456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3931                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.060638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1097138                       # Number of tag accesses
system.l2.tags.data_accesses                  1097138                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2095                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              180472                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                5379                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              185929                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  373934                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           328759                       # number of Writeback hits
system.l2.Writeback_hits::total                328759                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    75                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2095                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               180540                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 5379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               185936                       # number of demand (read+write) hits
system.l2.demand_hits::total                   374009                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu0.data                  27                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2095                       # number of overall hits
system.l2.overall_hits::cpu1.data              180540                       # number of overall hits
system.l2.overall_hits::cpu2.inst                5379                       # number of overall hits
system.l2.overall_hits::cpu2.data              185936                       # number of overall hits
system.l2.overall_hits::total                  374009                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               349                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               102                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               192                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               147                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               231                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               147                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1168                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data         157166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data         139407                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             296573                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        48580                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        37894                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            86474                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2993                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                192                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1548                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                231                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1559                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4161                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               349                       # number of overall misses
system.l2.overall_misses::cpu0.data               282                       # number of overall misses
system.l2.overall_misses::cpu1.inst               192                       # number of overall misses
system.l2.overall_misses::cpu1.data              1548                       # number of overall misses
system.l2.overall_misses::cpu2.inst               231                       # number of overall misses
system.l2.overall_misses::cpu2.data              1559                       # number of overall misses
system.l2.overall_misses::total                  4161                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18627500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5513500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      9985500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7821500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst     11960000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7795500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        61703500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      5019500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5019500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9585500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74301500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74866500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     158753500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      9985500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     82123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     11960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        220457000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18627500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15099000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      9985500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     82123000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     11960000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82662000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       220457000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          180619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            5610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          186076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              375102                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       328759                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            328759                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data       157168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data       139411                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           296580                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        48583                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        37896                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          86479                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3068                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           182088                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             5610                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           187495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               378170                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          182088                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            5610                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          187495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              378170                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.916010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.790698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.083953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.041176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003114                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999971                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999976                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999938                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999942                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.953710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975554                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.916010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.912621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.083953                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.008501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.041176                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.008315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011003                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.916010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.912621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.083953                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.008501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.041176                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.008315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011003                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53373.925501                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54053.921569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52007.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53207.482993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51774.891775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53030.612245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52828.339041                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    31.937569                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    16.925007                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     1.090984                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.612901                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53034.618130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53021.600567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53041.597060                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53373.925501                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53542.553191                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52007.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53051.033592                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51774.891775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53022.450289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52981.735160                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53373.925501                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53542.553191                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52007.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53051.033592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51774.891775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53022.450289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52981.735160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                133                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                133                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1035                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data       157166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data       139407                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        296573                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        48580                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        37894                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        86474                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2993                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4028                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4028                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14200500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4053500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      6313000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5990500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6182000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42396000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   6369214012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   5648886682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  12018100694                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1968162652                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1535004404                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   3503167056                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7343000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    121365000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14200500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11396500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     62883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163761000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14200500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11396500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     62883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    163761000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.908136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.744186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.067774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.027094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002759                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999971                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999938                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.953710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975554                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.908136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.893204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.067774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.008501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.027094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.008272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.908136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.893204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.067774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.008501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.027094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.008272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010651                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42223.958333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40729.032258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40751.700680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40694.244604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40962.318841                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40525.393609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.825224                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40523.246196                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40513.846274                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40507.848314                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40511.217892                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40794.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40539.257673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40528.682720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40549.615770                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41291.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40729.032258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40559.431525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40543.520309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40655.660377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41041.907514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41291.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40729.032258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40559.431525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40543.520309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40655.660377                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1035                       # Transaction distribution
system.membus.trans_dist::ReadResp               1035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           492321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         408612                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          383047                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1292038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1292038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           517888                       # Total snoops (count)
system.membus.snoop_fanout::samples            905115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  905115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              905115                       # Request fanout histogram
system.membus.reqLayer0.occupancy           576394543                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          592218375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1335141                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1335141                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           328759                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          492328                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        408617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         900945                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2140                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1663207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1651141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3331543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       146368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     22024576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       359040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     22668608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45243456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1480326                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2570314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                2570314    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2570314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1619627055                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            572997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            475994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3448963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1207703200                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           8453922                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1244731986                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
