Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Wed Sep 17 12:32:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_AIPrototype2_impl_1.twr lab3_AIPrototype2_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab3/e155-lab3/lab3_AIPrototype2/promote.xml

-----------------------------------------
Design:          keypad_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 83.3333 [get_pins {u_hfosc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 91.0555%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
seg_anodes_i2/Q                         |          No required time
seg_anodes_i1/Q                         |          No required time
seg_cathodes_i6/Q                       |          No required time
seg_cathodes_i5/Q                       |          No required time
seg_cathodes_i4/Q                       |          No required time
seg_cathodes_i3/Q                       |          No required time
seg_cathodes_i2/Q                       |          No required time
seg_cathodes_i1/Q                       |          No required time
u_scanner/keypad_cols_i4/Q              |          No required time
u_scanner/keypad_cols_i3/Q              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        13
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
keypad_rows[0]                          |                     input
keypad_rows[1]                          |                     input
keypad_rows[2]                          |                     input
keypad_rows[3]                          |                     input
seg_anodes[0]                           |                    output
seg_anodes[1]                           |                    output
seg_cathodes[0]                         |                    output
seg_cathodes[1]                         |                    output
seg_cathodes[2]                         |                    output
seg_cathodes[3]                         |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        17
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333 [get_pins {u_hfosc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
u_hfosc/CLKHF (MPW)                     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u_oneshot/debounce_counter_i3/D          |   67.486 ns 
u_oneshot/debounce_counter_i5/D          |   67.486 ns 
u_oneshot/debounce_counter_i7/D          |   67.486 ns 
u_oneshot/debounce_counter_i2/D          |   67.539 ns 
u_oneshot/debounce_counter_i4/D          |   67.539 ns 
u_oneshot/debounce_counter_i6/D          |   67.539 ns 
u_oneshot/debounce_counter_i1/D          |   67.539 ns 
u_oneshot/debounce_counter_i0/D          |   69.799 ns 
{u_oneshot/key_code_reg_i0_i1/SP   u_oneshot/key_code_reg_i0_i0/SP}              
                                         |   70.341 ns 
{u_oneshot/key_code_reg_i0_i3/SP   u_oneshot/key_code_reg_i0_i2/SP}              
                                         |   70.341 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i3/D  (SLICE_R18C14C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.486 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.080                 20.672  7       
u_oneshot/i691_2_lut/B->u_oneshot/i691_2_lut/Z
                                          SLICE_R18C14C      B0_TO_F0_DELAY      0.476                 21.148  1       
u_oneshot/n655                                               NET DELAY           0.000                 21.148  1       
u_oneshot/debounce_counter_i3/D                              ENDPOINT            0.000                 21.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i3/CK   u_oneshot/debounce_counter_i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.147)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.486  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i5/D  (SLICE_R17C15C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.486 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.080                 20.672  7       
u_oneshot/i693_2_lut/B->u_oneshot/i693_2_lut/Z
                                          SLICE_R17C15C      B0_TO_F0_DELAY      0.476                 21.148  1       
u_oneshot/n651                                               NET DELAY           0.000                 21.148  1       
u_oneshot/debounce_counter_i5/D                              ENDPOINT            0.000                 21.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.147)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.486  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i7/D  (SLICE_R17C15B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.486 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.080                 20.672  7       
u_oneshot/i696_2_lut/B->u_oneshot/i696_2_lut/Z
                                          SLICE_R17C15B      B0_TO_F0_DELAY      0.476                 21.148  1       
u_oneshot/n647                                               NET DELAY           0.000                 21.148  1       
u_oneshot/debounce_counter_i7/D                              ENDPOINT            0.000                 21.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i7/CK   u_oneshot/debounce_counter_i6/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.147)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.486  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i2/D  (SLICE_R18C14C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.539 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.027                 20.619  7       
u_oneshot/i690_2_lut/B->u_oneshot/i690_2_lut/Z
                                          SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 21.095  1       
u_oneshot/n657                                               NET DELAY           0.000                 21.095  1       
u_oneshot/debounce_counter_i2/D                              ENDPOINT            0.000                 21.095  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i3/CK   u_oneshot/debounce_counter_i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.094)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.539  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i4/D  (SLICE_R17C15C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.539 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.027                 20.619  7       
u_oneshot/i692_2_lut/B->u_oneshot/i692_2_lut/Z
                                          SLICE_R17C15C      C1_TO_F1_DELAY      0.476                 21.095  1       
u_oneshot/n653                                               NET DELAY           0.000                 21.095  1       
u_oneshot/debounce_counter_i4/D                              ENDPOINT            0.000                 21.095  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.094)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.539  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i6/D  (SLICE_R17C15B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.539 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.027                 20.619  7       
u_oneshot/i694_2_lut/B->u_oneshot/i694_2_lut/Z
                                          SLICE_R17C15B      C1_TO_F1_DELAY      0.476                 21.095  1       
u_oneshot/n649                                               NET DELAY           0.000                 21.095  1       
u_oneshot/debounce_counter_i6/D                              ENDPOINT            0.000                 21.095  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i7/CK   u_oneshot/debounce_counter_i6/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.094)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.539  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i1/D  (SLICE_R18C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.539 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_oneshot/i667_2_lut/B->u_oneshot/i667_2_lut/Z
                                          SLICE_R18C15C      C0_TO_F0_DELAY      0.449                 14.975  1       
u_oneshot/n970                                               NET DELAY           2.168                 17.143  1       
u_scanner/i1_4_lut_adj_18/A->u_scanner/i1_4_lut_adj_18/Z
                                          SLICE_R18C15B      D1_TO_F1_DELAY      0.449                 17.592  7       
u_oneshot/n705                                               NET DELAY           3.027                 20.619  7       
u_oneshot/i689_2_lut/B->u_oneshot/i689_2_lut/Z
                                          SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 21.095  1       
u_oneshot/n659                                               NET DELAY           0.000                 21.095  1       
u_oneshot/debounce_counter_i1/D                              ENDPOINT            0.000                 21.095  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i0/CK   u_oneshot/debounce_counter_i1/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(21.094)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   67.539  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : u_oneshot/debounce_counter_i0/D  (SLICE_R18C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.799 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.485                 14.579  9       
u_oneshot/i1_2_lut/B->u_oneshot/i1_2_lut/Z
                                          SLICE_R18C14D      B0_TO_F0_DELAY      0.476                 15.055  2       
u_oneshot/n835                                               NET DELAY           0.304                 15.359  2       
u_oneshot/i1538_4_lut_4_lut/D->u_oneshot/i1538_4_lut_4_lut/Z
                                          SLICE_R18C14D      C1_TO_F1_DELAY      0.449                 15.808  1       
u_oneshot/n1919                                              NET DELAY           2.551                 18.359  1       
u_oneshot/i334_4_lut/A->u_oneshot/i334_4_lut/Z
                                          SLICE_R18C14B      A0_TO_F0_DELAY      0.476                 18.835  1       
u_oneshot/n637                                               NET DELAY           0.000                 18.835  1       
u_oneshot/debounce_counter_i0/D                              ENDPOINT            0.000                 18.835  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/debounce_counter_i0/CK   u_oneshot/debounce_counter_i1/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.834)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.799  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : {u_oneshot/key_code_reg_i0_i1/SP   u_oneshot/key_code_reg_i0_i0/SP}  (SLICE_R18C17B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.341 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_scanner/i1_2_lut_3_lut_adj_20/C->u_scanner/i1_2_lut_3_lut_adj_20/Z
                                          SLICE_R18C16A      C0_TO_F0_DELAY      0.449                 14.975  2       
u_oneshot/n150                                               NET DELAY           3.318                 18.293  2       
{u_oneshot/key_code_reg_i0_i1/SP   u_oneshot/key_code_reg_i0_i0/SP}
                                                             ENDPOINT            0.000                 18.293  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/key_code_reg_i0_i1/CK   u_oneshot/key_code_reg_i0_i0/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.292)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.341  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_oneshot/debounce_counter_i4/Q  (SLICE_R17C15C)
Path End         : {u_oneshot/key_code_reg_i0_i3/SP   u_oneshot/key_code_reg_i0_i2/SP}  (SLICE_R18C17D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.341 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
u_oneshot/clk                                                NET DELAY           5.499                  5.499  45      
{u_oneshot/debounce_counter_i5/CK   u_oneshot/debounce_counter_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u_oneshot/debounce_counter_i4/CK->u_oneshot/debounce_counter_i4/Q
                                          SLICE_R17C15C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
u_oneshot/debounce_counter[4]                                NET DELAY           2.141                  9.028  2       
u_oneshot/i1445_4_lut/A->u_oneshot/i1445_4_lut/Z
                                          SLICE_R17C15D      A0_TO_F0_DELAY      0.449                  9.477  1       
u_oneshot/n1837                                              NET DELAY           2.168                 11.645  1       
u_oneshot/i4_4_lut/B->u_oneshot/i4_4_lut/Z
                                          SLICE_R18C15A      D1_TO_F1_DELAY      0.449                 12.094  9       
u_oneshot/n813                                               NET DELAY           2.432                 14.526  9       
u_scanner/i1_2_lut_3_lut_adj_20/C->u_scanner/i1_2_lut_3_lut_adj_20/Z
                                          SLICE_R18C16A      C0_TO_F0_DELAY      0.449                 14.975  2       
u_oneshot/n150                                               NET DELAY           3.318                 18.293  2       
{u_oneshot/key_code_reg_i0_i3/SP   u_oneshot/key_code_reg_i0_i2/SP}
                                                             ENDPOINT            0.000                 18.293  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  45      
u_oneshot/clk                                                NET DELAY           5.499                 88.832  45      
{u_oneshot/key_code_reg_i0_i3/CK   u_oneshot/key_code_reg_i0_i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.292)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   70.341  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u_oneshot/debounce_counter_i0/D          |    1.743 ns 
older_key_i0_i3/D                        |    1.743 ns 
older_key_i0_i2/D                        |    1.743 ns 
reset_counter_188__i3/D                  |    1.743 ns 
reset_counter_188__i2/D                  |    1.743 ns 
reset_counter_188__i0/D                  |    1.743 ns 
reset_counter_188__i1/D                  |    1.743 ns 
older_key_i0_i0/D                        |    1.743 ns 
older_key_i0_i1/D                        |    1.743 ns 
seg_anodes_i1/D                          |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_scanner/stable_key_valid/Q  (SLICE_R18C13C)
Path End         : u_oneshot/debounce_counter_i0/D  (SLICE_R18C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
u_scanner/stable_key_valid/CK                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_scanner/stable_key_valid/CK->u_scanner/stable_key_valid/Q
                                          SLICE_R18C13C      CLK_TO_Q1_DELAY  0.779                  3.863  11      
u_oneshot/key_valid                                          NET DELAY        0.712                  4.575  11      
u_oneshot/i334_4_lut/D->u_oneshot/i334_4_lut/Z
                                          SLICE_R18C14B      D0_TO_F0_DELAY   0.252                  4.827  1       
u_oneshot/n637                                               NET DELAY        0.000                  4.827  1       
u_oneshot/debounce_counter_i0/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{u_oneshot/debounce_counter_i0/CK   u_oneshot/debounce_counter_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : recent_key_i0_i3/Q  (SLICE_R18C26B)
Path End         : older_key_i0_i3/D  (SLICE_R18C26D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{recent_key_i0_i3/CK   recent_key_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
recent_key_i0_i3/CK->recent_key_i0_i3/Q   SLICE_R18C26B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
recent_key[3]                                                NET DELAY        0.712                  4.575  2       
SLICE_29/D0->SLICE_29/F0                  SLICE_R18C26D      D0_TO_F0_DELAY   0.252                  4.827  1       
recent_key[3].sig_002.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
older_key_i0_i3/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{older_key_i0_i3/CK   older_key_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : recent_key_i0_i2/Q  (SLICE_R18C26B)
Path End         : older_key_i0_i2/D  (SLICE_R18C26D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{recent_key_i0_i3/CK   recent_key_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
recent_key_i0_i2/CK->recent_key_i0_i2/Q   SLICE_R18C26B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
recent_key[2]                                                NET DELAY        0.712                  4.575  2       
SLICE_29/D1->SLICE_29/F1                  SLICE_R18C26D      D1_TO_F1_DELAY   0.252                  4.827  1       
recent_key[2].sig_003.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
older_key_i0_i2/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{older_key_i0_i3/CK   older_key_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_counter_188__i1/Q  (SLICE_R19C11D)
Path End         : reset_counter_188__i3/D  (SLICE_R19C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
reset_counter_188__i1/CK->reset_counter_188__i1/Q
                                          SLICE_R19C11D      CLK_TO_Q1_DELAY  0.779                  3.863  5       
reset_counter[1]                                             NET DELAY        0.712                  4.575  5       
i1122_3_lut/B->i1122_3_lut/Z              SLICE_R19C11B      D0_TO_F0_DELAY   0.252                  4.827  1       
reset_counter_3__N_1[3]                                      NET DELAY        0.000                  4.827  1       
reset_counter_188__i3/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i3/CK   reset_counter_188__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_counter_188__i0/Q  (SLICE_R19C11D)
Path End         : reset_counter_188__i2/D  (SLICE_R19C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
reset_counter_188__i0/CK->reset_counter_188__i0/Q
                                          SLICE_R19C11D      CLK_TO_Q0_DELAY  0.779                  3.863  5       
reset_counter[0]                                             NET DELAY        0.712                  4.575  5       
i1115_2_lut_4_lut/A->i1115_2_lut_4_lut/Z  SLICE_R19C11B      D1_TO_F1_DELAY   0.252                  4.827  1       
reset_counter_3__N_1[2]                                      NET DELAY        0.000                  4.827  1       
reset_counter_188__i2/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i3/CK   reset_counter_188__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_counter_188__i1/Q  (SLICE_R19C11D)
Path End         : reset_counter_188__i0/D  (SLICE_R19C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
reset_counter_188__i1/CK->reset_counter_188__i1/Q
                                          SLICE_R19C11D      CLK_TO_Q1_DELAY  0.779                  3.863  5       
reset_counter[1]                                             NET DELAY        0.712                  4.575  5       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R19C11D      D0_TO_F0_DELAY   0.252                  4.827  1       
n1595                                                        NET DELAY        0.000                  4.827  1       
reset_counter_188__i0/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_counter_188__i0/Q  (SLICE_R19C11D)
Path End         : reset_counter_188__i1/D  (SLICE_R19C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
reset_counter_188__i0/CK->reset_counter_188__i0/Q
                                          SLICE_R19C11D      CLK_TO_Q0_DELAY  0.779                  3.863  5       
reset_counter[0]                                             NET DELAY        0.712                  4.575  5       
i1108_2_lut_3_lut/A->i1108_2_lut_3_lut/Z  SLICE_R19C11D      D1_TO_F1_DELAY   0.252                  4.827  1       
reset_counter_3__N_1[1]                                      NET DELAY        0.000                  4.827  1       
reset_counter_188__i1/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{reset_counter_188__i0/CK   reset_counter_188__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : recent_key_i0_i0/Q  (SLICE_R18C26A)
Path End         : older_key_i0_i0/D  (SLICE_R18C26C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{recent_key_i0_i0/CK   recent_key_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
recent_key_i0_i0/CK->recent_key_i0_i0/Q   SLICE_R18C26A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
recent_key[0]                                                NET DELAY        0.712                  4.575  2       
SLICE_24/D0->SLICE_24/F0                  SLICE_R18C26C      D0_TO_F0_DELAY   0.252                  4.827  1       
recent_key[0].sig_001.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
older_key_i0_i0/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{older_key_i0_i0/CK   older_key_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : recent_key_i0_i1/Q  (SLICE_R18C26A)
Path End         : older_key_i0_i1/D  (SLICE_R18C26C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{recent_key_i0_i0/CK   recent_key_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
recent_key_i0_i1/CK->recent_key_i0_i1/Q   SLICE_R18C26A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
recent_key[1]                                                NET DELAY        0.712                  4.575  2       
SLICE_24/D1->SLICE_24/F1                  SLICE_R18C26C      D1_TO_F1_DELAY   0.252                  4.827  1       
recent_key[1].sig_004.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
older_key_i0_i1/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{older_key_i0_i0/CK   older_key_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : digit_select_c/Q  (SLICE_R18C27D)
Path End         : seg_anodes_i1/D  (SLICE_R17C28D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
digit_select_c/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digit_select_c/CK->digit_select_c/Q       SLICE_R18C27D      CLK_TO_Q1_DELAY  0.779                  3.863  7       
digit_select                                                 NET DELAY        0.712                  4.575  7       
SLICE_21/D1->SLICE_21/F1                  SLICE_R17C28D      D1_TO_F1_DELAY   0.252                  4.827  1       
digit_select.sig_006.FeedThruLUT                             NET DELAY        0.000                  4.827  1       
seg_anodes_i1/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u_hfosc/CLKHF                             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
u_oneshot/clk                                                NET DELAY        3.084                  3.084  46      
{seg_anodes_i2/CK   seg_anodes_i1/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



