PCIe Protocol Pipeline â€“ RTL + DV Projects

This repository contains a connected set of RTL Design + SystemVerilog Verification projects that together simulate a PCIe data path: from FIFO buffering to Physical Layer decoding and TLP parsing with MMIO interface.

ğŸ”§ Project Structure

pcie_protocol_pipeline/

â”œâ”€â”€ 01_SmartFIFO/

â”‚   â”œâ”€â”€ rtl/

â”‚   â”œâ”€â”€ tb/

â”‚   â”œâ”€â”€ doc/

â”‚   â”œâ”€â”€ sim/

â”‚   â””â”€â”€ README.md

â”‚

â”œâ”€â”€ 02_PCIe_PHY_Decoder/

â”‚   â”œâ”€â”€ rtl/

â”‚   â”œâ”€â”€ tb/

â”‚   â”œâ”€â”€ doc/

â”‚   â”œâ”€â”€ sim/

â”‚   â””â”€â”€ README.md

â”‚

â”œâ”€â”€ 03_PCIe_TLP_Decoder/

â”‚   â”œâ”€â”€ rtl/

â”‚   â”œâ”€â”€ tb/

â”‚   â”œâ”€â”€ doc/

â”‚   â”œâ”€â”€ sim/

â”‚   â””â”€â”€ README.md

â”‚

â”œâ”€â”€ dut_top/

â”‚   â”œâ”€â”€ rtl/

â”‚   â”œâ”€â”€ tb/

â”‚   â””â”€â”€ waveform/

â”‚

â”œâ”€â”€ shared_libs/

â”‚   â”œâ”€â”€ packages/

â”‚   â”œâ”€â”€ sv_interfaces/

â”‚   â””â”€â”€ macros/

â”‚

â”œâ”€â”€ scripts/

â”œâ”€â”€ waveform_dumps/

â”œâ”€â”€ Makefile

â””â”€â”€ README.md


## ğŸ“ Projects



### ğŸ”¹ 1. SmartFIFO â€“ Parametric Synchronous FIFO  

**Folder:** `01_SmartFIFO/`  

Designs a configurable FIFO in Verilog with SystemVerilog assertions and coverage. Used as a buffer between modules in the PCIe pipeline.



---



### ğŸ”¹ 2. PCIe PHY Decoder â€“ 8b/10b + Lane Deskew  

**Folder:** `02_PCIe_PHY_Decoder/`  

Implements PCIe physical layer decoder (Gen1-style). Includes 8b/10b decoding, disparity checking, comma detection, and lane deskew.



---



### ğŸ”¹ 3. PCIe TLP Decoder â€“ Transaction Layer + MMIO  

**Folder:** `03_PCIe_TLP_Decoder/`  

Parses PCIe TLP packets and maps them to a register interface using MMIO-style decoding. Simulates endpoint behavior in SoCs.



---



## ğŸ“¦ Integration



- `dut_top/`: Integration testbench for FIFO â†’ PHY â†’ TLP

- `shared_libs/`: Common packages, SV interfaces, macros

- `scripts/`: Stimulus generators and helpers

- `waveform_dumps/`: Store `.vcd`, `.fst`, and waveform snapshots



---



## ğŸ›  Tools Used



- Verilog / SystemVerilog / SVA

- Icarus Verilog / ModelSim / GTKWave

- Python (for scripts)

- Git & GitHub



---



## ğŸ§  Skills Demonstrated



- RTL Design (FSMs, parameterization, pipelines)

- Protocol-level design (PCIe physical + transaction layer)

- SystemVerilog Verification (testbenches, assertions, coverage)

- Modular project structuring and reuse



---



## ğŸ‘¨â€ğŸ’» Author



**Pradeep M Navalagi**  

M.Tech â€“ VLSI Design & Embedded Systems  

RVCE, Bangalore
