
TempHumiditySensorTest-DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000610c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080062a0  080062a0  000072a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006674  08006674  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006674  08006674  00007674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800667c  0800667c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800667c  0800667c  0000767c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006680  08006680  00007680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006684  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001d4  08006858  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08006858  00008430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4d7  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b4d  00000000  00000000  000156db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00017228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c9  00000000  00000000  00017ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c66c  00000000  00000000  00018871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb95  00000000  00000000  00034edd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7aae  00000000  00000000  00043a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb520  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044d4  00000000  00000000  000eb564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000efa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006284 	.word	0x08006284

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08006284 	.word	0x08006284

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bb4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000bb8:	f003 0301 	and.w	r3, r3, #1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d013      	beq.n	8000be8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000bc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bc4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000bc8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00b      	beq.n	8000be8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000bd0:	e000      	b.n	8000bd4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000bd2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000bd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000bde:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000be8:	687b      	ldr	r3, [r7, #4]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <_write>:
/* USER CODE BEGIN 0 */

// ... inside main.c or a separate syscalls.c file ...

int _write(int file, char *ptr, int len)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	e009      	b.n	8000c1c <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	1c5a      	adds	r2, r3, #1
 8000c0c:	60ba      	str	r2, [r7, #8]
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff ffc9 	bl	8000ba8 <ITM_SendChar>
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	dbf1      	blt.n	8000c08 <_write+0x12>
    }
    return len;
 8000c24:	687b      	ldr	r3, [r7, #4]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3718      	adds	r7, #24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <delay>:


void delay(uint16_t time){
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <delay+0x30>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim6)) < time);
 8000c42:	bf00      	nop
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <delay+0x30>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d3f9      	bcc.n	8000c44 <delay+0x14>
}
 8000c50:	bf00      	nop
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	200001f0 	.word	0x200001f0

08000c64 <Set_Pin_Output>:
float Temperature = 0;
float Humidity = 0;
uint8_t Presence = 0;

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	807b      	strh	r3, [r7, #2]
GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
GPIO_InitStruct.Pin = GPIO_Pin;
 8000c80:	887b      	ldrh	r3, [r7, #2]
 8000c82:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000c8c:	f107 030c 	add.w	r3, r7, #12
 8000c90:	4619      	mov	r1, r3
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f000 fd7c 	bl	8001790 <HAL_GPIO_Init>
}
 8000c98:	bf00      	nop
 8000c9a:	3720      	adds	r7, #32
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	807b      	strh	r3, [r7, #2]
GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 030c 	add.w	r3, r7, #12
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
GPIO_InitStruct.Pin = GPIO_Pin;
 8000cbc:	887b      	ldrh	r3, [r7, #2]
 8000cbe:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000cc8:	f107 030c 	add.w	r3, r7, #12
 8000ccc:	4619      	mov	r1, r3
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f000 fd5e 	bl	8001790 <HAL_GPIO_Init>
}
 8000cd4:	bf00      	nop
 8000cd6:	3720      	adds	r7, #32
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <DHT11_Start>:

void DHT11_Start (void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce6:	f7ff ffbd 	bl	8000c64 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8000cea:	2200      	movs	r2, #0
 8000cec:	2102      	movs	r1, #2
 8000cee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf2:	f000 fed7 	bl	8001aa4 <HAL_GPIO_WritePin>
	delay (18000);   // wait for 18ms
 8000cf6:	f244 6050 	movw	r0, #18000	@ 0x4650
 8000cfa:	f7ff ff99 	bl	8000c30 <delay>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2102      	movs	r1, #2
 8000d02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d06:	f000 fecd 	bl	8001aa4 <HAL_GPIO_WritePin>
	delay (20);
 8000d0a:	2014      	movs	r0, #20
 8000d0c:	f7ff ff90 	bl	8000c30 <delay>
	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 8000d10:	2102      	movs	r1, #2
 8000d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d16:	f7ff ffc3 	bl	8000ca0 <Set_Pin_Input>
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <Check_Response>:

uint8_t Check_Response (void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8000d28:	2028      	movs	r0, #40	@ 0x28
 8000d2a:	f7ff ff81 	bl	8000c30 <delay>
	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8000d2e:	2102      	movs	r1, #2
 8000d30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d34:	f000 fe9e 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d10f      	bne.n	8000d5e <Check_Response+0x40>
	{
		delay (80);
 8000d3e:	2050      	movs	r0, #80	@ 0x50
 8000d40:	f7ff ff76 	bl	8000c30 <delay>
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8000d44:	2102      	movs	r1, #2
 8000d46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d4a:	f000 fe93 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d002      	beq.n	8000d5a <Check_Response+0x3c>
 8000d54:	2301      	movs	r3, #1
 8000d56:	71fb      	strb	r3, [r7, #7]
 8000d58:	e001      	b.n	8000d5e <Check_Response+0x40>
		else Response = -1;
 8000d5a:	23ff      	movs	r3, #255	@ 0xff
 8000d5c:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go low
 8000d5e:	bf00      	nop
 8000d60:	2102      	movs	r1, #2
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d66:	f000 fe85 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1f7      	bne.n	8000d60 <Check_Response+0x42>

	return Response;
 8000d70:	79fb      	ldrb	r3, [r7, #7]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8000d80:	2300      	movs	r3, #0
 8000d82:	71bb      	strb	r3, [r7, #6]
 8000d84:	e03a      	b.n	8000dfc <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 8000d86:	bf00      	nop
 8000d88:	2102      	movs	r1, #2
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8e:	f000 fe71 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d0f7      	beq.n	8000d88 <DHT11_Read+0xe>
		delay (40);   // wait for 40 us
 8000d98:	2028      	movs	r0, #40	@ 0x28
 8000d9a:	f7ff ff49 	bl	8000c30 <delay>
		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8000d9e:	2102      	movs	r1, #2
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da4:	f000 fe66 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d10e      	bne.n	8000dcc <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 8000dae:	79bb      	ldrb	r3, [r7, #6]
 8000db0:	f1c3 0307 	rsb	r3, r3, #7
 8000db4:	2201      	movs	r2, #1
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	b25b      	sxtb	r3, r3
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	b25a      	sxtb	r2, r3
 8000dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	b25b      	sxtb	r3, r3
 8000dc8:	71fb      	strb	r3, [r7, #7]
 8000dca:	e00b      	b.n	8000de4 <DHT11_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000dcc:	79bb      	ldrb	r3, [r7, #6]
 8000dce:	f1c3 0307 	rsb	r3, r3, #7
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	b25a      	sxtb	r2, r3
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	b25b      	sxtb	r3, r3
 8000de2:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 8000de4:	bf00      	nop
 8000de6:	2102      	movs	r1, #2
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dec:	f000 fe42 	bl	8001a74 <HAL_GPIO_ReadPin>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1f7      	bne.n	8000de6 <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 8000df6:	79bb      	ldrb	r3, [r7, #6]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	71bb      	strb	r3, [r7, #6]
 8000dfc:	79bb      	ldrb	r3, [r7, #6]
 8000dfe:	2b07      	cmp	r3, #7
 8000e00:	d9c1      	bls.n	8000d86 <DHT11_Read+0xc>
	}
	return i;
 8000e02:	79fb      	ldrb	r3, [r7, #7]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e10:	f000 fb4e 	bl	80014b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e14:	f000 f880 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e18:	f000 f92a 	bl	8001070 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e1c:	f000 f8f8 	bl	8001010 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000e20:	f000 f8c0 	bl	8000fa4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8000e24:	482f      	ldr	r0, [pc, #188]	@ (8000ee4 <main+0xd8>)
 8000e26:	f002 f8cd 	bl	8002fc4 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	  	DHT11_Start();
 8000e2a:	f7ff ff57 	bl	8000cdc <DHT11_Start>
	        Presence = Check_Response();
 8000e2e:	f7ff ff76 	bl	8000d1e <Check_Response>
 8000e32:	4603      	mov	r3, r0
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee8 <main+0xdc>)
 8000e38:	701a      	strb	r2, [r3, #0]
	        Rh_byte1 = DHT11_Read ();
 8000e3a:	f7ff ff9e 	bl	8000d7a <DHT11_Read>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b2a      	ldr	r3, [pc, #168]	@ (8000eec <main+0xe0>)
 8000e44:	701a      	strb	r2, [r3, #0]
	        Rh_byte2 = DHT11_Read ();
 8000e46:	f7ff ff98 	bl	8000d7a <DHT11_Read>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b28      	ldr	r3, [pc, #160]	@ (8000ef0 <main+0xe4>)
 8000e50:	701a      	strb	r2, [r3, #0]
	        Temp_byte1 = DHT11_Read ();
 8000e52:	f7ff ff92 	bl	8000d7a <DHT11_Read>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <main+0xe8>)
 8000e5c:	701a      	strb	r2, [r3, #0]
	        Temp_byte2 = DHT11_Read ();
 8000e5e:	f7ff ff8c 	bl	8000d7a <DHT11_Read>
 8000e62:	4603      	mov	r3, r0
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <main+0xec>)
 8000e68:	701a      	strb	r2, [r3, #0]
	        SUM = DHT11_Read();
 8000e6a:	f7ff ff86 	bl	8000d7a <DHT11_Read>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b22      	ldr	r3, [pc, #136]	@ (8000efc <main+0xf0>)
 8000e74:	801a      	strh	r2, [r3, #0]

	        TEMP = Temp_byte1;
 8000e76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <main+0xe8>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <main+0xf4>)
 8000e7e:	801a      	strh	r2, [r3, #0]
	        RH = Rh_byte1;
 8000e80:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <main+0xe0>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <main+0xf8>)
 8000e88:	801a      	strh	r2, [r3, #0]

	        Temperature = (float) TEMP;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f00 <main+0xf4>)
 8000e8c:	881b      	ldrh	r3, [r3, #0]
 8000e8e:	ee07 3a90 	vmov	s15, r3
 8000e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e96:	4b1c      	ldr	r3, [pc, #112]	@ (8000f08 <main+0xfc>)
 8000e98:	edc3 7a00 	vstr	s15, [r3]
	        Humidity = (float) RH;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <main+0xf8>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ea8:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <main+0x100>)
 8000eaa:	edc3 7a00 	vstr	s15, [r3]

	        printf("Temperature: %.2f\n", Temperature);
 8000eae:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <main+0xfc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fb48 	bl	8000548 <__aeabi_f2d>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	460b      	mov	r3, r1
 8000ebc:	4814      	ldr	r0, [pc, #80]	@ (8000f10 <main+0x104>)
 8000ebe:	f003 fa63 	bl	8004388 <iprintf>
	        printf("Humidity: %.2f\n", Humidity);
 8000ec2:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <main+0x100>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fb3e 	bl	8000548 <__aeabi_f2d>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4810      	ldr	r0, [pc, #64]	@ (8000f14 <main+0x108>)
 8000ed2:	f003 fa59 	bl	8004388 <iprintf>

	        HAL_Delay(3000);
 8000ed6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000eda:	f000 fb4f 	bl	800157c <HAL_Delay>
	  	  	DHT11_Start();
 8000ede:	bf00      	nop
 8000ee0:	e7a3      	b.n	8000e2a <main+0x1e>
 8000ee2:	bf00      	nop
 8000ee4:	200001f0 	.word	0x200001f0
 8000ee8:	200002d8 	.word	0x200002d8
 8000eec:	200002c4 	.word	0x200002c4
 8000ef0:	200002c5 	.word	0x200002c5
 8000ef4:	200002c6 	.word	0x200002c6
 8000ef8:	200002c7 	.word	0x200002c7
 8000efc:	200002c8 	.word	0x200002c8
 8000f00:	200002cc 	.word	0x200002cc
 8000f04:	200002ca 	.word	0x200002ca
 8000f08:	200002d0 	.word	0x200002d0
 8000f0c:	200002d4 	.word	0x200002d4
 8000f10:	080062a0 	.word	0x080062a0
 8000f14:	080062b4 	.word	0x080062b4

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b090      	sub	sp, #64	@ 0x40
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0318 	add.w	r3, r7, #24
 8000f22:	2228      	movs	r2, #40	@ 0x28
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f003 fa83 	bl	8004432 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000f44:	2301      	movs	r3, #1
 8000f46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL13;
 8000f56:	f44f 1330 	mov.w	r3, #2883584	@ 0x2c0000
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5c:	f107 0318 	add.w	r3, r7, #24
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 fdb7 	bl	8001ad4 <HAL_RCC_OscConfig>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f6c:	f000 f8fe 	bl	800116c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f70:	230f      	movs	r3, #15
 8000f72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f74:	2302      	movs	r3, #2
 8000f76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2102      	movs	r1, #2
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f001 fdb0 	bl	8002af0 <HAL_RCC_ClockConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000f96:	f000 f8e9 	bl	800116c <Error_Handler>
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	3740      	adds	r7, #64	@ 0x40
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fb6:	4a15      	ldr	r2, [pc, #84]	@ (800100c <MX_TIM6_Init+0x68>)
 8000fb8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 52 - 1;
 8000fba:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fbc:	2233      	movs	r2, #51	@ 0x33
 8000fbe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fcc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fce:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000fd4:	480c      	ldr	r0, [pc, #48]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000fd6:	f001 ff9d 	bl	8002f14 <HAL_TIM_Base_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000fe0:	f000 f8c4 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	@ (8001008 <MX_TIM6_Init+0x64>)
 8000ff2:	f002 f8ad 	bl	8003150 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000ffc:	f000 f8b6 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200001f0 	.word	0x200001f0
 800100c:	40001000 	.word	0x40001000

08001010 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001014:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001016:	4a15      	ldr	r2, [pc, #84]	@ (800106c <MX_USART2_UART_Init+0x5c>)
 8001018:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800101a:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 800101c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001020:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001036:	220c      	movs	r2, #12
 8001038:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001040:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001048:	2200      	movs	r2, #0
 800104a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 800104e:	2200      	movs	r2, #0
 8001050:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001052:	4805      	ldr	r0, [pc, #20]	@ (8001068 <MX_USART2_UART_Init+0x58>)
 8001054:	f002 f8e2 	bl	800321c <HAL_UART_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800105e:	f000 f885 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000023c 	.word	0x2000023c
 800106c:	40004400 	.word	0x40004400

08001070 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	@ 0x28
 8001074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001086:	4b36      	ldr	r3, [pc, #216]	@ (8001160 <MX_GPIO_Init+0xf0>)
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	4a35      	ldr	r2, [pc, #212]	@ (8001160 <MX_GPIO_Init+0xf0>)
 800108c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001090:	6153      	str	r3, [r2, #20]
 8001092:	4b33      	ldr	r3, [pc, #204]	@ (8001160 <MX_GPIO_Init+0xf0>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800109e:	4b30      	ldr	r3, [pc, #192]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010a8:	6153      	str	r3, [r2, #20]
 80010aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	4a29      	ldr	r2, [pc, #164]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010c0:	6153      	str	r3, [r2, #20]
 80010c2:	4b27      	ldr	r3, [pc, #156]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b24      	ldr	r3, [pc, #144]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	4a23      	ldr	r2, [pc, #140]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d8:	6153      	str	r3, [r2, #20]
 80010da:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <MX_GPIO_Init+0xf0>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2102      	movs	r1, #2
 80010ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ee:	f000 fcd9 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010f8:	481a      	ldr	r0, [pc, #104]	@ (8001164 <MX_GPIO_Init+0xf4>)
 80010fa:	f000 fcd3 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001104:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001108:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4814      	ldr	r0, [pc, #80]	@ (8001168 <MX_GPIO_Init+0xf8>)
 8001116:	f000 fb3b 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800111a:	2302      	movs	r3, #2
 800111c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2300      	movs	r3, #0
 8001128:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001134:	f000 fb2c 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001138:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800113c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4804      	ldr	r0, [pc, #16]	@ (8001164 <MX_GPIO_Init+0xf4>)
 8001152:	f000 fb1d 	bl	8001790 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000
 8001164:	48000400 	.word	0x48000400
 8001168:	48000800 	.word	0x48000800

0800116c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
}
 8001172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <Error_Handler+0x8>

08001178 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <HAL_MspInit+0x44>)
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <HAL_MspInit+0x44>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6193      	str	r3, [r2, #24]
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <HAL_MspInit+0x44>)
 800118c:	699b      	ldr	r3, [r3, #24]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <HAL_MspInit+0x44>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	4a08      	ldr	r2, [pc, #32]	@ (80011bc <HAL_MspInit+0x44>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	61d3      	str	r3, [r2, #28]
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <HAL_MspInit+0x44>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ae:	2007      	movs	r0, #7
 80011b0:	f000 faba 	bl	8001728 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000

080011c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_TIM_Base_MspInit+0x38>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d10b      	bne.n	80011ea <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80011d2:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <HAL_TIM_Base_MspInit+0x3c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <HAL_TIM_Base_MspInit+0x3c>)
 80011d8:	f043 0310 	orr.w	r3, r3, #16
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <HAL_TIM_Base_MspInit+0x3c>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 0310 	and.w	r3, r3, #16
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80011ea:	bf00      	nop
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40001000 	.word	0x40001000
 80011fc:	40021000 	.word	0x40021000

08001200 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a17      	ldr	r2, [pc, #92]	@ (800127c <HAL_UART_MspInit+0x7c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d128      	bne.n	8001274 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001222:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <HAL_UART_MspInit+0x80>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	4a16      	ldr	r2, [pc, #88]	@ (8001280 <HAL_UART_MspInit+0x80>)
 8001228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800122c:	61d3      	str	r3, [r2, #28]
 800122e:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <HAL_UART_MspInit+0x80>)
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <HAL_UART_MspInit+0x80>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <HAL_UART_MspInit+0x80>)
 8001240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001244:	6153      	str	r3, [r2, #20]
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <HAL_UART_MspInit+0x80>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001252:	230c      	movs	r3, #12
 8001254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2300      	movs	r3, #0
 8001260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001262:	2307      	movs	r3, #7
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001270:	f000 fa8e 	bl	8001790 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	@ 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40004400 	.word	0x40004400
 8001280:	40021000 	.word	0x40021000

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <NMI_Handler+0x4>

0800128c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <MemManage_Handler+0x4>

0800129c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <UsageFault_Handler+0x4>

080012ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012da:	f000 f92f 	bl	800153c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  return 1;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <_kill>:

int _kill(int pid, int sig)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b082      	sub	sp, #8
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012fc:	f003 f8ec 	bl	80044d8 <__errno>
 8001300:	4603      	mov	r3, r0
 8001302:	2216      	movs	r2, #22
 8001304:	601a      	str	r2, [r3, #0]
  return -1;
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <_exit>:

void _exit (int status)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800131a:	f04f 31ff 	mov.w	r1, #4294967295
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ffe7 	bl	80012f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <_exit+0x12>

08001328 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	e00a      	b.n	8001350 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800133a:	f3af 8000 	nop.w
 800133e:	4601      	mov	r1, r0
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	60ba      	str	r2, [r7, #8]
 8001346:	b2ca      	uxtb	r2, r1
 8001348:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	429a      	cmp	r2, r3
 8001356:	dbf0      	blt.n	800133a <_read+0x12>
  }

  return len;
 8001358:	687b      	ldr	r3, [r7, #4]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800138a:	605a      	str	r2, [r3, #4]
  return 0;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <_isatty>:

int _isatty(int file)
{
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d4:	4a14      	ldr	r2, [pc, #80]	@ (8001428 <_sbrk+0x5c>)
 80013d6:	4b15      	ldr	r3, [pc, #84]	@ (800142c <_sbrk+0x60>)
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <_sbrk+0x64>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d102      	bne.n	80013ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <_sbrk+0x64>)
 80013ea:	4a12      	ldr	r2, [pc, #72]	@ (8001434 <_sbrk+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d207      	bcs.n	800140c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013fc:	f003 f86c 	bl	80044d8 <__errno>
 8001400:	4603      	mov	r3, r0
 8001402:	220c      	movs	r2, #12
 8001404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001406:	f04f 33ff 	mov.w	r3, #4294967295
 800140a:	e009      	b.n	8001420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800140c:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001412:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <_sbrk+0x64>)
 800141c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20004000 	.word	0x20004000
 800142c:	00000400 	.word	0x00000400
 8001430:	200002dc 	.word	0x200002dc
 8001434:	20000430 	.word	0x20000430

08001438 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <SystemInit+0x20>)
 800143e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001442:	4a05      	ldr	r2, [pc, #20]	@ (8001458 <SystemInit+0x20>)
 8001444:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001448:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800145c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001494 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001460:	f7ff ffea 	bl	8001438 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <LoopForever+0x6>)
  ldr r1, =_edata
 8001466:	490d      	ldr	r1, [pc, #52]	@ (800149c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001468:	4a0d      	ldr	r2, [pc, #52]	@ (80014a0 <LoopForever+0xe>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800147c:	4c0a      	ldr	r4, [pc, #40]	@ (80014a8 <LoopForever+0x16>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f003 f82b 	bl	80044e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800148e:	f7ff fcbd 	bl	8000e0c <main>

08001492 <LoopForever>:

LoopForever:
    b LoopForever
 8001492:	e7fe      	b.n	8001492 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001494:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800149c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80014a0:	08006684 	.word	0x08006684
  ldr r2, =_sbss
 80014a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80014a8:	20000430 	.word	0x20000430

080014ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC1_IRQHandler>
	...

080014b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <HAL_Init+0x28>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a07      	ldr	r2, [pc, #28]	@ (80014d8 <HAL_Init+0x28>)
 80014ba:	f043 0310 	orr.w	r3, r3, #16
 80014be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c0:	2003      	movs	r0, #3
 80014c2:	f000 f931 	bl	8001728 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c6:	2000      	movs	r0, #0
 80014c8:	f000 f808 	bl	80014dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014cc:	f7ff fe54 	bl	8001178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40022000 	.word	0x40022000

080014dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x54>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <HAL_InitTick+0x58>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f93b 	bl	8001776 <HAL_SYSTICK_Config>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e00e      	b.n	8001528 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d80a      	bhi.n	8001526 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001510:	2200      	movs	r2, #0
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f000 f911 	bl	800173e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800151c:	4a06      	ldr	r2, [pc, #24]	@ (8001538 <HAL_InitTick+0x5c>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	e000      	b.n	8001528 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000000 	.word	0x20000000
 8001534:	20000008 	.word	0x20000008
 8001538:	20000004 	.word	0x20000004

0800153c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x20>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_IncTick+0x24>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a04      	ldr	r2, [pc, #16]	@ (8001560 <HAL_IncTick+0x24>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000008 	.word	0x20000008
 8001560:	200002e0 	.word	0x200002e0

08001564 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return uwTick;  
 8001568:	4b03      	ldr	r3, [pc, #12]	@ (8001578 <HAL_GetTick+0x14>)
 800156a:	681b      	ldr	r3, [r3, #0]
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	200002e0 	.word	0x200002e0

0800157c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001584:	f7ff ffee 	bl	8001564 <HAL_GetTick>
 8001588:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001594:	d005      	beq.n	80015a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_Delay+0x44>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4413      	add	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80015a2:	bf00      	nop
 80015a4:	f7ff ffde 	bl	8001564 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d8f7      	bhi.n	80015a4 <HAL_Delay+0x28>
  {
  }
}
 80015b4:	bf00      	nop
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000008 	.word	0x20000008

080015c4 <__NVIC_SetPriorityGrouping>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015e0:	4013      	ands	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f6:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	60d3      	str	r3, [r2, #12]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_GetPriorityGrouping>:
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001610:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <__NVIC_GetPriorityGrouping+0x18>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	f003 0307 	and.w	r3, r3, #7
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_SetPriority>:
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001638:	2b00      	cmp	r3, #0
 800163a:	db0a      	blt.n	8001652 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	b2da      	uxtb	r2, r3
 8001640:	490c      	ldr	r1, [pc, #48]	@ (8001674 <__NVIC_SetPriority+0x4c>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	0112      	lsls	r2, r2, #4
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	440b      	add	r3, r1
 800164c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001650:	e00a      	b.n	8001668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4908      	ldr	r1, [pc, #32]	@ (8001678 <__NVIC_SetPriority+0x50>)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	f003 030f 	and.w	r3, r3, #15
 800165e:	3b04      	subs	r3, #4
 8001660:	0112      	lsls	r2, r2, #4
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	440b      	add	r3, r1
 8001666:	761a      	strb	r2, [r3, #24]
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000e100 	.word	0xe000e100
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <NVIC_EncodePriority>:
{
 800167c:	b480      	push	{r7}
 800167e:	b089      	sub	sp, #36	@ 0x24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	f1c3 0307 	rsb	r3, r3, #7
 8001696:	2b04      	cmp	r3, #4
 8001698:	bf28      	it	cs
 800169a:	2304      	movcs	r3, #4
 800169c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3304      	adds	r3, #4
 80016a2:	2b06      	cmp	r3, #6
 80016a4:	d902      	bls.n	80016ac <NVIC_EncodePriority+0x30>
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3b03      	subs	r3, #3
 80016aa:	e000      	b.n	80016ae <NVIC_EncodePriority+0x32>
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b0:	f04f 32ff 	mov.w	r2, #4294967295
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43da      	mvns	r2, r3
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	401a      	ands	r2, r3
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c4:	f04f 31ff 	mov.w	r1, #4294967295
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa01 f303 	lsl.w	r3, r1, r3
 80016ce:	43d9      	mvns	r1, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d4:	4313      	orrs	r3, r2
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <SysTick_Config>:
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016f4:	d301      	bcc.n	80016fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00f      	b.n	800171a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001724 <SysTick_Config+0x40>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001702:	210f      	movs	r1, #15
 8001704:	f04f 30ff 	mov.w	r0, #4294967295
 8001708:	f7ff ff8e 	bl	8001628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <SysTick_Config+0x40>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001712:	4b04      	ldr	r3, [pc, #16]	@ (8001724 <SysTick_Config+0x40>)
 8001714:	2207      	movs	r2, #7
 8001716:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010

08001728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ff47 	bl	80015c4 <__NVIC_SetPriorityGrouping>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001750:	f7ff ff5c 	bl	800160c <__NVIC_GetPriorityGrouping>
 8001754:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	6978      	ldr	r0, [r7, #20]
 800175c:	f7ff ff8e 	bl	800167c <NVIC_EncodePriority>
 8001760:	4602      	mov	r2, r0
 8001762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff5d 	bl	8001628 <__NVIC_SetPriority>
}
 800176e:	bf00      	nop
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff ffb0 	bl	80016e4 <SysTick_Config>
 8001784:	4603      	mov	r3, r0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800179e:	e14e      	b.n	8001a3e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2101      	movs	r1, #1
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ac:	4013      	ands	r3, r2
 80017ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 8140 	beq.w	8001a38 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d005      	beq.n	80017d0 <HAL_GPIO_Init+0x40>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0303 	and.w	r3, r3, #3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d130      	bne.n	8001832 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	2203      	movs	r2, #3
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001806:	2201      	movs	r2, #1
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4013      	ands	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	f003 0201 	and.w	r2, r3, #1
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	2b03      	cmp	r3, #3
 800183c:	d017      	beq.n	800186e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	2203      	movs	r2, #3
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	689a      	ldr	r2, [r3, #8]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d123      	bne.n	80018c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	08da      	lsrs	r2, r3, #3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3208      	adds	r2, #8
 8001882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	220f      	movs	r2, #15
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43db      	mvns	r3, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	08da      	lsrs	r2, r3, #3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3208      	adds	r2, #8
 80018bc:	6939      	ldr	r1, [r7, #16]
 80018be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	2203      	movs	r2, #3
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f003 0203 	and.w	r2, r3, #3
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 809a 	beq.w	8001a38 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001904:	4b55      	ldr	r3, [pc, #340]	@ (8001a5c <HAL_GPIO_Init+0x2cc>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a54      	ldr	r2, [pc, #336]	@ (8001a5c <HAL_GPIO_Init+0x2cc>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b52      	ldr	r3, [pc, #328]	@ (8001a5c <HAL_GPIO_Init+0x2cc>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800191c:	4a50      	ldr	r2, [pc, #320]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	220f      	movs	r2, #15
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4013      	ands	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001946:	d013      	beq.n	8001970 <HAL_GPIO_Init+0x1e0>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a46      	ldr	r2, [pc, #280]	@ (8001a64 <HAL_GPIO_Init+0x2d4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d00d      	beq.n	800196c <HAL_GPIO_Init+0x1dc>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a45      	ldr	r2, [pc, #276]	@ (8001a68 <HAL_GPIO_Init+0x2d8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d007      	beq.n	8001968 <HAL_GPIO_Init+0x1d8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a44      	ldr	r2, [pc, #272]	@ (8001a6c <HAL_GPIO_Init+0x2dc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d101      	bne.n	8001964 <HAL_GPIO_Init+0x1d4>
 8001960:	2303      	movs	r3, #3
 8001962:	e006      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 8001964:	2305      	movs	r3, #5
 8001966:	e004      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 8001968:	2302      	movs	r3, #2
 800196a:	e002      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 8001970:	2300      	movs	r3, #0
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	f002 0203 	and.w	r2, r2, #3
 8001978:	0092      	lsls	r2, r2, #2
 800197a:	4093      	lsls	r3, r2
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4313      	orrs	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001982:	4937      	ldr	r1, [pc, #220]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	3302      	adds	r3, #2
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001990:	4b37      	ldr	r3, [pc, #220]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43db      	mvns	r3, r3
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	4013      	ands	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019b4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019de:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019e4:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a08:	4a19      	ldr	r2, [pc, #100]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a0e:	4b18      	ldr	r3, [pc, #96]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a32:	4a0f      	ldr	r2, [pc, #60]	@ (8001a70 <HAL_GPIO_Init+0x2e0>)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	fa22 f303 	lsr.w	r3, r2, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f47f aea9 	bne.w	80017a0 <HAL_GPIO_Init+0x10>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	bf00      	nop
 8001a52:	371c      	adds	r7, #28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40010000 	.word	0x40010000
 8001a64:	48000400 	.word	0x48000400
 8001a68:	48000800 	.word	0x48000800
 8001a6c:	48000c00 	.word	0x48000c00
 8001a70:	40010400 	.word	0x40010400

08001a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691a      	ldr	r2, [r3, #16]
 8001a84:	887b      	ldrh	r3, [r7, #2]
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e001      	b.n	8001a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ab4:	787b      	ldrb	r3, [r7, #1]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aba:	887a      	ldrh	r2, [r7, #2]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ac0:	e002      	b.n	8001ac8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ae4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ae6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	f000 bff4 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 816d 	beq.w	8001dea <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b10:	4bb4      	ldr	r3, [pc, #720]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d00c      	beq.n	8001b36 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1c:	4bb1      	ldr	r3, [pc, #708]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d157      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x104>
 8001b28:	4bae      	ldr	r3, [pc, #696]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b34:	d150      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x104>
 8001b36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b3a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001b42:	fa93 f3a3 	rbit	r3, r3
 8001b46:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b4a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4e:	fab3 f383 	clz	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b56:	d802      	bhi.n	8001b5e <HAL_RCC_OscConfig+0x8a>
 8001b58:	4ba2      	ldr	r3, [pc, #648]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	e015      	b.n	8001b8a <HAL_RCC_OscConfig+0xb6>
 8001b5e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b62:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001b6a:	fa93 f3a3 	rbit	r3, r3
 8001b6e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b76:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b7a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001b7e:	fa93 f3a3 	rbit	r3, r3
 8001b82:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001b86:	4b97      	ldr	r3, [pc, #604]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b8e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001b92:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001b96:	fa92 f2a2 	rbit	r2, r2
 8001b9a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001b9e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001ba2:	fab2 f282 	clz	r2, r2
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	f002 021f 	and.w	r2, r2, #31
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 8114 	beq.w	8001de8 <HAL_RCC_OscConfig+0x314>
 8001bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f040 810b 	bne.w	8001de8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	f000 bf85 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be8:	d106      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x124>
 8001bea:	4b7e      	ldr	r3, [pc, #504]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a7d      	ldr	r2, [pc, #500]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	e036      	b.n	8001c66 <HAL_RCC_OscConfig+0x192>
 8001bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bfc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d10c      	bne.n	8001c22 <HAL_RCC_OscConfig+0x14e>
 8001c08:	4b76      	ldr	r3, [pc, #472]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a75      	ldr	r2, [pc, #468]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	4b73      	ldr	r3, [pc, #460]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a72      	ldr	r2, [pc, #456]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	e021      	b.n	8001c66 <HAL_RCC_OscConfig+0x192>
 8001c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c32:	d10c      	bne.n	8001c4e <HAL_RCC_OscConfig+0x17a>
 8001c34:	4b6b      	ldr	r3, [pc, #428]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a6a      	ldr	r2, [pc, #424]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	4b68      	ldr	r3, [pc, #416]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a67      	ldr	r2, [pc, #412]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	e00b      	b.n	8001c66 <HAL_RCC_OscConfig+0x192>
 8001c4e:	4b65      	ldr	r3, [pc, #404]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a64      	ldr	r2, [pc, #400]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	4b62      	ldr	r3, [pc, #392]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a61      	ldr	r2, [pc, #388]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c64:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c66:	4b5f      	ldr	r3, [pc, #380]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6a:	f023 020f 	bic.w	r2, r3, #15
 8001c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	495a      	ldr	r1, [pc, #360]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d054      	beq.n	8001d3a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c90:	f7ff fc68 	bl	8001564 <HAL_GetTick>
 8001c94:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c98:	e00a      	b.n	8001cb0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c9a:	f7ff fc63 	bl	8001564 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b64      	cmp	r3, #100	@ 0x64
 8001ca8:	d902      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	f000 bf19 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8001cb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cb4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001cbc:	fa93 f3a3 	rbit	r3, r3
 8001cc0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001cc4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc8:	fab3 f383 	clz	r3, r3
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cd0:	d802      	bhi.n	8001cd8 <HAL_RCC_OscConfig+0x204>
 8001cd2:	4b44      	ldr	r3, [pc, #272]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	e015      	b.n	8001d04 <HAL_RCC_OscConfig+0x230>
 8001cd8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cdc:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001ce4:	fa93 f3a3 	rbit	r3, r3
 8001ce8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001cec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cf0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001cf4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001cf8:	fa93 f3a3 	rbit	r3, r3
 8001cfc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001d00:	4b38      	ldr	r3, [pc, #224]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d08:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001d0c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001d10:	fa92 f2a2 	rbit	r2, r2
 8001d14:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001d18:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001d1c:	fab2 f282 	clz	r2, r2
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	f042 0220 	orr.w	r2, r2, #32
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f002 021f 	and.w	r2, r2, #31
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d32:	4013      	ands	r3, r2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0b0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1c6>
 8001d38:	e057      	b.n	8001dea <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d3a:	f7ff fc13 	bl	8001564 <HAL_GetTick>
 8001d3e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d42:	e00a      	b.n	8001d5a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff fc0e 	bl	8001564 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b64      	cmp	r3, #100	@ 0x64
 8001d52:	d902      	bls.n	8001d5a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	f000 bec4 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8001d5a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d5e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d62:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001d6e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d7a:	d802      	bhi.n	8001d82 <HAL_RCC_OscConfig+0x2ae>
 8001d7c:	4b19      	ldr	r3, [pc, #100]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	e015      	b.n	8001dae <HAL_RCC_OscConfig+0x2da>
 8001d82:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d86:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001d8e:	fa93 f3a3 	rbit	r3, r3
 8001d92:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001d96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d9a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001d9e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001da2:	fa93 f3a3 	rbit	r3, r3
 8001da6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_RCC_OscConfig+0x310>)
 8001dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001db2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001db6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001dba:	fa92 f2a2 	rbit	r2, r2
 8001dbe:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001dc2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001dc6:	fab2 f282 	clz	r2, r2
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	f042 0220 	orr.w	r2, r2, #32
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	f002 021f 	and.w	r2, r2, #31
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ddc:	4013      	ands	r3, r2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1b0      	bne.n	8001d44 <HAL_RCC_OscConfig+0x270>
 8001de2:	e002      	b.n	8001dea <HAL_RCC_OscConfig+0x316>
 8001de4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f000 816c 	beq.w	80020d8 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e00:	4bcc      	ldr	r3, [pc, #816]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 030c 	and.w	r3, r3, #12
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00b      	beq.n	8001e24 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e0c:	4bc9      	ldr	r3, [pc, #804]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 030c 	and.w	r3, r3, #12
 8001e14:	2b08      	cmp	r3, #8
 8001e16:	d16d      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x420>
 8001e18:	4bc6      	ldr	r3, [pc, #792]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d167      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x420>
 8001e24:	2302      	movs	r3, #2
 8001e26:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001e2e:	fa93 f3a3 	rbit	r3, r3
 8001e32:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001e36:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	fab3 f383 	clz	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e42:	d802      	bhi.n	8001e4a <HAL_RCC_OscConfig+0x376>
 8001e44:	4bbb      	ldr	r3, [pc, #748]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	e013      	b.n	8001e72 <HAL_RCC_OscConfig+0x39e>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001e54:	fa93 f3a3 	rbit	r3, r3
 8001e58:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e62:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e6e:	4bb1      	ldr	r3, [pc, #708]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e72:	2202      	movs	r2, #2
 8001e74:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001e78:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e7c:	fa92 f2a2 	rbit	r2, r2
 8001e80:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001e84:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	f042 0220 	orr.w	r2, r2, #32
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	f002 021f 	and.w	r2, r2, #31
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00a      	beq.n	8001eba <HAL_RCC_OscConfig+0x3e6>
 8001ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d002      	beq.n	8001eba <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	f000 be14 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eba:	4b9e      	ldr	r3, [pc, #632]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	21f8      	movs	r1, #248	@ 0xf8
 8001ed0:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed4:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001ed8:	fa91 f1a1 	rbit	r1, r1
 8001edc:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001ee0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001ee4:	fab1 f181 	clz	r1, r1
 8001ee8:	b2c9      	uxtb	r1, r1
 8001eea:	408b      	lsls	r3, r1
 8001eec:	4991      	ldr	r1, [pc, #580]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef2:	e0f1      	b.n	80020d8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ef4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 8083 	beq.w	800200c <HAL_RCC_OscConfig+0x538>
 8001f06:	2301      	movs	r3, #1
 8001f08:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f10:	fa93 f3a3 	rbit	r3, r3
 8001f14:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001f18:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f26:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2301      	movs	r3, #1
 8001f30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fb17 	bl	8001564 <HAL_GetTick>
 8001f36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f3c:	f7ff fb12 	bl	8001564 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d902      	bls.n	8001f52 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	f000 bdc8 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8001f52:	2302      	movs	r3, #2
 8001f54:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f58:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001f5c:	fa93 f3a3 	rbit	r3, r3
 8001f60:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001f64:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f68:	fab3 f383 	clz	r3, r3
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f70:	d802      	bhi.n	8001f78 <HAL_RCC_OscConfig+0x4a4>
 8001f72:	4b70      	ldr	r3, [pc, #448]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	e013      	b.n	8001fa0 <HAL_RCC_OscConfig+0x4cc>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001f90:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001f9c:	4b65      	ldr	r3, [pc, #404]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001fa6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001faa:	fa92 f2a2 	rbit	r2, r2
 8001fae:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001fb2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001fb6:	fab2 f282 	clz	r2, r2
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	f042 0220 	orr.w	r2, r2, #32
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	f002 021f 	and.w	r2, r2, #31
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0b4      	beq.n	8001f3c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd2:	4b58      	ldr	r3, [pc, #352]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	21f8      	movs	r1, #248	@ 0xf8
 8001fe8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fec:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001ff0:	fa91 f1a1 	rbit	r1, r1
 8001ff4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001ff8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001ffc:	fab1 f181 	clz	r1, r1
 8002000:	b2c9      	uxtb	r1, r1
 8002002:	408b      	lsls	r3, r1
 8002004:	494b      	ldr	r1, [pc, #300]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 8002006:	4313      	orrs	r3, r2
 8002008:	600b      	str	r3, [r1, #0]
 800200a:	e065      	b.n	80020d8 <HAL_RCC_OscConfig+0x604>
 800200c:	2301      	movs	r3, #1
 800200e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002012:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002016:	fa93 f3a3 	rbit	r3, r3
 800201a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800201e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002022:	fab3 f383 	clz	r3, r3
 8002026:	b2db      	uxtb	r3, r3
 8002028:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800202c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	461a      	mov	r2, r3
 8002034:	2300      	movs	r3, #0
 8002036:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002038:	f7ff fa94 	bl	8001564 <HAL_GetTick>
 800203c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002040:	e00a      	b.n	8002058 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002042:	f7ff fa8f 	bl	8001564 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d902      	bls.n	8002058 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	f000 bd45 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8002058:	2302      	movs	r3, #2
 800205a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002062:	fa93 f3a3 	rbit	r3, r3
 8002066:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800206a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206e:	fab3 f383 	clz	r3, r3
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b3f      	cmp	r3, #63	@ 0x3f
 8002076:	d802      	bhi.n	800207e <HAL_RCC_OscConfig+0x5aa>
 8002078:	4b2e      	ldr	r3, [pc, #184]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	e013      	b.n	80020a6 <HAL_RCC_OscConfig+0x5d2>
 800207e:	2302      	movs	r3, #2
 8002080:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002090:	2302      	movs	r3, #2
 8002092:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002096:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80020a2:	4b24      	ldr	r3, [pc, #144]	@ (8002134 <HAL_RCC_OscConfig+0x660>)
 80020a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a6:	2202      	movs	r2, #2
 80020a8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80020ac:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80020b0:	fa92 f2a2 	rbit	r2, r2
 80020b4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80020b8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80020bc:	fab2 f282 	clz	r2, r2
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	f042 0220 	orr.w	r2, r2, #32
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	f002 021f 	and.w	r2, r2, #31
 80020cc:	2101      	movs	r1, #1
 80020ce:	fa01 f202 	lsl.w	r2, r1, r2
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1b4      	bne.n	8002042 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0308 	and.w	r3, r3, #8
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 8115 	beq.w	8002318 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d07e      	beq.n	80021fc <HAL_RCC_OscConfig+0x728>
 80020fe:	2301      	movs	r3, #1
 8002100:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002104:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002108:	fa93 f3a3 	rbit	r3, r3
 800210c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002110:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002114:	fab3 f383 	clz	r3, r3
 8002118:	b2db      	uxtb	r3, r3
 800211a:	461a      	mov	r2, r3
 800211c:	4b06      	ldr	r3, [pc, #24]	@ (8002138 <HAL_RCC_OscConfig+0x664>)
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	461a      	mov	r2, r3
 8002124:	2301      	movs	r3, #1
 8002126:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002128:	f7ff fa1c 	bl	8001564 <HAL_GetTick>
 800212c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002130:	e00f      	b.n	8002152 <HAL_RCC_OscConfig+0x67e>
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000
 8002138:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800213c:	f7ff fa12 	bl	8001564 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d902      	bls.n	8002152 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	f000 bcc8 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8002152:	2302      	movs	r3, #2
 8002154:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002158:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800215c:	fa93 f3a3 	rbit	r3, r3
 8002160:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002168:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800216c:	2202      	movs	r2, #2
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002174:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	fa93 f2a3 	rbit	r2, r3
 800217e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002182:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800218c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002190:	2202      	movs	r2, #2
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002198:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	fa93 f2a3 	rbit	r2, r3
 80021a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021aa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ac:	4bb0      	ldr	r3, [pc, #704]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80021ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021b8:	2102      	movs	r1, #2
 80021ba:	6019      	str	r1, [r3, #0]
 80021bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	fa93 f1a3 	rbit	r1, r3
 80021ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ce:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021d2:	6019      	str	r1, [r3, #0]
  return result;
 80021d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	fab3 f383 	clz	r3, r3
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f003 031f 	and.w	r3, r3, #31
 80021ee:	2101      	movs	r1, #1
 80021f0:	fa01 f303 	lsl.w	r3, r1, r3
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0a0      	beq.n	800213c <HAL_RCC_OscConfig+0x668>
 80021fa:	e08d      	b.n	8002318 <HAL_RCC_OscConfig+0x844>
 80021fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002200:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002204:	2201      	movs	r2, #1
 8002206:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800220c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	fa93 f2a3 	rbit	r2, r3
 8002216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800221a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800221e:	601a      	str	r2, [r3, #0]
  return result;
 8002220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002224:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002228:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800222a:	fab3 f383 	clz	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	4b90      	ldr	r3, [pc, #576]	@ (8002474 <HAL_RCC_OscConfig+0x9a0>)
 8002234:	4413      	add	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	461a      	mov	r2, r3
 800223a:	2300      	movs	r3, #0
 800223c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7ff f991 	bl	8001564 <HAL_GetTick>
 8002242:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002246:	e00a      	b.n	800225e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002248:	f7ff f98c 	bl	8001564 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d902      	bls.n	800225e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	f000 bc42 	b.w	8002ae2 <HAL_RCC_OscConfig+0x100e>
 800225e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002262:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002266:	2202      	movs	r2, #2
 8002268:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800226e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	fa93 f2a3 	rbit	r2, r3
 8002278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002286:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800228a:	2202      	movs	r2, #2
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002292:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	fa93 f2a3 	rbit	r2, r3
 800229c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022aa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022ae:	2202      	movs	r2, #2
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	fa93 f2a3 	rbit	r2, r3
 80022c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80022c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ca:	4b69      	ldr	r3, [pc, #420]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80022cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022d6:	2102      	movs	r1, #2
 80022d8:	6019      	str	r1, [r3, #0]
 80022da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022de:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	fa93 f1a3 	rbit	r1, r3
 80022e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ec:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022f0:	6019      	str	r1, [r3, #0]
  return result;
 80022f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	fab3 f383 	clz	r3, r3
 8002300:	b2db      	uxtb	r3, r3
 8002302:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002306:	b2db      	uxtb	r3, r3
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	2101      	movs	r1, #1
 800230e:	fa01 f303 	lsl.w	r3, r1, r3
 8002312:	4013      	ands	r3, r2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d197      	bne.n	8002248 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002318:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	f000 819e 	beq.w	800266a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800232e:	2300      	movs	r3, #0
 8002330:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002334:	4b4e      	ldr	r3, [pc, #312]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002336:	69db      	ldr	r3, [r3, #28]
 8002338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d116      	bne.n	800236e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002340:	4b4b      	ldr	r3, [pc, #300]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	4a4a      	ldr	r2, [pc, #296]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800234a:	61d3      	str	r3, [r2, #28]
 800234c:	4b48      	ldr	r3, [pc, #288]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 800234e:	69db      	ldr	r3, [r3, #28]
 8002350:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002358:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002362:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002366:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002368:	2301      	movs	r3, #1
 800236a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236e:	4b42      	ldr	r3, [pc, #264]	@ (8002478 <HAL_RCC_OscConfig+0x9a4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002376:	2b00      	cmp	r3, #0
 8002378:	d11a      	bne.n	80023b0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800237a:	4b3f      	ldr	r3, [pc, #252]	@ (8002478 <HAL_RCC_OscConfig+0x9a4>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a3e      	ldr	r2, [pc, #248]	@ (8002478 <HAL_RCC_OscConfig+0x9a4>)
 8002380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002384:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002386:	f7ff f8ed 	bl	8001564 <HAL_GetTick>
 800238a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800238e:	e009      	b.n	80023a4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002390:	f7ff f8e8 	bl	8001564 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b64      	cmp	r3, #100	@ 0x64
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e39e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a4:	4b34      	ldr	r3, [pc, #208]	@ (8002478 <HAL_RCC_OscConfig+0x9a4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0ef      	beq.n	8002390 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d106      	bne.n	80023ce <HAL_RCC_OscConfig+0x8fa>
 80023c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6213      	str	r3, [r2, #32]
 80023cc:	e035      	b.n	800243a <HAL_RCC_OscConfig+0x966>
 80023ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x924>
 80023de:	4b24      	ldr	r3, [pc, #144]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	4a23      	ldr	r2, [pc, #140]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023e4:	f023 0301 	bic.w	r3, r3, #1
 80023e8:	6213      	str	r3, [r2, #32]
 80023ea:	4b21      	ldr	r3, [pc, #132]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	4a20      	ldr	r2, [pc, #128]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 80023f0:	f023 0304 	bic.w	r3, r3, #4
 80023f4:	6213      	str	r3, [r2, #32]
 80023f6:	e020      	b.n	800243a <HAL_RCC_OscConfig+0x966>
 80023f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	2b05      	cmp	r3, #5
 8002406:	d10c      	bne.n	8002422 <HAL_RCC_OscConfig+0x94e>
 8002408:	4b19      	ldr	r3, [pc, #100]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a18      	ldr	r2, [pc, #96]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 800240e:	f043 0304 	orr.w	r3, r3, #4
 8002412:	6213      	str	r3, [r2, #32]
 8002414:	4b16      	ldr	r3, [pc, #88]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a15      	ldr	r2, [pc, #84]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6213      	str	r3, [r2, #32]
 8002420:	e00b      	b.n	800243a <HAL_RCC_OscConfig+0x966>
 8002422:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4a12      	ldr	r2, [pc, #72]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002428:	f023 0301 	bic.w	r3, r3, #1
 800242c:	6213      	str	r3, [r2, #32]
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	4a0f      	ldr	r2, [pc, #60]	@ (8002470 <HAL_RCC_OscConfig+0x99c>)
 8002434:	f023 0304 	bic.w	r3, r3, #4
 8002438:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800243a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800243e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	2b00      	cmp	r3, #0
 8002448:	f000 8087 	beq.w	800255a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244c:	f7ff f88a 	bl	8001564 <HAL_GetTick>
 8002450:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002454:	e012      	b.n	800247c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002456:	f7ff f885 	bl	8001564 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002466:	4293      	cmp	r3, r2
 8002468:	d908      	bls.n	800247c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e339      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	10908120 	.word	0x10908120
 8002478:	40007000 	.word	0x40007000
 800247c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002480:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002484:	2202      	movs	r2, #2
 8002486:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	fa93 f2a3 	rbit	r2, r3
 8002496:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800249a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024a8:	2202      	movs	r2, #2
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	fa93 f2a3 	rbit	r2, r3
 80024ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024be:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024c2:	601a      	str	r2, [r3, #0]
  return result;
 80024c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ce:	fab3 f383 	clz	r3, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d102      	bne.n	80024e4 <HAL_RCC_OscConfig+0xa10>
 80024de:	4b98      	ldr	r3, [pc, #608]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	e013      	b.n	800250c <HAL_RCC_OscConfig+0xa38>
 80024e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024ec:	2202      	movs	r2, #2
 80024ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	fa93 f2a3 	rbit	r2, r3
 80024fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002502:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	4b8d      	ldr	r3, [pc, #564]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002510:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002514:	2102      	movs	r1, #2
 8002516:	6011      	str	r1, [r2, #0]
 8002518:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800251c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	fa92 f1a2 	rbit	r1, r2
 8002526:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800252a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800252e:	6011      	str	r1, [r2, #0]
  return result;
 8002530:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002534:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	fab2 f282 	clz	r2, r2
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	f002 021f 	and.w	r2, r2, #31
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	f43f af7f 	beq.w	8002456 <HAL_RCC_OscConfig+0x982>
 8002558:	e07d      	b.n	8002656 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255a:	f7ff f803 	bl	8001564 <HAL_GetTick>
 800255e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002562:	e00b      	b.n	800257c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002564:	f7fe fffe 	bl	8001564 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e2b2      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 800257c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002580:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002584:	2202      	movs	r2, #2
 8002586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	fa93 f2a3 	rbit	r2, r3
 8002596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025a8:	2202      	movs	r2, #2
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	fa93 f2a3 	rbit	r2, r3
 80025ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025be:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025c2:	601a      	str	r2, [r3, #0]
  return result;
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <HAL_RCC_OscConfig+0xb10>
 80025de:	4b58      	ldr	r3, [pc, #352]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	e013      	b.n	800260c <HAL_RCC_OscConfig+0xb38>
 80025e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025ec:	2202      	movs	r2, #2
 80025ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	fa93 f2a3 	rbit	r2, r3
 80025fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002602:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	4b4d      	ldr	r3, [pc, #308]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 800260a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002610:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002614:	2102      	movs	r1, #2
 8002616:	6011      	str	r1, [r2, #0]
 8002618:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800261c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	fa92 f1a2 	rbit	r1, r2
 8002626:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800262a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800262e:	6011      	str	r1, [r2, #0]
  return result;
 8002630:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002634:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	fab2 f282 	clz	r2, r2
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	f002 021f 	and.w	r2, r2, #31
 800264a:	2101      	movs	r1, #1
 800264c:	fa01 f202 	lsl.w	r2, r1, r2
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d186      	bne.n	8002564 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002656:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800265a:	2b01      	cmp	r3, #1
 800265c:	d105      	bne.n	800266a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265e:	4b38      	ldr	r3, [pc, #224]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	4a37      	ldr	r2, [pc, #220]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 8002664:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002668:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800266a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 8232 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800267c:	4b30      	ldr	r3, [pc, #192]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 030c 	and.w	r3, r3, #12
 8002684:	2b08      	cmp	r3, #8
 8002686:	f000 8201 	beq.w	8002a8c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800268a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	2b02      	cmp	r3, #2
 8002698:	f040 8157 	bne.w	800294a <HAL_RCC_OscConfig+0xe76>
 800269c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80026a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ae:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	fa93 f2a3 	rbit	r2, r3
 80026b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026bc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026c0:	601a      	str	r2, [r3, #0]
  return result;
 80026c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026ca:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026cc:	fab3 f383 	clz	r3, r3
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026d6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	461a      	mov	r2, r3
 80026de:	2300      	movs	r3, #0
 80026e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e2:	f7fe ff3f 	bl	8001564 <HAL_GetTick>
 80026e6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ea:	e009      	b.n	8002700 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ec:	f7fe ff3a 	bl	8001564 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e1f0      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8002700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002704:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002708:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800270c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002712:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	fa93 f2a3 	rbit	r2, r3
 800271c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002720:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002724:	601a      	str	r2, [r3, #0]
  return result;
 8002726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800272a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800272e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002730:	fab3 f383 	clz	r3, r3
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b3f      	cmp	r3, #63	@ 0x3f
 8002738:	d804      	bhi.n	8002744 <HAL_RCC_OscConfig+0xc70>
 800273a:	4b01      	ldr	r3, [pc, #4]	@ (8002740 <HAL_RCC_OscConfig+0xc6c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	e029      	b.n	8002794 <HAL_RCC_OscConfig+0xcc0>
 8002740:	40021000 	.word	0x40021000
 8002744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002748:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800274c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002750:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002756:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	fa93 f2a3 	rbit	r2, r3
 8002760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002764:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002772:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	fa93 f2a3 	rbit	r2, r3
 8002786:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	4bc3      	ldr	r3, [pc, #780]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 8002792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002794:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002798:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800279c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80027a0:	6011      	str	r1, [r2, #0]
 80027a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027a6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	fa92 f1a2 	rbit	r1, r2
 80027b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027b4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80027b8:	6011      	str	r1, [r2, #0]
  return result;
 80027ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027be:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	fab2 f282 	clz	r2, r2
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	f042 0220 	orr.w	r2, r2, #32
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	f002 021f 	and.w	r2, r2, #31
 80027d4:	2101      	movs	r1, #1
 80027d6:	fa01 f202 	lsl.w	r2, r1, r2
 80027da:	4013      	ands	r3, r2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d185      	bne.n	80026ec <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027e0:	4baf      	ldr	r3, [pc, #700]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80027f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	430b      	orrs	r3, r1
 8002802:	49a7      	ldr	r1, [pc, #668]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 8002804:	4313      	orrs	r3, r2
 8002806:	604b      	str	r3, [r1, #4]
 8002808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800280c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002810:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	fa93 f2a3 	rbit	r2, r3
 8002824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002828:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800282c:	601a      	str	r2, [r3, #0]
  return result;
 800282e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002832:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002836:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002838:	fab3 f383 	clz	r3, r3
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002842:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	461a      	mov	r2, r3
 800284a:	2301      	movs	r3, #1
 800284c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284e:	f7fe fe89 	bl	8001564 <HAL_GetTick>
 8002852:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002856:	e009      	b.n	800286c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe fe84 	bl	8001564 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e13a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 800286c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002870:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002874:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002878:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	fa93 f2a3 	rbit	r2, r3
 8002888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002890:	601a      	str	r2, [r3, #0]
  return result;
 8002892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002896:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800289a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800289c:	fab3 f383 	clz	r3, r3
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028a4:	d802      	bhi.n	80028ac <HAL_RCC_OscConfig+0xdd8>
 80028a6:	4b7e      	ldr	r3, [pc, #504]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	e027      	b.n	80028fc <HAL_RCC_OscConfig+0xe28>
 80028ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80028b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028be:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	fa93 f2a3 	rbit	r2, r3
 80028c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028cc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80028da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	fa93 f2a3 	rbit	r2, r3
 80028ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	4b69      	ldr	r3, [pc, #420]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 80028fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002900:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002904:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002908:	6011      	str	r1, [r2, #0]
 800290a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800290e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002912:	6812      	ldr	r2, [r2, #0]
 8002914:	fa92 f1a2 	rbit	r1, r2
 8002918:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800291c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002920:	6011      	str	r1, [r2, #0]
  return result;
 8002922:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002926:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	fab2 f282 	clz	r2, r2
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	f042 0220 	orr.w	r2, r2, #32
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	f002 021f 	and.w	r2, r2, #31
 800293c:	2101      	movs	r1, #1
 800293e:	fa01 f202 	lsl.w	r2, r1, r2
 8002942:	4013      	ands	r3, r2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d087      	beq.n	8002858 <HAL_RCC_OscConfig+0xd84>
 8002948:	e0ca      	b.n	8002ae0 <HAL_RCC_OscConfig+0x100c>
 800294a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800294e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002952:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	fa93 f2a3 	rbit	r2, r3
 8002966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800296e:	601a      	str	r2, [r3, #0]
  return result;
 8002970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002974:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002978:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002984:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	461a      	mov	r2, r3
 800298c:	2300      	movs	r3, #0
 800298e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7fe fde8 	bl	8001564 <HAL_GetTick>
 8002994:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002998:	e009      	b.n	80029ae <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800299a:	f7fe fde3 	bl	8001564 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e099      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 80029ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80029b6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	fa93 f2a3 	rbit	r2, r3
 80029ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ce:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029d2:	601a      	str	r2, [r3, #0]
  return result;
 80029d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80029e6:	d802      	bhi.n	80029ee <HAL_RCC_OscConfig+0xf1a>
 80029e8:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	e027      	b.n	8002a3e <HAL_RCC_OscConfig+0xf6a>
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a00:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	fa93 f2a3 	rbit	r2, r3
 8002a0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a26:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	fa93 f2a3 	rbit	r2, r3
 8002a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a34:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <HAL_RCC_OscConfig+0xfcc>)
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a42:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002a46:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a4a:	6011      	str	r1, [r2, #0]
 8002a4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a50:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002a54:	6812      	ldr	r2, [r2, #0]
 8002a56:	fa92 f1a2 	rbit	r1, r2
 8002a5a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a5e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a62:	6011      	str	r1, [r2, #0]
  return result;
 8002a64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a68:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a6c:	6812      	ldr	r2, [r2, #0]
 8002a6e:	fab2 f282 	clz	r2, r2
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	f042 0220 	orr.w	r2, r2, #32
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	f002 021f 	and.w	r2, r2, #31
 8002a7e:	2101      	movs	r1, #1
 8002a80:	fa01 f202 	lsl.w	r2, r1, r2
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d187      	bne.n	800299a <HAL_RCC_OscConfig+0xec6>
 8002a8a:	e029      	b.n	8002ae0 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d103      	bne.n	8002aa4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e020      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
 8002aa0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002aa4:	4b11      	ldr	r3, [pc, #68]	@ (8002aec <HAL_RCC_OscConfig+0x1018>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002aac:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ab0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d10b      	bne.n	8002adc <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002ac4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ac8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b09e      	sub	sp, #120	@ 0x78
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e154      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b08:	4b89      	ldr	r3, [pc, #548]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d910      	bls.n	8002b38 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	4b86      	ldr	r3, [pc, #536]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 0207 	bic.w	r2, r3, #7
 8002b1e:	4984      	ldr	r1, [pc, #528]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b82      	ldr	r3, [pc, #520]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e13c      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b44:	4b7b      	ldr	r3, [pc, #492]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	4978      	ldr	r1, [pc, #480]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80cd 	beq.w	8002cfe <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d137      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xec>
 8002b6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b70:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b74:	fa93 f3a3 	rbit	r3, r3
 8002b78:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7c:	fab3 f383 	clz	r3, r3
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b84:	d802      	bhi.n	8002b8c <HAL_RCC_ClockConfig+0x9c>
 8002b86:	4b6b      	ldr	r3, [pc, #428]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	e00f      	b.n	8002bac <HAL_RCC_ClockConfig+0xbc>
 8002b8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b94:	fa93 f3a3 	rbit	r3, r3
 8002b98:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ba0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ba8:	4b62      	ldr	r3, [pc, #392]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002bb0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002bb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002bb4:	fa92 f2a2 	rbit	r2, r2
 8002bb8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002bba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002bbc:	fab2 f282 	clz	r2, r2
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	f042 0220 	orr.w	r2, r2, #32
 8002bc6:	b2d2      	uxtb	r2, r2
 8002bc8:	f002 021f 	and.w	r2, r2, #31
 8002bcc:	2101      	movs	r1, #1
 8002bce:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d171      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0ea      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d137      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x164>
 8002be4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002be8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bec:	fa93 f3a3 	rbit	r3, r3
 8002bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf4:	fab3 f383 	clz	r3, r3
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bfc:	d802      	bhi.n	8002c04 <HAL_RCC_ClockConfig+0x114>
 8002bfe:	4b4d      	ldr	r3, [pc, #308]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	e00f      	b.n	8002c24 <HAL_RCC_ClockConfig+0x134>
 8002c04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c16:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c1a:	fa93 f3a3 	rbit	r3, r3
 8002c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c20:	4b44      	ldr	r3, [pc, #272]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c28:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002c2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c2c:	fa92 f2a2 	rbit	r2, r2
 8002c30:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002c32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c34:	fab2 f282 	clz	r2, r2
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	f042 0220 	orr.w	r2, r2, #32
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	f002 021f 	and.w	r2, r2, #31
 8002c44:	2101      	movs	r1, #1
 8002c46:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d135      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0ae      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
 8002c54:	2302      	movs	r3, #2
 8002c56:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5a:	fa93 f3a3 	rbit	r3, r3
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c6a:	d802      	bhi.n	8002c72 <HAL_RCC_ClockConfig+0x182>
 8002c6c:	4b31      	ldr	r3, [pc, #196]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	e00d      	b.n	8002c8e <HAL_RCC_ClockConfig+0x19e>
 8002c72:	2302      	movs	r3, #2
 8002c74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c7e:	2302      	movs	r3, #2
 8002c80:	623b      	str	r3, [r7, #32]
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	2202      	movs	r2, #2
 8002c90:	61ba      	str	r2, [r7, #24]
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	fa92 f2a2 	rbit	r2, r2
 8002c98:	617a      	str	r2, [r7, #20]
  return result;
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	fab2 f282 	clz	r2, r2
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	f042 0220 	orr.w	r2, r2, #32
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f002 021f 	and.w	r2, r2, #31
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e07a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f023 0203 	bic.w	r2, r3, #3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	491a      	ldr	r1, [pc, #104]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cce:	f7fe fc49 	bl	8001564 <HAL_GetTick>
 8002cd2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd4:	e00a      	b.n	8002cec <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd6:	f7fe fc45 	bl	8001564 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e062      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cec:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <HAL_RCC_ClockConfig+0x244>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 020c 	and.w	r2, r3, #12
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d1eb      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d215      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0c:	4b08      	ldr	r3, [pc, #32]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 0207 	bic.w	r2, r3, #7
 8002d14:	4906      	ldr	r1, [pc, #24]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d1c:	4b04      	ldr	r3, [pc, #16]	@ (8002d30 <HAL_RCC_ClockConfig+0x240>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d006      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e041      	b.n	8002db2 <HAL_RCC_ClockConfig+0x2c2>
 8002d2e:	bf00      	nop
 8002d30:	40022000 	.word	0x40022000
 8002d34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d008      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d44:	4b1d      	ldr	r3, [pc, #116]	@ (8002dbc <HAL_RCC_ClockConfig+0x2cc>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	491a      	ldr	r1, [pc, #104]	@ (8002dbc <HAL_RCC_ClockConfig+0x2cc>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d62:	4b16      	ldr	r3, [pc, #88]	@ (8002dbc <HAL_RCC_ClockConfig+0x2cc>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <HAL_RCC_ClockConfig+0x2cc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d76:	f000 f829 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 8002d7a:	4601      	mov	r1, r0
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002dbc <HAL_RCC_ClockConfig+0x2cc>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d84:	22f0      	movs	r2, #240	@ 0xf0
 8002d86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	fa92 f2a2 	rbit	r2, r2
 8002d8e:	60fa      	str	r2, [r7, #12]
  return result;
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	fab2 f282 	clz	r2, r2
 8002d96:	b2d2      	uxtb	r2, r2
 8002d98:	40d3      	lsrs	r3, r2
 8002d9a:	4a09      	ldr	r2, [pc, #36]	@ (8002dc0 <HAL_RCC_ClockConfig+0x2d0>)
 8002d9c:	5cd3      	ldrb	r3, [r2, r3]
 8002d9e:	fa21 f303 	lsr.w	r3, r1, r3
 8002da2:	4a08      	ldr	r2, [pc, #32]	@ (8002dc4 <HAL_RCC_ClockConfig+0x2d4>)
 8002da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002da6:	4b08      	ldr	r3, [pc, #32]	@ (8002dc8 <HAL_RCC_ClockConfig+0x2d8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe fb96 	bl	80014dc <HAL_InitTick>
  
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3778      	adds	r7, #120	@ 0x78
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	080062c4 	.word	0x080062c4
 8002dc4:	20000000 	.word	0x20000000
 8002dc8:	20000004 	.word	0x20000004

08002dcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b087      	sub	sp, #28
 8002dd0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002de6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x94>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 030c 	and.w	r3, r3, #12
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d002      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x30>
 8002df6:	2b08      	cmp	r3, #8
 8002df8:	d003      	beq.n	8002e02 <HAL_RCC_GetSysClockFreq+0x36>
 8002dfa:	e026      	b.n	8002e4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dfc:	4b19      	ldr	r3, [pc, #100]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dfe:	613b      	str	r3, [r7, #16]
      break;
 8002e00:	e026      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	0c9b      	lsrs	r3, r3, #18
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	4a17      	ldr	r2, [pc, #92]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e0c:	5cd3      	ldrb	r3, [r2, r3]
 8002e0e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002e10:	4b13      	ldr	r3, [pc, #76]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e14:	f003 030f 	and.w	r3, r3, #15
 8002e18:	4a14      	ldr	r2, [pc, #80]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e1a:	5cd3      	ldrb	r3, [r2, r3]
 8002e1c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e28:	4a0e      	ldr	r2, [pc, #56]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	fb02 f303 	mul.w	r3, r2, r3
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	e004      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	613b      	str	r3, [r7, #16]
      break;
 8002e48:	e002      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e4a:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e4c:	613b      	str	r3, [r7, #16]
      break;
 8002e4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e50:	693b      	ldr	r3, [r7, #16]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	371c      	adds	r7, #28
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	40021000 	.word	0x40021000
 8002e64:	007a1200 	.word	0x007a1200
 8002e68:	080062dc 	.word	0x080062dc
 8002e6c:	080062ec 	.word	0x080062ec
 8002e70:	003d0900 	.word	0x003d0900

08002e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e78:	4b03      	ldr	r3, [pc, #12]	@ (8002e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	20000000 	.word	0x20000000

08002e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e92:	f7ff ffef 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002e96:	4601      	mov	r1, r0
 8002e98:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ea0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002ea4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	fa92 f2a2 	rbit	r2, r2
 8002eac:	603a      	str	r2, [r7, #0]
  return result;
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	fab2 f282 	clz	r2, r2
 8002eb4:	b2d2      	uxtb	r2, r2
 8002eb6:	40d3      	lsrs	r3, r2
 8002eb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ecc <HAL_RCC_GetPCLK1Freq+0x40>)
 8002eba:	5cd3      	ldrb	r3, [r2, r3]
 8002ebc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	080062d4 	.word	0x080062d4

08002ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002ed6:	f7ff ffcd 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002eda:	4601      	mov	r1, r0
 8002edc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f0c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002ee4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002ee8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	fa92 f2a2 	rbit	r2, r2
 8002ef0:	603a      	str	r2, [r7, #0]
  return result;
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	fab2 f282 	clz	r2, r2
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	40d3      	lsrs	r3, r2
 8002efc:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002efe:	5cd3      	ldrb	r3, [r2, r3]
 8002f00:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	080062d4 	.word	0x080062d4

08002f14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e049      	b.n	8002fba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d106      	bne.n	8002f40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7fe f940 	bl	80011c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3304      	adds	r3, #4
 8002f50:	4619      	mov	r1, r3
 8002f52:	4610      	mov	r0, r2
 8002f54:	f000 f882 	bl	800305c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d001      	beq.n	8002fdc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e033      	b.n	8003044 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a19      	ldr	r2, [pc, #100]	@ (8003050 <HAL_TIM_Base_Start+0x8c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d009      	beq.n	8003002 <HAL_TIM_Base_Start+0x3e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ff6:	d004      	beq.n	8003002 <HAL_TIM_Base_Start+0x3e>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a15      	ldr	r2, [pc, #84]	@ (8003054 <HAL_TIM_Base_Start+0x90>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d115      	bne.n	800302e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	4b13      	ldr	r3, [pc, #76]	@ (8003058 <HAL_TIM_Base_Start+0x94>)
 800300a:	4013      	ands	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2b06      	cmp	r3, #6
 8003012:	d015      	beq.n	8003040 <HAL_TIM_Base_Start+0x7c>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800301a:	d011      	beq.n	8003040 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0201 	orr.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302c:	e008      	b.n	8003040 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f042 0201 	orr.w	r2, r2, #1
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	e000      	b.n	8003042 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003040:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	40012c00 	.word	0x40012c00
 8003054:	40014000 	.word	0x40014000
 8003058:	00010007 	.word	0x00010007

0800305c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a34      	ldr	r2, [pc, #208]	@ (8003140 <TIM_Base_SetConfig+0xe4>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d003      	beq.n	800307c <TIM_Base_SetConfig+0x20>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800307a:	d108      	bne.n	800308e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	4313      	orrs	r3, r2
 800308c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a2b      	ldr	r2, [pc, #172]	@ (8003140 <TIM_Base_SetConfig+0xe4>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00f      	beq.n	80030b6 <TIM_Base_SetConfig+0x5a>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800309c:	d00b      	beq.n	80030b6 <TIM_Base_SetConfig+0x5a>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a28      	ldr	r2, [pc, #160]	@ (8003144 <TIM_Base_SetConfig+0xe8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d007      	beq.n	80030b6 <TIM_Base_SetConfig+0x5a>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a27      	ldr	r2, [pc, #156]	@ (8003148 <TIM_Base_SetConfig+0xec>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d003      	beq.n	80030b6 <TIM_Base_SetConfig+0x5a>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a26      	ldr	r2, [pc, #152]	@ (800314c <TIM_Base_SetConfig+0xf0>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d108      	bne.n	80030c8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a14      	ldr	r2, [pc, #80]	@ (8003140 <TIM_Base_SetConfig+0xe4>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d00b      	beq.n	800310c <TIM_Base_SetConfig+0xb0>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a13      	ldr	r2, [pc, #76]	@ (8003144 <TIM_Base_SetConfig+0xe8>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d007      	beq.n	800310c <TIM_Base_SetConfig+0xb0>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a12      	ldr	r2, [pc, #72]	@ (8003148 <TIM_Base_SetConfig+0xec>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d003      	beq.n	800310c <TIM_Base_SetConfig+0xb0>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a11      	ldr	r2, [pc, #68]	@ (800314c <TIM_Base_SetConfig+0xf0>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d103      	bne.n	8003114 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	691a      	ldr	r2, [r3, #16]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b01      	cmp	r3, #1
 8003124:	d105      	bne.n	8003132 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	f023 0201 	bic.w	r2, r3, #1
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	611a      	str	r2, [r3, #16]
  }
}
 8003132:	bf00      	nop
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40012c00 	.word	0x40012c00
 8003144:	40014000 	.word	0x40014000
 8003148:	40014400 	.word	0x40014400
 800314c:	40014800 	.word	0x40014800

08003150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003164:	2302      	movs	r3, #2
 8003166:	e04f      	b.n	8003208 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a21      	ldr	r2, [pc, #132]	@ (8003214 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d108      	bne.n	80031a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003198:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a14      	ldr	r2, [pc, #80]	@ (8003214 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d009      	beq.n	80031dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d0:	d004      	beq.n	80031dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a10      	ldr	r2, [pc, #64]	@ (8003218 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d10c      	bne.n	80031f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	40012c00 	.word	0x40012c00
 8003218:	40014000 	.word	0x40014000

0800321c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e040      	b.n	80032b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd ffde 	bl	8001200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2224      	movs	r2, #36	@ 0x24
 8003248:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0201 	bic.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f95e 	bl	8003524 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f825 	bl	80032b8 <UART_SetConfig>
 800326e:	4603      	mov	r3, r0
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e01b      	b.n	80032b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003296:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f9dd 	bl	8003668 <UART_CheckIdleState>
 80032ae:	4603      	mov	r3, r0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	4b8a      	ldr	r3, [pc, #552]	@ (800350c <UART_SetConfig+0x254>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	6979      	ldr	r1, [r7, #20]
 80032ec:	430b      	orrs	r3, r1
 80032ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	4313      	orrs	r3, r2
 8003314:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	430a      	orrs	r2, r1
 8003328:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a78      	ldr	r2, [pc, #480]	@ (8003510 <UART_SetConfig+0x258>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d120      	bne.n	8003376 <UART_SetConfig+0xbe>
 8003334:	4b77      	ldr	r3, [pc, #476]	@ (8003514 <UART_SetConfig+0x25c>)
 8003336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b03      	cmp	r3, #3
 800333e:	d817      	bhi.n	8003370 <UART_SetConfig+0xb8>
 8003340:	a201      	add	r2, pc, #4	@ (adr r2, 8003348 <UART_SetConfig+0x90>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	08003359 	.word	0x08003359
 800334c:	08003365 	.word	0x08003365
 8003350:	0800336b 	.word	0x0800336b
 8003354:	0800335f 	.word	0x0800335f
 8003358:	2300      	movs	r3, #0
 800335a:	77fb      	strb	r3, [r7, #31]
 800335c:	e01d      	b.n	800339a <UART_SetConfig+0xe2>
 800335e:	2302      	movs	r3, #2
 8003360:	77fb      	strb	r3, [r7, #31]
 8003362:	e01a      	b.n	800339a <UART_SetConfig+0xe2>
 8003364:	2304      	movs	r3, #4
 8003366:	77fb      	strb	r3, [r7, #31]
 8003368:	e017      	b.n	800339a <UART_SetConfig+0xe2>
 800336a:	2308      	movs	r3, #8
 800336c:	77fb      	strb	r3, [r7, #31]
 800336e:	e014      	b.n	800339a <UART_SetConfig+0xe2>
 8003370:	2310      	movs	r3, #16
 8003372:	77fb      	strb	r3, [r7, #31]
 8003374:	e011      	b.n	800339a <UART_SetConfig+0xe2>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a67      	ldr	r2, [pc, #412]	@ (8003518 <UART_SetConfig+0x260>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d102      	bne.n	8003386 <UART_SetConfig+0xce>
 8003380:	2300      	movs	r3, #0
 8003382:	77fb      	strb	r3, [r7, #31]
 8003384:	e009      	b.n	800339a <UART_SetConfig+0xe2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a64      	ldr	r2, [pc, #400]	@ (800351c <UART_SetConfig+0x264>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d102      	bne.n	8003396 <UART_SetConfig+0xde>
 8003390:	2300      	movs	r3, #0
 8003392:	77fb      	strb	r3, [r7, #31]
 8003394:	e001      	b.n	800339a <UART_SetConfig+0xe2>
 8003396:	2310      	movs	r3, #16
 8003398:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a2:	d15a      	bne.n	800345a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80033a4:	7ffb      	ldrb	r3, [r7, #31]
 80033a6:	2b08      	cmp	r3, #8
 80033a8:	d827      	bhi.n	80033fa <UART_SetConfig+0x142>
 80033aa:	a201      	add	r2, pc, #4	@ (adr r2, 80033b0 <UART_SetConfig+0xf8>)
 80033ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b0:	080033d5 	.word	0x080033d5
 80033b4:	080033dd 	.word	0x080033dd
 80033b8:	080033e5 	.word	0x080033e5
 80033bc:	080033fb 	.word	0x080033fb
 80033c0:	080033eb 	.word	0x080033eb
 80033c4:	080033fb 	.word	0x080033fb
 80033c8:	080033fb 	.word	0x080033fb
 80033cc:	080033fb 	.word	0x080033fb
 80033d0:	080033f3 	.word	0x080033f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033d4:	f7ff fd5a 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 80033d8:	61b8      	str	r0, [r7, #24]
        break;
 80033da:	e013      	b.n	8003404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033dc:	f7ff fd78 	bl	8002ed0 <HAL_RCC_GetPCLK2Freq>
 80033e0:	61b8      	str	r0, [r7, #24]
        break;
 80033e2:	e00f      	b.n	8003404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033e4:	4b4e      	ldr	r3, [pc, #312]	@ (8003520 <UART_SetConfig+0x268>)
 80033e6:	61bb      	str	r3, [r7, #24]
        break;
 80033e8:	e00c      	b.n	8003404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033ea:	f7ff fcef 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 80033ee:	61b8      	str	r0, [r7, #24]
        break;
 80033f0:	e008      	b.n	8003404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033f6:	61bb      	str	r3, [r7, #24]
        break;
 80033f8:	e004      	b.n	8003404 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	77bb      	strb	r3, [r7, #30]
        break;
 8003402:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d074      	beq.n	80034f4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	005a      	lsls	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	085b      	lsrs	r3, r3, #1
 8003414:	441a      	add	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	fbb2 f3f3 	udiv	r3, r2, r3
 800341e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	2b0f      	cmp	r3, #15
 8003424:	d916      	bls.n	8003454 <UART_SetConfig+0x19c>
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800342c:	d212      	bcs.n	8003454 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	b29b      	uxth	r3, r3
 8003432:	f023 030f 	bic.w	r3, r3, #15
 8003436:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	085b      	lsrs	r3, r3, #1
 800343c:	b29b      	uxth	r3, r3
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	b29a      	uxth	r2, r3
 8003444:	89fb      	ldrh	r3, [r7, #14]
 8003446:	4313      	orrs	r3, r2
 8003448:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	89fa      	ldrh	r2, [r7, #14]
 8003450:	60da      	str	r2, [r3, #12]
 8003452:	e04f      	b.n	80034f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	77bb      	strb	r3, [r7, #30]
 8003458:	e04c      	b.n	80034f4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800345a:	7ffb      	ldrb	r3, [r7, #31]
 800345c:	2b08      	cmp	r3, #8
 800345e:	d828      	bhi.n	80034b2 <UART_SetConfig+0x1fa>
 8003460:	a201      	add	r2, pc, #4	@ (adr r2, 8003468 <UART_SetConfig+0x1b0>)
 8003462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003466:	bf00      	nop
 8003468:	0800348d 	.word	0x0800348d
 800346c:	08003495 	.word	0x08003495
 8003470:	0800349d 	.word	0x0800349d
 8003474:	080034b3 	.word	0x080034b3
 8003478:	080034a3 	.word	0x080034a3
 800347c:	080034b3 	.word	0x080034b3
 8003480:	080034b3 	.word	0x080034b3
 8003484:	080034b3 	.word	0x080034b3
 8003488:	080034ab 	.word	0x080034ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800348c:	f7ff fcfe 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 8003490:	61b8      	str	r0, [r7, #24]
        break;
 8003492:	e013      	b.n	80034bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003494:	f7ff fd1c 	bl	8002ed0 <HAL_RCC_GetPCLK2Freq>
 8003498:	61b8      	str	r0, [r7, #24]
        break;
 800349a:	e00f      	b.n	80034bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800349c:	4b20      	ldr	r3, [pc, #128]	@ (8003520 <UART_SetConfig+0x268>)
 800349e:	61bb      	str	r3, [r7, #24]
        break;
 80034a0:	e00c      	b.n	80034bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034a2:	f7ff fc93 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 80034a6:	61b8      	str	r0, [r7, #24]
        break;
 80034a8:	e008      	b.n	80034bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ae:	61bb      	str	r3, [r7, #24]
        break;
 80034b0:	e004      	b.n	80034bc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80034b2:	2300      	movs	r3, #0
 80034b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	77bb      	strb	r3, [r7, #30]
        break;
 80034ba:	bf00      	nop
    }

    if (pclk != 0U)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d018      	beq.n	80034f4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	085a      	lsrs	r2, r3, #1
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	441a      	add	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	2b0f      	cmp	r3, #15
 80034da:	d909      	bls.n	80034f0 <UART_SetConfig+0x238>
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e2:	d205      	bcs.n	80034f0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	e001      	b.n	80034f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003500:	7fbb      	ldrb	r3, [r7, #30]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3720      	adds	r7, #32
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	efff69f3 	.word	0xefff69f3
 8003510:	40013800 	.word	0x40013800
 8003514:	40021000 	.word	0x40021000
 8003518:	40004400 	.word	0x40004400
 800351c:	40004800 	.word	0x40004800
 8003520:	007a1200 	.word	0x007a1200

08003524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003530:	f003 0308 	and.w	r3, r3, #8
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00a      	beq.n	800354e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00a      	beq.n	8003592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00a      	beq.n	80035b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	f003 0310 	and.w	r3, r3, #16
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035da:	f003 0320 	and.w	r3, r3, #32
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00a      	beq.n	80035f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003600:	2b00      	cmp	r3, #0
 8003602:	d01a      	beq.n	800363a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003622:	d10a      	bne.n	800363a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	605a      	str	r2, [r3, #4]
  }
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b098      	sub	sp, #96	@ 0x60
 800366c:	af02      	add	r7, sp, #8
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003678:	f7fd ff74 	bl	8001564 <HAL_GetTick>
 800367c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b08      	cmp	r3, #8
 800368a:	d12e      	bne.n	80036ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800368c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f88c 	bl	80037b8 <UART_WaitOnFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d021      	beq.n	80036ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ae:	e853 3f00 	ldrex	r3, [r3]
 80036b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	461a      	mov	r2, r3
 80036c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80036c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036cc:	e841 2300 	strex	r3, r2, [r1]
 80036d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e6      	bne.n	80036a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e062      	b.n	80037b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d149      	bne.n	800378c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003700:	2200      	movs	r2, #0
 8003702:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f856 	bl	80037b8 <UART_WaitOnFlagUntilTimeout>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d03c      	beq.n	800378c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371a:	e853 3f00 	ldrex	r3, [r3]
 800371e:	623b      	str	r3, [r7, #32]
   return(result);
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	461a      	mov	r2, r3
 800372e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003730:	633b      	str	r3, [r7, #48]	@ 0x30
 8003732:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003738:	e841 2300 	strex	r3, r2, [r1]
 800373c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800373e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e6      	bne.n	8003712 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	3308      	adds	r3, #8
 800374a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	e853 3f00 	ldrex	r3, [r3]
 8003752:	60fb      	str	r3, [r7, #12]
   return(result);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f023 0301 	bic.w	r3, r3, #1
 800375a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3308      	adds	r3, #8
 8003762:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003764:	61fa      	str	r2, [r7, #28]
 8003766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003768:	69b9      	ldr	r1, [r7, #24]
 800376a:	69fa      	ldr	r2, [r7, #28]
 800376c:	e841 2300 	strex	r3, r2, [r1]
 8003770:	617b      	str	r3, [r7, #20]
   return(result);
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1e5      	bne.n	8003744 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e011      	b.n	80037b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3758      	adds	r7, #88	@ 0x58
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037c8:	e04f      	b.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d0:	d04b      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d2:	f7fd fec7 	bl	8001564 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d302      	bcc.n	80037e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e04e      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d037      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	2b80      	cmp	r3, #128	@ 0x80
 80037fe:	d034      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b40      	cmp	r3, #64	@ 0x40
 8003804:	d031      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	f003 0308 	and.w	r3, r3, #8
 8003810:	2b08      	cmp	r3, #8
 8003812:	d110      	bne.n	8003836 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2208      	movs	r2, #8
 800381a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 f838 	bl	8003892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2208      	movs	r2, #8
 8003826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e029      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003844:	d111      	bne.n	800386a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800384e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f81e 	bl	8003892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e00f      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69da      	ldr	r2, [r3, #28]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4013      	ands	r3, r2
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	429a      	cmp	r2, r3
 8003886:	d0a0      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003892:	b480      	push	{r7}
 8003894:	b095      	sub	sp, #84	@ 0x54
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	461a      	mov	r2, r3
 80038b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80038ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038c0:	e841 2300 	strex	r3, r2, [r1]
 80038c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1e6      	bne.n	800389a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3308      	adds	r3, #8
 80038d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	e853 3f00 	ldrex	r3, [r3]
 80038da:	61fb      	str	r3, [r7, #28]
   return(result);
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	3308      	adds	r3, #8
 80038ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038f4:	e841 2300 	strex	r3, r2, [r1]
 80038f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1e5      	bne.n	80038cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003904:	2b01      	cmp	r3, #1
 8003906:	d118      	bne.n	800393a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	e853 3f00 	ldrex	r3, [r3]
 8003914:	60bb      	str	r3, [r7, #8]
   return(result);
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f023 0310 	bic.w	r3, r3, #16
 800391c:	647b      	str	r3, [r7, #68]	@ 0x44
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003926:	61bb      	str	r3, [r7, #24]
 8003928:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392a:	6979      	ldr	r1, [r7, #20]
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	e841 2300 	strex	r3, r2, [r1]
 8003932:	613b      	str	r3, [r7, #16]
   return(result);
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1e6      	bne.n	8003908 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2220      	movs	r2, #32
 800393e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800394e:	bf00      	nop
 8003950:	3754      	adds	r7, #84	@ 0x54
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <__cvt>:
 800395a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800395e:	ec57 6b10 	vmov	r6, r7, d0
 8003962:	2f00      	cmp	r7, #0
 8003964:	460c      	mov	r4, r1
 8003966:	4619      	mov	r1, r3
 8003968:	463b      	mov	r3, r7
 800396a:	bfbb      	ittet	lt
 800396c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003970:	461f      	movlt	r7, r3
 8003972:	2300      	movge	r3, #0
 8003974:	232d      	movlt	r3, #45	@ 0x2d
 8003976:	700b      	strb	r3, [r1, #0]
 8003978:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800397a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800397e:	4691      	mov	r9, r2
 8003980:	f023 0820 	bic.w	r8, r3, #32
 8003984:	bfbc      	itt	lt
 8003986:	4632      	movlt	r2, r6
 8003988:	4616      	movlt	r6, r2
 800398a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800398e:	d005      	beq.n	800399c <__cvt+0x42>
 8003990:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003994:	d100      	bne.n	8003998 <__cvt+0x3e>
 8003996:	3401      	adds	r4, #1
 8003998:	2102      	movs	r1, #2
 800399a:	e000      	b.n	800399e <__cvt+0x44>
 800399c:	2103      	movs	r1, #3
 800399e:	ab03      	add	r3, sp, #12
 80039a0:	9301      	str	r3, [sp, #4]
 80039a2:	ab02      	add	r3, sp, #8
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	ec47 6b10 	vmov	d0, r6, r7
 80039aa:	4653      	mov	r3, sl
 80039ac:	4622      	mov	r2, r4
 80039ae:	f000 fe4b 	bl	8004648 <_dtoa_r>
 80039b2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80039b6:	4605      	mov	r5, r0
 80039b8:	d119      	bne.n	80039ee <__cvt+0x94>
 80039ba:	f019 0f01 	tst.w	r9, #1
 80039be:	d00e      	beq.n	80039de <__cvt+0x84>
 80039c0:	eb00 0904 	add.w	r9, r0, r4
 80039c4:	2200      	movs	r2, #0
 80039c6:	2300      	movs	r3, #0
 80039c8:	4630      	mov	r0, r6
 80039ca:	4639      	mov	r1, r7
 80039cc:	f7fd f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 80039d0:	b108      	cbz	r0, 80039d6 <__cvt+0x7c>
 80039d2:	f8cd 900c 	str.w	r9, [sp, #12]
 80039d6:	2230      	movs	r2, #48	@ 0x30
 80039d8:	9b03      	ldr	r3, [sp, #12]
 80039da:	454b      	cmp	r3, r9
 80039dc:	d31e      	bcc.n	8003a1c <__cvt+0xc2>
 80039de:	9b03      	ldr	r3, [sp, #12]
 80039e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80039e2:	1b5b      	subs	r3, r3, r5
 80039e4:	4628      	mov	r0, r5
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	b004      	add	sp, #16
 80039ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80039f2:	eb00 0904 	add.w	r9, r0, r4
 80039f6:	d1e5      	bne.n	80039c4 <__cvt+0x6a>
 80039f8:	7803      	ldrb	r3, [r0, #0]
 80039fa:	2b30      	cmp	r3, #48	@ 0x30
 80039fc:	d10a      	bne.n	8003a14 <__cvt+0xba>
 80039fe:	2200      	movs	r2, #0
 8003a00:	2300      	movs	r3, #0
 8003a02:	4630      	mov	r0, r6
 8003a04:	4639      	mov	r1, r7
 8003a06:	f7fd f85f 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a0a:	b918      	cbnz	r0, 8003a14 <__cvt+0xba>
 8003a0c:	f1c4 0401 	rsb	r4, r4, #1
 8003a10:	f8ca 4000 	str.w	r4, [sl]
 8003a14:	f8da 3000 	ldr.w	r3, [sl]
 8003a18:	4499      	add	r9, r3
 8003a1a:	e7d3      	b.n	80039c4 <__cvt+0x6a>
 8003a1c:	1c59      	adds	r1, r3, #1
 8003a1e:	9103      	str	r1, [sp, #12]
 8003a20:	701a      	strb	r2, [r3, #0]
 8003a22:	e7d9      	b.n	80039d8 <__cvt+0x7e>

08003a24 <__exponent>:
 8003a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a26:	2900      	cmp	r1, #0
 8003a28:	bfba      	itte	lt
 8003a2a:	4249      	neglt	r1, r1
 8003a2c:	232d      	movlt	r3, #45	@ 0x2d
 8003a2e:	232b      	movge	r3, #43	@ 0x2b
 8003a30:	2909      	cmp	r1, #9
 8003a32:	7002      	strb	r2, [r0, #0]
 8003a34:	7043      	strb	r3, [r0, #1]
 8003a36:	dd29      	ble.n	8003a8c <__exponent+0x68>
 8003a38:	f10d 0307 	add.w	r3, sp, #7
 8003a3c:	461d      	mov	r5, r3
 8003a3e:	270a      	movs	r7, #10
 8003a40:	461a      	mov	r2, r3
 8003a42:	fbb1 f6f7 	udiv	r6, r1, r7
 8003a46:	fb07 1416 	mls	r4, r7, r6, r1
 8003a4a:	3430      	adds	r4, #48	@ 0x30
 8003a4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003a50:	460c      	mov	r4, r1
 8003a52:	2c63      	cmp	r4, #99	@ 0x63
 8003a54:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a58:	4631      	mov	r1, r6
 8003a5a:	dcf1      	bgt.n	8003a40 <__exponent+0x1c>
 8003a5c:	3130      	adds	r1, #48	@ 0x30
 8003a5e:	1e94      	subs	r4, r2, #2
 8003a60:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003a64:	1c41      	adds	r1, r0, #1
 8003a66:	4623      	mov	r3, r4
 8003a68:	42ab      	cmp	r3, r5
 8003a6a:	d30a      	bcc.n	8003a82 <__exponent+0x5e>
 8003a6c:	f10d 0309 	add.w	r3, sp, #9
 8003a70:	1a9b      	subs	r3, r3, r2
 8003a72:	42ac      	cmp	r4, r5
 8003a74:	bf88      	it	hi
 8003a76:	2300      	movhi	r3, #0
 8003a78:	3302      	adds	r3, #2
 8003a7a:	4403      	add	r3, r0
 8003a7c:	1a18      	subs	r0, r3, r0
 8003a7e:	b003      	add	sp, #12
 8003a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a82:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003a86:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003a8a:	e7ed      	b.n	8003a68 <__exponent+0x44>
 8003a8c:	2330      	movs	r3, #48	@ 0x30
 8003a8e:	3130      	adds	r1, #48	@ 0x30
 8003a90:	7083      	strb	r3, [r0, #2]
 8003a92:	70c1      	strb	r1, [r0, #3]
 8003a94:	1d03      	adds	r3, r0, #4
 8003a96:	e7f1      	b.n	8003a7c <__exponent+0x58>

08003a98 <_printf_float>:
 8003a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a9c:	b08d      	sub	sp, #52	@ 0x34
 8003a9e:	460c      	mov	r4, r1
 8003aa0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003aa4:	4616      	mov	r6, r2
 8003aa6:	461f      	mov	r7, r3
 8003aa8:	4605      	mov	r5, r0
 8003aaa:	f000 fccb 	bl	8004444 <_localeconv_r>
 8003aae:	6803      	ldr	r3, [r0, #0]
 8003ab0:	9304      	str	r3, [sp, #16]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fc fbdc 	bl	8000270 <strlen>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	930a      	str	r3, [sp, #40]	@ 0x28
 8003abc:	f8d8 3000 	ldr.w	r3, [r8]
 8003ac0:	9005      	str	r0, [sp, #20]
 8003ac2:	3307      	adds	r3, #7
 8003ac4:	f023 0307 	bic.w	r3, r3, #7
 8003ac8:	f103 0208 	add.w	r2, r3, #8
 8003acc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003ad0:	f8d4 b000 	ldr.w	fp, [r4]
 8003ad4:	f8c8 2000 	str.w	r2, [r8]
 8003ad8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003adc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003ae0:	9307      	str	r3, [sp, #28]
 8003ae2:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ae6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003aee:	4b9c      	ldr	r3, [pc, #624]	@ (8003d60 <_printf_float+0x2c8>)
 8003af0:	f04f 32ff 	mov.w	r2, #4294967295
 8003af4:	f7fd f81a 	bl	8000b2c <__aeabi_dcmpun>
 8003af8:	bb70      	cbnz	r0, 8003b58 <_printf_float+0xc0>
 8003afa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003afe:	4b98      	ldr	r3, [pc, #608]	@ (8003d60 <_printf_float+0x2c8>)
 8003b00:	f04f 32ff 	mov.w	r2, #4294967295
 8003b04:	f7fc fff4 	bl	8000af0 <__aeabi_dcmple>
 8003b08:	bb30      	cbnz	r0, 8003b58 <_printf_float+0xc0>
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	4640      	mov	r0, r8
 8003b10:	4649      	mov	r1, r9
 8003b12:	f7fc ffe3 	bl	8000adc <__aeabi_dcmplt>
 8003b16:	b110      	cbz	r0, 8003b1e <_printf_float+0x86>
 8003b18:	232d      	movs	r3, #45	@ 0x2d
 8003b1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b1e:	4a91      	ldr	r2, [pc, #580]	@ (8003d64 <_printf_float+0x2cc>)
 8003b20:	4b91      	ldr	r3, [pc, #580]	@ (8003d68 <_printf_float+0x2d0>)
 8003b22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003b26:	bf8c      	ite	hi
 8003b28:	4690      	movhi	r8, r2
 8003b2a:	4698      	movls	r8, r3
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	6123      	str	r3, [r4, #16]
 8003b30:	f02b 0304 	bic.w	r3, fp, #4
 8003b34:	6023      	str	r3, [r4, #0]
 8003b36:	f04f 0900 	mov.w	r9, #0
 8003b3a:	9700      	str	r7, [sp, #0]
 8003b3c:	4633      	mov	r3, r6
 8003b3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003b40:	4621      	mov	r1, r4
 8003b42:	4628      	mov	r0, r5
 8003b44:	f000 f9d2 	bl	8003eec <_printf_common>
 8003b48:	3001      	adds	r0, #1
 8003b4a:	f040 808d 	bne.w	8003c68 <_printf_float+0x1d0>
 8003b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b52:	b00d      	add	sp, #52	@ 0x34
 8003b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b58:	4642      	mov	r2, r8
 8003b5a:	464b      	mov	r3, r9
 8003b5c:	4640      	mov	r0, r8
 8003b5e:	4649      	mov	r1, r9
 8003b60:	f7fc ffe4 	bl	8000b2c <__aeabi_dcmpun>
 8003b64:	b140      	cbz	r0, 8003b78 <_printf_float+0xe0>
 8003b66:	464b      	mov	r3, r9
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	bfbc      	itt	lt
 8003b6c:	232d      	movlt	r3, #45	@ 0x2d
 8003b6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003b72:	4a7e      	ldr	r2, [pc, #504]	@ (8003d6c <_printf_float+0x2d4>)
 8003b74:	4b7e      	ldr	r3, [pc, #504]	@ (8003d70 <_printf_float+0x2d8>)
 8003b76:	e7d4      	b.n	8003b22 <_printf_float+0x8a>
 8003b78:	6863      	ldr	r3, [r4, #4]
 8003b7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003b7e:	9206      	str	r2, [sp, #24]
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	d13b      	bne.n	8003bfc <_printf_float+0x164>
 8003b84:	2306      	movs	r3, #6
 8003b86:	6063      	str	r3, [r4, #4]
 8003b88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	6022      	str	r2, [r4, #0]
 8003b90:	9303      	str	r3, [sp, #12]
 8003b92:	ab0a      	add	r3, sp, #40	@ 0x28
 8003b94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003b98:	ab09      	add	r3, sp, #36	@ 0x24
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	6861      	ldr	r1, [r4, #4]
 8003b9e:	ec49 8b10 	vmov	d0, r8, r9
 8003ba2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	f7ff fed7 	bl	800395a <__cvt>
 8003bac:	9b06      	ldr	r3, [sp, #24]
 8003bae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003bb0:	2b47      	cmp	r3, #71	@ 0x47
 8003bb2:	4680      	mov	r8, r0
 8003bb4:	d129      	bne.n	8003c0a <_printf_float+0x172>
 8003bb6:	1cc8      	adds	r0, r1, #3
 8003bb8:	db02      	blt.n	8003bc0 <_printf_float+0x128>
 8003bba:	6863      	ldr	r3, [r4, #4]
 8003bbc:	4299      	cmp	r1, r3
 8003bbe:	dd41      	ble.n	8003c44 <_printf_float+0x1ac>
 8003bc0:	f1aa 0a02 	sub.w	sl, sl, #2
 8003bc4:	fa5f fa8a 	uxtb.w	sl, sl
 8003bc8:	3901      	subs	r1, #1
 8003bca:	4652      	mov	r2, sl
 8003bcc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003bd0:	9109      	str	r1, [sp, #36]	@ 0x24
 8003bd2:	f7ff ff27 	bl	8003a24 <__exponent>
 8003bd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003bd8:	1813      	adds	r3, r2, r0
 8003bda:	2a01      	cmp	r2, #1
 8003bdc:	4681      	mov	r9, r0
 8003bde:	6123      	str	r3, [r4, #16]
 8003be0:	dc02      	bgt.n	8003be8 <_printf_float+0x150>
 8003be2:	6822      	ldr	r2, [r4, #0]
 8003be4:	07d2      	lsls	r2, r2, #31
 8003be6:	d501      	bpl.n	8003bec <_printf_float+0x154>
 8003be8:	3301      	adds	r3, #1
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0a2      	beq.n	8003b3a <_printf_float+0xa2>
 8003bf4:	232d      	movs	r3, #45	@ 0x2d
 8003bf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bfa:	e79e      	b.n	8003b3a <_printf_float+0xa2>
 8003bfc:	9a06      	ldr	r2, [sp, #24]
 8003bfe:	2a47      	cmp	r2, #71	@ 0x47
 8003c00:	d1c2      	bne.n	8003b88 <_printf_float+0xf0>
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1c0      	bne.n	8003b88 <_printf_float+0xf0>
 8003c06:	2301      	movs	r3, #1
 8003c08:	e7bd      	b.n	8003b86 <_printf_float+0xee>
 8003c0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c0e:	d9db      	bls.n	8003bc8 <_printf_float+0x130>
 8003c10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003c14:	d118      	bne.n	8003c48 <_printf_float+0x1b0>
 8003c16:	2900      	cmp	r1, #0
 8003c18:	6863      	ldr	r3, [r4, #4]
 8003c1a:	dd0b      	ble.n	8003c34 <_printf_float+0x19c>
 8003c1c:	6121      	str	r1, [r4, #16]
 8003c1e:	b913      	cbnz	r3, 8003c26 <_printf_float+0x18e>
 8003c20:	6822      	ldr	r2, [r4, #0]
 8003c22:	07d0      	lsls	r0, r2, #31
 8003c24:	d502      	bpl.n	8003c2c <_printf_float+0x194>
 8003c26:	3301      	adds	r3, #1
 8003c28:	440b      	add	r3, r1
 8003c2a:	6123      	str	r3, [r4, #16]
 8003c2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003c2e:	f04f 0900 	mov.w	r9, #0
 8003c32:	e7db      	b.n	8003bec <_printf_float+0x154>
 8003c34:	b913      	cbnz	r3, 8003c3c <_printf_float+0x1a4>
 8003c36:	6822      	ldr	r2, [r4, #0]
 8003c38:	07d2      	lsls	r2, r2, #31
 8003c3a:	d501      	bpl.n	8003c40 <_printf_float+0x1a8>
 8003c3c:	3302      	adds	r3, #2
 8003c3e:	e7f4      	b.n	8003c2a <_printf_float+0x192>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e7f2      	b.n	8003c2a <_printf_float+0x192>
 8003c44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003c48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c4a:	4299      	cmp	r1, r3
 8003c4c:	db05      	blt.n	8003c5a <_printf_float+0x1c2>
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	6121      	str	r1, [r4, #16]
 8003c52:	07d8      	lsls	r0, r3, #31
 8003c54:	d5ea      	bpl.n	8003c2c <_printf_float+0x194>
 8003c56:	1c4b      	adds	r3, r1, #1
 8003c58:	e7e7      	b.n	8003c2a <_printf_float+0x192>
 8003c5a:	2900      	cmp	r1, #0
 8003c5c:	bfd4      	ite	le
 8003c5e:	f1c1 0202 	rsble	r2, r1, #2
 8003c62:	2201      	movgt	r2, #1
 8003c64:	4413      	add	r3, r2
 8003c66:	e7e0      	b.n	8003c2a <_printf_float+0x192>
 8003c68:	6823      	ldr	r3, [r4, #0]
 8003c6a:	055a      	lsls	r2, r3, #21
 8003c6c:	d407      	bmi.n	8003c7e <_printf_float+0x1e6>
 8003c6e:	6923      	ldr	r3, [r4, #16]
 8003c70:	4642      	mov	r2, r8
 8003c72:	4631      	mov	r1, r6
 8003c74:	4628      	mov	r0, r5
 8003c76:	47b8      	blx	r7
 8003c78:	3001      	adds	r0, #1
 8003c7a:	d12b      	bne.n	8003cd4 <_printf_float+0x23c>
 8003c7c:	e767      	b.n	8003b4e <_printf_float+0xb6>
 8003c7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c82:	f240 80dd 	bls.w	8003e40 <_printf_float+0x3a8>
 8003c86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	f7fc ff1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c92:	2800      	cmp	r0, #0
 8003c94:	d033      	beq.n	8003cfe <_printf_float+0x266>
 8003c96:	4a37      	ldr	r2, [pc, #220]	@ (8003d74 <_printf_float+0x2dc>)
 8003c98:	2301      	movs	r3, #1
 8003c9a:	4631      	mov	r1, r6
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	47b8      	blx	r7
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	f43f af54 	beq.w	8003b4e <_printf_float+0xb6>
 8003ca6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003caa:	4543      	cmp	r3, r8
 8003cac:	db02      	blt.n	8003cb4 <_printf_float+0x21c>
 8003cae:	6823      	ldr	r3, [r4, #0]
 8003cb0:	07d8      	lsls	r0, r3, #31
 8003cb2:	d50f      	bpl.n	8003cd4 <_printf_float+0x23c>
 8003cb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cb8:	4631      	mov	r1, r6
 8003cba:	4628      	mov	r0, r5
 8003cbc:	47b8      	blx	r7
 8003cbe:	3001      	adds	r0, #1
 8003cc0:	f43f af45 	beq.w	8003b4e <_printf_float+0xb6>
 8003cc4:	f04f 0900 	mov.w	r9, #0
 8003cc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ccc:	f104 0a1a 	add.w	sl, r4, #26
 8003cd0:	45c8      	cmp	r8, r9
 8003cd2:	dc09      	bgt.n	8003ce8 <_printf_float+0x250>
 8003cd4:	6823      	ldr	r3, [r4, #0]
 8003cd6:	079b      	lsls	r3, r3, #30
 8003cd8:	f100 8103 	bmi.w	8003ee2 <_printf_float+0x44a>
 8003cdc:	68e0      	ldr	r0, [r4, #12]
 8003cde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ce0:	4298      	cmp	r0, r3
 8003ce2:	bfb8      	it	lt
 8003ce4:	4618      	movlt	r0, r3
 8003ce6:	e734      	b.n	8003b52 <_printf_float+0xba>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	4652      	mov	r2, sl
 8003cec:	4631      	mov	r1, r6
 8003cee:	4628      	mov	r0, r5
 8003cf0:	47b8      	blx	r7
 8003cf2:	3001      	adds	r0, #1
 8003cf4:	f43f af2b 	beq.w	8003b4e <_printf_float+0xb6>
 8003cf8:	f109 0901 	add.w	r9, r9, #1
 8003cfc:	e7e8      	b.n	8003cd0 <_printf_float+0x238>
 8003cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	dc39      	bgt.n	8003d78 <_printf_float+0x2e0>
 8003d04:	4a1b      	ldr	r2, [pc, #108]	@ (8003d74 <_printf_float+0x2dc>)
 8003d06:	2301      	movs	r3, #1
 8003d08:	4631      	mov	r1, r6
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	47b8      	blx	r7
 8003d0e:	3001      	adds	r0, #1
 8003d10:	f43f af1d 	beq.w	8003b4e <_printf_float+0xb6>
 8003d14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003d18:	ea59 0303 	orrs.w	r3, r9, r3
 8003d1c:	d102      	bne.n	8003d24 <_printf_float+0x28c>
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	07d9      	lsls	r1, r3, #31
 8003d22:	d5d7      	bpl.n	8003cd4 <_printf_float+0x23c>
 8003d24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d28:	4631      	mov	r1, r6
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	47b8      	blx	r7
 8003d2e:	3001      	adds	r0, #1
 8003d30:	f43f af0d 	beq.w	8003b4e <_printf_float+0xb6>
 8003d34:	f04f 0a00 	mov.w	sl, #0
 8003d38:	f104 0b1a 	add.w	fp, r4, #26
 8003d3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d3e:	425b      	negs	r3, r3
 8003d40:	4553      	cmp	r3, sl
 8003d42:	dc01      	bgt.n	8003d48 <_printf_float+0x2b0>
 8003d44:	464b      	mov	r3, r9
 8003d46:	e793      	b.n	8003c70 <_printf_float+0x1d8>
 8003d48:	2301      	movs	r3, #1
 8003d4a:	465a      	mov	r2, fp
 8003d4c:	4631      	mov	r1, r6
 8003d4e:	4628      	mov	r0, r5
 8003d50:	47b8      	blx	r7
 8003d52:	3001      	adds	r0, #1
 8003d54:	f43f aefb 	beq.w	8003b4e <_printf_float+0xb6>
 8003d58:	f10a 0a01 	add.w	sl, sl, #1
 8003d5c:	e7ee      	b.n	8003d3c <_printf_float+0x2a4>
 8003d5e:	bf00      	nop
 8003d60:	7fefffff 	.word	0x7fefffff
 8003d64:	08006300 	.word	0x08006300
 8003d68:	080062fc 	.word	0x080062fc
 8003d6c:	08006308 	.word	0x08006308
 8003d70:	08006304 	.word	0x08006304
 8003d74:	0800630c 	.word	0x0800630c
 8003d78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d7e:	4553      	cmp	r3, sl
 8003d80:	bfa8      	it	ge
 8003d82:	4653      	movge	r3, sl
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	4699      	mov	r9, r3
 8003d88:	dc36      	bgt.n	8003df8 <_printf_float+0x360>
 8003d8a:	f04f 0b00 	mov.w	fp, #0
 8003d8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d92:	f104 021a 	add.w	r2, r4, #26
 8003d96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d98:	9306      	str	r3, [sp, #24]
 8003d9a:	eba3 0309 	sub.w	r3, r3, r9
 8003d9e:	455b      	cmp	r3, fp
 8003da0:	dc31      	bgt.n	8003e06 <_printf_float+0x36e>
 8003da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003da4:	459a      	cmp	sl, r3
 8003da6:	dc3a      	bgt.n	8003e1e <_printf_float+0x386>
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	07da      	lsls	r2, r3, #31
 8003dac:	d437      	bmi.n	8003e1e <_printf_float+0x386>
 8003dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003db0:	ebaa 0903 	sub.w	r9, sl, r3
 8003db4:	9b06      	ldr	r3, [sp, #24]
 8003db6:	ebaa 0303 	sub.w	r3, sl, r3
 8003dba:	4599      	cmp	r9, r3
 8003dbc:	bfa8      	it	ge
 8003dbe:	4699      	movge	r9, r3
 8003dc0:	f1b9 0f00 	cmp.w	r9, #0
 8003dc4:	dc33      	bgt.n	8003e2e <_printf_float+0x396>
 8003dc6:	f04f 0800 	mov.w	r8, #0
 8003dca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003dce:	f104 0b1a 	add.w	fp, r4, #26
 8003dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dd4:	ebaa 0303 	sub.w	r3, sl, r3
 8003dd8:	eba3 0309 	sub.w	r3, r3, r9
 8003ddc:	4543      	cmp	r3, r8
 8003dde:	f77f af79 	ble.w	8003cd4 <_printf_float+0x23c>
 8003de2:	2301      	movs	r3, #1
 8003de4:	465a      	mov	r2, fp
 8003de6:	4631      	mov	r1, r6
 8003de8:	4628      	mov	r0, r5
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	f43f aeae 	beq.w	8003b4e <_printf_float+0xb6>
 8003df2:	f108 0801 	add.w	r8, r8, #1
 8003df6:	e7ec      	b.n	8003dd2 <_printf_float+0x33a>
 8003df8:	4642      	mov	r2, r8
 8003dfa:	4631      	mov	r1, r6
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	47b8      	blx	r7
 8003e00:	3001      	adds	r0, #1
 8003e02:	d1c2      	bne.n	8003d8a <_printf_float+0x2f2>
 8003e04:	e6a3      	b.n	8003b4e <_printf_float+0xb6>
 8003e06:	2301      	movs	r3, #1
 8003e08:	4631      	mov	r1, r6
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	9206      	str	r2, [sp, #24]
 8003e0e:	47b8      	blx	r7
 8003e10:	3001      	adds	r0, #1
 8003e12:	f43f ae9c 	beq.w	8003b4e <_printf_float+0xb6>
 8003e16:	9a06      	ldr	r2, [sp, #24]
 8003e18:	f10b 0b01 	add.w	fp, fp, #1
 8003e1c:	e7bb      	b.n	8003d96 <_printf_float+0x2fe>
 8003e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e22:	4631      	mov	r1, r6
 8003e24:	4628      	mov	r0, r5
 8003e26:	47b8      	blx	r7
 8003e28:	3001      	adds	r0, #1
 8003e2a:	d1c0      	bne.n	8003dae <_printf_float+0x316>
 8003e2c:	e68f      	b.n	8003b4e <_printf_float+0xb6>
 8003e2e:	9a06      	ldr	r2, [sp, #24]
 8003e30:	464b      	mov	r3, r9
 8003e32:	4442      	add	r2, r8
 8003e34:	4631      	mov	r1, r6
 8003e36:	4628      	mov	r0, r5
 8003e38:	47b8      	blx	r7
 8003e3a:	3001      	adds	r0, #1
 8003e3c:	d1c3      	bne.n	8003dc6 <_printf_float+0x32e>
 8003e3e:	e686      	b.n	8003b4e <_printf_float+0xb6>
 8003e40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003e44:	f1ba 0f01 	cmp.w	sl, #1
 8003e48:	dc01      	bgt.n	8003e4e <_printf_float+0x3b6>
 8003e4a:	07db      	lsls	r3, r3, #31
 8003e4c:	d536      	bpl.n	8003ebc <_printf_float+0x424>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	4642      	mov	r2, r8
 8003e52:	4631      	mov	r1, r6
 8003e54:	4628      	mov	r0, r5
 8003e56:	47b8      	blx	r7
 8003e58:	3001      	adds	r0, #1
 8003e5a:	f43f ae78 	beq.w	8003b4e <_printf_float+0xb6>
 8003e5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e62:	4631      	mov	r1, r6
 8003e64:	4628      	mov	r0, r5
 8003e66:	47b8      	blx	r7
 8003e68:	3001      	adds	r0, #1
 8003e6a:	f43f ae70 	beq.w	8003b4e <_printf_float+0xb6>
 8003e6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e72:	2200      	movs	r2, #0
 8003e74:	2300      	movs	r3, #0
 8003e76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e7a:	f7fc fe25 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e7e:	b9c0      	cbnz	r0, 8003eb2 <_printf_float+0x41a>
 8003e80:	4653      	mov	r3, sl
 8003e82:	f108 0201 	add.w	r2, r8, #1
 8003e86:	4631      	mov	r1, r6
 8003e88:	4628      	mov	r0, r5
 8003e8a:	47b8      	blx	r7
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d10c      	bne.n	8003eaa <_printf_float+0x412>
 8003e90:	e65d      	b.n	8003b4e <_printf_float+0xb6>
 8003e92:	2301      	movs	r3, #1
 8003e94:	465a      	mov	r2, fp
 8003e96:	4631      	mov	r1, r6
 8003e98:	4628      	mov	r0, r5
 8003e9a:	47b8      	blx	r7
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	f43f ae56 	beq.w	8003b4e <_printf_float+0xb6>
 8003ea2:	f108 0801 	add.w	r8, r8, #1
 8003ea6:	45d0      	cmp	r8, sl
 8003ea8:	dbf3      	blt.n	8003e92 <_printf_float+0x3fa>
 8003eaa:	464b      	mov	r3, r9
 8003eac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003eb0:	e6df      	b.n	8003c72 <_printf_float+0x1da>
 8003eb2:	f04f 0800 	mov.w	r8, #0
 8003eb6:	f104 0b1a 	add.w	fp, r4, #26
 8003eba:	e7f4      	b.n	8003ea6 <_printf_float+0x40e>
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	4642      	mov	r2, r8
 8003ec0:	e7e1      	b.n	8003e86 <_printf_float+0x3ee>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	464a      	mov	r2, r9
 8003ec6:	4631      	mov	r1, r6
 8003ec8:	4628      	mov	r0, r5
 8003eca:	47b8      	blx	r7
 8003ecc:	3001      	adds	r0, #1
 8003ece:	f43f ae3e 	beq.w	8003b4e <_printf_float+0xb6>
 8003ed2:	f108 0801 	add.w	r8, r8, #1
 8003ed6:	68e3      	ldr	r3, [r4, #12]
 8003ed8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003eda:	1a5b      	subs	r3, r3, r1
 8003edc:	4543      	cmp	r3, r8
 8003ede:	dcf0      	bgt.n	8003ec2 <_printf_float+0x42a>
 8003ee0:	e6fc      	b.n	8003cdc <_printf_float+0x244>
 8003ee2:	f04f 0800 	mov.w	r8, #0
 8003ee6:	f104 0919 	add.w	r9, r4, #25
 8003eea:	e7f4      	b.n	8003ed6 <_printf_float+0x43e>

08003eec <_printf_common>:
 8003eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef0:	4616      	mov	r6, r2
 8003ef2:	4698      	mov	r8, r3
 8003ef4:	688a      	ldr	r2, [r1, #8]
 8003ef6:	690b      	ldr	r3, [r1, #16]
 8003ef8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003efc:	4293      	cmp	r3, r2
 8003efe:	bfb8      	it	lt
 8003f00:	4613      	movlt	r3, r2
 8003f02:	6033      	str	r3, [r6, #0]
 8003f04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f08:	4607      	mov	r7, r0
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	b10a      	cbz	r2, 8003f12 <_printf_common+0x26>
 8003f0e:	3301      	adds	r3, #1
 8003f10:	6033      	str	r3, [r6, #0]
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	0699      	lsls	r1, r3, #26
 8003f16:	bf42      	ittt	mi
 8003f18:	6833      	ldrmi	r3, [r6, #0]
 8003f1a:	3302      	addmi	r3, #2
 8003f1c:	6033      	strmi	r3, [r6, #0]
 8003f1e:	6825      	ldr	r5, [r4, #0]
 8003f20:	f015 0506 	ands.w	r5, r5, #6
 8003f24:	d106      	bne.n	8003f34 <_printf_common+0x48>
 8003f26:	f104 0a19 	add.w	sl, r4, #25
 8003f2a:	68e3      	ldr	r3, [r4, #12]
 8003f2c:	6832      	ldr	r2, [r6, #0]
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	42ab      	cmp	r3, r5
 8003f32:	dc26      	bgt.n	8003f82 <_printf_common+0x96>
 8003f34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f38:	6822      	ldr	r2, [r4, #0]
 8003f3a:	3b00      	subs	r3, #0
 8003f3c:	bf18      	it	ne
 8003f3e:	2301      	movne	r3, #1
 8003f40:	0692      	lsls	r2, r2, #26
 8003f42:	d42b      	bmi.n	8003f9c <_printf_common+0xb0>
 8003f44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f48:	4641      	mov	r1, r8
 8003f4a:	4638      	mov	r0, r7
 8003f4c:	47c8      	blx	r9
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d01e      	beq.n	8003f90 <_printf_common+0xa4>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	6922      	ldr	r2, [r4, #16]
 8003f56:	f003 0306 	and.w	r3, r3, #6
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	bf02      	ittt	eq
 8003f5e:	68e5      	ldreq	r5, [r4, #12]
 8003f60:	6833      	ldreq	r3, [r6, #0]
 8003f62:	1aed      	subeq	r5, r5, r3
 8003f64:	68a3      	ldr	r3, [r4, #8]
 8003f66:	bf0c      	ite	eq
 8003f68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f6c:	2500      	movne	r5, #0
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	bfc4      	itt	gt
 8003f72:	1a9b      	subgt	r3, r3, r2
 8003f74:	18ed      	addgt	r5, r5, r3
 8003f76:	2600      	movs	r6, #0
 8003f78:	341a      	adds	r4, #26
 8003f7a:	42b5      	cmp	r5, r6
 8003f7c:	d11a      	bne.n	8003fb4 <_printf_common+0xc8>
 8003f7e:	2000      	movs	r0, #0
 8003f80:	e008      	b.n	8003f94 <_printf_common+0xa8>
 8003f82:	2301      	movs	r3, #1
 8003f84:	4652      	mov	r2, sl
 8003f86:	4641      	mov	r1, r8
 8003f88:	4638      	mov	r0, r7
 8003f8a:	47c8      	blx	r9
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	d103      	bne.n	8003f98 <_printf_common+0xac>
 8003f90:	f04f 30ff 	mov.w	r0, #4294967295
 8003f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f98:	3501      	adds	r5, #1
 8003f9a:	e7c6      	b.n	8003f2a <_printf_common+0x3e>
 8003f9c:	18e1      	adds	r1, r4, r3
 8003f9e:	1c5a      	adds	r2, r3, #1
 8003fa0:	2030      	movs	r0, #48	@ 0x30
 8003fa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fa6:	4422      	add	r2, r4
 8003fa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fb0:	3302      	adds	r3, #2
 8003fb2:	e7c7      	b.n	8003f44 <_printf_common+0x58>
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	4622      	mov	r2, r4
 8003fb8:	4641      	mov	r1, r8
 8003fba:	4638      	mov	r0, r7
 8003fbc:	47c8      	blx	r9
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d0e6      	beq.n	8003f90 <_printf_common+0xa4>
 8003fc2:	3601      	adds	r6, #1
 8003fc4:	e7d9      	b.n	8003f7a <_printf_common+0x8e>
	...

08003fc8 <_printf_i>:
 8003fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fcc:	7e0f      	ldrb	r7, [r1, #24]
 8003fce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fd0:	2f78      	cmp	r7, #120	@ 0x78
 8003fd2:	4691      	mov	r9, r2
 8003fd4:	4680      	mov	r8, r0
 8003fd6:	460c      	mov	r4, r1
 8003fd8:	469a      	mov	sl, r3
 8003fda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fde:	d807      	bhi.n	8003ff0 <_printf_i+0x28>
 8003fe0:	2f62      	cmp	r7, #98	@ 0x62
 8003fe2:	d80a      	bhi.n	8003ffa <_printf_i+0x32>
 8003fe4:	2f00      	cmp	r7, #0
 8003fe6:	f000 80d1 	beq.w	800418c <_printf_i+0x1c4>
 8003fea:	2f58      	cmp	r7, #88	@ 0x58
 8003fec:	f000 80b8 	beq.w	8004160 <_printf_i+0x198>
 8003ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ff4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ff8:	e03a      	b.n	8004070 <_printf_i+0xa8>
 8003ffa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003ffe:	2b15      	cmp	r3, #21
 8004000:	d8f6      	bhi.n	8003ff0 <_printf_i+0x28>
 8004002:	a101      	add	r1, pc, #4	@ (adr r1, 8004008 <_printf_i+0x40>)
 8004004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004008:	08004061 	.word	0x08004061
 800400c:	08004075 	.word	0x08004075
 8004010:	08003ff1 	.word	0x08003ff1
 8004014:	08003ff1 	.word	0x08003ff1
 8004018:	08003ff1 	.word	0x08003ff1
 800401c:	08003ff1 	.word	0x08003ff1
 8004020:	08004075 	.word	0x08004075
 8004024:	08003ff1 	.word	0x08003ff1
 8004028:	08003ff1 	.word	0x08003ff1
 800402c:	08003ff1 	.word	0x08003ff1
 8004030:	08003ff1 	.word	0x08003ff1
 8004034:	08004173 	.word	0x08004173
 8004038:	0800409f 	.word	0x0800409f
 800403c:	0800412d 	.word	0x0800412d
 8004040:	08003ff1 	.word	0x08003ff1
 8004044:	08003ff1 	.word	0x08003ff1
 8004048:	08004195 	.word	0x08004195
 800404c:	08003ff1 	.word	0x08003ff1
 8004050:	0800409f 	.word	0x0800409f
 8004054:	08003ff1 	.word	0x08003ff1
 8004058:	08003ff1 	.word	0x08003ff1
 800405c:	08004135 	.word	0x08004135
 8004060:	6833      	ldr	r3, [r6, #0]
 8004062:	1d1a      	adds	r2, r3, #4
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6032      	str	r2, [r6, #0]
 8004068:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800406c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004070:	2301      	movs	r3, #1
 8004072:	e09c      	b.n	80041ae <_printf_i+0x1e6>
 8004074:	6833      	ldr	r3, [r6, #0]
 8004076:	6820      	ldr	r0, [r4, #0]
 8004078:	1d19      	adds	r1, r3, #4
 800407a:	6031      	str	r1, [r6, #0]
 800407c:	0606      	lsls	r6, r0, #24
 800407e:	d501      	bpl.n	8004084 <_printf_i+0xbc>
 8004080:	681d      	ldr	r5, [r3, #0]
 8004082:	e003      	b.n	800408c <_printf_i+0xc4>
 8004084:	0645      	lsls	r5, r0, #25
 8004086:	d5fb      	bpl.n	8004080 <_printf_i+0xb8>
 8004088:	f9b3 5000 	ldrsh.w	r5, [r3]
 800408c:	2d00      	cmp	r5, #0
 800408e:	da03      	bge.n	8004098 <_printf_i+0xd0>
 8004090:	232d      	movs	r3, #45	@ 0x2d
 8004092:	426d      	negs	r5, r5
 8004094:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004098:	4858      	ldr	r0, [pc, #352]	@ (80041fc <_printf_i+0x234>)
 800409a:	230a      	movs	r3, #10
 800409c:	e011      	b.n	80040c2 <_printf_i+0xfa>
 800409e:	6821      	ldr	r1, [r4, #0]
 80040a0:	6833      	ldr	r3, [r6, #0]
 80040a2:	0608      	lsls	r0, r1, #24
 80040a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80040a8:	d402      	bmi.n	80040b0 <_printf_i+0xe8>
 80040aa:	0649      	lsls	r1, r1, #25
 80040ac:	bf48      	it	mi
 80040ae:	b2ad      	uxthmi	r5, r5
 80040b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80040b2:	4852      	ldr	r0, [pc, #328]	@ (80041fc <_printf_i+0x234>)
 80040b4:	6033      	str	r3, [r6, #0]
 80040b6:	bf14      	ite	ne
 80040b8:	230a      	movne	r3, #10
 80040ba:	2308      	moveq	r3, #8
 80040bc:	2100      	movs	r1, #0
 80040be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040c2:	6866      	ldr	r6, [r4, #4]
 80040c4:	60a6      	str	r6, [r4, #8]
 80040c6:	2e00      	cmp	r6, #0
 80040c8:	db05      	blt.n	80040d6 <_printf_i+0x10e>
 80040ca:	6821      	ldr	r1, [r4, #0]
 80040cc:	432e      	orrs	r6, r5
 80040ce:	f021 0104 	bic.w	r1, r1, #4
 80040d2:	6021      	str	r1, [r4, #0]
 80040d4:	d04b      	beq.n	800416e <_printf_i+0x1a6>
 80040d6:	4616      	mov	r6, r2
 80040d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80040dc:	fb03 5711 	mls	r7, r3, r1, r5
 80040e0:	5dc7      	ldrb	r7, [r0, r7]
 80040e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040e6:	462f      	mov	r7, r5
 80040e8:	42bb      	cmp	r3, r7
 80040ea:	460d      	mov	r5, r1
 80040ec:	d9f4      	bls.n	80040d8 <_printf_i+0x110>
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d10b      	bne.n	800410a <_printf_i+0x142>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	07df      	lsls	r7, r3, #31
 80040f6:	d508      	bpl.n	800410a <_printf_i+0x142>
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	6861      	ldr	r1, [r4, #4]
 80040fc:	4299      	cmp	r1, r3
 80040fe:	bfde      	ittt	le
 8004100:	2330      	movle	r3, #48	@ 0x30
 8004102:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004106:	f106 36ff 	addle.w	r6, r6, #4294967295
 800410a:	1b92      	subs	r2, r2, r6
 800410c:	6122      	str	r2, [r4, #16]
 800410e:	f8cd a000 	str.w	sl, [sp]
 8004112:	464b      	mov	r3, r9
 8004114:	aa03      	add	r2, sp, #12
 8004116:	4621      	mov	r1, r4
 8004118:	4640      	mov	r0, r8
 800411a:	f7ff fee7 	bl	8003eec <_printf_common>
 800411e:	3001      	adds	r0, #1
 8004120:	d14a      	bne.n	80041b8 <_printf_i+0x1f0>
 8004122:	f04f 30ff 	mov.w	r0, #4294967295
 8004126:	b004      	add	sp, #16
 8004128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	f043 0320 	orr.w	r3, r3, #32
 8004132:	6023      	str	r3, [r4, #0]
 8004134:	4832      	ldr	r0, [pc, #200]	@ (8004200 <_printf_i+0x238>)
 8004136:	2778      	movs	r7, #120	@ 0x78
 8004138:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	6831      	ldr	r1, [r6, #0]
 8004140:	061f      	lsls	r7, r3, #24
 8004142:	f851 5b04 	ldr.w	r5, [r1], #4
 8004146:	d402      	bmi.n	800414e <_printf_i+0x186>
 8004148:	065f      	lsls	r7, r3, #25
 800414a:	bf48      	it	mi
 800414c:	b2ad      	uxthmi	r5, r5
 800414e:	6031      	str	r1, [r6, #0]
 8004150:	07d9      	lsls	r1, r3, #31
 8004152:	bf44      	itt	mi
 8004154:	f043 0320 	orrmi.w	r3, r3, #32
 8004158:	6023      	strmi	r3, [r4, #0]
 800415a:	b11d      	cbz	r5, 8004164 <_printf_i+0x19c>
 800415c:	2310      	movs	r3, #16
 800415e:	e7ad      	b.n	80040bc <_printf_i+0xf4>
 8004160:	4826      	ldr	r0, [pc, #152]	@ (80041fc <_printf_i+0x234>)
 8004162:	e7e9      	b.n	8004138 <_printf_i+0x170>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	f023 0320 	bic.w	r3, r3, #32
 800416a:	6023      	str	r3, [r4, #0]
 800416c:	e7f6      	b.n	800415c <_printf_i+0x194>
 800416e:	4616      	mov	r6, r2
 8004170:	e7bd      	b.n	80040ee <_printf_i+0x126>
 8004172:	6833      	ldr	r3, [r6, #0]
 8004174:	6825      	ldr	r5, [r4, #0]
 8004176:	6961      	ldr	r1, [r4, #20]
 8004178:	1d18      	adds	r0, r3, #4
 800417a:	6030      	str	r0, [r6, #0]
 800417c:	062e      	lsls	r6, r5, #24
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	d501      	bpl.n	8004186 <_printf_i+0x1be>
 8004182:	6019      	str	r1, [r3, #0]
 8004184:	e002      	b.n	800418c <_printf_i+0x1c4>
 8004186:	0668      	lsls	r0, r5, #25
 8004188:	d5fb      	bpl.n	8004182 <_printf_i+0x1ba>
 800418a:	8019      	strh	r1, [r3, #0]
 800418c:	2300      	movs	r3, #0
 800418e:	6123      	str	r3, [r4, #16]
 8004190:	4616      	mov	r6, r2
 8004192:	e7bc      	b.n	800410e <_printf_i+0x146>
 8004194:	6833      	ldr	r3, [r6, #0]
 8004196:	1d1a      	adds	r2, r3, #4
 8004198:	6032      	str	r2, [r6, #0]
 800419a:	681e      	ldr	r6, [r3, #0]
 800419c:	6862      	ldr	r2, [r4, #4]
 800419e:	2100      	movs	r1, #0
 80041a0:	4630      	mov	r0, r6
 80041a2:	f7fc f815 	bl	80001d0 <memchr>
 80041a6:	b108      	cbz	r0, 80041ac <_printf_i+0x1e4>
 80041a8:	1b80      	subs	r0, r0, r6
 80041aa:	6060      	str	r0, [r4, #4]
 80041ac:	6863      	ldr	r3, [r4, #4]
 80041ae:	6123      	str	r3, [r4, #16]
 80041b0:	2300      	movs	r3, #0
 80041b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041b6:	e7aa      	b.n	800410e <_printf_i+0x146>
 80041b8:	6923      	ldr	r3, [r4, #16]
 80041ba:	4632      	mov	r2, r6
 80041bc:	4649      	mov	r1, r9
 80041be:	4640      	mov	r0, r8
 80041c0:	47d0      	blx	sl
 80041c2:	3001      	adds	r0, #1
 80041c4:	d0ad      	beq.n	8004122 <_printf_i+0x15a>
 80041c6:	6823      	ldr	r3, [r4, #0]
 80041c8:	079b      	lsls	r3, r3, #30
 80041ca:	d413      	bmi.n	80041f4 <_printf_i+0x22c>
 80041cc:	68e0      	ldr	r0, [r4, #12]
 80041ce:	9b03      	ldr	r3, [sp, #12]
 80041d0:	4298      	cmp	r0, r3
 80041d2:	bfb8      	it	lt
 80041d4:	4618      	movlt	r0, r3
 80041d6:	e7a6      	b.n	8004126 <_printf_i+0x15e>
 80041d8:	2301      	movs	r3, #1
 80041da:	4632      	mov	r2, r6
 80041dc:	4649      	mov	r1, r9
 80041de:	4640      	mov	r0, r8
 80041e0:	47d0      	blx	sl
 80041e2:	3001      	adds	r0, #1
 80041e4:	d09d      	beq.n	8004122 <_printf_i+0x15a>
 80041e6:	3501      	adds	r5, #1
 80041e8:	68e3      	ldr	r3, [r4, #12]
 80041ea:	9903      	ldr	r1, [sp, #12]
 80041ec:	1a5b      	subs	r3, r3, r1
 80041ee:	42ab      	cmp	r3, r5
 80041f0:	dcf2      	bgt.n	80041d8 <_printf_i+0x210>
 80041f2:	e7eb      	b.n	80041cc <_printf_i+0x204>
 80041f4:	2500      	movs	r5, #0
 80041f6:	f104 0619 	add.w	r6, r4, #25
 80041fa:	e7f5      	b.n	80041e8 <_printf_i+0x220>
 80041fc:	0800630e 	.word	0x0800630e
 8004200:	0800631f 	.word	0x0800631f

08004204 <std>:
 8004204:	2300      	movs	r3, #0
 8004206:	b510      	push	{r4, lr}
 8004208:	4604      	mov	r4, r0
 800420a:	e9c0 3300 	strd	r3, r3, [r0]
 800420e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004212:	6083      	str	r3, [r0, #8]
 8004214:	8181      	strh	r1, [r0, #12]
 8004216:	6643      	str	r3, [r0, #100]	@ 0x64
 8004218:	81c2      	strh	r2, [r0, #14]
 800421a:	6183      	str	r3, [r0, #24]
 800421c:	4619      	mov	r1, r3
 800421e:	2208      	movs	r2, #8
 8004220:	305c      	adds	r0, #92	@ 0x5c
 8004222:	f000 f906 	bl	8004432 <memset>
 8004226:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <std+0x58>)
 8004228:	6263      	str	r3, [r4, #36]	@ 0x24
 800422a:	4b0d      	ldr	r3, [pc, #52]	@ (8004260 <std+0x5c>)
 800422c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800422e:	4b0d      	ldr	r3, [pc, #52]	@ (8004264 <std+0x60>)
 8004230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004232:	4b0d      	ldr	r3, [pc, #52]	@ (8004268 <std+0x64>)
 8004234:	6323      	str	r3, [r4, #48]	@ 0x30
 8004236:	4b0d      	ldr	r3, [pc, #52]	@ (800426c <std+0x68>)
 8004238:	6224      	str	r4, [r4, #32]
 800423a:	429c      	cmp	r4, r3
 800423c:	d006      	beq.n	800424c <std+0x48>
 800423e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004242:	4294      	cmp	r4, r2
 8004244:	d002      	beq.n	800424c <std+0x48>
 8004246:	33d0      	adds	r3, #208	@ 0xd0
 8004248:	429c      	cmp	r4, r3
 800424a:	d105      	bne.n	8004258 <std+0x54>
 800424c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004254:	f000 b96a 	b.w	800452c <__retarget_lock_init_recursive>
 8004258:	bd10      	pop	{r4, pc}
 800425a:	bf00      	nop
 800425c:	080043ad 	.word	0x080043ad
 8004260:	080043cf 	.word	0x080043cf
 8004264:	08004407 	.word	0x08004407
 8004268:	0800442b 	.word	0x0800442b
 800426c:	200002e4 	.word	0x200002e4

08004270 <stdio_exit_handler>:
 8004270:	4a02      	ldr	r2, [pc, #8]	@ (800427c <stdio_exit_handler+0xc>)
 8004272:	4903      	ldr	r1, [pc, #12]	@ (8004280 <stdio_exit_handler+0x10>)
 8004274:	4803      	ldr	r0, [pc, #12]	@ (8004284 <stdio_exit_handler+0x14>)
 8004276:	f000 b869 	b.w	800434c <_fwalk_sglue>
 800427a:	bf00      	nop
 800427c:	2000000c 	.word	0x2000000c
 8004280:	08005e69 	.word	0x08005e69
 8004284:	2000001c 	.word	0x2000001c

08004288 <cleanup_stdio>:
 8004288:	6841      	ldr	r1, [r0, #4]
 800428a:	4b0c      	ldr	r3, [pc, #48]	@ (80042bc <cleanup_stdio+0x34>)
 800428c:	4299      	cmp	r1, r3
 800428e:	b510      	push	{r4, lr}
 8004290:	4604      	mov	r4, r0
 8004292:	d001      	beq.n	8004298 <cleanup_stdio+0x10>
 8004294:	f001 fde8 	bl	8005e68 <_fflush_r>
 8004298:	68a1      	ldr	r1, [r4, #8]
 800429a:	4b09      	ldr	r3, [pc, #36]	@ (80042c0 <cleanup_stdio+0x38>)
 800429c:	4299      	cmp	r1, r3
 800429e:	d002      	beq.n	80042a6 <cleanup_stdio+0x1e>
 80042a0:	4620      	mov	r0, r4
 80042a2:	f001 fde1 	bl	8005e68 <_fflush_r>
 80042a6:	68e1      	ldr	r1, [r4, #12]
 80042a8:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <cleanup_stdio+0x3c>)
 80042aa:	4299      	cmp	r1, r3
 80042ac:	d004      	beq.n	80042b8 <cleanup_stdio+0x30>
 80042ae:	4620      	mov	r0, r4
 80042b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042b4:	f001 bdd8 	b.w	8005e68 <_fflush_r>
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	bf00      	nop
 80042bc:	200002e4 	.word	0x200002e4
 80042c0:	2000034c 	.word	0x2000034c
 80042c4:	200003b4 	.word	0x200003b4

080042c8 <global_stdio_init.part.0>:
 80042c8:	b510      	push	{r4, lr}
 80042ca:	4b0b      	ldr	r3, [pc, #44]	@ (80042f8 <global_stdio_init.part.0+0x30>)
 80042cc:	4c0b      	ldr	r4, [pc, #44]	@ (80042fc <global_stdio_init.part.0+0x34>)
 80042ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004300 <global_stdio_init.part.0+0x38>)
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	4620      	mov	r0, r4
 80042d4:	2200      	movs	r2, #0
 80042d6:	2104      	movs	r1, #4
 80042d8:	f7ff ff94 	bl	8004204 <std>
 80042dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80042e0:	2201      	movs	r2, #1
 80042e2:	2109      	movs	r1, #9
 80042e4:	f7ff ff8e 	bl	8004204 <std>
 80042e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80042ec:	2202      	movs	r2, #2
 80042ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042f2:	2112      	movs	r1, #18
 80042f4:	f7ff bf86 	b.w	8004204 <std>
 80042f8:	2000041c 	.word	0x2000041c
 80042fc:	200002e4 	.word	0x200002e4
 8004300:	08004271 	.word	0x08004271

08004304 <__sfp_lock_acquire>:
 8004304:	4801      	ldr	r0, [pc, #4]	@ (800430c <__sfp_lock_acquire+0x8>)
 8004306:	f000 b912 	b.w	800452e <__retarget_lock_acquire_recursive>
 800430a:	bf00      	nop
 800430c:	20000425 	.word	0x20000425

08004310 <__sfp_lock_release>:
 8004310:	4801      	ldr	r0, [pc, #4]	@ (8004318 <__sfp_lock_release+0x8>)
 8004312:	f000 b90d 	b.w	8004530 <__retarget_lock_release_recursive>
 8004316:	bf00      	nop
 8004318:	20000425 	.word	0x20000425

0800431c <__sinit>:
 800431c:	b510      	push	{r4, lr}
 800431e:	4604      	mov	r4, r0
 8004320:	f7ff fff0 	bl	8004304 <__sfp_lock_acquire>
 8004324:	6a23      	ldr	r3, [r4, #32]
 8004326:	b11b      	cbz	r3, 8004330 <__sinit+0x14>
 8004328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800432c:	f7ff bff0 	b.w	8004310 <__sfp_lock_release>
 8004330:	4b04      	ldr	r3, [pc, #16]	@ (8004344 <__sinit+0x28>)
 8004332:	6223      	str	r3, [r4, #32]
 8004334:	4b04      	ldr	r3, [pc, #16]	@ (8004348 <__sinit+0x2c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1f5      	bne.n	8004328 <__sinit+0xc>
 800433c:	f7ff ffc4 	bl	80042c8 <global_stdio_init.part.0>
 8004340:	e7f2      	b.n	8004328 <__sinit+0xc>
 8004342:	bf00      	nop
 8004344:	08004289 	.word	0x08004289
 8004348:	2000041c 	.word	0x2000041c

0800434c <_fwalk_sglue>:
 800434c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004350:	4607      	mov	r7, r0
 8004352:	4688      	mov	r8, r1
 8004354:	4614      	mov	r4, r2
 8004356:	2600      	movs	r6, #0
 8004358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800435c:	f1b9 0901 	subs.w	r9, r9, #1
 8004360:	d505      	bpl.n	800436e <_fwalk_sglue+0x22>
 8004362:	6824      	ldr	r4, [r4, #0]
 8004364:	2c00      	cmp	r4, #0
 8004366:	d1f7      	bne.n	8004358 <_fwalk_sglue+0xc>
 8004368:	4630      	mov	r0, r6
 800436a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800436e:	89ab      	ldrh	r3, [r5, #12]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d907      	bls.n	8004384 <_fwalk_sglue+0x38>
 8004374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004378:	3301      	adds	r3, #1
 800437a:	d003      	beq.n	8004384 <_fwalk_sglue+0x38>
 800437c:	4629      	mov	r1, r5
 800437e:	4638      	mov	r0, r7
 8004380:	47c0      	blx	r8
 8004382:	4306      	orrs	r6, r0
 8004384:	3568      	adds	r5, #104	@ 0x68
 8004386:	e7e9      	b.n	800435c <_fwalk_sglue+0x10>

08004388 <iprintf>:
 8004388:	b40f      	push	{r0, r1, r2, r3}
 800438a:	b507      	push	{r0, r1, r2, lr}
 800438c:	4906      	ldr	r1, [pc, #24]	@ (80043a8 <iprintf+0x20>)
 800438e:	ab04      	add	r3, sp, #16
 8004390:	6808      	ldr	r0, [r1, #0]
 8004392:	f853 2b04 	ldr.w	r2, [r3], #4
 8004396:	6881      	ldr	r1, [r0, #8]
 8004398:	9301      	str	r3, [sp, #4]
 800439a:	f001 fbc9 	bl	8005b30 <_vfiprintf_r>
 800439e:	b003      	add	sp, #12
 80043a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80043a4:	b004      	add	sp, #16
 80043a6:	4770      	bx	lr
 80043a8:	20000018 	.word	0x20000018

080043ac <__sread>:
 80043ac:	b510      	push	{r4, lr}
 80043ae:	460c      	mov	r4, r1
 80043b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043b4:	f000 f86c 	bl	8004490 <_read_r>
 80043b8:	2800      	cmp	r0, #0
 80043ba:	bfab      	itete	ge
 80043bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043be:	89a3      	ldrhlt	r3, [r4, #12]
 80043c0:	181b      	addge	r3, r3, r0
 80043c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80043c6:	bfac      	ite	ge
 80043c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80043ca:	81a3      	strhlt	r3, [r4, #12]
 80043cc:	bd10      	pop	{r4, pc}

080043ce <__swrite>:
 80043ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d2:	461f      	mov	r7, r3
 80043d4:	898b      	ldrh	r3, [r1, #12]
 80043d6:	05db      	lsls	r3, r3, #23
 80043d8:	4605      	mov	r5, r0
 80043da:	460c      	mov	r4, r1
 80043dc:	4616      	mov	r6, r2
 80043de:	d505      	bpl.n	80043ec <__swrite+0x1e>
 80043e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e4:	2302      	movs	r3, #2
 80043e6:	2200      	movs	r2, #0
 80043e8:	f000 f840 	bl	800446c <_lseek_r>
 80043ec:	89a3      	ldrh	r3, [r4, #12]
 80043ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043f6:	81a3      	strh	r3, [r4, #12]
 80043f8:	4632      	mov	r2, r6
 80043fa:	463b      	mov	r3, r7
 80043fc:	4628      	mov	r0, r5
 80043fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004402:	f000 b857 	b.w	80044b4 <_write_r>

08004406 <__sseek>:
 8004406:	b510      	push	{r4, lr}
 8004408:	460c      	mov	r4, r1
 800440a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800440e:	f000 f82d 	bl	800446c <_lseek_r>
 8004412:	1c43      	adds	r3, r0, #1
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	bf15      	itete	ne
 8004418:	6560      	strne	r0, [r4, #84]	@ 0x54
 800441a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800441e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004422:	81a3      	strheq	r3, [r4, #12]
 8004424:	bf18      	it	ne
 8004426:	81a3      	strhne	r3, [r4, #12]
 8004428:	bd10      	pop	{r4, pc}

0800442a <__sclose>:
 800442a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800442e:	f000 b80d 	b.w	800444c <_close_r>

08004432 <memset>:
 8004432:	4402      	add	r2, r0
 8004434:	4603      	mov	r3, r0
 8004436:	4293      	cmp	r3, r2
 8004438:	d100      	bne.n	800443c <memset+0xa>
 800443a:	4770      	bx	lr
 800443c:	f803 1b01 	strb.w	r1, [r3], #1
 8004440:	e7f9      	b.n	8004436 <memset+0x4>
	...

08004444 <_localeconv_r>:
 8004444:	4800      	ldr	r0, [pc, #0]	@ (8004448 <_localeconv_r+0x4>)
 8004446:	4770      	bx	lr
 8004448:	20000158 	.word	0x20000158

0800444c <_close_r>:
 800444c:	b538      	push	{r3, r4, r5, lr}
 800444e:	4d06      	ldr	r5, [pc, #24]	@ (8004468 <_close_r+0x1c>)
 8004450:	2300      	movs	r3, #0
 8004452:	4604      	mov	r4, r0
 8004454:	4608      	mov	r0, r1
 8004456:	602b      	str	r3, [r5, #0]
 8004458:	f7fc ff83 	bl	8001362 <_close>
 800445c:	1c43      	adds	r3, r0, #1
 800445e:	d102      	bne.n	8004466 <_close_r+0x1a>
 8004460:	682b      	ldr	r3, [r5, #0]
 8004462:	b103      	cbz	r3, 8004466 <_close_r+0x1a>
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	bd38      	pop	{r3, r4, r5, pc}
 8004468:	20000420 	.word	0x20000420

0800446c <_lseek_r>:
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	4d07      	ldr	r5, [pc, #28]	@ (800448c <_lseek_r+0x20>)
 8004470:	4604      	mov	r4, r0
 8004472:	4608      	mov	r0, r1
 8004474:	4611      	mov	r1, r2
 8004476:	2200      	movs	r2, #0
 8004478:	602a      	str	r2, [r5, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	f7fc ff98 	bl	80013b0 <_lseek>
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d102      	bne.n	800448a <_lseek_r+0x1e>
 8004484:	682b      	ldr	r3, [r5, #0]
 8004486:	b103      	cbz	r3, 800448a <_lseek_r+0x1e>
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	bd38      	pop	{r3, r4, r5, pc}
 800448c:	20000420 	.word	0x20000420

08004490 <_read_r>:
 8004490:	b538      	push	{r3, r4, r5, lr}
 8004492:	4d07      	ldr	r5, [pc, #28]	@ (80044b0 <_read_r+0x20>)
 8004494:	4604      	mov	r4, r0
 8004496:	4608      	mov	r0, r1
 8004498:	4611      	mov	r1, r2
 800449a:	2200      	movs	r2, #0
 800449c:	602a      	str	r2, [r5, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	f7fc ff42 	bl	8001328 <_read>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_read_r+0x1e>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_read_r+0x1e>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	20000420 	.word	0x20000420

080044b4 <_write_r>:
 80044b4:	b538      	push	{r3, r4, r5, lr}
 80044b6:	4d07      	ldr	r5, [pc, #28]	@ (80044d4 <_write_r+0x20>)
 80044b8:	4604      	mov	r4, r0
 80044ba:	4608      	mov	r0, r1
 80044bc:	4611      	mov	r1, r2
 80044be:	2200      	movs	r2, #0
 80044c0:	602a      	str	r2, [r5, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	f7fc fb97 	bl	8000bf6 <_write>
 80044c8:	1c43      	adds	r3, r0, #1
 80044ca:	d102      	bne.n	80044d2 <_write_r+0x1e>
 80044cc:	682b      	ldr	r3, [r5, #0]
 80044ce:	b103      	cbz	r3, 80044d2 <_write_r+0x1e>
 80044d0:	6023      	str	r3, [r4, #0]
 80044d2:	bd38      	pop	{r3, r4, r5, pc}
 80044d4:	20000420 	.word	0x20000420

080044d8 <__errno>:
 80044d8:	4b01      	ldr	r3, [pc, #4]	@ (80044e0 <__errno+0x8>)
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	20000018 	.word	0x20000018

080044e4 <__libc_init_array>:
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	4d0d      	ldr	r5, [pc, #52]	@ (800451c <__libc_init_array+0x38>)
 80044e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004520 <__libc_init_array+0x3c>)
 80044ea:	1b64      	subs	r4, r4, r5
 80044ec:	10a4      	asrs	r4, r4, #2
 80044ee:	2600      	movs	r6, #0
 80044f0:	42a6      	cmp	r6, r4
 80044f2:	d109      	bne.n	8004508 <__libc_init_array+0x24>
 80044f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004524 <__libc_init_array+0x40>)
 80044f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004528 <__libc_init_array+0x44>)
 80044f8:	f001 fec4 	bl	8006284 <_init>
 80044fc:	1b64      	subs	r4, r4, r5
 80044fe:	10a4      	asrs	r4, r4, #2
 8004500:	2600      	movs	r6, #0
 8004502:	42a6      	cmp	r6, r4
 8004504:	d105      	bne.n	8004512 <__libc_init_array+0x2e>
 8004506:	bd70      	pop	{r4, r5, r6, pc}
 8004508:	f855 3b04 	ldr.w	r3, [r5], #4
 800450c:	4798      	blx	r3
 800450e:	3601      	adds	r6, #1
 8004510:	e7ee      	b.n	80044f0 <__libc_init_array+0xc>
 8004512:	f855 3b04 	ldr.w	r3, [r5], #4
 8004516:	4798      	blx	r3
 8004518:	3601      	adds	r6, #1
 800451a:	e7f2      	b.n	8004502 <__libc_init_array+0x1e>
 800451c:	0800667c 	.word	0x0800667c
 8004520:	0800667c 	.word	0x0800667c
 8004524:	0800667c 	.word	0x0800667c
 8004528:	08006680 	.word	0x08006680

0800452c <__retarget_lock_init_recursive>:
 800452c:	4770      	bx	lr

0800452e <__retarget_lock_acquire_recursive>:
 800452e:	4770      	bx	lr

08004530 <__retarget_lock_release_recursive>:
 8004530:	4770      	bx	lr

08004532 <quorem>:
 8004532:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004536:	6903      	ldr	r3, [r0, #16]
 8004538:	690c      	ldr	r4, [r1, #16]
 800453a:	42a3      	cmp	r3, r4
 800453c:	4607      	mov	r7, r0
 800453e:	db7e      	blt.n	800463e <quorem+0x10c>
 8004540:	3c01      	subs	r4, #1
 8004542:	f101 0814 	add.w	r8, r1, #20
 8004546:	00a3      	lsls	r3, r4, #2
 8004548:	f100 0514 	add.w	r5, r0, #20
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004552:	9301      	str	r3, [sp, #4]
 8004554:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004558:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800455c:	3301      	adds	r3, #1
 800455e:	429a      	cmp	r2, r3
 8004560:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004564:	fbb2 f6f3 	udiv	r6, r2, r3
 8004568:	d32e      	bcc.n	80045c8 <quorem+0x96>
 800456a:	f04f 0a00 	mov.w	sl, #0
 800456e:	46c4      	mov	ip, r8
 8004570:	46ae      	mov	lr, r5
 8004572:	46d3      	mov	fp, sl
 8004574:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004578:	b298      	uxth	r0, r3
 800457a:	fb06 a000 	mla	r0, r6, r0, sl
 800457e:	0c02      	lsrs	r2, r0, #16
 8004580:	0c1b      	lsrs	r3, r3, #16
 8004582:	fb06 2303 	mla	r3, r6, r3, r2
 8004586:	f8de 2000 	ldr.w	r2, [lr]
 800458a:	b280      	uxth	r0, r0
 800458c:	b292      	uxth	r2, r2
 800458e:	1a12      	subs	r2, r2, r0
 8004590:	445a      	add	r2, fp
 8004592:	f8de 0000 	ldr.w	r0, [lr]
 8004596:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800459a:	b29b      	uxth	r3, r3
 800459c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80045a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80045a4:	b292      	uxth	r2, r2
 80045a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80045aa:	45e1      	cmp	r9, ip
 80045ac:	f84e 2b04 	str.w	r2, [lr], #4
 80045b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80045b4:	d2de      	bcs.n	8004574 <quorem+0x42>
 80045b6:	9b00      	ldr	r3, [sp, #0]
 80045b8:	58eb      	ldr	r3, [r5, r3]
 80045ba:	b92b      	cbnz	r3, 80045c8 <quorem+0x96>
 80045bc:	9b01      	ldr	r3, [sp, #4]
 80045be:	3b04      	subs	r3, #4
 80045c0:	429d      	cmp	r5, r3
 80045c2:	461a      	mov	r2, r3
 80045c4:	d32f      	bcc.n	8004626 <quorem+0xf4>
 80045c6:	613c      	str	r4, [r7, #16]
 80045c8:	4638      	mov	r0, r7
 80045ca:	f001 f97f 	bl	80058cc <__mcmp>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	db25      	blt.n	800461e <quorem+0xec>
 80045d2:	4629      	mov	r1, r5
 80045d4:	2000      	movs	r0, #0
 80045d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80045da:	f8d1 c000 	ldr.w	ip, [r1]
 80045de:	fa1f fe82 	uxth.w	lr, r2
 80045e2:	fa1f f38c 	uxth.w	r3, ip
 80045e6:	eba3 030e 	sub.w	r3, r3, lr
 80045ea:	4403      	add	r3, r0
 80045ec:	0c12      	lsrs	r2, r2, #16
 80045ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80045f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045fc:	45c1      	cmp	r9, r8
 80045fe:	f841 3b04 	str.w	r3, [r1], #4
 8004602:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004606:	d2e6      	bcs.n	80045d6 <quorem+0xa4>
 8004608:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800460c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004610:	b922      	cbnz	r2, 800461c <quorem+0xea>
 8004612:	3b04      	subs	r3, #4
 8004614:	429d      	cmp	r5, r3
 8004616:	461a      	mov	r2, r3
 8004618:	d30b      	bcc.n	8004632 <quorem+0x100>
 800461a:	613c      	str	r4, [r7, #16]
 800461c:	3601      	adds	r6, #1
 800461e:	4630      	mov	r0, r6
 8004620:	b003      	add	sp, #12
 8004622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	3b04      	subs	r3, #4
 800462a:	2a00      	cmp	r2, #0
 800462c:	d1cb      	bne.n	80045c6 <quorem+0x94>
 800462e:	3c01      	subs	r4, #1
 8004630:	e7c6      	b.n	80045c0 <quorem+0x8e>
 8004632:	6812      	ldr	r2, [r2, #0]
 8004634:	3b04      	subs	r3, #4
 8004636:	2a00      	cmp	r2, #0
 8004638:	d1ef      	bne.n	800461a <quorem+0xe8>
 800463a:	3c01      	subs	r4, #1
 800463c:	e7ea      	b.n	8004614 <quorem+0xe2>
 800463e:	2000      	movs	r0, #0
 8004640:	e7ee      	b.n	8004620 <quorem+0xee>
 8004642:	0000      	movs	r0, r0
 8004644:	0000      	movs	r0, r0
	...

08004648 <_dtoa_r>:
 8004648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800464c:	69c7      	ldr	r7, [r0, #28]
 800464e:	b097      	sub	sp, #92	@ 0x5c
 8004650:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004654:	ec55 4b10 	vmov	r4, r5, d0
 8004658:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800465a:	9107      	str	r1, [sp, #28]
 800465c:	4681      	mov	r9, r0
 800465e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004660:	9311      	str	r3, [sp, #68]	@ 0x44
 8004662:	b97f      	cbnz	r7, 8004684 <_dtoa_r+0x3c>
 8004664:	2010      	movs	r0, #16
 8004666:	f000 fe09 	bl	800527c <malloc>
 800466a:	4602      	mov	r2, r0
 800466c:	f8c9 001c 	str.w	r0, [r9, #28]
 8004670:	b920      	cbnz	r0, 800467c <_dtoa_r+0x34>
 8004672:	4ba9      	ldr	r3, [pc, #676]	@ (8004918 <_dtoa_r+0x2d0>)
 8004674:	21ef      	movs	r1, #239	@ 0xef
 8004676:	48a9      	ldr	r0, [pc, #676]	@ (800491c <_dtoa_r+0x2d4>)
 8004678:	f001 fcd0 	bl	800601c <__assert_func>
 800467c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004680:	6007      	str	r7, [r0, #0]
 8004682:	60c7      	str	r7, [r0, #12]
 8004684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004688:	6819      	ldr	r1, [r3, #0]
 800468a:	b159      	cbz	r1, 80046a4 <_dtoa_r+0x5c>
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	604a      	str	r2, [r1, #4]
 8004690:	2301      	movs	r3, #1
 8004692:	4093      	lsls	r3, r2
 8004694:	608b      	str	r3, [r1, #8]
 8004696:	4648      	mov	r0, r9
 8004698:	f000 fee6 	bl	8005468 <_Bfree>
 800469c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80046a0:	2200      	movs	r2, #0
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	1e2b      	subs	r3, r5, #0
 80046a6:	bfb9      	ittee	lt
 80046a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80046ac:	9305      	strlt	r3, [sp, #20]
 80046ae:	2300      	movge	r3, #0
 80046b0:	6033      	strge	r3, [r6, #0]
 80046b2:	9f05      	ldr	r7, [sp, #20]
 80046b4:	4b9a      	ldr	r3, [pc, #616]	@ (8004920 <_dtoa_r+0x2d8>)
 80046b6:	bfbc      	itt	lt
 80046b8:	2201      	movlt	r2, #1
 80046ba:	6032      	strlt	r2, [r6, #0]
 80046bc:	43bb      	bics	r3, r7
 80046be:	d112      	bne.n	80046e6 <_dtoa_r+0x9e>
 80046c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80046c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80046c6:	6013      	str	r3, [r2, #0]
 80046c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80046cc:	4323      	orrs	r3, r4
 80046ce:	f000 855a 	beq.w	8005186 <_dtoa_r+0xb3e>
 80046d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80046d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004934 <_dtoa_r+0x2ec>
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 855c 	beq.w	8005196 <_dtoa_r+0xb4e>
 80046de:	f10a 0303 	add.w	r3, sl, #3
 80046e2:	f000 bd56 	b.w	8005192 <_dtoa_r+0xb4a>
 80046e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80046ea:	2200      	movs	r2, #0
 80046ec:	ec51 0b17 	vmov	r0, r1, d7
 80046f0:	2300      	movs	r3, #0
 80046f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80046f6:	f7fc f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80046fa:	4680      	mov	r8, r0
 80046fc:	b158      	cbz	r0, 8004716 <_dtoa_r+0xce>
 80046fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004700:	2301      	movs	r3, #1
 8004702:	6013      	str	r3, [r2, #0]
 8004704:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004706:	b113      	cbz	r3, 800470e <_dtoa_r+0xc6>
 8004708:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800470a:	4b86      	ldr	r3, [pc, #536]	@ (8004924 <_dtoa_r+0x2dc>)
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004938 <_dtoa_r+0x2f0>
 8004712:	f000 bd40 	b.w	8005196 <_dtoa_r+0xb4e>
 8004716:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800471a:	aa14      	add	r2, sp, #80	@ 0x50
 800471c:	a915      	add	r1, sp, #84	@ 0x54
 800471e:	4648      	mov	r0, r9
 8004720:	f001 f984 	bl	8005a2c <__d2b>
 8004724:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004728:	9002      	str	r0, [sp, #8]
 800472a:	2e00      	cmp	r6, #0
 800472c:	d078      	beq.n	8004820 <_dtoa_r+0x1d8>
 800472e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004730:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004738:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800473c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004740:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004744:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004748:	4619      	mov	r1, r3
 800474a:	2200      	movs	r2, #0
 800474c:	4b76      	ldr	r3, [pc, #472]	@ (8004928 <_dtoa_r+0x2e0>)
 800474e:	f7fb fd9b 	bl	8000288 <__aeabi_dsub>
 8004752:	a36b      	add	r3, pc, #428	@ (adr r3, 8004900 <_dtoa_r+0x2b8>)
 8004754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004758:	f7fb ff4e 	bl	80005f8 <__aeabi_dmul>
 800475c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004908 <_dtoa_r+0x2c0>)
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	f7fb fd93 	bl	800028c <__adddf3>
 8004766:	4604      	mov	r4, r0
 8004768:	4630      	mov	r0, r6
 800476a:	460d      	mov	r5, r1
 800476c:	f7fb feda 	bl	8000524 <__aeabi_i2d>
 8004770:	a367      	add	r3, pc, #412	@ (adr r3, 8004910 <_dtoa_r+0x2c8>)
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	f7fb ff3f 	bl	80005f8 <__aeabi_dmul>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	4620      	mov	r0, r4
 8004780:	4629      	mov	r1, r5
 8004782:	f7fb fd83 	bl	800028c <__adddf3>
 8004786:	4604      	mov	r4, r0
 8004788:	460d      	mov	r5, r1
 800478a:	f7fc f9e5 	bl	8000b58 <__aeabi_d2iz>
 800478e:	2200      	movs	r2, #0
 8004790:	4607      	mov	r7, r0
 8004792:	2300      	movs	r3, #0
 8004794:	4620      	mov	r0, r4
 8004796:	4629      	mov	r1, r5
 8004798:	f7fc f9a0 	bl	8000adc <__aeabi_dcmplt>
 800479c:	b140      	cbz	r0, 80047b0 <_dtoa_r+0x168>
 800479e:	4638      	mov	r0, r7
 80047a0:	f7fb fec0 	bl	8000524 <__aeabi_i2d>
 80047a4:	4622      	mov	r2, r4
 80047a6:	462b      	mov	r3, r5
 80047a8:	f7fc f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80047ac:	b900      	cbnz	r0, 80047b0 <_dtoa_r+0x168>
 80047ae:	3f01      	subs	r7, #1
 80047b0:	2f16      	cmp	r7, #22
 80047b2:	d852      	bhi.n	800485a <_dtoa_r+0x212>
 80047b4:	4b5d      	ldr	r3, [pc, #372]	@ (800492c <_dtoa_r+0x2e4>)
 80047b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80047ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047c2:	f7fc f98b 	bl	8000adc <__aeabi_dcmplt>
 80047c6:	2800      	cmp	r0, #0
 80047c8:	d049      	beq.n	800485e <_dtoa_r+0x216>
 80047ca:	3f01      	subs	r7, #1
 80047cc:	2300      	movs	r3, #0
 80047ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80047d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047d2:	1b9b      	subs	r3, r3, r6
 80047d4:	1e5a      	subs	r2, r3, #1
 80047d6:	bf45      	ittet	mi
 80047d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80047dc:	9300      	strmi	r3, [sp, #0]
 80047de:	2300      	movpl	r3, #0
 80047e0:	2300      	movmi	r3, #0
 80047e2:	9206      	str	r2, [sp, #24]
 80047e4:	bf54      	ite	pl
 80047e6:	9300      	strpl	r3, [sp, #0]
 80047e8:	9306      	strmi	r3, [sp, #24]
 80047ea:	2f00      	cmp	r7, #0
 80047ec:	db39      	blt.n	8004862 <_dtoa_r+0x21a>
 80047ee:	9b06      	ldr	r3, [sp, #24]
 80047f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80047f2:	443b      	add	r3, r7
 80047f4:	9306      	str	r3, [sp, #24]
 80047f6:	2300      	movs	r3, #0
 80047f8:	9308      	str	r3, [sp, #32]
 80047fa:	9b07      	ldr	r3, [sp, #28]
 80047fc:	2b09      	cmp	r3, #9
 80047fe:	d863      	bhi.n	80048c8 <_dtoa_r+0x280>
 8004800:	2b05      	cmp	r3, #5
 8004802:	bfc4      	itt	gt
 8004804:	3b04      	subgt	r3, #4
 8004806:	9307      	strgt	r3, [sp, #28]
 8004808:	9b07      	ldr	r3, [sp, #28]
 800480a:	f1a3 0302 	sub.w	r3, r3, #2
 800480e:	bfcc      	ite	gt
 8004810:	2400      	movgt	r4, #0
 8004812:	2401      	movle	r4, #1
 8004814:	2b03      	cmp	r3, #3
 8004816:	d863      	bhi.n	80048e0 <_dtoa_r+0x298>
 8004818:	e8df f003 	tbb	[pc, r3]
 800481c:	2b375452 	.word	0x2b375452
 8004820:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004824:	441e      	add	r6, r3
 8004826:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800482a:	2b20      	cmp	r3, #32
 800482c:	bfc1      	itttt	gt
 800482e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004832:	409f      	lslgt	r7, r3
 8004834:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004838:	fa24 f303 	lsrgt.w	r3, r4, r3
 800483c:	bfd6      	itet	le
 800483e:	f1c3 0320 	rsble	r3, r3, #32
 8004842:	ea47 0003 	orrgt.w	r0, r7, r3
 8004846:	fa04 f003 	lslle.w	r0, r4, r3
 800484a:	f7fb fe5b 	bl	8000504 <__aeabi_ui2d>
 800484e:	2201      	movs	r2, #1
 8004850:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004854:	3e01      	subs	r6, #1
 8004856:	9212      	str	r2, [sp, #72]	@ 0x48
 8004858:	e776      	b.n	8004748 <_dtoa_r+0x100>
 800485a:	2301      	movs	r3, #1
 800485c:	e7b7      	b.n	80047ce <_dtoa_r+0x186>
 800485e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004860:	e7b6      	b.n	80047d0 <_dtoa_r+0x188>
 8004862:	9b00      	ldr	r3, [sp, #0]
 8004864:	1bdb      	subs	r3, r3, r7
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	427b      	negs	r3, r7
 800486a:	9308      	str	r3, [sp, #32]
 800486c:	2300      	movs	r3, #0
 800486e:	930d      	str	r3, [sp, #52]	@ 0x34
 8004870:	e7c3      	b.n	80047fa <_dtoa_r+0x1b2>
 8004872:	2301      	movs	r3, #1
 8004874:	9309      	str	r3, [sp, #36]	@ 0x24
 8004876:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004878:	eb07 0b03 	add.w	fp, r7, r3
 800487c:	f10b 0301 	add.w	r3, fp, #1
 8004880:	2b01      	cmp	r3, #1
 8004882:	9303      	str	r3, [sp, #12]
 8004884:	bfb8      	it	lt
 8004886:	2301      	movlt	r3, #1
 8004888:	e006      	b.n	8004898 <_dtoa_r+0x250>
 800488a:	2301      	movs	r3, #1
 800488c:	9309      	str	r3, [sp, #36]	@ 0x24
 800488e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004890:	2b00      	cmp	r3, #0
 8004892:	dd28      	ble.n	80048e6 <_dtoa_r+0x29e>
 8004894:	469b      	mov	fp, r3
 8004896:	9303      	str	r3, [sp, #12]
 8004898:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800489c:	2100      	movs	r1, #0
 800489e:	2204      	movs	r2, #4
 80048a0:	f102 0514 	add.w	r5, r2, #20
 80048a4:	429d      	cmp	r5, r3
 80048a6:	d926      	bls.n	80048f6 <_dtoa_r+0x2ae>
 80048a8:	6041      	str	r1, [r0, #4]
 80048aa:	4648      	mov	r0, r9
 80048ac:	f000 fd9c 	bl	80053e8 <_Balloc>
 80048b0:	4682      	mov	sl, r0
 80048b2:	2800      	cmp	r0, #0
 80048b4:	d142      	bne.n	800493c <_dtoa_r+0x2f4>
 80048b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004930 <_dtoa_r+0x2e8>)
 80048b8:	4602      	mov	r2, r0
 80048ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80048be:	e6da      	b.n	8004676 <_dtoa_r+0x2e>
 80048c0:	2300      	movs	r3, #0
 80048c2:	e7e3      	b.n	800488c <_dtoa_r+0x244>
 80048c4:	2300      	movs	r3, #0
 80048c6:	e7d5      	b.n	8004874 <_dtoa_r+0x22c>
 80048c8:	2401      	movs	r4, #1
 80048ca:	2300      	movs	r3, #0
 80048cc:	9307      	str	r3, [sp, #28]
 80048ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80048d0:	f04f 3bff 	mov.w	fp, #4294967295
 80048d4:	2200      	movs	r2, #0
 80048d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80048da:	2312      	movs	r3, #18
 80048dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80048de:	e7db      	b.n	8004898 <_dtoa_r+0x250>
 80048e0:	2301      	movs	r3, #1
 80048e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80048e4:	e7f4      	b.n	80048d0 <_dtoa_r+0x288>
 80048e6:	f04f 0b01 	mov.w	fp, #1
 80048ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80048ee:	465b      	mov	r3, fp
 80048f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80048f4:	e7d0      	b.n	8004898 <_dtoa_r+0x250>
 80048f6:	3101      	adds	r1, #1
 80048f8:	0052      	lsls	r2, r2, #1
 80048fa:	e7d1      	b.n	80048a0 <_dtoa_r+0x258>
 80048fc:	f3af 8000 	nop.w
 8004900:	636f4361 	.word	0x636f4361
 8004904:	3fd287a7 	.word	0x3fd287a7
 8004908:	8b60c8b3 	.word	0x8b60c8b3
 800490c:	3fc68a28 	.word	0x3fc68a28
 8004910:	509f79fb 	.word	0x509f79fb
 8004914:	3fd34413 	.word	0x3fd34413
 8004918:	0800633d 	.word	0x0800633d
 800491c:	08006354 	.word	0x08006354
 8004920:	7ff00000 	.word	0x7ff00000
 8004924:	0800630d 	.word	0x0800630d
 8004928:	3ff80000 	.word	0x3ff80000
 800492c:	080064a8 	.word	0x080064a8
 8004930:	080063ac 	.word	0x080063ac
 8004934:	08006339 	.word	0x08006339
 8004938:	0800630c 	.word	0x0800630c
 800493c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004940:	6018      	str	r0, [r3, #0]
 8004942:	9b03      	ldr	r3, [sp, #12]
 8004944:	2b0e      	cmp	r3, #14
 8004946:	f200 80a1 	bhi.w	8004a8c <_dtoa_r+0x444>
 800494a:	2c00      	cmp	r4, #0
 800494c:	f000 809e 	beq.w	8004a8c <_dtoa_r+0x444>
 8004950:	2f00      	cmp	r7, #0
 8004952:	dd33      	ble.n	80049bc <_dtoa_r+0x374>
 8004954:	4b9c      	ldr	r3, [pc, #624]	@ (8004bc8 <_dtoa_r+0x580>)
 8004956:	f007 020f 	and.w	r2, r7, #15
 800495a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800495e:	ed93 7b00 	vldr	d7, [r3]
 8004962:	05f8      	lsls	r0, r7, #23
 8004964:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800496c:	d516      	bpl.n	800499c <_dtoa_r+0x354>
 800496e:	4b97      	ldr	r3, [pc, #604]	@ (8004bcc <_dtoa_r+0x584>)
 8004970:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004978:	f7fb ff68 	bl	800084c <__aeabi_ddiv>
 800497c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004980:	f004 040f 	and.w	r4, r4, #15
 8004984:	2603      	movs	r6, #3
 8004986:	4d91      	ldr	r5, [pc, #580]	@ (8004bcc <_dtoa_r+0x584>)
 8004988:	b954      	cbnz	r4, 80049a0 <_dtoa_r+0x358>
 800498a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800498e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004992:	f7fb ff5b 	bl	800084c <__aeabi_ddiv>
 8004996:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800499a:	e028      	b.n	80049ee <_dtoa_r+0x3a6>
 800499c:	2602      	movs	r6, #2
 800499e:	e7f2      	b.n	8004986 <_dtoa_r+0x33e>
 80049a0:	07e1      	lsls	r1, r4, #31
 80049a2:	d508      	bpl.n	80049b6 <_dtoa_r+0x36e>
 80049a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80049a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80049ac:	f7fb fe24 	bl	80005f8 <__aeabi_dmul>
 80049b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80049b4:	3601      	adds	r6, #1
 80049b6:	1064      	asrs	r4, r4, #1
 80049b8:	3508      	adds	r5, #8
 80049ba:	e7e5      	b.n	8004988 <_dtoa_r+0x340>
 80049bc:	f000 80af 	beq.w	8004b1e <_dtoa_r+0x4d6>
 80049c0:	427c      	negs	r4, r7
 80049c2:	4b81      	ldr	r3, [pc, #516]	@ (8004bc8 <_dtoa_r+0x580>)
 80049c4:	4d81      	ldr	r5, [pc, #516]	@ (8004bcc <_dtoa_r+0x584>)
 80049c6:	f004 020f 	and.w	r2, r4, #15
 80049ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80049d6:	f7fb fe0f 	bl	80005f8 <__aeabi_dmul>
 80049da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049de:	1124      	asrs	r4, r4, #4
 80049e0:	2300      	movs	r3, #0
 80049e2:	2602      	movs	r6, #2
 80049e4:	2c00      	cmp	r4, #0
 80049e6:	f040 808f 	bne.w	8004b08 <_dtoa_r+0x4c0>
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1d3      	bne.n	8004996 <_dtoa_r+0x34e>
 80049ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80049f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 8094 	beq.w	8004b22 <_dtoa_r+0x4da>
 80049fa:	4b75      	ldr	r3, [pc, #468]	@ (8004bd0 <_dtoa_r+0x588>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	4620      	mov	r0, r4
 8004a00:	4629      	mov	r1, r5
 8004a02:	f7fc f86b 	bl	8000adc <__aeabi_dcmplt>
 8004a06:	2800      	cmp	r0, #0
 8004a08:	f000 808b 	beq.w	8004b22 <_dtoa_r+0x4da>
 8004a0c:	9b03      	ldr	r3, [sp, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 8087 	beq.w	8004b22 <_dtoa_r+0x4da>
 8004a14:	f1bb 0f00 	cmp.w	fp, #0
 8004a18:	dd34      	ble.n	8004a84 <_dtoa_r+0x43c>
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	4b6d      	ldr	r3, [pc, #436]	@ (8004bd4 <_dtoa_r+0x58c>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	4629      	mov	r1, r5
 8004a22:	f7fb fde9 	bl	80005f8 <__aeabi_dmul>
 8004a26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8004a2e:	3601      	adds	r6, #1
 8004a30:	465c      	mov	r4, fp
 8004a32:	4630      	mov	r0, r6
 8004a34:	f7fb fd76 	bl	8000524 <__aeabi_i2d>
 8004a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a3c:	f7fb fddc 	bl	80005f8 <__aeabi_dmul>
 8004a40:	4b65      	ldr	r3, [pc, #404]	@ (8004bd8 <_dtoa_r+0x590>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	f7fb fc22 	bl	800028c <__adddf3>
 8004a48:	4605      	mov	r5, r0
 8004a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004a4e:	2c00      	cmp	r4, #0
 8004a50:	d16a      	bne.n	8004b28 <_dtoa_r+0x4e0>
 8004a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a56:	4b61      	ldr	r3, [pc, #388]	@ (8004bdc <_dtoa_r+0x594>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f7fb fc15 	bl	8000288 <__aeabi_dsub>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a66:	462a      	mov	r2, r5
 8004a68:	4633      	mov	r3, r6
 8004a6a:	f7fc f855 	bl	8000b18 <__aeabi_dcmpgt>
 8004a6e:	2800      	cmp	r0, #0
 8004a70:	f040 8298 	bne.w	8004fa4 <_dtoa_r+0x95c>
 8004a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a78:	462a      	mov	r2, r5
 8004a7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004a7e:	f7fc f82d 	bl	8000adc <__aeabi_dcmplt>
 8004a82:	bb38      	cbnz	r0, 8004ad4 <_dtoa_r+0x48c>
 8004a84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004a88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f2c0 8157 	blt.w	8004d42 <_dtoa_r+0x6fa>
 8004a94:	2f0e      	cmp	r7, #14
 8004a96:	f300 8154 	bgt.w	8004d42 <_dtoa_r+0x6fa>
 8004a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8004bc8 <_dtoa_r+0x580>)
 8004a9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004aa0:	ed93 7b00 	vldr	d7, [r3]
 8004aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	ed8d 7b00 	vstr	d7, [sp]
 8004aac:	f280 80e5 	bge.w	8004c7a <_dtoa_r+0x632>
 8004ab0:	9b03      	ldr	r3, [sp, #12]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f300 80e1 	bgt.w	8004c7a <_dtoa_r+0x632>
 8004ab8:	d10c      	bne.n	8004ad4 <_dtoa_r+0x48c>
 8004aba:	4b48      	ldr	r3, [pc, #288]	@ (8004bdc <_dtoa_r+0x594>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	ec51 0b17 	vmov	r0, r1, d7
 8004ac2:	f7fb fd99 	bl	80005f8 <__aeabi_dmul>
 8004ac6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004aca:	f7fc f81b 	bl	8000b04 <__aeabi_dcmpge>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	f000 8266 	beq.w	8004fa0 <_dtoa_r+0x958>
 8004ad4:	2400      	movs	r4, #0
 8004ad6:	4625      	mov	r5, r4
 8004ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ada:	4656      	mov	r6, sl
 8004adc:	ea6f 0803 	mvn.w	r8, r3
 8004ae0:	2700      	movs	r7, #0
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	4648      	mov	r0, r9
 8004ae6:	f000 fcbf 	bl	8005468 <_Bfree>
 8004aea:	2d00      	cmp	r5, #0
 8004aec:	f000 80bd 	beq.w	8004c6a <_dtoa_r+0x622>
 8004af0:	b12f      	cbz	r7, 8004afe <_dtoa_r+0x4b6>
 8004af2:	42af      	cmp	r7, r5
 8004af4:	d003      	beq.n	8004afe <_dtoa_r+0x4b6>
 8004af6:	4639      	mov	r1, r7
 8004af8:	4648      	mov	r0, r9
 8004afa:	f000 fcb5 	bl	8005468 <_Bfree>
 8004afe:	4629      	mov	r1, r5
 8004b00:	4648      	mov	r0, r9
 8004b02:	f000 fcb1 	bl	8005468 <_Bfree>
 8004b06:	e0b0      	b.n	8004c6a <_dtoa_r+0x622>
 8004b08:	07e2      	lsls	r2, r4, #31
 8004b0a:	d505      	bpl.n	8004b18 <_dtoa_r+0x4d0>
 8004b0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004b10:	f7fb fd72 	bl	80005f8 <__aeabi_dmul>
 8004b14:	3601      	adds	r6, #1
 8004b16:	2301      	movs	r3, #1
 8004b18:	1064      	asrs	r4, r4, #1
 8004b1a:	3508      	adds	r5, #8
 8004b1c:	e762      	b.n	80049e4 <_dtoa_r+0x39c>
 8004b1e:	2602      	movs	r6, #2
 8004b20:	e765      	b.n	80049ee <_dtoa_r+0x3a6>
 8004b22:	9c03      	ldr	r4, [sp, #12]
 8004b24:	46b8      	mov	r8, r7
 8004b26:	e784      	b.n	8004a32 <_dtoa_r+0x3ea>
 8004b28:	4b27      	ldr	r3, [pc, #156]	@ (8004bc8 <_dtoa_r+0x580>)
 8004b2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b34:	4454      	add	r4, sl
 8004b36:	2900      	cmp	r1, #0
 8004b38:	d054      	beq.n	8004be4 <_dtoa_r+0x59c>
 8004b3a:	4929      	ldr	r1, [pc, #164]	@ (8004be0 <_dtoa_r+0x598>)
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	f7fb fe85 	bl	800084c <__aeabi_ddiv>
 8004b42:	4633      	mov	r3, r6
 8004b44:	462a      	mov	r2, r5
 8004b46:	f7fb fb9f 	bl	8000288 <__aeabi_dsub>
 8004b4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b4e:	4656      	mov	r6, sl
 8004b50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b54:	f7fc f800 	bl	8000b58 <__aeabi_d2iz>
 8004b58:	4605      	mov	r5, r0
 8004b5a:	f7fb fce3 	bl	8000524 <__aeabi_i2d>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b66:	f7fb fb8f 	bl	8000288 <__aeabi_dsub>
 8004b6a:	3530      	adds	r5, #48	@ 0x30
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b74:	f806 5b01 	strb.w	r5, [r6], #1
 8004b78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b7c:	f7fb ffae 	bl	8000adc <__aeabi_dcmplt>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d172      	bne.n	8004c6a <_dtoa_r+0x622>
 8004b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b88:	4911      	ldr	r1, [pc, #68]	@ (8004bd0 <_dtoa_r+0x588>)
 8004b8a:	2000      	movs	r0, #0
 8004b8c:	f7fb fb7c 	bl	8000288 <__aeabi_dsub>
 8004b90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b94:	f7fb ffa2 	bl	8000adc <__aeabi_dcmplt>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	f040 80b4 	bne.w	8004d06 <_dtoa_r+0x6be>
 8004b9e:	42a6      	cmp	r6, r4
 8004ba0:	f43f af70 	beq.w	8004a84 <_dtoa_r+0x43c>
 8004ba4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd4 <_dtoa_r+0x58c>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	f7fb fd24 	bl	80005f8 <__aeabi_dmul>
 8004bb0:	4b08      	ldr	r3, [pc, #32]	@ (8004bd4 <_dtoa_r+0x58c>)
 8004bb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bbc:	f7fb fd1c 	bl	80005f8 <__aeabi_dmul>
 8004bc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bc4:	e7c4      	b.n	8004b50 <_dtoa_r+0x508>
 8004bc6:	bf00      	nop
 8004bc8:	080064a8 	.word	0x080064a8
 8004bcc:	08006480 	.word	0x08006480
 8004bd0:	3ff00000 	.word	0x3ff00000
 8004bd4:	40240000 	.word	0x40240000
 8004bd8:	401c0000 	.word	0x401c0000
 8004bdc:	40140000 	.word	0x40140000
 8004be0:	3fe00000 	.word	0x3fe00000
 8004be4:	4631      	mov	r1, r6
 8004be6:	4628      	mov	r0, r5
 8004be8:	f7fb fd06 	bl	80005f8 <__aeabi_dmul>
 8004bec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004bf0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004bf2:	4656      	mov	r6, sl
 8004bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bf8:	f7fb ffae 	bl	8000b58 <__aeabi_d2iz>
 8004bfc:	4605      	mov	r5, r0
 8004bfe:	f7fb fc91 	bl	8000524 <__aeabi_i2d>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c0a:	f7fb fb3d 	bl	8000288 <__aeabi_dsub>
 8004c0e:	3530      	adds	r5, #48	@ 0x30
 8004c10:	f806 5b01 	strb.w	r5, [r6], #1
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	42a6      	cmp	r6, r4
 8004c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	d124      	bne.n	8004c6e <_dtoa_r+0x626>
 8004c24:	4baf      	ldr	r3, [pc, #700]	@ (8004ee4 <_dtoa_r+0x89c>)
 8004c26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004c2a:	f7fb fb2f 	bl	800028c <__adddf3>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c36:	f7fb ff6f 	bl	8000b18 <__aeabi_dcmpgt>
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	d163      	bne.n	8004d06 <_dtoa_r+0x6be>
 8004c3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004c42:	49a8      	ldr	r1, [pc, #672]	@ (8004ee4 <_dtoa_r+0x89c>)
 8004c44:	2000      	movs	r0, #0
 8004c46:	f7fb fb1f 	bl	8000288 <__aeabi_dsub>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c52:	f7fb ff43 	bl	8000adc <__aeabi_dcmplt>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	f43f af14 	beq.w	8004a84 <_dtoa_r+0x43c>
 8004c5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004c5e:	1e73      	subs	r3, r6, #1
 8004c60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004c66:	2b30      	cmp	r3, #48	@ 0x30
 8004c68:	d0f8      	beq.n	8004c5c <_dtoa_r+0x614>
 8004c6a:	4647      	mov	r7, r8
 8004c6c:	e03b      	b.n	8004ce6 <_dtoa_r+0x69e>
 8004c6e:	4b9e      	ldr	r3, [pc, #632]	@ (8004ee8 <_dtoa_r+0x8a0>)
 8004c70:	f7fb fcc2 	bl	80005f8 <__aeabi_dmul>
 8004c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c78:	e7bc      	b.n	8004bf4 <_dtoa_r+0x5ac>
 8004c7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004c7e:	4656      	mov	r6, sl
 8004c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c84:	4620      	mov	r0, r4
 8004c86:	4629      	mov	r1, r5
 8004c88:	f7fb fde0 	bl	800084c <__aeabi_ddiv>
 8004c8c:	f7fb ff64 	bl	8000b58 <__aeabi_d2iz>
 8004c90:	4680      	mov	r8, r0
 8004c92:	f7fb fc47 	bl	8000524 <__aeabi_i2d>
 8004c96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c9a:	f7fb fcad 	bl	80005f8 <__aeabi_dmul>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004caa:	f7fb faed 	bl	8000288 <__aeabi_dsub>
 8004cae:	f806 4b01 	strb.w	r4, [r6], #1
 8004cb2:	9d03      	ldr	r5, [sp, #12]
 8004cb4:	eba6 040a 	sub.w	r4, r6, sl
 8004cb8:	42a5      	cmp	r5, r4
 8004cba:	4602      	mov	r2, r0
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	d133      	bne.n	8004d28 <_dtoa_r+0x6e0>
 8004cc0:	f7fb fae4 	bl	800028c <__adddf3>
 8004cc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cc8:	4604      	mov	r4, r0
 8004cca:	460d      	mov	r5, r1
 8004ccc:	f7fb ff24 	bl	8000b18 <__aeabi_dcmpgt>
 8004cd0:	b9c0      	cbnz	r0, 8004d04 <_dtoa_r+0x6bc>
 8004cd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	4629      	mov	r1, r5
 8004cda:	f7fb fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cde:	b110      	cbz	r0, 8004ce6 <_dtoa_r+0x69e>
 8004ce0:	f018 0f01 	tst.w	r8, #1
 8004ce4:	d10e      	bne.n	8004d04 <_dtoa_r+0x6bc>
 8004ce6:	9902      	ldr	r1, [sp, #8]
 8004ce8:	4648      	mov	r0, r9
 8004cea:	f000 fbbd 	bl	8005468 <_Bfree>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	7033      	strb	r3, [r6, #0]
 8004cf2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004cf4:	3701      	adds	r7, #1
 8004cf6:	601f      	str	r7, [r3, #0]
 8004cf8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f000 824b 	beq.w	8005196 <_dtoa_r+0xb4e>
 8004d00:	601e      	str	r6, [r3, #0]
 8004d02:	e248      	b.n	8005196 <_dtoa_r+0xb4e>
 8004d04:	46b8      	mov	r8, r7
 8004d06:	4633      	mov	r3, r6
 8004d08:	461e      	mov	r6, r3
 8004d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d0e:	2a39      	cmp	r2, #57	@ 0x39
 8004d10:	d106      	bne.n	8004d20 <_dtoa_r+0x6d8>
 8004d12:	459a      	cmp	sl, r3
 8004d14:	d1f8      	bne.n	8004d08 <_dtoa_r+0x6c0>
 8004d16:	2230      	movs	r2, #48	@ 0x30
 8004d18:	f108 0801 	add.w	r8, r8, #1
 8004d1c:	f88a 2000 	strb.w	r2, [sl]
 8004d20:	781a      	ldrb	r2, [r3, #0]
 8004d22:	3201      	adds	r2, #1
 8004d24:	701a      	strb	r2, [r3, #0]
 8004d26:	e7a0      	b.n	8004c6a <_dtoa_r+0x622>
 8004d28:	4b6f      	ldr	r3, [pc, #444]	@ (8004ee8 <_dtoa_r+0x8a0>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f7fb fc64 	bl	80005f8 <__aeabi_dmul>
 8004d30:	2200      	movs	r2, #0
 8004d32:	2300      	movs	r3, #0
 8004d34:	4604      	mov	r4, r0
 8004d36:	460d      	mov	r5, r1
 8004d38:	f7fb fec6 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	d09f      	beq.n	8004c80 <_dtoa_r+0x638>
 8004d40:	e7d1      	b.n	8004ce6 <_dtoa_r+0x69e>
 8004d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d44:	2a00      	cmp	r2, #0
 8004d46:	f000 80ea 	beq.w	8004f1e <_dtoa_r+0x8d6>
 8004d4a:	9a07      	ldr	r2, [sp, #28]
 8004d4c:	2a01      	cmp	r2, #1
 8004d4e:	f300 80cd 	bgt.w	8004eec <_dtoa_r+0x8a4>
 8004d52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004d54:	2a00      	cmp	r2, #0
 8004d56:	f000 80c1 	beq.w	8004edc <_dtoa_r+0x894>
 8004d5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004d5e:	9c08      	ldr	r4, [sp, #32]
 8004d60:	9e00      	ldr	r6, [sp, #0]
 8004d62:	9a00      	ldr	r2, [sp, #0]
 8004d64:	441a      	add	r2, r3
 8004d66:	9200      	str	r2, [sp, #0]
 8004d68:	9a06      	ldr	r2, [sp, #24]
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	441a      	add	r2, r3
 8004d6e:	4648      	mov	r0, r9
 8004d70:	9206      	str	r2, [sp, #24]
 8004d72:	f000 fc2d 	bl	80055d0 <__i2b>
 8004d76:	4605      	mov	r5, r0
 8004d78:	b166      	cbz	r6, 8004d94 <_dtoa_r+0x74c>
 8004d7a:	9b06      	ldr	r3, [sp, #24]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	dd09      	ble.n	8004d94 <_dtoa_r+0x74c>
 8004d80:	42b3      	cmp	r3, r6
 8004d82:	9a00      	ldr	r2, [sp, #0]
 8004d84:	bfa8      	it	ge
 8004d86:	4633      	movge	r3, r6
 8004d88:	1ad2      	subs	r2, r2, r3
 8004d8a:	9200      	str	r2, [sp, #0]
 8004d8c:	9a06      	ldr	r2, [sp, #24]
 8004d8e:	1af6      	subs	r6, r6, r3
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	9306      	str	r3, [sp, #24]
 8004d94:	9b08      	ldr	r3, [sp, #32]
 8004d96:	b30b      	cbz	r3, 8004ddc <_dtoa_r+0x794>
 8004d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 80c6 	beq.w	8004f2c <_dtoa_r+0x8e4>
 8004da0:	2c00      	cmp	r4, #0
 8004da2:	f000 80c0 	beq.w	8004f26 <_dtoa_r+0x8de>
 8004da6:	4629      	mov	r1, r5
 8004da8:	4622      	mov	r2, r4
 8004daa:	4648      	mov	r0, r9
 8004dac:	f000 fcc8 	bl	8005740 <__pow5mult>
 8004db0:	9a02      	ldr	r2, [sp, #8]
 8004db2:	4601      	mov	r1, r0
 8004db4:	4605      	mov	r5, r0
 8004db6:	4648      	mov	r0, r9
 8004db8:	f000 fc20 	bl	80055fc <__multiply>
 8004dbc:	9902      	ldr	r1, [sp, #8]
 8004dbe:	4680      	mov	r8, r0
 8004dc0:	4648      	mov	r0, r9
 8004dc2:	f000 fb51 	bl	8005468 <_Bfree>
 8004dc6:	9b08      	ldr	r3, [sp, #32]
 8004dc8:	1b1b      	subs	r3, r3, r4
 8004dca:	9308      	str	r3, [sp, #32]
 8004dcc:	f000 80b1 	beq.w	8004f32 <_dtoa_r+0x8ea>
 8004dd0:	9a08      	ldr	r2, [sp, #32]
 8004dd2:	4641      	mov	r1, r8
 8004dd4:	4648      	mov	r0, r9
 8004dd6:	f000 fcb3 	bl	8005740 <__pow5mult>
 8004dda:	9002      	str	r0, [sp, #8]
 8004ddc:	2101      	movs	r1, #1
 8004dde:	4648      	mov	r0, r9
 8004de0:	f000 fbf6 	bl	80055d0 <__i2b>
 8004de4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004de6:	4604      	mov	r4, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f000 81d8 	beq.w	800519e <_dtoa_r+0xb56>
 8004dee:	461a      	mov	r2, r3
 8004df0:	4601      	mov	r1, r0
 8004df2:	4648      	mov	r0, r9
 8004df4:	f000 fca4 	bl	8005740 <__pow5mult>
 8004df8:	9b07      	ldr	r3, [sp, #28]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	4604      	mov	r4, r0
 8004dfe:	f300 809f 	bgt.w	8004f40 <_dtoa_r+0x8f8>
 8004e02:	9b04      	ldr	r3, [sp, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f040 8097 	bne.w	8004f38 <_dtoa_r+0x8f0>
 8004e0a:	9b05      	ldr	r3, [sp, #20]
 8004e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f040 8093 	bne.w	8004f3c <_dtoa_r+0x8f4>
 8004e16:	9b05      	ldr	r3, [sp, #20]
 8004e18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e1c:	0d1b      	lsrs	r3, r3, #20
 8004e1e:	051b      	lsls	r3, r3, #20
 8004e20:	b133      	cbz	r3, 8004e30 <_dtoa_r+0x7e8>
 8004e22:	9b00      	ldr	r3, [sp, #0]
 8004e24:	3301      	adds	r3, #1
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	9b06      	ldr	r3, [sp, #24]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	9306      	str	r3, [sp, #24]
 8004e2e:	2301      	movs	r3, #1
 8004e30:	9308      	str	r3, [sp, #32]
 8004e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 81b8 	beq.w	80051aa <_dtoa_r+0xb62>
 8004e3a:	6923      	ldr	r3, [r4, #16]
 8004e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e40:	6918      	ldr	r0, [r3, #16]
 8004e42:	f000 fb79 	bl	8005538 <__hi0bits>
 8004e46:	f1c0 0020 	rsb	r0, r0, #32
 8004e4a:	9b06      	ldr	r3, [sp, #24]
 8004e4c:	4418      	add	r0, r3
 8004e4e:	f010 001f 	ands.w	r0, r0, #31
 8004e52:	f000 8082 	beq.w	8004f5a <_dtoa_r+0x912>
 8004e56:	f1c0 0320 	rsb	r3, r0, #32
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	dd73      	ble.n	8004f46 <_dtoa_r+0x8fe>
 8004e5e:	9b00      	ldr	r3, [sp, #0]
 8004e60:	f1c0 001c 	rsb	r0, r0, #28
 8004e64:	4403      	add	r3, r0
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	9b06      	ldr	r3, [sp, #24]
 8004e6a:	4403      	add	r3, r0
 8004e6c:	4406      	add	r6, r0
 8004e6e:	9306      	str	r3, [sp, #24]
 8004e70:	9b00      	ldr	r3, [sp, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	dd05      	ble.n	8004e82 <_dtoa_r+0x83a>
 8004e76:	9902      	ldr	r1, [sp, #8]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4648      	mov	r0, r9
 8004e7c:	f000 fcba 	bl	80057f4 <__lshift>
 8004e80:	9002      	str	r0, [sp, #8]
 8004e82:	9b06      	ldr	r3, [sp, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	dd05      	ble.n	8004e94 <_dtoa_r+0x84c>
 8004e88:	4621      	mov	r1, r4
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	4648      	mov	r0, r9
 8004e8e:	f000 fcb1 	bl	80057f4 <__lshift>
 8004e92:	4604      	mov	r4, r0
 8004e94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d061      	beq.n	8004f5e <_dtoa_r+0x916>
 8004e9a:	9802      	ldr	r0, [sp, #8]
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	f000 fd15 	bl	80058cc <__mcmp>
 8004ea2:	2800      	cmp	r0, #0
 8004ea4:	da5b      	bge.n	8004f5e <_dtoa_r+0x916>
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	9902      	ldr	r1, [sp, #8]
 8004eaa:	220a      	movs	r2, #10
 8004eac:	4648      	mov	r0, r9
 8004eae:	f000 fafd 	bl	80054ac <__multadd>
 8004eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eb4:	9002      	str	r0, [sp, #8]
 8004eb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 8177 	beq.w	80051ae <_dtoa_r+0xb66>
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	220a      	movs	r2, #10
 8004ec6:	4648      	mov	r0, r9
 8004ec8:	f000 faf0 	bl	80054ac <__multadd>
 8004ecc:	f1bb 0f00 	cmp.w	fp, #0
 8004ed0:	4605      	mov	r5, r0
 8004ed2:	dc6f      	bgt.n	8004fb4 <_dtoa_r+0x96c>
 8004ed4:	9b07      	ldr	r3, [sp, #28]
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	dc49      	bgt.n	8004f6e <_dtoa_r+0x926>
 8004eda:	e06b      	b.n	8004fb4 <_dtoa_r+0x96c>
 8004edc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ede:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004ee2:	e73c      	b.n	8004d5e <_dtoa_r+0x716>
 8004ee4:	3fe00000 	.word	0x3fe00000
 8004ee8:	40240000 	.word	0x40240000
 8004eec:	9b03      	ldr	r3, [sp, #12]
 8004eee:	1e5c      	subs	r4, r3, #1
 8004ef0:	9b08      	ldr	r3, [sp, #32]
 8004ef2:	42a3      	cmp	r3, r4
 8004ef4:	db09      	blt.n	8004f0a <_dtoa_r+0x8c2>
 8004ef6:	1b1c      	subs	r4, r3, r4
 8004ef8:	9b03      	ldr	r3, [sp, #12]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f6bf af30 	bge.w	8004d60 <_dtoa_r+0x718>
 8004f00:	9b00      	ldr	r3, [sp, #0]
 8004f02:	9a03      	ldr	r2, [sp, #12]
 8004f04:	1a9e      	subs	r6, r3, r2
 8004f06:	2300      	movs	r3, #0
 8004f08:	e72b      	b.n	8004d62 <_dtoa_r+0x71a>
 8004f0a:	9b08      	ldr	r3, [sp, #32]
 8004f0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004f0e:	9408      	str	r4, [sp, #32]
 8004f10:	1ae3      	subs	r3, r4, r3
 8004f12:	441a      	add	r2, r3
 8004f14:	9e00      	ldr	r6, [sp, #0]
 8004f16:	9b03      	ldr	r3, [sp, #12]
 8004f18:	920d      	str	r2, [sp, #52]	@ 0x34
 8004f1a:	2400      	movs	r4, #0
 8004f1c:	e721      	b.n	8004d62 <_dtoa_r+0x71a>
 8004f1e:	9c08      	ldr	r4, [sp, #32]
 8004f20:	9e00      	ldr	r6, [sp, #0]
 8004f22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004f24:	e728      	b.n	8004d78 <_dtoa_r+0x730>
 8004f26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004f2a:	e751      	b.n	8004dd0 <_dtoa_r+0x788>
 8004f2c:	9a08      	ldr	r2, [sp, #32]
 8004f2e:	9902      	ldr	r1, [sp, #8]
 8004f30:	e750      	b.n	8004dd4 <_dtoa_r+0x78c>
 8004f32:	f8cd 8008 	str.w	r8, [sp, #8]
 8004f36:	e751      	b.n	8004ddc <_dtoa_r+0x794>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	e779      	b.n	8004e30 <_dtoa_r+0x7e8>
 8004f3c:	9b04      	ldr	r3, [sp, #16]
 8004f3e:	e777      	b.n	8004e30 <_dtoa_r+0x7e8>
 8004f40:	2300      	movs	r3, #0
 8004f42:	9308      	str	r3, [sp, #32]
 8004f44:	e779      	b.n	8004e3a <_dtoa_r+0x7f2>
 8004f46:	d093      	beq.n	8004e70 <_dtoa_r+0x828>
 8004f48:	9a00      	ldr	r2, [sp, #0]
 8004f4a:	331c      	adds	r3, #28
 8004f4c:	441a      	add	r2, r3
 8004f4e:	9200      	str	r2, [sp, #0]
 8004f50:	9a06      	ldr	r2, [sp, #24]
 8004f52:	441a      	add	r2, r3
 8004f54:	441e      	add	r6, r3
 8004f56:	9206      	str	r2, [sp, #24]
 8004f58:	e78a      	b.n	8004e70 <_dtoa_r+0x828>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	e7f4      	b.n	8004f48 <_dtoa_r+0x900>
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	46b8      	mov	r8, r7
 8004f64:	dc20      	bgt.n	8004fa8 <_dtoa_r+0x960>
 8004f66:	469b      	mov	fp, r3
 8004f68:	9b07      	ldr	r3, [sp, #28]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	dd1e      	ble.n	8004fac <_dtoa_r+0x964>
 8004f6e:	f1bb 0f00 	cmp.w	fp, #0
 8004f72:	f47f adb1 	bne.w	8004ad8 <_dtoa_r+0x490>
 8004f76:	4621      	mov	r1, r4
 8004f78:	465b      	mov	r3, fp
 8004f7a:	2205      	movs	r2, #5
 8004f7c:	4648      	mov	r0, r9
 8004f7e:	f000 fa95 	bl	80054ac <__multadd>
 8004f82:	4601      	mov	r1, r0
 8004f84:	4604      	mov	r4, r0
 8004f86:	9802      	ldr	r0, [sp, #8]
 8004f88:	f000 fca0 	bl	80058cc <__mcmp>
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	f77f ada3 	ble.w	8004ad8 <_dtoa_r+0x490>
 8004f92:	4656      	mov	r6, sl
 8004f94:	2331      	movs	r3, #49	@ 0x31
 8004f96:	f806 3b01 	strb.w	r3, [r6], #1
 8004f9a:	f108 0801 	add.w	r8, r8, #1
 8004f9e:	e59f      	b.n	8004ae0 <_dtoa_r+0x498>
 8004fa0:	9c03      	ldr	r4, [sp, #12]
 8004fa2:	46b8      	mov	r8, r7
 8004fa4:	4625      	mov	r5, r4
 8004fa6:	e7f4      	b.n	8004f92 <_dtoa_r+0x94a>
 8004fa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 8101 	beq.w	80051b6 <_dtoa_r+0xb6e>
 8004fb4:	2e00      	cmp	r6, #0
 8004fb6:	dd05      	ble.n	8004fc4 <_dtoa_r+0x97c>
 8004fb8:	4629      	mov	r1, r5
 8004fba:	4632      	mov	r2, r6
 8004fbc:	4648      	mov	r0, r9
 8004fbe:	f000 fc19 	bl	80057f4 <__lshift>
 8004fc2:	4605      	mov	r5, r0
 8004fc4:	9b08      	ldr	r3, [sp, #32]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d05c      	beq.n	8005084 <_dtoa_r+0xa3c>
 8004fca:	6869      	ldr	r1, [r5, #4]
 8004fcc:	4648      	mov	r0, r9
 8004fce:	f000 fa0b 	bl	80053e8 <_Balloc>
 8004fd2:	4606      	mov	r6, r0
 8004fd4:	b928      	cbnz	r0, 8004fe2 <_dtoa_r+0x99a>
 8004fd6:	4b82      	ldr	r3, [pc, #520]	@ (80051e0 <_dtoa_r+0xb98>)
 8004fd8:	4602      	mov	r2, r0
 8004fda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004fde:	f7ff bb4a 	b.w	8004676 <_dtoa_r+0x2e>
 8004fe2:	692a      	ldr	r2, [r5, #16]
 8004fe4:	3202      	adds	r2, #2
 8004fe6:	0092      	lsls	r2, r2, #2
 8004fe8:	f105 010c 	add.w	r1, r5, #12
 8004fec:	300c      	adds	r0, #12
 8004fee:	f001 f807 	bl	8006000 <memcpy>
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4648      	mov	r0, r9
 8004ff8:	f000 fbfc 	bl	80057f4 <__lshift>
 8004ffc:	f10a 0301 	add.w	r3, sl, #1
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	eb0a 030b 	add.w	r3, sl, fp
 8005006:	9308      	str	r3, [sp, #32]
 8005008:	9b04      	ldr	r3, [sp, #16]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	462f      	mov	r7, r5
 8005010:	9306      	str	r3, [sp, #24]
 8005012:	4605      	mov	r5, r0
 8005014:	9b00      	ldr	r3, [sp, #0]
 8005016:	9802      	ldr	r0, [sp, #8]
 8005018:	4621      	mov	r1, r4
 800501a:	f103 3bff 	add.w	fp, r3, #4294967295
 800501e:	f7ff fa88 	bl	8004532 <quorem>
 8005022:	4603      	mov	r3, r0
 8005024:	3330      	adds	r3, #48	@ 0x30
 8005026:	9003      	str	r0, [sp, #12]
 8005028:	4639      	mov	r1, r7
 800502a:	9802      	ldr	r0, [sp, #8]
 800502c:	9309      	str	r3, [sp, #36]	@ 0x24
 800502e:	f000 fc4d 	bl	80058cc <__mcmp>
 8005032:	462a      	mov	r2, r5
 8005034:	9004      	str	r0, [sp, #16]
 8005036:	4621      	mov	r1, r4
 8005038:	4648      	mov	r0, r9
 800503a:	f000 fc63 	bl	8005904 <__mdiff>
 800503e:	68c2      	ldr	r2, [r0, #12]
 8005040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005042:	4606      	mov	r6, r0
 8005044:	bb02      	cbnz	r2, 8005088 <_dtoa_r+0xa40>
 8005046:	4601      	mov	r1, r0
 8005048:	9802      	ldr	r0, [sp, #8]
 800504a:	f000 fc3f 	bl	80058cc <__mcmp>
 800504e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005050:	4602      	mov	r2, r0
 8005052:	4631      	mov	r1, r6
 8005054:	4648      	mov	r0, r9
 8005056:	920c      	str	r2, [sp, #48]	@ 0x30
 8005058:	9309      	str	r3, [sp, #36]	@ 0x24
 800505a:	f000 fa05 	bl	8005468 <_Bfree>
 800505e:	9b07      	ldr	r3, [sp, #28]
 8005060:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005062:	9e00      	ldr	r6, [sp, #0]
 8005064:	ea42 0103 	orr.w	r1, r2, r3
 8005068:	9b06      	ldr	r3, [sp, #24]
 800506a:	4319      	orrs	r1, r3
 800506c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506e:	d10d      	bne.n	800508c <_dtoa_r+0xa44>
 8005070:	2b39      	cmp	r3, #57	@ 0x39
 8005072:	d027      	beq.n	80050c4 <_dtoa_r+0xa7c>
 8005074:	9a04      	ldr	r2, [sp, #16]
 8005076:	2a00      	cmp	r2, #0
 8005078:	dd01      	ble.n	800507e <_dtoa_r+0xa36>
 800507a:	9b03      	ldr	r3, [sp, #12]
 800507c:	3331      	adds	r3, #49	@ 0x31
 800507e:	f88b 3000 	strb.w	r3, [fp]
 8005082:	e52e      	b.n	8004ae2 <_dtoa_r+0x49a>
 8005084:	4628      	mov	r0, r5
 8005086:	e7b9      	b.n	8004ffc <_dtoa_r+0x9b4>
 8005088:	2201      	movs	r2, #1
 800508a:	e7e2      	b.n	8005052 <_dtoa_r+0xa0a>
 800508c:	9904      	ldr	r1, [sp, #16]
 800508e:	2900      	cmp	r1, #0
 8005090:	db04      	blt.n	800509c <_dtoa_r+0xa54>
 8005092:	9807      	ldr	r0, [sp, #28]
 8005094:	4301      	orrs	r1, r0
 8005096:	9806      	ldr	r0, [sp, #24]
 8005098:	4301      	orrs	r1, r0
 800509a:	d120      	bne.n	80050de <_dtoa_r+0xa96>
 800509c:	2a00      	cmp	r2, #0
 800509e:	ddee      	ble.n	800507e <_dtoa_r+0xa36>
 80050a0:	9902      	ldr	r1, [sp, #8]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	2201      	movs	r2, #1
 80050a6:	4648      	mov	r0, r9
 80050a8:	f000 fba4 	bl	80057f4 <__lshift>
 80050ac:	4621      	mov	r1, r4
 80050ae:	9002      	str	r0, [sp, #8]
 80050b0:	f000 fc0c 	bl	80058cc <__mcmp>
 80050b4:	2800      	cmp	r0, #0
 80050b6:	9b00      	ldr	r3, [sp, #0]
 80050b8:	dc02      	bgt.n	80050c0 <_dtoa_r+0xa78>
 80050ba:	d1e0      	bne.n	800507e <_dtoa_r+0xa36>
 80050bc:	07da      	lsls	r2, r3, #31
 80050be:	d5de      	bpl.n	800507e <_dtoa_r+0xa36>
 80050c0:	2b39      	cmp	r3, #57	@ 0x39
 80050c2:	d1da      	bne.n	800507a <_dtoa_r+0xa32>
 80050c4:	2339      	movs	r3, #57	@ 0x39
 80050c6:	f88b 3000 	strb.w	r3, [fp]
 80050ca:	4633      	mov	r3, r6
 80050cc:	461e      	mov	r6, r3
 80050ce:	3b01      	subs	r3, #1
 80050d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80050d4:	2a39      	cmp	r2, #57	@ 0x39
 80050d6:	d04e      	beq.n	8005176 <_dtoa_r+0xb2e>
 80050d8:	3201      	adds	r2, #1
 80050da:	701a      	strb	r2, [r3, #0]
 80050dc:	e501      	b.n	8004ae2 <_dtoa_r+0x49a>
 80050de:	2a00      	cmp	r2, #0
 80050e0:	dd03      	ble.n	80050ea <_dtoa_r+0xaa2>
 80050e2:	2b39      	cmp	r3, #57	@ 0x39
 80050e4:	d0ee      	beq.n	80050c4 <_dtoa_r+0xa7c>
 80050e6:	3301      	adds	r3, #1
 80050e8:	e7c9      	b.n	800507e <_dtoa_r+0xa36>
 80050ea:	9a00      	ldr	r2, [sp, #0]
 80050ec:	9908      	ldr	r1, [sp, #32]
 80050ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80050f2:	428a      	cmp	r2, r1
 80050f4:	d028      	beq.n	8005148 <_dtoa_r+0xb00>
 80050f6:	9902      	ldr	r1, [sp, #8]
 80050f8:	2300      	movs	r3, #0
 80050fa:	220a      	movs	r2, #10
 80050fc:	4648      	mov	r0, r9
 80050fe:	f000 f9d5 	bl	80054ac <__multadd>
 8005102:	42af      	cmp	r7, r5
 8005104:	9002      	str	r0, [sp, #8]
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	f04f 020a 	mov.w	r2, #10
 800510e:	4639      	mov	r1, r7
 8005110:	4648      	mov	r0, r9
 8005112:	d107      	bne.n	8005124 <_dtoa_r+0xadc>
 8005114:	f000 f9ca 	bl	80054ac <__multadd>
 8005118:	4607      	mov	r7, r0
 800511a:	4605      	mov	r5, r0
 800511c:	9b00      	ldr	r3, [sp, #0]
 800511e:	3301      	adds	r3, #1
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	e777      	b.n	8005014 <_dtoa_r+0x9cc>
 8005124:	f000 f9c2 	bl	80054ac <__multadd>
 8005128:	4629      	mov	r1, r5
 800512a:	4607      	mov	r7, r0
 800512c:	2300      	movs	r3, #0
 800512e:	220a      	movs	r2, #10
 8005130:	4648      	mov	r0, r9
 8005132:	f000 f9bb 	bl	80054ac <__multadd>
 8005136:	4605      	mov	r5, r0
 8005138:	e7f0      	b.n	800511c <_dtoa_r+0xad4>
 800513a:	f1bb 0f00 	cmp.w	fp, #0
 800513e:	bfcc      	ite	gt
 8005140:	465e      	movgt	r6, fp
 8005142:	2601      	movle	r6, #1
 8005144:	4456      	add	r6, sl
 8005146:	2700      	movs	r7, #0
 8005148:	9902      	ldr	r1, [sp, #8]
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	2201      	movs	r2, #1
 800514e:	4648      	mov	r0, r9
 8005150:	f000 fb50 	bl	80057f4 <__lshift>
 8005154:	4621      	mov	r1, r4
 8005156:	9002      	str	r0, [sp, #8]
 8005158:	f000 fbb8 	bl	80058cc <__mcmp>
 800515c:	2800      	cmp	r0, #0
 800515e:	dcb4      	bgt.n	80050ca <_dtoa_r+0xa82>
 8005160:	d102      	bne.n	8005168 <_dtoa_r+0xb20>
 8005162:	9b00      	ldr	r3, [sp, #0]
 8005164:	07db      	lsls	r3, r3, #31
 8005166:	d4b0      	bmi.n	80050ca <_dtoa_r+0xa82>
 8005168:	4633      	mov	r3, r6
 800516a:	461e      	mov	r6, r3
 800516c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005170:	2a30      	cmp	r2, #48	@ 0x30
 8005172:	d0fa      	beq.n	800516a <_dtoa_r+0xb22>
 8005174:	e4b5      	b.n	8004ae2 <_dtoa_r+0x49a>
 8005176:	459a      	cmp	sl, r3
 8005178:	d1a8      	bne.n	80050cc <_dtoa_r+0xa84>
 800517a:	2331      	movs	r3, #49	@ 0x31
 800517c:	f108 0801 	add.w	r8, r8, #1
 8005180:	f88a 3000 	strb.w	r3, [sl]
 8005184:	e4ad      	b.n	8004ae2 <_dtoa_r+0x49a>
 8005186:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005188:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80051e4 <_dtoa_r+0xb9c>
 800518c:	b11b      	cbz	r3, 8005196 <_dtoa_r+0xb4e>
 800518e:	f10a 0308 	add.w	r3, sl, #8
 8005192:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	4650      	mov	r0, sl
 8005198:	b017      	add	sp, #92	@ 0x5c
 800519a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800519e:	9b07      	ldr	r3, [sp, #28]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	f77f ae2e 	ble.w	8004e02 <_dtoa_r+0x7ba>
 80051a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051a8:	9308      	str	r3, [sp, #32]
 80051aa:	2001      	movs	r0, #1
 80051ac:	e64d      	b.n	8004e4a <_dtoa_r+0x802>
 80051ae:	f1bb 0f00 	cmp.w	fp, #0
 80051b2:	f77f aed9 	ble.w	8004f68 <_dtoa_r+0x920>
 80051b6:	4656      	mov	r6, sl
 80051b8:	9802      	ldr	r0, [sp, #8]
 80051ba:	4621      	mov	r1, r4
 80051bc:	f7ff f9b9 	bl	8004532 <quorem>
 80051c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80051c4:	f806 3b01 	strb.w	r3, [r6], #1
 80051c8:	eba6 020a 	sub.w	r2, r6, sl
 80051cc:	4593      	cmp	fp, r2
 80051ce:	ddb4      	ble.n	800513a <_dtoa_r+0xaf2>
 80051d0:	9902      	ldr	r1, [sp, #8]
 80051d2:	2300      	movs	r3, #0
 80051d4:	220a      	movs	r2, #10
 80051d6:	4648      	mov	r0, r9
 80051d8:	f000 f968 	bl	80054ac <__multadd>
 80051dc:	9002      	str	r0, [sp, #8]
 80051de:	e7eb      	b.n	80051b8 <_dtoa_r+0xb70>
 80051e0:	080063ac 	.word	0x080063ac
 80051e4:	08006330 	.word	0x08006330

080051e8 <_free_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4605      	mov	r5, r0
 80051ec:	2900      	cmp	r1, #0
 80051ee:	d041      	beq.n	8005274 <_free_r+0x8c>
 80051f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051f4:	1f0c      	subs	r4, r1, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bfb8      	it	lt
 80051fa:	18e4      	addlt	r4, r4, r3
 80051fc:	f000 f8e8 	bl	80053d0 <__malloc_lock>
 8005200:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <_free_r+0x90>)
 8005202:	6813      	ldr	r3, [r2, #0]
 8005204:	b933      	cbnz	r3, 8005214 <_free_r+0x2c>
 8005206:	6063      	str	r3, [r4, #4]
 8005208:	6014      	str	r4, [r2, #0]
 800520a:	4628      	mov	r0, r5
 800520c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005210:	f000 b8e4 	b.w	80053dc <__malloc_unlock>
 8005214:	42a3      	cmp	r3, r4
 8005216:	d908      	bls.n	800522a <_free_r+0x42>
 8005218:	6820      	ldr	r0, [r4, #0]
 800521a:	1821      	adds	r1, r4, r0
 800521c:	428b      	cmp	r3, r1
 800521e:	bf01      	itttt	eq
 8005220:	6819      	ldreq	r1, [r3, #0]
 8005222:	685b      	ldreq	r3, [r3, #4]
 8005224:	1809      	addeq	r1, r1, r0
 8005226:	6021      	streq	r1, [r4, #0]
 8005228:	e7ed      	b.n	8005206 <_free_r+0x1e>
 800522a:	461a      	mov	r2, r3
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	b10b      	cbz	r3, 8005234 <_free_r+0x4c>
 8005230:	42a3      	cmp	r3, r4
 8005232:	d9fa      	bls.n	800522a <_free_r+0x42>
 8005234:	6811      	ldr	r1, [r2, #0]
 8005236:	1850      	adds	r0, r2, r1
 8005238:	42a0      	cmp	r0, r4
 800523a:	d10b      	bne.n	8005254 <_free_r+0x6c>
 800523c:	6820      	ldr	r0, [r4, #0]
 800523e:	4401      	add	r1, r0
 8005240:	1850      	adds	r0, r2, r1
 8005242:	4283      	cmp	r3, r0
 8005244:	6011      	str	r1, [r2, #0]
 8005246:	d1e0      	bne.n	800520a <_free_r+0x22>
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	6053      	str	r3, [r2, #4]
 800524e:	4408      	add	r0, r1
 8005250:	6010      	str	r0, [r2, #0]
 8005252:	e7da      	b.n	800520a <_free_r+0x22>
 8005254:	d902      	bls.n	800525c <_free_r+0x74>
 8005256:	230c      	movs	r3, #12
 8005258:	602b      	str	r3, [r5, #0]
 800525a:	e7d6      	b.n	800520a <_free_r+0x22>
 800525c:	6820      	ldr	r0, [r4, #0]
 800525e:	1821      	adds	r1, r4, r0
 8005260:	428b      	cmp	r3, r1
 8005262:	bf04      	itt	eq
 8005264:	6819      	ldreq	r1, [r3, #0]
 8005266:	685b      	ldreq	r3, [r3, #4]
 8005268:	6063      	str	r3, [r4, #4]
 800526a:	bf04      	itt	eq
 800526c:	1809      	addeq	r1, r1, r0
 800526e:	6021      	streq	r1, [r4, #0]
 8005270:	6054      	str	r4, [r2, #4]
 8005272:	e7ca      	b.n	800520a <_free_r+0x22>
 8005274:	bd38      	pop	{r3, r4, r5, pc}
 8005276:	bf00      	nop
 8005278:	2000042c 	.word	0x2000042c

0800527c <malloc>:
 800527c:	4b02      	ldr	r3, [pc, #8]	@ (8005288 <malloc+0xc>)
 800527e:	4601      	mov	r1, r0
 8005280:	6818      	ldr	r0, [r3, #0]
 8005282:	f000 b825 	b.w	80052d0 <_malloc_r>
 8005286:	bf00      	nop
 8005288:	20000018 	.word	0x20000018

0800528c <sbrk_aligned>:
 800528c:	b570      	push	{r4, r5, r6, lr}
 800528e:	4e0f      	ldr	r6, [pc, #60]	@ (80052cc <sbrk_aligned+0x40>)
 8005290:	460c      	mov	r4, r1
 8005292:	6831      	ldr	r1, [r6, #0]
 8005294:	4605      	mov	r5, r0
 8005296:	b911      	cbnz	r1, 800529e <sbrk_aligned+0x12>
 8005298:	f000 fea2 	bl	8005fe0 <_sbrk_r>
 800529c:	6030      	str	r0, [r6, #0]
 800529e:	4621      	mov	r1, r4
 80052a0:	4628      	mov	r0, r5
 80052a2:	f000 fe9d 	bl	8005fe0 <_sbrk_r>
 80052a6:	1c43      	adds	r3, r0, #1
 80052a8:	d103      	bne.n	80052b2 <sbrk_aligned+0x26>
 80052aa:	f04f 34ff 	mov.w	r4, #4294967295
 80052ae:	4620      	mov	r0, r4
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	1cc4      	adds	r4, r0, #3
 80052b4:	f024 0403 	bic.w	r4, r4, #3
 80052b8:	42a0      	cmp	r0, r4
 80052ba:	d0f8      	beq.n	80052ae <sbrk_aligned+0x22>
 80052bc:	1a21      	subs	r1, r4, r0
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 fe8e 	bl	8005fe0 <_sbrk_r>
 80052c4:	3001      	adds	r0, #1
 80052c6:	d1f2      	bne.n	80052ae <sbrk_aligned+0x22>
 80052c8:	e7ef      	b.n	80052aa <sbrk_aligned+0x1e>
 80052ca:	bf00      	nop
 80052cc:	20000428 	.word	0x20000428

080052d0 <_malloc_r>:
 80052d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d4:	1ccd      	adds	r5, r1, #3
 80052d6:	f025 0503 	bic.w	r5, r5, #3
 80052da:	3508      	adds	r5, #8
 80052dc:	2d0c      	cmp	r5, #12
 80052de:	bf38      	it	cc
 80052e0:	250c      	movcc	r5, #12
 80052e2:	2d00      	cmp	r5, #0
 80052e4:	4606      	mov	r6, r0
 80052e6:	db01      	blt.n	80052ec <_malloc_r+0x1c>
 80052e8:	42a9      	cmp	r1, r5
 80052ea:	d904      	bls.n	80052f6 <_malloc_r+0x26>
 80052ec:	230c      	movs	r3, #12
 80052ee:	6033      	str	r3, [r6, #0]
 80052f0:	2000      	movs	r0, #0
 80052f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053cc <_malloc_r+0xfc>
 80052fa:	f000 f869 	bl	80053d0 <__malloc_lock>
 80052fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005302:	461c      	mov	r4, r3
 8005304:	bb44      	cbnz	r4, 8005358 <_malloc_r+0x88>
 8005306:	4629      	mov	r1, r5
 8005308:	4630      	mov	r0, r6
 800530a:	f7ff ffbf 	bl	800528c <sbrk_aligned>
 800530e:	1c43      	adds	r3, r0, #1
 8005310:	4604      	mov	r4, r0
 8005312:	d158      	bne.n	80053c6 <_malloc_r+0xf6>
 8005314:	f8d8 4000 	ldr.w	r4, [r8]
 8005318:	4627      	mov	r7, r4
 800531a:	2f00      	cmp	r7, #0
 800531c:	d143      	bne.n	80053a6 <_malloc_r+0xd6>
 800531e:	2c00      	cmp	r4, #0
 8005320:	d04b      	beq.n	80053ba <_malloc_r+0xea>
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	4639      	mov	r1, r7
 8005326:	4630      	mov	r0, r6
 8005328:	eb04 0903 	add.w	r9, r4, r3
 800532c:	f000 fe58 	bl	8005fe0 <_sbrk_r>
 8005330:	4581      	cmp	r9, r0
 8005332:	d142      	bne.n	80053ba <_malloc_r+0xea>
 8005334:	6821      	ldr	r1, [r4, #0]
 8005336:	1a6d      	subs	r5, r5, r1
 8005338:	4629      	mov	r1, r5
 800533a:	4630      	mov	r0, r6
 800533c:	f7ff ffa6 	bl	800528c <sbrk_aligned>
 8005340:	3001      	adds	r0, #1
 8005342:	d03a      	beq.n	80053ba <_malloc_r+0xea>
 8005344:	6823      	ldr	r3, [r4, #0]
 8005346:	442b      	add	r3, r5
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	f8d8 3000 	ldr.w	r3, [r8]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	bb62      	cbnz	r2, 80053ac <_malloc_r+0xdc>
 8005352:	f8c8 7000 	str.w	r7, [r8]
 8005356:	e00f      	b.n	8005378 <_malloc_r+0xa8>
 8005358:	6822      	ldr	r2, [r4, #0]
 800535a:	1b52      	subs	r2, r2, r5
 800535c:	d420      	bmi.n	80053a0 <_malloc_r+0xd0>
 800535e:	2a0b      	cmp	r2, #11
 8005360:	d917      	bls.n	8005392 <_malloc_r+0xc2>
 8005362:	1961      	adds	r1, r4, r5
 8005364:	42a3      	cmp	r3, r4
 8005366:	6025      	str	r5, [r4, #0]
 8005368:	bf18      	it	ne
 800536a:	6059      	strne	r1, [r3, #4]
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	bf08      	it	eq
 8005370:	f8c8 1000 	streq.w	r1, [r8]
 8005374:	5162      	str	r2, [r4, r5]
 8005376:	604b      	str	r3, [r1, #4]
 8005378:	4630      	mov	r0, r6
 800537a:	f000 f82f 	bl	80053dc <__malloc_unlock>
 800537e:	f104 000b 	add.w	r0, r4, #11
 8005382:	1d23      	adds	r3, r4, #4
 8005384:	f020 0007 	bic.w	r0, r0, #7
 8005388:	1ac2      	subs	r2, r0, r3
 800538a:	bf1c      	itt	ne
 800538c:	1a1b      	subne	r3, r3, r0
 800538e:	50a3      	strne	r3, [r4, r2]
 8005390:	e7af      	b.n	80052f2 <_malloc_r+0x22>
 8005392:	6862      	ldr	r2, [r4, #4]
 8005394:	42a3      	cmp	r3, r4
 8005396:	bf0c      	ite	eq
 8005398:	f8c8 2000 	streq.w	r2, [r8]
 800539c:	605a      	strne	r2, [r3, #4]
 800539e:	e7eb      	b.n	8005378 <_malloc_r+0xa8>
 80053a0:	4623      	mov	r3, r4
 80053a2:	6864      	ldr	r4, [r4, #4]
 80053a4:	e7ae      	b.n	8005304 <_malloc_r+0x34>
 80053a6:	463c      	mov	r4, r7
 80053a8:	687f      	ldr	r7, [r7, #4]
 80053aa:	e7b6      	b.n	800531a <_malloc_r+0x4a>
 80053ac:	461a      	mov	r2, r3
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	42a3      	cmp	r3, r4
 80053b2:	d1fb      	bne.n	80053ac <_malloc_r+0xdc>
 80053b4:	2300      	movs	r3, #0
 80053b6:	6053      	str	r3, [r2, #4]
 80053b8:	e7de      	b.n	8005378 <_malloc_r+0xa8>
 80053ba:	230c      	movs	r3, #12
 80053bc:	6033      	str	r3, [r6, #0]
 80053be:	4630      	mov	r0, r6
 80053c0:	f000 f80c 	bl	80053dc <__malloc_unlock>
 80053c4:	e794      	b.n	80052f0 <_malloc_r+0x20>
 80053c6:	6005      	str	r5, [r0, #0]
 80053c8:	e7d6      	b.n	8005378 <_malloc_r+0xa8>
 80053ca:	bf00      	nop
 80053cc:	2000042c 	.word	0x2000042c

080053d0 <__malloc_lock>:
 80053d0:	4801      	ldr	r0, [pc, #4]	@ (80053d8 <__malloc_lock+0x8>)
 80053d2:	f7ff b8ac 	b.w	800452e <__retarget_lock_acquire_recursive>
 80053d6:	bf00      	nop
 80053d8:	20000424 	.word	0x20000424

080053dc <__malloc_unlock>:
 80053dc:	4801      	ldr	r0, [pc, #4]	@ (80053e4 <__malloc_unlock+0x8>)
 80053de:	f7ff b8a7 	b.w	8004530 <__retarget_lock_release_recursive>
 80053e2:	bf00      	nop
 80053e4:	20000424 	.word	0x20000424

080053e8 <_Balloc>:
 80053e8:	b570      	push	{r4, r5, r6, lr}
 80053ea:	69c6      	ldr	r6, [r0, #28]
 80053ec:	4604      	mov	r4, r0
 80053ee:	460d      	mov	r5, r1
 80053f0:	b976      	cbnz	r6, 8005410 <_Balloc+0x28>
 80053f2:	2010      	movs	r0, #16
 80053f4:	f7ff ff42 	bl	800527c <malloc>
 80053f8:	4602      	mov	r2, r0
 80053fa:	61e0      	str	r0, [r4, #28]
 80053fc:	b920      	cbnz	r0, 8005408 <_Balloc+0x20>
 80053fe:	4b18      	ldr	r3, [pc, #96]	@ (8005460 <_Balloc+0x78>)
 8005400:	4818      	ldr	r0, [pc, #96]	@ (8005464 <_Balloc+0x7c>)
 8005402:	216b      	movs	r1, #107	@ 0x6b
 8005404:	f000 fe0a 	bl	800601c <__assert_func>
 8005408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800540c:	6006      	str	r6, [r0, #0]
 800540e:	60c6      	str	r6, [r0, #12]
 8005410:	69e6      	ldr	r6, [r4, #28]
 8005412:	68f3      	ldr	r3, [r6, #12]
 8005414:	b183      	cbz	r3, 8005438 <_Balloc+0x50>
 8005416:	69e3      	ldr	r3, [r4, #28]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800541e:	b9b8      	cbnz	r0, 8005450 <_Balloc+0x68>
 8005420:	2101      	movs	r1, #1
 8005422:	fa01 f605 	lsl.w	r6, r1, r5
 8005426:	1d72      	adds	r2, r6, #5
 8005428:	0092      	lsls	r2, r2, #2
 800542a:	4620      	mov	r0, r4
 800542c:	f000 fe14 	bl	8006058 <_calloc_r>
 8005430:	b160      	cbz	r0, 800544c <_Balloc+0x64>
 8005432:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005436:	e00e      	b.n	8005456 <_Balloc+0x6e>
 8005438:	2221      	movs	r2, #33	@ 0x21
 800543a:	2104      	movs	r1, #4
 800543c:	4620      	mov	r0, r4
 800543e:	f000 fe0b 	bl	8006058 <_calloc_r>
 8005442:	69e3      	ldr	r3, [r4, #28]
 8005444:	60f0      	str	r0, [r6, #12]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e4      	bne.n	8005416 <_Balloc+0x2e>
 800544c:	2000      	movs	r0, #0
 800544e:	bd70      	pop	{r4, r5, r6, pc}
 8005450:	6802      	ldr	r2, [r0, #0]
 8005452:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005456:	2300      	movs	r3, #0
 8005458:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800545c:	e7f7      	b.n	800544e <_Balloc+0x66>
 800545e:	bf00      	nop
 8005460:	0800633d 	.word	0x0800633d
 8005464:	080063bd 	.word	0x080063bd

08005468 <_Bfree>:
 8005468:	b570      	push	{r4, r5, r6, lr}
 800546a:	69c6      	ldr	r6, [r0, #28]
 800546c:	4605      	mov	r5, r0
 800546e:	460c      	mov	r4, r1
 8005470:	b976      	cbnz	r6, 8005490 <_Bfree+0x28>
 8005472:	2010      	movs	r0, #16
 8005474:	f7ff ff02 	bl	800527c <malloc>
 8005478:	4602      	mov	r2, r0
 800547a:	61e8      	str	r0, [r5, #28]
 800547c:	b920      	cbnz	r0, 8005488 <_Bfree+0x20>
 800547e:	4b09      	ldr	r3, [pc, #36]	@ (80054a4 <_Bfree+0x3c>)
 8005480:	4809      	ldr	r0, [pc, #36]	@ (80054a8 <_Bfree+0x40>)
 8005482:	218f      	movs	r1, #143	@ 0x8f
 8005484:	f000 fdca 	bl	800601c <__assert_func>
 8005488:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800548c:	6006      	str	r6, [r0, #0]
 800548e:	60c6      	str	r6, [r0, #12]
 8005490:	b13c      	cbz	r4, 80054a2 <_Bfree+0x3a>
 8005492:	69eb      	ldr	r3, [r5, #28]
 8005494:	6862      	ldr	r2, [r4, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800549c:	6021      	str	r1, [r4, #0]
 800549e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	0800633d 	.word	0x0800633d
 80054a8:	080063bd 	.word	0x080063bd

080054ac <__multadd>:
 80054ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b0:	690d      	ldr	r5, [r1, #16]
 80054b2:	4607      	mov	r7, r0
 80054b4:	460c      	mov	r4, r1
 80054b6:	461e      	mov	r6, r3
 80054b8:	f101 0c14 	add.w	ip, r1, #20
 80054bc:	2000      	movs	r0, #0
 80054be:	f8dc 3000 	ldr.w	r3, [ip]
 80054c2:	b299      	uxth	r1, r3
 80054c4:	fb02 6101 	mla	r1, r2, r1, r6
 80054c8:	0c1e      	lsrs	r6, r3, #16
 80054ca:	0c0b      	lsrs	r3, r1, #16
 80054cc:	fb02 3306 	mla	r3, r2, r6, r3
 80054d0:	b289      	uxth	r1, r1
 80054d2:	3001      	adds	r0, #1
 80054d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80054d8:	4285      	cmp	r5, r0
 80054da:	f84c 1b04 	str.w	r1, [ip], #4
 80054de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80054e2:	dcec      	bgt.n	80054be <__multadd+0x12>
 80054e4:	b30e      	cbz	r6, 800552a <__multadd+0x7e>
 80054e6:	68a3      	ldr	r3, [r4, #8]
 80054e8:	42ab      	cmp	r3, r5
 80054ea:	dc19      	bgt.n	8005520 <__multadd+0x74>
 80054ec:	6861      	ldr	r1, [r4, #4]
 80054ee:	4638      	mov	r0, r7
 80054f0:	3101      	adds	r1, #1
 80054f2:	f7ff ff79 	bl	80053e8 <_Balloc>
 80054f6:	4680      	mov	r8, r0
 80054f8:	b928      	cbnz	r0, 8005506 <__multadd+0x5a>
 80054fa:	4602      	mov	r2, r0
 80054fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005530 <__multadd+0x84>)
 80054fe:	480d      	ldr	r0, [pc, #52]	@ (8005534 <__multadd+0x88>)
 8005500:	21ba      	movs	r1, #186	@ 0xba
 8005502:	f000 fd8b 	bl	800601c <__assert_func>
 8005506:	6922      	ldr	r2, [r4, #16]
 8005508:	3202      	adds	r2, #2
 800550a:	f104 010c 	add.w	r1, r4, #12
 800550e:	0092      	lsls	r2, r2, #2
 8005510:	300c      	adds	r0, #12
 8005512:	f000 fd75 	bl	8006000 <memcpy>
 8005516:	4621      	mov	r1, r4
 8005518:	4638      	mov	r0, r7
 800551a:	f7ff ffa5 	bl	8005468 <_Bfree>
 800551e:	4644      	mov	r4, r8
 8005520:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005524:	3501      	adds	r5, #1
 8005526:	615e      	str	r6, [r3, #20]
 8005528:	6125      	str	r5, [r4, #16]
 800552a:	4620      	mov	r0, r4
 800552c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005530:	080063ac 	.word	0x080063ac
 8005534:	080063bd 	.word	0x080063bd

08005538 <__hi0bits>:
 8005538:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800553c:	4603      	mov	r3, r0
 800553e:	bf36      	itet	cc
 8005540:	0403      	lslcc	r3, r0, #16
 8005542:	2000      	movcs	r0, #0
 8005544:	2010      	movcc	r0, #16
 8005546:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800554a:	bf3c      	itt	cc
 800554c:	021b      	lslcc	r3, r3, #8
 800554e:	3008      	addcc	r0, #8
 8005550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005554:	bf3c      	itt	cc
 8005556:	011b      	lslcc	r3, r3, #4
 8005558:	3004      	addcc	r0, #4
 800555a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555e:	bf3c      	itt	cc
 8005560:	009b      	lslcc	r3, r3, #2
 8005562:	3002      	addcc	r0, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	db05      	blt.n	8005574 <__hi0bits+0x3c>
 8005568:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800556c:	f100 0001 	add.w	r0, r0, #1
 8005570:	bf08      	it	eq
 8005572:	2020      	moveq	r0, #32
 8005574:	4770      	bx	lr

08005576 <__lo0bits>:
 8005576:	6803      	ldr	r3, [r0, #0]
 8005578:	4602      	mov	r2, r0
 800557a:	f013 0007 	ands.w	r0, r3, #7
 800557e:	d00b      	beq.n	8005598 <__lo0bits+0x22>
 8005580:	07d9      	lsls	r1, r3, #31
 8005582:	d421      	bmi.n	80055c8 <__lo0bits+0x52>
 8005584:	0798      	lsls	r0, r3, #30
 8005586:	bf49      	itett	mi
 8005588:	085b      	lsrmi	r3, r3, #1
 800558a:	089b      	lsrpl	r3, r3, #2
 800558c:	2001      	movmi	r0, #1
 800558e:	6013      	strmi	r3, [r2, #0]
 8005590:	bf5c      	itt	pl
 8005592:	6013      	strpl	r3, [r2, #0]
 8005594:	2002      	movpl	r0, #2
 8005596:	4770      	bx	lr
 8005598:	b299      	uxth	r1, r3
 800559a:	b909      	cbnz	r1, 80055a0 <__lo0bits+0x2a>
 800559c:	0c1b      	lsrs	r3, r3, #16
 800559e:	2010      	movs	r0, #16
 80055a0:	b2d9      	uxtb	r1, r3
 80055a2:	b909      	cbnz	r1, 80055a8 <__lo0bits+0x32>
 80055a4:	3008      	adds	r0, #8
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	0719      	lsls	r1, r3, #28
 80055aa:	bf04      	itt	eq
 80055ac:	091b      	lsreq	r3, r3, #4
 80055ae:	3004      	addeq	r0, #4
 80055b0:	0799      	lsls	r1, r3, #30
 80055b2:	bf04      	itt	eq
 80055b4:	089b      	lsreq	r3, r3, #2
 80055b6:	3002      	addeq	r0, #2
 80055b8:	07d9      	lsls	r1, r3, #31
 80055ba:	d403      	bmi.n	80055c4 <__lo0bits+0x4e>
 80055bc:	085b      	lsrs	r3, r3, #1
 80055be:	f100 0001 	add.w	r0, r0, #1
 80055c2:	d003      	beq.n	80055cc <__lo0bits+0x56>
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	4770      	bx	lr
 80055c8:	2000      	movs	r0, #0
 80055ca:	4770      	bx	lr
 80055cc:	2020      	movs	r0, #32
 80055ce:	4770      	bx	lr

080055d0 <__i2b>:
 80055d0:	b510      	push	{r4, lr}
 80055d2:	460c      	mov	r4, r1
 80055d4:	2101      	movs	r1, #1
 80055d6:	f7ff ff07 	bl	80053e8 <_Balloc>
 80055da:	4602      	mov	r2, r0
 80055dc:	b928      	cbnz	r0, 80055ea <__i2b+0x1a>
 80055de:	4b05      	ldr	r3, [pc, #20]	@ (80055f4 <__i2b+0x24>)
 80055e0:	4805      	ldr	r0, [pc, #20]	@ (80055f8 <__i2b+0x28>)
 80055e2:	f240 1145 	movw	r1, #325	@ 0x145
 80055e6:	f000 fd19 	bl	800601c <__assert_func>
 80055ea:	2301      	movs	r3, #1
 80055ec:	6144      	str	r4, [r0, #20]
 80055ee:	6103      	str	r3, [r0, #16]
 80055f0:	bd10      	pop	{r4, pc}
 80055f2:	bf00      	nop
 80055f4:	080063ac 	.word	0x080063ac
 80055f8:	080063bd 	.word	0x080063bd

080055fc <__multiply>:
 80055fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005600:	4617      	mov	r7, r2
 8005602:	690a      	ldr	r2, [r1, #16]
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	429a      	cmp	r2, r3
 8005608:	bfa8      	it	ge
 800560a:	463b      	movge	r3, r7
 800560c:	4689      	mov	r9, r1
 800560e:	bfa4      	itt	ge
 8005610:	460f      	movge	r7, r1
 8005612:	4699      	movge	r9, r3
 8005614:	693d      	ldr	r5, [r7, #16]
 8005616:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	6879      	ldr	r1, [r7, #4]
 800561e:	eb05 060a 	add.w	r6, r5, sl
 8005622:	42b3      	cmp	r3, r6
 8005624:	b085      	sub	sp, #20
 8005626:	bfb8      	it	lt
 8005628:	3101      	addlt	r1, #1
 800562a:	f7ff fedd 	bl	80053e8 <_Balloc>
 800562e:	b930      	cbnz	r0, 800563e <__multiply+0x42>
 8005630:	4602      	mov	r2, r0
 8005632:	4b41      	ldr	r3, [pc, #260]	@ (8005738 <__multiply+0x13c>)
 8005634:	4841      	ldr	r0, [pc, #260]	@ (800573c <__multiply+0x140>)
 8005636:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800563a:	f000 fcef 	bl	800601c <__assert_func>
 800563e:	f100 0414 	add.w	r4, r0, #20
 8005642:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005646:	4623      	mov	r3, r4
 8005648:	2200      	movs	r2, #0
 800564a:	4573      	cmp	r3, lr
 800564c:	d320      	bcc.n	8005690 <__multiply+0x94>
 800564e:	f107 0814 	add.w	r8, r7, #20
 8005652:	f109 0114 	add.w	r1, r9, #20
 8005656:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800565a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800565e:	9302      	str	r3, [sp, #8]
 8005660:	1beb      	subs	r3, r5, r7
 8005662:	3b15      	subs	r3, #21
 8005664:	f023 0303 	bic.w	r3, r3, #3
 8005668:	3304      	adds	r3, #4
 800566a:	3715      	adds	r7, #21
 800566c:	42bd      	cmp	r5, r7
 800566e:	bf38      	it	cc
 8005670:	2304      	movcc	r3, #4
 8005672:	9301      	str	r3, [sp, #4]
 8005674:	9b02      	ldr	r3, [sp, #8]
 8005676:	9103      	str	r1, [sp, #12]
 8005678:	428b      	cmp	r3, r1
 800567a:	d80c      	bhi.n	8005696 <__multiply+0x9a>
 800567c:	2e00      	cmp	r6, #0
 800567e:	dd03      	ble.n	8005688 <__multiply+0x8c>
 8005680:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005684:	2b00      	cmp	r3, #0
 8005686:	d055      	beq.n	8005734 <__multiply+0x138>
 8005688:	6106      	str	r6, [r0, #16]
 800568a:	b005      	add	sp, #20
 800568c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005690:	f843 2b04 	str.w	r2, [r3], #4
 8005694:	e7d9      	b.n	800564a <__multiply+0x4e>
 8005696:	f8b1 a000 	ldrh.w	sl, [r1]
 800569a:	f1ba 0f00 	cmp.w	sl, #0
 800569e:	d01f      	beq.n	80056e0 <__multiply+0xe4>
 80056a0:	46c4      	mov	ip, r8
 80056a2:	46a1      	mov	r9, r4
 80056a4:	2700      	movs	r7, #0
 80056a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80056aa:	f8d9 3000 	ldr.w	r3, [r9]
 80056ae:	fa1f fb82 	uxth.w	fp, r2
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80056b8:	443b      	add	r3, r7
 80056ba:	f8d9 7000 	ldr.w	r7, [r9]
 80056be:	0c12      	lsrs	r2, r2, #16
 80056c0:	0c3f      	lsrs	r7, r7, #16
 80056c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80056c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056d0:	4565      	cmp	r5, ip
 80056d2:	f849 3b04 	str.w	r3, [r9], #4
 80056d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80056da:	d8e4      	bhi.n	80056a6 <__multiply+0xaa>
 80056dc:	9b01      	ldr	r3, [sp, #4]
 80056de:	50e7      	str	r7, [r4, r3]
 80056e0:	9b03      	ldr	r3, [sp, #12]
 80056e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80056e6:	3104      	adds	r1, #4
 80056e8:	f1b9 0f00 	cmp.w	r9, #0
 80056ec:	d020      	beq.n	8005730 <__multiply+0x134>
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	4647      	mov	r7, r8
 80056f2:	46a4      	mov	ip, r4
 80056f4:	f04f 0a00 	mov.w	sl, #0
 80056f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80056fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005700:	fb09 220b 	mla	r2, r9, fp, r2
 8005704:	4452      	add	r2, sl
 8005706:	b29b      	uxth	r3, r3
 8005708:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800570c:	f84c 3b04 	str.w	r3, [ip], #4
 8005710:	f857 3b04 	ldr.w	r3, [r7], #4
 8005714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005718:	f8bc 3000 	ldrh.w	r3, [ip]
 800571c:	fb09 330a 	mla	r3, r9, sl, r3
 8005720:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005724:	42bd      	cmp	r5, r7
 8005726:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800572a:	d8e5      	bhi.n	80056f8 <__multiply+0xfc>
 800572c:	9a01      	ldr	r2, [sp, #4]
 800572e:	50a3      	str	r3, [r4, r2]
 8005730:	3404      	adds	r4, #4
 8005732:	e79f      	b.n	8005674 <__multiply+0x78>
 8005734:	3e01      	subs	r6, #1
 8005736:	e7a1      	b.n	800567c <__multiply+0x80>
 8005738:	080063ac 	.word	0x080063ac
 800573c:	080063bd 	.word	0x080063bd

08005740 <__pow5mult>:
 8005740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005744:	4615      	mov	r5, r2
 8005746:	f012 0203 	ands.w	r2, r2, #3
 800574a:	4607      	mov	r7, r0
 800574c:	460e      	mov	r6, r1
 800574e:	d007      	beq.n	8005760 <__pow5mult+0x20>
 8005750:	4c25      	ldr	r4, [pc, #148]	@ (80057e8 <__pow5mult+0xa8>)
 8005752:	3a01      	subs	r2, #1
 8005754:	2300      	movs	r3, #0
 8005756:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800575a:	f7ff fea7 	bl	80054ac <__multadd>
 800575e:	4606      	mov	r6, r0
 8005760:	10ad      	asrs	r5, r5, #2
 8005762:	d03d      	beq.n	80057e0 <__pow5mult+0xa0>
 8005764:	69fc      	ldr	r4, [r7, #28]
 8005766:	b97c      	cbnz	r4, 8005788 <__pow5mult+0x48>
 8005768:	2010      	movs	r0, #16
 800576a:	f7ff fd87 	bl	800527c <malloc>
 800576e:	4602      	mov	r2, r0
 8005770:	61f8      	str	r0, [r7, #28]
 8005772:	b928      	cbnz	r0, 8005780 <__pow5mult+0x40>
 8005774:	4b1d      	ldr	r3, [pc, #116]	@ (80057ec <__pow5mult+0xac>)
 8005776:	481e      	ldr	r0, [pc, #120]	@ (80057f0 <__pow5mult+0xb0>)
 8005778:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800577c:	f000 fc4e 	bl	800601c <__assert_func>
 8005780:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005784:	6004      	str	r4, [r0, #0]
 8005786:	60c4      	str	r4, [r0, #12]
 8005788:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800578c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005790:	b94c      	cbnz	r4, 80057a6 <__pow5mult+0x66>
 8005792:	f240 2171 	movw	r1, #625	@ 0x271
 8005796:	4638      	mov	r0, r7
 8005798:	f7ff ff1a 	bl	80055d0 <__i2b>
 800579c:	2300      	movs	r3, #0
 800579e:	f8c8 0008 	str.w	r0, [r8, #8]
 80057a2:	4604      	mov	r4, r0
 80057a4:	6003      	str	r3, [r0, #0]
 80057a6:	f04f 0900 	mov.w	r9, #0
 80057aa:	07eb      	lsls	r3, r5, #31
 80057ac:	d50a      	bpl.n	80057c4 <__pow5mult+0x84>
 80057ae:	4631      	mov	r1, r6
 80057b0:	4622      	mov	r2, r4
 80057b2:	4638      	mov	r0, r7
 80057b4:	f7ff ff22 	bl	80055fc <__multiply>
 80057b8:	4631      	mov	r1, r6
 80057ba:	4680      	mov	r8, r0
 80057bc:	4638      	mov	r0, r7
 80057be:	f7ff fe53 	bl	8005468 <_Bfree>
 80057c2:	4646      	mov	r6, r8
 80057c4:	106d      	asrs	r5, r5, #1
 80057c6:	d00b      	beq.n	80057e0 <__pow5mult+0xa0>
 80057c8:	6820      	ldr	r0, [r4, #0]
 80057ca:	b938      	cbnz	r0, 80057dc <__pow5mult+0x9c>
 80057cc:	4622      	mov	r2, r4
 80057ce:	4621      	mov	r1, r4
 80057d0:	4638      	mov	r0, r7
 80057d2:	f7ff ff13 	bl	80055fc <__multiply>
 80057d6:	6020      	str	r0, [r4, #0]
 80057d8:	f8c0 9000 	str.w	r9, [r0]
 80057dc:	4604      	mov	r4, r0
 80057de:	e7e4      	b.n	80057aa <__pow5mult+0x6a>
 80057e0:	4630      	mov	r0, r6
 80057e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057e6:	bf00      	nop
 80057e8:	08006470 	.word	0x08006470
 80057ec:	0800633d 	.word	0x0800633d
 80057f0:	080063bd 	.word	0x080063bd

080057f4 <__lshift>:
 80057f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f8:	460c      	mov	r4, r1
 80057fa:	6849      	ldr	r1, [r1, #4]
 80057fc:	6923      	ldr	r3, [r4, #16]
 80057fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005802:	68a3      	ldr	r3, [r4, #8]
 8005804:	4607      	mov	r7, r0
 8005806:	4691      	mov	r9, r2
 8005808:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800580c:	f108 0601 	add.w	r6, r8, #1
 8005810:	42b3      	cmp	r3, r6
 8005812:	db0b      	blt.n	800582c <__lshift+0x38>
 8005814:	4638      	mov	r0, r7
 8005816:	f7ff fde7 	bl	80053e8 <_Balloc>
 800581a:	4605      	mov	r5, r0
 800581c:	b948      	cbnz	r0, 8005832 <__lshift+0x3e>
 800581e:	4602      	mov	r2, r0
 8005820:	4b28      	ldr	r3, [pc, #160]	@ (80058c4 <__lshift+0xd0>)
 8005822:	4829      	ldr	r0, [pc, #164]	@ (80058c8 <__lshift+0xd4>)
 8005824:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005828:	f000 fbf8 	bl	800601c <__assert_func>
 800582c:	3101      	adds	r1, #1
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	e7ee      	b.n	8005810 <__lshift+0x1c>
 8005832:	2300      	movs	r3, #0
 8005834:	f100 0114 	add.w	r1, r0, #20
 8005838:	f100 0210 	add.w	r2, r0, #16
 800583c:	4618      	mov	r0, r3
 800583e:	4553      	cmp	r3, sl
 8005840:	db33      	blt.n	80058aa <__lshift+0xb6>
 8005842:	6920      	ldr	r0, [r4, #16]
 8005844:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005848:	f104 0314 	add.w	r3, r4, #20
 800584c:	f019 091f 	ands.w	r9, r9, #31
 8005850:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005854:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005858:	d02b      	beq.n	80058b2 <__lshift+0xbe>
 800585a:	f1c9 0e20 	rsb	lr, r9, #32
 800585e:	468a      	mov	sl, r1
 8005860:	2200      	movs	r2, #0
 8005862:	6818      	ldr	r0, [r3, #0]
 8005864:	fa00 f009 	lsl.w	r0, r0, r9
 8005868:	4310      	orrs	r0, r2
 800586a:	f84a 0b04 	str.w	r0, [sl], #4
 800586e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005872:	459c      	cmp	ip, r3
 8005874:	fa22 f20e 	lsr.w	r2, r2, lr
 8005878:	d8f3      	bhi.n	8005862 <__lshift+0x6e>
 800587a:	ebac 0304 	sub.w	r3, ip, r4
 800587e:	3b15      	subs	r3, #21
 8005880:	f023 0303 	bic.w	r3, r3, #3
 8005884:	3304      	adds	r3, #4
 8005886:	f104 0015 	add.w	r0, r4, #21
 800588a:	4560      	cmp	r0, ip
 800588c:	bf88      	it	hi
 800588e:	2304      	movhi	r3, #4
 8005890:	50ca      	str	r2, [r1, r3]
 8005892:	b10a      	cbz	r2, 8005898 <__lshift+0xa4>
 8005894:	f108 0602 	add.w	r6, r8, #2
 8005898:	3e01      	subs	r6, #1
 800589a:	4638      	mov	r0, r7
 800589c:	612e      	str	r6, [r5, #16]
 800589e:	4621      	mov	r1, r4
 80058a0:	f7ff fde2 	bl	8005468 <_Bfree>
 80058a4:	4628      	mov	r0, r5
 80058a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80058ae:	3301      	adds	r3, #1
 80058b0:	e7c5      	b.n	800583e <__lshift+0x4a>
 80058b2:	3904      	subs	r1, #4
 80058b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80058b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80058bc:	459c      	cmp	ip, r3
 80058be:	d8f9      	bhi.n	80058b4 <__lshift+0xc0>
 80058c0:	e7ea      	b.n	8005898 <__lshift+0xa4>
 80058c2:	bf00      	nop
 80058c4:	080063ac 	.word	0x080063ac
 80058c8:	080063bd 	.word	0x080063bd

080058cc <__mcmp>:
 80058cc:	690a      	ldr	r2, [r1, #16]
 80058ce:	4603      	mov	r3, r0
 80058d0:	6900      	ldr	r0, [r0, #16]
 80058d2:	1a80      	subs	r0, r0, r2
 80058d4:	b530      	push	{r4, r5, lr}
 80058d6:	d10e      	bne.n	80058f6 <__mcmp+0x2a>
 80058d8:	3314      	adds	r3, #20
 80058da:	3114      	adds	r1, #20
 80058dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80058e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80058e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058ec:	4295      	cmp	r5, r2
 80058ee:	d003      	beq.n	80058f8 <__mcmp+0x2c>
 80058f0:	d205      	bcs.n	80058fe <__mcmp+0x32>
 80058f2:	f04f 30ff 	mov.w	r0, #4294967295
 80058f6:	bd30      	pop	{r4, r5, pc}
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	d3f3      	bcc.n	80058e4 <__mcmp+0x18>
 80058fc:	e7fb      	b.n	80058f6 <__mcmp+0x2a>
 80058fe:	2001      	movs	r0, #1
 8005900:	e7f9      	b.n	80058f6 <__mcmp+0x2a>
	...

08005904 <__mdiff>:
 8005904:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005908:	4689      	mov	r9, r1
 800590a:	4606      	mov	r6, r0
 800590c:	4611      	mov	r1, r2
 800590e:	4648      	mov	r0, r9
 8005910:	4614      	mov	r4, r2
 8005912:	f7ff ffdb 	bl	80058cc <__mcmp>
 8005916:	1e05      	subs	r5, r0, #0
 8005918:	d112      	bne.n	8005940 <__mdiff+0x3c>
 800591a:	4629      	mov	r1, r5
 800591c:	4630      	mov	r0, r6
 800591e:	f7ff fd63 	bl	80053e8 <_Balloc>
 8005922:	4602      	mov	r2, r0
 8005924:	b928      	cbnz	r0, 8005932 <__mdiff+0x2e>
 8005926:	4b3f      	ldr	r3, [pc, #252]	@ (8005a24 <__mdiff+0x120>)
 8005928:	f240 2137 	movw	r1, #567	@ 0x237
 800592c:	483e      	ldr	r0, [pc, #248]	@ (8005a28 <__mdiff+0x124>)
 800592e:	f000 fb75 	bl	800601c <__assert_func>
 8005932:	2301      	movs	r3, #1
 8005934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005938:	4610      	mov	r0, r2
 800593a:	b003      	add	sp, #12
 800593c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005940:	bfbc      	itt	lt
 8005942:	464b      	movlt	r3, r9
 8005944:	46a1      	movlt	r9, r4
 8005946:	4630      	mov	r0, r6
 8005948:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800594c:	bfba      	itte	lt
 800594e:	461c      	movlt	r4, r3
 8005950:	2501      	movlt	r5, #1
 8005952:	2500      	movge	r5, #0
 8005954:	f7ff fd48 	bl	80053e8 <_Balloc>
 8005958:	4602      	mov	r2, r0
 800595a:	b918      	cbnz	r0, 8005964 <__mdiff+0x60>
 800595c:	4b31      	ldr	r3, [pc, #196]	@ (8005a24 <__mdiff+0x120>)
 800595e:	f240 2145 	movw	r1, #581	@ 0x245
 8005962:	e7e3      	b.n	800592c <__mdiff+0x28>
 8005964:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005968:	6926      	ldr	r6, [r4, #16]
 800596a:	60c5      	str	r5, [r0, #12]
 800596c:	f109 0310 	add.w	r3, r9, #16
 8005970:	f109 0514 	add.w	r5, r9, #20
 8005974:	f104 0e14 	add.w	lr, r4, #20
 8005978:	f100 0b14 	add.w	fp, r0, #20
 800597c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005980:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005984:	9301      	str	r3, [sp, #4]
 8005986:	46d9      	mov	r9, fp
 8005988:	f04f 0c00 	mov.w	ip, #0
 800598c:	9b01      	ldr	r3, [sp, #4]
 800598e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005992:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	fa1f f38a 	uxth.w	r3, sl
 800599c:	4619      	mov	r1, r3
 800599e:	b283      	uxth	r3, r0
 80059a0:	1acb      	subs	r3, r1, r3
 80059a2:	0c00      	lsrs	r0, r0, #16
 80059a4:	4463      	add	r3, ip
 80059a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80059aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80059b4:	4576      	cmp	r6, lr
 80059b6:	f849 3b04 	str.w	r3, [r9], #4
 80059ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80059be:	d8e5      	bhi.n	800598c <__mdiff+0x88>
 80059c0:	1b33      	subs	r3, r6, r4
 80059c2:	3b15      	subs	r3, #21
 80059c4:	f023 0303 	bic.w	r3, r3, #3
 80059c8:	3415      	adds	r4, #21
 80059ca:	3304      	adds	r3, #4
 80059cc:	42a6      	cmp	r6, r4
 80059ce:	bf38      	it	cc
 80059d0:	2304      	movcc	r3, #4
 80059d2:	441d      	add	r5, r3
 80059d4:	445b      	add	r3, fp
 80059d6:	461e      	mov	r6, r3
 80059d8:	462c      	mov	r4, r5
 80059da:	4544      	cmp	r4, r8
 80059dc:	d30e      	bcc.n	80059fc <__mdiff+0xf8>
 80059de:	f108 0103 	add.w	r1, r8, #3
 80059e2:	1b49      	subs	r1, r1, r5
 80059e4:	f021 0103 	bic.w	r1, r1, #3
 80059e8:	3d03      	subs	r5, #3
 80059ea:	45a8      	cmp	r8, r5
 80059ec:	bf38      	it	cc
 80059ee:	2100      	movcc	r1, #0
 80059f0:	440b      	add	r3, r1
 80059f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80059f6:	b191      	cbz	r1, 8005a1e <__mdiff+0x11a>
 80059f8:	6117      	str	r7, [r2, #16]
 80059fa:	e79d      	b.n	8005938 <__mdiff+0x34>
 80059fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8005a00:	46e6      	mov	lr, ip
 8005a02:	0c08      	lsrs	r0, r1, #16
 8005a04:	fa1c fc81 	uxtah	ip, ip, r1
 8005a08:	4471      	add	r1, lr
 8005a0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005a0e:	b289      	uxth	r1, r1
 8005a10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005a14:	f846 1b04 	str.w	r1, [r6], #4
 8005a18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005a1c:	e7dd      	b.n	80059da <__mdiff+0xd6>
 8005a1e:	3f01      	subs	r7, #1
 8005a20:	e7e7      	b.n	80059f2 <__mdiff+0xee>
 8005a22:	bf00      	nop
 8005a24:	080063ac 	.word	0x080063ac
 8005a28:	080063bd 	.word	0x080063bd

08005a2c <__d2b>:
 8005a2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a30:	460f      	mov	r7, r1
 8005a32:	2101      	movs	r1, #1
 8005a34:	ec59 8b10 	vmov	r8, r9, d0
 8005a38:	4616      	mov	r6, r2
 8005a3a:	f7ff fcd5 	bl	80053e8 <_Balloc>
 8005a3e:	4604      	mov	r4, r0
 8005a40:	b930      	cbnz	r0, 8005a50 <__d2b+0x24>
 8005a42:	4602      	mov	r2, r0
 8005a44:	4b23      	ldr	r3, [pc, #140]	@ (8005ad4 <__d2b+0xa8>)
 8005a46:	4824      	ldr	r0, [pc, #144]	@ (8005ad8 <__d2b+0xac>)
 8005a48:	f240 310f 	movw	r1, #783	@ 0x30f
 8005a4c:	f000 fae6 	bl	800601c <__assert_func>
 8005a50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a58:	b10d      	cbz	r5, 8005a5e <__d2b+0x32>
 8005a5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	f1b8 0300 	subs.w	r3, r8, #0
 8005a64:	d023      	beq.n	8005aae <__d2b+0x82>
 8005a66:	4668      	mov	r0, sp
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	f7ff fd84 	bl	8005576 <__lo0bits>
 8005a6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005a72:	b1d0      	cbz	r0, 8005aaa <__d2b+0x7e>
 8005a74:	f1c0 0320 	rsb	r3, r0, #32
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	40c2      	lsrs	r2, r0
 8005a80:	6163      	str	r3, [r4, #20]
 8005a82:	9201      	str	r2, [sp, #4]
 8005a84:	9b01      	ldr	r3, [sp, #4]
 8005a86:	61a3      	str	r3, [r4, #24]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	bf0c      	ite	eq
 8005a8c:	2201      	moveq	r2, #1
 8005a8e:	2202      	movne	r2, #2
 8005a90:	6122      	str	r2, [r4, #16]
 8005a92:	b1a5      	cbz	r5, 8005abe <__d2b+0x92>
 8005a94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005a98:	4405      	add	r5, r0
 8005a9a:	603d      	str	r5, [r7, #0]
 8005a9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005aa0:	6030      	str	r0, [r6, #0]
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	b003      	add	sp, #12
 8005aa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005aaa:	6161      	str	r1, [r4, #20]
 8005aac:	e7ea      	b.n	8005a84 <__d2b+0x58>
 8005aae:	a801      	add	r0, sp, #4
 8005ab0:	f7ff fd61 	bl	8005576 <__lo0bits>
 8005ab4:	9b01      	ldr	r3, [sp, #4]
 8005ab6:	6163      	str	r3, [r4, #20]
 8005ab8:	3020      	adds	r0, #32
 8005aba:	2201      	movs	r2, #1
 8005abc:	e7e8      	b.n	8005a90 <__d2b+0x64>
 8005abe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ac2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005ac6:	6038      	str	r0, [r7, #0]
 8005ac8:	6918      	ldr	r0, [r3, #16]
 8005aca:	f7ff fd35 	bl	8005538 <__hi0bits>
 8005ace:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005ad2:	e7e5      	b.n	8005aa0 <__d2b+0x74>
 8005ad4:	080063ac 	.word	0x080063ac
 8005ad8:	080063bd 	.word	0x080063bd

08005adc <__sfputc_r>:
 8005adc:	6893      	ldr	r3, [r2, #8]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	b410      	push	{r4}
 8005ae4:	6093      	str	r3, [r2, #8]
 8005ae6:	da08      	bge.n	8005afa <__sfputc_r+0x1e>
 8005ae8:	6994      	ldr	r4, [r2, #24]
 8005aea:	42a3      	cmp	r3, r4
 8005aec:	db01      	blt.n	8005af2 <__sfputc_r+0x16>
 8005aee:	290a      	cmp	r1, #10
 8005af0:	d103      	bne.n	8005afa <__sfputc_r+0x1e>
 8005af2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af6:	f000 b9df 	b.w	8005eb8 <__swbuf_r>
 8005afa:	6813      	ldr	r3, [r2, #0]
 8005afc:	1c58      	adds	r0, r3, #1
 8005afe:	6010      	str	r0, [r2, #0]
 8005b00:	7019      	strb	r1, [r3, #0]
 8005b02:	4608      	mov	r0, r1
 8005b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <__sfputs_r>:
 8005b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0c:	4606      	mov	r6, r0
 8005b0e:	460f      	mov	r7, r1
 8005b10:	4614      	mov	r4, r2
 8005b12:	18d5      	adds	r5, r2, r3
 8005b14:	42ac      	cmp	r4, r5
 8005b16:	d101      	bne.n	8005b1c <__sfputs_r+0x12>
 8005b18:	2000      	movs	r0, #0
 8005b1a:	e007      	b.n	8005b2c <__sfputs_r+0x22>
 8005b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b20:	463a      	mov	r2, r7
 8005b22:	4630      	mov	r0, r6
 8005b24:	f7ff ffda 	bl	8005adc <__sfputc_r>
 8005b28:	1c43      	adds	r3, r0, #1
 8005b2a:	d1f3      	bne.n	8005b14 <__sfputs_r+0xa>
 8005b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b30 <_vfiprintf_r>:
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	460d      	mov	r5, r1
 8005b36:	b09d      	sub	sp, #116	@ 0x74
 8005b38:	4614      	mov	r4, r2
 8005b3a:	4698      	mov	r8, r3
 8005b3c:	4606      	mov	r6, r0
 8005b3e:	b118      	cbz	r0, 8005b48 <_vfiprintf_r+0x18>
 8005b40:	6a03      	ldr	r3, [r0, #32]
 8005b42:	b90b      	cbnz	r3, 8005b48 <_vfiprintf_r+0x18>
 8005b44:	f7fe fbea 	bl	800431c <__sinit>
 8005b48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b4a:	07d9      	lsls	r1, r3, #31
 8005b4c:	d405      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b4e:	89ab      	ldrh	r3, [r5, #12]
 8005b50:	059a      	lsls	r2, r3, #22
 8005b52:	d402      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b56:	f7fe fcea 	bl	800452e <__retarget_lock_acquire_recursive>
 8005b5a:	89ab      	ldrh	r3, [r5, #12]
 8005b5c:	071b      	lsls	r3, r3, #28
 8005b5e:	d501      	bpl.n	8005b64 <_vfiprintf_r+0x34>
 8005b60:	692b      	ldr	r3, [r5, #16]
 8005b62:	b99b      	cbnz	r3, 8005b8c <_vfiprintf_r+0x5c>
 8005b64:	4629      	mov	r1, r5
 8005b66:	4630      	mov	r0, r6
 8005b68:	f000 f9e4 	bl	8005f34 <__swsetup_r>
 8005b6c:	b170      	cbz	r0, 8005b8c <_vfiprintf_r+0x5c>
 8005b6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b70:	07dc      	lsls	r4, r3, #31
 8005b72:	d504      	bpl.n	8005b7e <_vfiprintf_r+0x4e>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	b01d      	add	sp, #116	@ 0x74
 8005b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7e:	89ab      	ldrh	r3, [r5, #12]
 8005b80:	0598      	lsls	r0, r3, #22
 8005b82:	d4f7      	bmi.n	8005b74 <_vfiprintf_r+0x44>
 8005b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b86:	f7fe fcd3 	bl	8004530 <__retarget_lock_release_recursive>
 8005b8a:	e7f3      	b.n	8005b74 <_vfiprintf_r+0x44>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b90:	2320      	movs	r3, #32
 8005b92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b9a:	2330      	movs	r3, #48	@ 0x30
 8005b9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d4c <_vfiprintf_r+0x21c>
 8005ba0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ba4:	f04f 0901 	mov.w	r9, #1
 8005ba8:	4623      	mov	r3, r4
 8005baa:	469a      	mov	sl, r3
 8005bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb0:	b10a      	cbz	r2, 8005bb6 <_vfiprintf_r+0x86>
 8005bb2:	2a25      	cmp	r2, #37	@ 0x25
 8005bb4:	d1f9      	bne.n	8005baa <_vfiprintf_r+0x7a>
 8005bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bba:	d00b      	beq.n	8005bd4 <_vfiprintf_r+0xa4>
 8005bbc:	465b      	mov	r3, fp
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	f7ff ffa1 	bl	8005b0a <__sfputs_r>
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f000 80a7 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bd0:	445a      	add	r2, fp
 8005bd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 809f 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bde:	2300      	movs	r3, #0
 8005be0:	f04f 32ff 	mov.w	r2, #4294967295
 8005be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005be8:	f10a 0a01 	add.w	sl, sl, #1
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bf6:	4654      	mov	r4, sl
 8005bf8:	2205      	movs	r2, #5
 8005bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bfe:	4853      	ldr	r0, [pc, #332]	@ (8005d4c <_vfiprintf_r+0x21c>)
 8005c00:	f7fa fae6 	bl	80001d0 <memchr>
 8005c04:	9a04      	ldr	r2, [sp, #16]
 8005c06:	b9d8      	cbnz	r0, 8005c40 <_vfiprintf_r+0x110>
 8005c08:	06d1      	lsls	r1, r2, #27
 8005c0a:	bf44      	itt	mi
 8005c0c:	2320      	movmi	r3, #32
 8005c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c12:	0713      	lsls	r3, r2, #28
 8005c14:	bf44      	itt	mi
 8005c16:	232b      	movmi	r3, #43	@ 0x2b
 8005c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c20:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c22:	d015      	beq.n	8005c50 <_vfiprintf_r+0x120>
 8005c24:	9a07      	ldr	r2, [sp, #28]
 8005c26:	4654      	mov	r4, sl
 8005c28:	2000      	movs	r0, #0
 8005c2a:	f04f 0c0a 	mov.w	ip, #10
 8005c2e:	4621      	mov	r1, r4
 8005c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c34:	3b30      	subs	r3, #48	@ 0x30
 8005c36:	2b09      	cmp	r3, #9
 8005c38:	d94b      	bls.n	8005cd2 <_vfiprintf_r+0x1a2>
 8005c3a:	b1b0      	cbz	r0, 8005c6a <_vfiprintf_r+0x13a>
 8005c3c:	9207      	str	r2, [sp, #28]
 8005c3e:	e014      	b.n	8005c6a <_vfiprintf_r+0x13a>
 8005c40:	eba0 0308 	sub.w	r3, r0, r8
 8005c44:	fa09 f303 	lsl.w	r3, r9, r3
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	46a2      	mov	sl, r4
 8005c4e:	e7d2      	b.n	8005bf6 <_vfiprintf_r+0xc6>
 8005c50:	9b03      	ldr	r3, [sp, #12]
 8005c52:	1d19      	adds	r1, r3, #4
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	9103      	str	r1, [sp, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bfbb      	ittet	lt
 8005c5c:	425b      	neglt	r3, r3
 8005c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c62:	9307      	strge	r3, [sp, #28]
 8005c64:	9307      	strlt	r3, [sp, #28]
 8005c66:	bfb8      	it	lt
 8005c68:	9204      	strlt	r2, [sp, #16]
 8005c6a:	7823      	ldrb	r3, [r4, #0]
 8005c6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c6e:	d10a      	bne.n	8005c86 <_vfiprintf_r+0x156>
 8005c70:	7863      	ldrb	r3, [r4, #1]
 8005c72:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c74:	d132      	bne.n	8005cdc <_vfiprintf_r+0x1ac>
 8005c76:	9b03      	ldr	r3, [sp, #12]
 8005c78:	1d1a      	adds	r2, r3, #4
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	9203      	str	r2, [sp, #12]
 8005c7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c82:	3402      	adds	r4, #2
 8005c84:	9305      	str	r3, [sp, #20]
 8005c86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d5c <_vfiprintf_r+0x22c>
 8005c8a:	7821      	ldrb	r1, [r4, #0]
 8005c8c:	2203      	movs	r2, #3
 8005c8e:	4650      	mov	r0, sl
 8005c90:	f7fa fa9e 	bl	80001d0 <memchr>
 8005c94:	b138      	cbz	r0, 8005ca6 <_vfiprintf_r+0x176>
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	eba0 000a 	sub.w	r0, r0, sl
 8005c9c:	2240      	movs	r2, #64	@ 0x40
 8005c9e:	4082      	lsls	r2, r0
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	3401      	adds	r4, #1
 8005ca4:	9304      	str	r3, [sp, #16]
 8005ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005caa:	4829      	ldr	r0, [pc, #164]	@ (8005d50 <_vfiprintf_r+0x220>)
 8005cac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cb0:	2206      	movs	r2, #6
 8005cb2:	f7fa fa8d 	bl	80001d0 <memchr>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d03f      	beq.n	8005d3a <_vfiprintf_r+0x20a>
 8005cba:	4b26      	ldr	r3, [pc, #152]	@ (8005d54 <_vfiprintf_r+0x224>)
 8005cbc:	bb1b      	cbnz	r3, 8005d06 <_vfiprintf_r+0x1d6>
 8005cbe:	9b03      	ldr	r3, [sp, #12]
 8005cc0:	3307      	adds	r3, #7
 8005cc2:	f023 0307 	bic.w	r3, r3, #7
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	9303      	str	r3, [sp, #12]
 8005cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ccc:	443b      	add	r3, r7
 8005cce:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cd0:	e76a      	b.n	8005ba8 <_vfiprintf_r+0x78>
 8005cd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	2001      	movs	r0, #1
 8005cda:	e7a8      	b.n	8005c2e <_vfiprintf_r+0xfe>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	3401      	adds	r4, #1
 8005ce0:	9305      	str	r3, [sp, #20]
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	f04f 0c0a 	mov.w	ip, #10
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cee:	3a30      	subs	r2, #48	@ 0x30
 8005cf0:	2a09      	cmp	r2, #9
 8005cf2:	d903      	bls.n	8005cfc <_vfiprintf_r+0x1cc>
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0c6      	beq.n	8005c86 <_vfiprintf_r+0x156>
 8005cf8:	9105      	str	r1, [sp, #20]
 8005cfa:	e7c4      	b.n	8005c86 <_vfiprintf_r+0x156>
 8005cfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d00:	4604      	mov	r4, r0
 8005d02:	2301      	movs	r3, #1
 8005d04:	e7f0      	b.n	8005ce8 <_vfiprintf_r+0x1b8>
 8005d06:	ab03      	add	r3, sp, #12
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	462a      	mov	r2, r5
 8005d0c:	4b12      	ldr	r3, [pc, #72]	@ (8005d58 <_vfiprintf_r+0x228>)
 8005d0e:	a904      	add	r1, sp, #16
 8005d10:	4630      	mov	r0, r6
 8005d12:	f7fd fec1 	bl	8003a98 <_printf_float>
 8005d16:	4607      	mov	r7, r0
 8005d18:	1c78      	adds	r0, r7, #1
 8005d1a:	d1d6      	bne.n	8005cca <_vfiprintf_r+0x19a>
 8005d1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d1e:	07d9      	lsls	r1, r3, #31
 8005d20:	d405      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d22:	89ab      	ldrh	r3, [r5, #12]
 8005d24:	059a      	lsls	r2, r3, #22
 8005d26:	d402      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d2a:	f7fe fc01 	bl	8004530 <__retarget_lock_release_recursive>
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	065b      	lsls	r3, r3, #25
 8005d32:	f53f af1f 	bmi.w	8005b74 <_vfiprintf_r+0x44>
 8005d36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d38:	e71e      	b.n	8005b78 <_vfiprintf_r+0x48>
 8005d3a:	ab03      	add	r3, sp, #12
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	462a      	mov	r2, r5
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <_vfiprintf_r+0x228>)
 8005d42:	a904      	add	r1, sp, #16
 8005d44:	4630      	mov	r0, r6
 8005d46:	f7fe f93f 	bl	8003fc8 <_printf_i>
 8005d4a:	e7e4      	b.n	8005d16 <_vfiprintf_r+0x1e6>
 8005d4c:	08006416 	.word	0x08006416
 8005d50:	08006420 	.word	0x08006420
 8005d54:	08003a99 	.word	0x08003a99
 8005d58:	08005b0b 	.word	0x08005b0b
 8005d5c:	0800641c 	.word	0x0800641c

08005d60 <__sflush_r>:
 8005d60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d68:	0716      	lsls	r6, r2, #28
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	460c      	mov	r4, r1
 8005d6e:	d454      	bmi.n	8005e1a <__sflush_r+0xba>
 8005d70:	684b      	ldr	r3, [r1, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	dc02      	bgt.n	8005d7c <__sflush_r+0x1c>
 8005d76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	dd48      	ble.n	8005e0e <__sflush_r+0xae>
 8005d7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d7e:	2e00      	cmp	r6, #0
 8005d80:	d045      	beq.n	8005e0e <__sflush_r+0xae>
 8005d82:	2300      	movs	r3, #0
 8005d84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d88:	682f      	ldr	r7, [r5, #0]
 8005d8a:	6a21      	ldr	r1, [r4, #32]
 8005d8c:	602b      	str	r3, [r5, #0]
 8005d8e:	d030      	beq.n	8005df2 <__sflush_r+0x92>
 8005d90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	0759      	lsls	r1, r3, #29
 8005d96:	d505      	bpl.n	8005da4 <__sflush_r+0x44>
 8005d98:	6863      	ldr	r3, [r4, #4]
 8005d9a:	1ad2      	subs	r2, r2, r3
 8005d9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d9e:	b10b      	cbz	r3, 8005da4 <__sflush_r+0x44>
 8005da0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005da2:	1ad2      	subs	r2, r2, r3
 8005da4:	2300      	movs	r3, #0
 8005da6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005da8:	6a21      	ldr	r1, [r4, #32]
 8005daa:	4628      	mov	r0, r5
 8005dac:	47b0      	blx	r6
 8005dae:	1c43      	adds	r3, r0, #1
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	d106      	bne.n	8005dc2 <__sflush_r+0x62>
 8005db4:	6829      	ldr	r1, [r5, #0]
 8005db6:	291d      	cmp	r1, #29
 8005db8:	d82b      	bhi.n	8005e12 <__sflush_r+0xb2>
 8005dba:	4a2a      	ldr	r2, [pc, #168]	@ (8005e64 <__sflush_r+0x104>)
 8005dbc:	40ca      	lsrs	r2, r1
 8005dbe:	07d6      	lsls	r6, r2, #31
 8005dc0:	d527      	bpl.n	8005e12 <__sflush_r+0xb2>
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	6062      	str	r2, [r4, #4]
 8005dc6:	04d9      	lsls	r1, r3, #19
 8005dc8:	6922      	ldr	r2, [r4, #16]
 8005dca:	6022      	str	r2, [r4, #0]
 8005dcc:	d504      	bpl.n	8005dd8 <__sflush_r+0x78>
 8005dce:	1c42      	adds	r2, r0, #1
 8005dd0:	d101      	bne.n	8005dd6 <__sflush_r+0x76>
 8005dd2:	682b      	ldr	r3, [r5, #0]
 8005dd4:	b903      	cbnz	r3, 8005dd8 <__sflush_r+0x78>
 8005dd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8005dd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dda:	602f      	str	r7, [r5, #0]
 8005ddc:	b1b9      	cbz	r1, 8005e0e <__sflush_r+0xae>
 8005dde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005de2:	4299      	cmp	r1, r3
 8005de4:	d002      	beq.n	8005dec <__sflush_r+0x8c>
 8005de6:	4628      	mov	r0, r5
 8005de8:	f7ff f9fe 	bl	80051e8 <_free_r>
 8005dec:	2300      	movs	r3, #0
 8005dee:	6363      	str	r3, [r4, #52]	@ 0x34
 8005df0:	e00d      	b.n	8005e0e <__sflush_r+0xae>
 8005df2:	2301      	movs	r3, #1
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b0      	blx	r6
 8005df8:	4602      	mov	r2, r0
 8005dfa:	1c50      	adds	r0, r2, #1
 8005dfc:	d1c9      	bne.n	8005d92 <__sflush_r+0x32>
 8005dfe:	682b      	ldr	r3, [r5, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0c6      	beq.n	8005d92 <__sflush_r+0x32>
 8005e04:	2b1d      	cmp	r3, #29
 8005e06:	d001      	beq.n	8005e0c <__sflush_r+0xac>
 8005e08:	2b16      	cmp	r3, #22
 8005e0a:	d11e      	bne.n	8005e4a <__sflush_r+0xea>
 8005e0c:	602f      	str	r7, [r5, #0]
 8005e0e:	2000      	movs	r0, #0
 8005e10:	e022      	b.n	8005e58 <__sflush_r+0xf8>
 8005e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e16:	b21b      	sxth	r3, r3
 8005e18:	e01b      	b.n	8005e52 <__sflush_r+0xf2>
 8005e1a:	690f      	ldr	r7, [r1, #16]
 8005e1c:	2f00      	cmp	r7, #0
 8005e1e:	d0f6      	beq.n	8005e0e <__sflush_r+0xae>
 8005e20:	0793      	lsls	r3, r2, #30
 8005e22:	680e      	ldr	r6, [r1, #0]
 8005e24:	bf08      	it	eq
 8005e26:	694b      	ldreq	r3, [r1, #20]
 8005e28:	600f      	str	r7, [r1, #0]
 8005e2a:	bf18      	it	ne
 8005e2c:	2300      	movne	r3, #0
 8005e2e:	eba6 0807 	sub.w	r8, r6, r7
 8005e32:	608b      	str	r3, [r1, #8]
 8005e34:	f1b8 0f00 	cmp.w	r8, #0
 8005e38:	dde9      	ble.n	8005e0e <__sflush_r+0xae>
 8005e3a:	6a21      	ldr	r1, [r4, #32]
 8005e3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e3e:	4643      	mov	r3, r8
 8005e40:	463a      	mov	r2, r7
 8005e42:	4628      	mov	r0, r5
 8005e44:	47b0      	blx	r6
 8005e46:	2800      	cmp	r0, #0
 8005e48:	dc08      	bgt.n	8005e5c <__sflush_r+0xfc>
 8005e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e52:	81a3      	strh	r3, [r4, #12]
 8005e54:	f04f 30ff 	mov.w	r0, #4294967295
 8005e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e5c:	4407      	add	r7, r0
 8005e5e:	eba8 0800 	sub.w	r8, r8, r0
 8005e62:	e7e7      	b.n	8005e34 <__sflush_r+0xd4>
 8005e64:	20400001 	.word	0x20400001

08005e68 <_fflush_r>:
 8005e68:	b538      	push	{r3, r4, r5, lr}
 8005e6a:	690b      	ldr	r3, [r1, #16]
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	460c      	mov	r4, r1
 8005e70:	b913      	cbnz	r3, 8005e78 <_fflush_r+0x10>
 8005e72:	2500      	movs	r5, #0
 8005e74:	4628      	mov	r0, r5
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	b118      	cbz	r0, 8005e82 <_fflush_r+0x1a>
 8005e7a:	6a03      	ldr	r3, [r0, #32]
 8005e7c:	b90b      	cbnz	r3, 8005e82 <_fflush_r+0x1a>
 8005e7e:	f7fe fa4d 	bl	800431c <__sinit>
 8005e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0f3      	beq.n	8005e72 <_fflush_r+0xa>
 8005e8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e8c:	07d0      	lsls	r0, r2, #31
 8005e8e:	d404      	bmi.n	8005e9a <_fflush_r+0x32>
 8005e90:	0599      	lsls	r1, r3, #22
 8005e92:	d402      	bmi.n	8005e9a <_fflush_r+0x32>
 8005e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e96:	f7fe fb4a 	bl	800452e <__retarget_lock_acquire_recursive>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	f7ff ff5f 	bl	8005d60 <__sflush_r>
 8005ea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ea4:	07da      	lsls	r2, r3, #31
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	d4e4      	bmi.n	8005e74 <_fflush_r+0xc>
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	059b      	lsls	r3, r3, #22
 8005eae:	d4e1      	bmi.n	8005e74 <_fflush_r+0xc>
 8005eb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eb2:	f7fe fb3d 	bl	8004530 <__retarget_lock_release_recursive>
 8005eb6:	e7dd      	b.n	8005e74 <_fflush_r+0xc>

08005eb8 <__swbuf_r>:
 8005eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eba:	460e      	mov	r6, r1
 8005ebc:	4614      	mov	r4, r2
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	b118      	cbz	r0, 8005eca <__swbuf_r+0x12>
 8005ec2:	6a03      	ldr	r3, [r0, #32]
 8005ec4:	b90b      	cbnz	r3, 8005eca <__swbuf_r+0x12>
 8005ec6:	f7fe fa29 	bl	800431c <__sinit>
 8005eca:	69a3      	ldr	r3, [r4, #24]
 8005ecc:	60a3      	str	r3, [r4, #8]
 8005ece:	89a3      	ldrh	r3, [r4, #12]
 8005ed0:	071a      	lsls	r2, r3, #28
 8005ed2:	d501      	bpl.n	8005ed8 <__swbuf_r+0x20>
 8005ed4:	6923      	ldr	r3, [r4, #16]
 8005ed6:	b943      	cbnz	r3, 8005eea <__swbuf_r+0x32>
 8005ed8:	4621      	mov	r1, r4
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 f82a 	bl	8005f34 <__swsetup_r>
 8005ee0:	b118      	cbz	r0, 8005eea <__swbuf_r+0x32>
 8005ee2:	f04f 37ff 	mov.w	r7, #4294967295
 8005ee6:	4638      	mov	r0, r7
 8005ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	6922      	ldr	r2, [r4, #16]
 8005eee:	1a98      	subs	r0, r3, r2
 8005ef0:	6963      	ldr	r3, [r4, #20]
 8005ef2:	b2f6      	uxtb	r6, r6
 8005ef4:	4283      	cmp	r3, r0
 8005ef6:	4637      	mov	r7, r6
 8005ef8:	dc05      	bgt.n	8005f06 <__swbuf_r+0x4e>
 8005efa:	4621      	mov	r1, r4
 8005efc:	4628      	mov	r0, r5
 8005efe:	f7ff ffb3 	bl	8005e68 <_fflush_r>
 8005f02:	2800      	cmp	r0, #0
 8005f04:	d1ed      	bne.n	8005ee2 <__swbuf_r+0x2a>
 8005f06:	68a3      	ldr	r3, [r4, #8]
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	60a3      	str	r3, [r4, #8]
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	6022      	str	r2, [r4, #0]
 8005f12:	701e      	strb	r6, [r3, #0]
 8005f14:	6962      	ldr	r2, [r4, #20]
 8005f16:	1c43      	adds	r3, r0, #1
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d004      	beq.n	8005f26 <__swbuf_r+0x6e>
 8005f1c:	89a3      	ldrh	r3, [r4, #12]
 8005f1e:	07db      	lsls	r3, r3, #31
 8005f20:	d5e1      	bpl.n	8005ee6 <__swbuf_r+0x2e>
 8005f22:	2e0a      	cmp	r6, #10
 8005f24:	d1df      	bne.n	8005ee6 <__swbuf_r+0x2e>
 8005f26:	4621      	mov	r1, r4
 8005f28:	4628      	mov	r0, r5
 8005f2a:	f7ff ff9d 	bl	8005e68 <_fflush_r>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d0d9      	beq.n	8005ee6 <__swbuf_r+0x2e>
 8005f32:	e7d6      	b.n	8005ee2 <__swbuf_r+0x2a>

08005f34 <__swsetup_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4b29      	ldr	r3, [pc, #164]	@ (8005fdc <__swsetup_r+0xa8>)
 8005f38:	4605      	mov	r5, r0
 8005f3a:	6818      	ldr	r0, [r3, #0]
 8005f3c:	460c      	mov	r4, r1
 8005f3e:	b118      	cbz	r0, 8005f48 <__swsetup_r+0x14>
 8005f40:	6a03      	ldr	r3, [r0, #32]
 8005f42:	b90b      	cbnz	r3, 8005f48 <__swsetup_r+0x14>
 8005f44:	f7fe f9ea 	bl	800431c <__sinit>
 8005f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f4c:	0719      	lsls	r1, r3, #28
 8005f4e:	d422      	bmi.n	8005f96 <__swsetup_r+0x62>
 8005f50:	06da      	lsls	r2, r3, #27
 8005f52:	d407      	bmi.n	8005f64 <__swsetup_r+0x30>
 8005f54:	2209      	movs	r2, #9
 8005f56:	602a      	str	r2, [r5, #0]
 8005f58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f5c:	81a3      	strh	r3, [r4, #12]
 8005f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f62:	e033      	b.n	8005fcc <__swsetup_r+0x98>
 8005f64:	0758      	lsls	r0, r3, #29
 8005f66:	d512      	bpl.n	8005f8e <__swsetup_r+0x5a>
 8005f68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f6a:	b141      	cbz	r1, 8005f7e <__swsetup_r+0x4a>
 8005f6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f70:	4299      	cmp	r1, r3
 8005f72:	d002      	beq.n	8005f7a <__swsetup_r+0x46>
 8005f74:	4628      	mov	r0, r5
 8005f76:	f7ff f937 	bl	80051e8 <_free_r>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f7e:	89a3      	ldrh	r3, [r4, #12]
 8005f80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f84:	81a3      	strh	r3, [r4, #12]
 8005f86:	2300      	movs	r3, #0
 8005f88:	6063      	str	r3, [r4, #4]
 8005f8a:	6923      	ldr	r3, [r4, #16]
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	89a3      	ldrh	r3, [r4, #12]
 8005f90:	f043 0308 	orr.w	r3, r3, #8
 8005f94:	81a3      	strh	r3, [r4, #12]
 8005f96:	6923      	ldr	r3, [r4, #16]
 8005f98:	b94b      	cbnz	r3, 8005fae <__swsetup_r+0x7a>
 8005f9a:	89a3      	ldrh	r3, [r4, #12]
 8005f9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fa4:	d003      	beq.n	8005fae <__swsetup_r+0x7a>
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	4628      	mov	r0, r5
 8005faa:	f000 f8c1 	bl	8006130 <__smakebuf_r>
 8005fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fb2:	f013 0201 	ands.w	r2, r3, #1
 8005fb6:	d00a      	beq.n	8005fce <__swsetup_r+0x9a>
 8005fb8:	2200      	movs	r2, #0
 8005fba:	60a2      	str	r2, [r4, #8]
 8005fbc:	6962      	ldr	r2, [r4, #20]
 8005fbe:	4252      	negs	r2, r2
 8005fc0:	61a2      	str	r2, [r4, #24]
 8005fc2:	6922      	ldr	r2, [r4, #16]
 8005fc4:	b942      	cbnz	r2, 8005fd8 <__swsetup_r+0xa4>
 8005fc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005fca:	d1c5      	bne.n	8005f58 <__swsetup_r+0x24>
 8005fcc:	bd38      	pop	{r3, r4, r5, pc}
 8005fce:	0799      	lsls	r1, r3, #30
 8005fd0:	bf58      	it	pl
 8005fd2:	6962      	ldrpl	r2, [r4, #20]
 8005fd4:	60a2      	str	r2, [r4, #8]
 8005fd6:	e7f4      	b.n	8005fc2 <__swsetup_r+0x8e>
 8005fd8:	2000      	movs	r0, #0
 8005fda:	e7f7      	b.n	8005fcc <__swsetup_r+0x98>
 8005fdc:	20000018 	.word	0x20000018

08005fe0 <_sbrk_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4d06      	ldr	r5, [pc, #24]	@ (8005ffc <_sbrk_r+0x1c>)
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	4608      	mov	r0, r1
 8005fea:	602b      	str	r3, [r5, #0]
 8005fec:	f7fb f9ee 	bl	80013cc <_sbrk>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_sbrk_r+0x1a>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_sbrk_r+0x1a>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	20000420 	.word	0x20000420

08006000 <memcpy>:
 8006000:	440a      	add	r2, r1
 8006002:	4291      	cmp	r1, r2
 8006004:	f100 33ff 	add.w	r3, r0, #4294967295
 8006008:	d100      	bne.n	800600c <memcpy+0xc>
 800600a:	4770      	bx	lr
 800600c:	b510      	push	{r4, lr}
 800600e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006012:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006016:	4291      	cmp	r1, r2
 8006018:	d1f9      	bne.n	800600e <memcpy+0xe>
 800601a:	bd10      	pop	{r4, pc}

0800601c <__assert_func>:
 800601c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800601e:	4614      	mov	r4, r2
 8006020:	461a      	mov	r2, r3
 8006022:	4b09      	ldr	r3, [pc, #36]	@ (8006048 <__assert_func+0x2c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4605      	mov	r5, r0
 8006028:	68d8      	ldr	r0, [r3, #12]
 800602a:	b14c      	cbz	r4, 8006040 <__assert_func+0x24>
 800602c:	4b07      	ldr	r3, [pc, #28]	@ (800604c <__assert_func+0x30>)
 800602e:	9100      	str	r1, [sp, #0]
 8006030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006034:	4906      	ldr	r1, [pc, #24]	@ (8006050 <__assert_func+0x34>)
 8006036:	462b      	mov	r3, r5
 8006038:	f000 f842 	bl	80060c0 <fiprintf>
 800603c:	f000 f8d6 	bl	80061ec <abort>
 8006040:	4b04      	ldr	r3, [pc, #16]	@ (8006054 <__assert_func+0x38>)
 8006042:	461c      	mov	r4, r3
 8006044:	e7f3      	b.n	800602e <__assert_func+0x12>
 8006046:	bf00      	nop
 8006048:	20000018 	.word	0x20000018
 800604c:	08006431 	.word	0x08006431
 8006050:	0800643e 	.word	0x0800643e
 8006054:	0800646c 	.word	0x0800646c

08006058 <_calloc_r>:
 8006058:	b570      	push	{r4, r5, r6, lr}
 800605a:	fba1 5402 	umull	r5, r4, r1, r2
 800605e:	b934      	cbnz	r4, 800606e <_calloc_r+0x16>
 8006060:	4629      	mov	r1, r5
 8006062:	f7ff f935 	bl	80052d0 <_malloc_r>
 8006066:	4606      	mov	r6, r0
 8006068:	b928      	cbnz	r0, 8006076 <_calloc_r+0x1e>
 800606a:	4630      	mov	r0, r6
 800606c:	bd70      	pop	{r4, r5, r6, pc}
 800606e:	220c      	movs	r2, #12
 8006070:	6002      	str	r2, [r0, #0]
 8006072:	2600      	movs	r6, #0
 8006074:	e7f9      	b.n	800606a <_calloc_r+0x12>
 8006076:	462a      	mov	r2, r5
 8006078:	4621      	mov	r1, r4
 800607a:	f7fe f9da 	bl	8004432 <memset>
 800607e:	e7f4      	b.n	800606a <_calloc_r+0x12>

08006080 <__ascii_mbtowc>:
 8006080:	b082      	sub	sp, #8
 8006082:	b901      	cbnz	r1, 8006086 <__ascii_mbtowc+0x6>
 8006084:	a901      	add	r1, sp, #4
 8006086:	b142      	cbz	r2, 800609a <__ascii_mbtowc+0x1a>
 8006088:	b14b      	cbz	r3, 800609e <__ascii_mbtowc+0x1e>
 800608a:	7813      	ldrb	r3, [r2, #0]
 800608c:	600b      	str	r3, [r1, #0]
 800608e:	7812      	ldrb	r2, [r2, #0]
 8006090:	1e10      	subs	r0, r2, #0
 8006092:	bf18      	it	ne
 8006094:	2001      	movne	r0, #1
 8006096:	b002      	add	sp, #8
 8006098:	4770      	bx	lr
 800609a:	4610      	mov	r0, r2
 800609c:	e7fb      	b.n	8006096 <__ascii_mbtowc+0x16>
 800609e:	f06f 0001 	mvn.w	r0, #1
 80060a2:	e7f8      	b.n	8006096 <__ascii_mbtowc+0x16>

080060a4 <__ascii_wctomb>:
 80060a4:	4603      	mov	r3, r0
 80060a6:	4608      	mov	r0, r1
 80060a8:	b141      	cbz	r1, 80060bc <__ascii_wctomb+0x18>
 80060aa:	2aff      	cmp	r2, #255	@ 0xff
 80060ac:	d904      	bls.n	80060b8 <__ascii_wctomb+0x14>
 80060ae:	228a      	movs	r2, #138	@ 0x8a
 80060b0:	601a      	str	r2, [r3, #0]
 80060b2:	f04f 30ff 	mov.w	r0, #4294967295
 80060b6:	4770      	bx	lr
 80060b8:	700a      	strb	r2, [r1, #0]
 80060ba:	2001      	movs	r0, #1
 80060bc:	4770      	bx	lr
	...

080060c0 <fiprintf>:
 80060c0:	b40e      	push	{r1, r2, r3}
 80060c2:	b503      	push	{r0, r1, lr}
 80060c4:	4601      	mov	r1, r0
 80060c6:	ab03      	add	r3, sp, #12
 80060c8:	4805      	ldr	r0, [pc, #20]	@ (80060e0 <fiprintf+0x20>)
 80060ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80060ce:	6800      	ldr	r0, [r0, #0]
 80060d0:	9301      	str	r3, [sp, #4]
 80060d2:	f7ff fd2d 	bl	8005b30 <_vfiprintf_r>
 80060d6:	b002      	add	sp, #8
 80060d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80060dc:	b003      	add	sp, #12
 80060de:	4770      	bx	lr
 80060e0:	20000018 	.word	0x20000018

080060e4 <__swhatbuf_r>:
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	460c      	mov	r4, r1
 80060e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ec:	2900      	cmp	r1, #0
 80060ee:	b096      	sub	sp, #88	@ 0x58
 80060f0:	4615      	mov	r5, r2
 80060f2:	461e      	mov	r6, r3
 80060f4:	da0d      	bge.n	8006112 <__swhatbuf_r+0x2e>
 80060f6:	89a3      	ldrh	r3, [r4, #12]
 80060f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80060fc:	f04f 0100 	mov.w	r1, #0
 8006100:	bf14      	ite	ne
 8006102:	2340      	movne	r3, #64	@ 0x40
 8006104:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006108:	2000      	movs	r0, #0
 800610a:	6031      	str	r1, [r6, #0]
 800610c:	602b      	str	r3, [r5, #0]
 800610e:	b016      	add	sp, #88	@ 0x58
 8006110:	bd70      	pop	{r4, r5, r6, pc}
 8006112:	466a      	mov	r2, sp
 8006114:	f000 f848 	bl	80061a8 <_fstat_r>
 8006118:	2800      	cmp	r0, #0
 800611a:	dbec      	blt.n	80060f6 <__swhatbuf_r+0x12>
 800611c:	9901      	ldr	r1, [sp, #4]
 800611e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006122:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006126:	4259      	negs	r1, r3
 8006128:	4159      	adcs	r1, r3
 800612a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800612e:	e7eb      	b.n	8006108 <__swhatbuf_r+0x24>

08006130 <__smakebuf_r>:
 8006130:	898b      	ldrh	r3, [r1, #12]
 8006132:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006134:	079d      	lsls	r5, r3, #30
 8006136:	4606      	mov	r6, r0
 8006138:	460c      	mov	r4, r1
 800613a:	d507      	bpl.n	800614c <__smakebuf_r+0x1c>
 800613c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	6123      	str	r3, [r4, #16]
 8006144:	2301      	movs	r3, #1
 8006146:	6163      	str	r3, [r4, #20]
 8006148:	b003      	add	sp, #12
 800614a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800614c:	ab01      	add	r3, sp, #4
 800614e:	466a      	mov	r2, sp
 8006150:	f7ff ffc8 	bl	80060e4 <__swhatbuf_r>
 8006154:	9f00      	ldr	r7, [sp, #0]
 8006156:	4605      	mov	r5, r0
 8006158:	4639      	mov	r1, r7
 800615a:	4630      	mov	r0, r6
 800615c:	f7ff f8b8 	bl	80052d0 <_malloc_r>
 8006160:	b948      	cbnz	r0, 8006176 <__smakebuf_r+0x46>
 8006162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006166:	059a      	lsls	r2, r3, #22
 8006168:	d4ee      	bmi.n	8006148 <__smakebuf_r+0x18>
 800616a:	f023 0303 	bic.w	r3, r3, #3
 800616e:	f043 0302 	orr.w	r3, r3, #2
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	e7e2      	b.n	800613c <__smakebuf_r+0xc>
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	6020      	str	r0, [r4, #0]
 800617a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800617e:	81a3      	strh	r3, [r4, #12]
 8006180:	9b01      	ldr	r3, [sp, #4]
 8006182:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006186:	b15b      	cbz	r3, 80061a0 <__smakebuf_r+0x70>
 8006188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800618c:	4630      	mov	r0, r6
 800618e:	f000 f81d 	bl	80061cc <_isatty_r>
 8006192:	b128      	cbz	r0, 80061a0 <__smakebuf_r+0x70>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	f023 0303 	bic.w	r3, r3, #3
 800619a:	f043 0301 	orr.w	r3, r3, #1
 800619e:	81a3      	strh	r3, [r4, #12]
 80061a0:	89a3      	ldrh	r3, [r4, #12]
 80061a2:	431d      	orrs	r5, r3
 80061a4:	81a5      	strh	r5, [r4, #12]
 80061a6:	e7cf      	b.n	8006148 <__smakebuf_r+0x18>

080061a8 <_fstat_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4d07      	ldr	r5, [pc, #28]	@ (80061c8 <_fstat_r+0x20>)
 80061ac:	2300      	movs	r3, #0
 80061ae:	4604      	mov	r4, r0
 80061b0:	4608      	mov	r0, r1
 80061b2:	4611      	mov	r1, r2
 80061b4:	602b      	str	r3, [r5, #0]
 80061b6:	f7fb f8e0 	bl	800137a <_fstat>
 80061ba:	1c43      	adds	r3, r0, #1
 80061bc:	d102      	bne.n	80061c4 <_fstat_r+0x1c>
 80061be:	682b      	ldr	r3, [r5, #0]
 80061c0:	b103      	cbz	r3, 80061c4 <_fstat_r+0x1c>
 80061c2:	6023      	str	r3, [r4, #0]
 80061c4:	bd38      	pop	{r3, r4, r5, pc}
 80061c6:	bf00      	nop
 80061c8:	20000420 	.word	0x20000420

080061cc <_isatty_r>:
 80061cc:	b538      	push	{r3, r4, r5, lr}
 80061ce:	4d06      	ldr	r5, [pc, #24]	@ (80061e8 <_isatty_r+0x1c>)
 80061d0:	2300      	movs	r3, #0
 80061d2:	4604      	mov	r4, r0
 80061d4:	4608      	mov	r0, r1
 80061d6:	602b      	str	r3, [r5, #0]
 80061d8:	f7fb f8df 	bl	800139a <_isatty>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	d102      	bne.n	80061e6 <_isatty_r+0x1a>
 80061e0:	682b      	ldr	r3, [r5, #0]
 80061e2:	b103      	cbz	r3, 80061e6 <_isatty_r+0x1a>
 80061e4:	6023      	str	r3, [r4, #0]
 80061e6:	bd38      	pop	{r3, r4, r5, pc}
 80061e8:	20000420 	.word	0x20000420

080061ec <abort>:
 80061ec:	b508      	push	{r3, lr}
 80061ee:	2006      	movs	r0, #6
 80061f0:	f000 f82c 	bl	800624c <raise>
 80061f4:	2001      	movs	r0, #1
 80061f6:	f7fb f88c 	bl	8001312 <_exit>

080061fa <_raise_r>:
 80061fa:	291f      	cmp	r1, #31
 80061fc:	b538      	push	{r3, r4, r5, lr}
 80061fe:	4605      	mov	r5, r0
 8006200:	460c      	mov	r4, r1
 8006202:	d904      	bls.n	800620e <_raise_r+0x14>
 8006204:	2316      	movs	r3, #22
 8006206:	6003      	str	r3, [r0, #0]
 8006208:	f04f 30ff 	mov.w	r0, #4294967295
 800620c:	bd38      	pop	{r3, r4, r5, pc}
 800620e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006210:	b112      	cbz	r2, 8006218 <_raise_r+0x1e>
 8006212:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006216:	b94b      	cbnz	r3, 800622c <_raise_r+0x32>
 8006218:	4628      	mov	r0, r5
 800621a:	f000 f831 	bl	8006280 <_getpid_r>
 800621e:	4622      	mov	r2, r4
 8006220:	4601      	mov	r1, r0
 8006222:	4628      	mov	r0, r5
 8006224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006228:	f000 b818 	b.w	800625c <_kill_r>
 800622c:	2b01      	cmp	r3, #1
 800622e:	d00a      	beq.n	8006246 <_raise_r+0x4c>
 8006230:	1c59      	adds	r1, r3, #1
 8006232:	d103      	bne.n	800623c <_raise_r+0x42>
 8006234:	2316      	movs	r3, #22
 8006236:	6003      	str	r3, [r0, #0]
 8006238:	2001      	movs	r0, #1
 800623a:	e7e7      	b.n	800620c <_raise_r+0x12>
 800623c:	2100      	movs	r1, #0
 800623e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006242:	4620      	mov	r0, r4
 8006244:	4798      	blx	r3
 8006246:	2000      	movs	r0, #0
 8006248:	e7e0      	b.n	800620c <_raise_r+0x12>
	...

0800624c <raise>:
 800624c:	4b02      	ldr	r3, [pc, #8]	@ (8006258 <raise+0xc>)
 800624e:	4601      	mov	r1, r0
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	f7ff bfd2 	b.w	80061fa <_raise_r>
 8006256:	bf00      	nop
 8006258:	20000018 	.word	0x20000018

0800625c <_kill_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d07      	ldr	r5, [pc, #28]	@ (800627c <_kill_r+0x20>)
 8006260:	2300      	movs	r3, #0
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	4611      	mov	r1, r2
 8006268:	602b      	str	r3, [r5, #0]
 800626a:	f7fb f842 	bl	80012f2 <_kill>
 800626e:	1c43      	adds	r3, r0, #1
 8006270:	d102      	bne.n	8006278 <_kill_r+0x1c>
 8006272:	682b      	ldr	r3, [r5, #0]
 8006274:	b103      	cbz	r3, 8006278 <_kill_r+0x1c>
 8006276:	6023      	str	r3, [r4, #0]
 8006278:	bd38      	pop	{r3, r4, r5, pc}
 800627a:	bf00      	nop
 800627c:	20000420 	.word	0x20000420

08006280 <_getpid_r>:
 8006280:	f7fb b82f 	b.w	80012e2 <_getpid>

08006284 <_init>:
 8006284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006286:	bf00      	nop
 8006288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628a:	bc08      	pop	{r3}
 800628c:	469e      	mov	lr, r3
 800628e:	4770      	bx	lr

08006290 <_fini>:
 8006290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006292:	bf00      	nop
 8006294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006296:	bc08      	pop	{r3}
 8006298:	469e      	mov	lr, r3
 800629a:	4770      	bx	lr
