// Seed: 3962453408
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  logic id_4;
  type_10(
      id_2, id_0, 1'h0
  );
  logic id_5 = 1 ? 1 : 1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = 1'h0;
  type_15(
      {id_2, 1 === id_7} + 1, id_5, 1
  );
  assign id_7 = id_5;
  assign id_6 = id_1;
endmodule
