
*** Running vivado
    with args -log FREQUENCY_CALCULATOR_TB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FREQUENCY_CALCULATOR_TB.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FREQUENCY_CALCULATOR_TB.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/utils_1/imports/synth_1/FREQUENCY_CALCULATOR_TB.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/utils_1/imports/synth_1/FREQUENCY_CALCULATOR_TB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FREQUENCY_CALCULATOR_TB -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40872
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 836.082 ; gain = 411.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FREQUENCY_CALCULATOR_TB' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:8]
INFO: [Synth 8-3491] module 'FREQUENCY_CALCULATOR' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:5' bound to instance 'U_FREQUENCY_CALCULATOR' of component 'FREQUENCY_CALCULATOR' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:42]
INFO: [Synth 8-638] synthesizing module 'FREQUENCY_CALCULATOR' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:20]
INFO: [Synth 8-3491] module 'DIV50K' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV5k.vhd:4' bound to instance 'U_DIV50K' of component 'DIV50K' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:109]
INFO: [Synth 8-638] synthesizing module 'DIV50K' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV5k.vhd:13]
WARNING: [Synth 8-614] signal 'CRES' is read in the process but is not in the sensitivity list [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV5k.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DIV50K' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV5k.vhd:13]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_1' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:110]
INFO: [Synth 8-638] synthesizing module 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:16]
WARNING: [Synth 8-614] signal 'CRES' is read in the process but is not in the sensitivity list [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DIV10' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:16]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_2' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:111]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_3' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:112]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_4' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:113]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_5' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:114]
INFO: [Synth 8-3491] module 'DIV10' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/DIV10_fin.vhd:5' bound to instance 'U_DIV10_6' of component 'DIV10' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:115]
INFO: [Synth 8-3491] module 'REGI' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/regi.vhd:5' bound to instance 'U_REGI' of component 'REGI' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:116]
INFO: [Synth 8-638] synthesizing module 'REGI' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/regi.vhd:28]
WARNING: [Synth 8-614] signal 'CRES' is read in the process but is not in the sensitivity list [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/regi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'REGI' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/regi.vhd:28]
INFO: [Synth 8-3491] module 'SELECTOR' declared at 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/SELECT.vhd:5' bound to instance 'U_SELECTOR' of component 'SELECTOR' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:117]
INFO: [Synth 8-638] synthesizing module 'SELECTOR' [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/SELECT.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SELECTOR' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/SELECT.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FREQUENCY_CALCULATOR' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:20]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:57]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:64]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:66]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:68]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:72]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FREQUENCY_CALCULATOR_TB' (0#1) [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR_TB.vhd:8]
WARNING: [Synth 8-6014] Unused sequential element CYCLEWAIT_reg was removed.  [C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.srcs/sources_1/imports/transfer/FREQUENCY_CALCULATOR.vhd:128]
WARNING: [Synth 8-7129] Port CLK in module DIV10 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 926.039 ; gain = 501.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.039 ; gain = 501.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.039 ; gain = 501.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.039 ; gain = 501.039
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.766 ; gain = 687.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cfcc3be5
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.547 ; gain = 796.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/weirdchamp/Documents/Vivado Projects/FREQUENCY_CALCULATOR_WORKINGRN/FREQUENCY_CALCULATOR_WORKINGRN.runs/synth_1/FREQUENCY_CALCULATOR_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FREQUENCY_CALCULATOR_TB_utilization_synth.rpt -pb FREQUENCY_CALCULATOR_TB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 11:43:28 2022...
