[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Fri Jul 12 18:16:51 2024
[*]
[dumpfile] "/home/tantos/anachron/rtl/espresso/test/bus_if_tb.vcd"
[dumpfile_mtime] "Wed Jul  3 22:32:43 2024"
[dumpfile_size] 1037714
[savefile] "/home/tantos/anachron/rtl/espresso/test/bus_if_tb.gtkw"
[timestart] 0
[size] 1920 1097
[pos] -1 -1
*-8.401988 500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.dut.
[sst_width] 282
[signals_width] 317
[sst_expanded] 1
[sst_vpaned_height] 565
@28
top.dut.clk
top.dut.rst
@800200
-DRAM_IF
@28
top.dut.dram_n_nren
top.dut.dram_n_ras_a
top.dut.dram_n_ras_b
top.dut.dram_n_cas_0
top.dut.dram_n_cas_1
top.dut.dram_n_we
@22
top.dut.dram_addr[10:0]
@28
top.dut.dram_data_out_en
top.dut.address_phase
top.dut.we_enable_f
top.dut.we_enable_s
@22
top.dut.dram_data_out[7:0]
top.dut.dram_data_in[7:0]
top.dut.dram_n_dack[3:0]
@28
[color] 3
top.dut.dram_n_wait
top.dut.dram_wait_i1
top.dut.dram_tc
top.dut.dram_bus_en
@1000200
-DRAM_IF
@28
top.dut.req_valid
@29
top.dut.req_ready
@22
top.dut.reg_req_ws_count[3:0]
top.dut.req_ws_count[3:0]
top.dut.wait_states[3:0]
@28
top.dut.state
top.dut.req_valid
top.dut.req_ready
@c00022
top.dut.req_addr[30:0]
@28
(0)top.dut.req_addr[30:0]
(1)top.dut.req_addr[30:0]
(2)top.dut.req_addr[30:0]
(3)top.dut.req_addr[30:0]
(4)top.dut.req_addr[30:0]
(5)top.dut.req_addr[30:0]
(6)top.dut.req_addr[30:0]
(7)top.dut.req_addr[30:0]
(8)top.dut.req_addr[30:0]
(9)top.dut.req_addr[30:0]
(10)top.dut.req_addr[30:0]
(11)top.dut.req_addr[30:0]
(12)top.dut.req_addr[30:0]
(13)top.dut.req_addr[30:0]
(14)top.dut.req_addr[30:0]
(15)top.dut.req_addr[30:0]
(16)top.dut.req_addr[30:0]
(17)top.dut.req_addr[30:0]
(18)top.dut.req_addr[30:0]
(19)top.dut.req_addr[30:0]
(20)top.dut.req_addr[30:0]
(21)top.dut.req_addr[30:0]
(22)top.dut.req_addr[30:0]
(23)top.dut.req_addr[30:0]
(24)top.dut.req_addr[30:0]
(25)top.dut.req_addr[30:0]
(26)top.dut.req_addr[30:0]
(27)top.dut.req_addr[30:0]
(28)top.dut.req_addr[30:0]
(29)top.dut.req_addr[30:0]
(30)top.dut.req_addr[30:0]
@1401200
-group_end
@28
top.dut.break_burst
@22
top.dut.reg_req_addr[30:0]
@28
top.dut.ras_f
top.dut.ras_s
top.dut.ras
top.dut.reg_req_dbs
@800200
-REQUEST
@28
top.dut.request_valid
top.dut.request_ready
@22
top.dut.request_addr[30:0]
@28
top.dut.request_byte_en[1:0]
@22
top.dut.request_data[15:0]
@28
top.dut.request_read_not_write
top.dut.request_request_type
top.dut.request_terminal_count
@1000200
-REQUEST
@800200
-RESPONSE
@28
[color] 5
top.dut.response_valid
@22
top.dut.response_data[15:0]
@1000200
-RESPONSE
@c00022
top.dut.reg_req_addr[30:0]
@28
(0)top.dut.reg_req_addr[30:0]
(1)top.dut.reg_req_addr[30:0]
(2)top.dut.reg_req_addr[30:0]
(3)top.dut.reg_req_addr[30:0]
(4)top.dut.reg_req_addr[30:0]
(5)top.dut.reg_req_addr[30:0]
(6)top.dut.reg_req_addr[30:0]
(7)top.dut.reg_req_addr[30:0]
(8)top.dut.reg_req_addr[30:0]
(9)top.dut.reg_req_addr[30:0]
(10)top.dut.reg_req_addr[30:0]
(11)top.dut.reg_req_addr[30:0]
(12)top.dut.reg_req_addr[30:0]
(13)top.dut.reg_req_addr[30:0]
(14)top.dut.reg_req_addr[30:0]
(15)top.dut.reg_req_addr[30:0]
(16)top.dut.reg_req_addr[30:0]
(17)top.dut.reg_req_addr[30:0]
(18)top.dut.reg_req_addr[30:0]
(19)top.dut.reg_req_addr[30:0]
(20)top.dut.reg_req_addr[30:0]
(21)top.dut.reg_req_addr[30:0]
(22)top.dut.reg_req_addr[30:0]
(23)top.dut.reg_req_addr[30:0]
(24)top.dut.reg_req_addr[30:0]
(25)top.dut.reg_req_addr[30:0]
(26)top.dut.reg_req_addr[30:0]
(27)top.dut.reg_req_addr[30:0]
(28)top.dut.reg_req_addr[30:0]
(29)top.dut.reg_req_addr[30:0]
(30)top.dut.reg_req_addr[30:0]
@1401200
-group_end
@28
top.dut.req_valid
top.dut.state
top.dut.next_state
top.dut.rbuf.input_port_ready
top.dut.rbuf.input_port_valid
top.dut.rbuf.output_port_ready
top.dut.rbuf.output_port_valid
top.dut.break_burst
[pattern_trace] 1
[pattern_trace] 0
