<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='cavlc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: cavlc
    <br/>
    Created: Oct 21, 2011
    <br/>
    Updated: Nov 20, 2012
    <br/>
    SVN Updated: Nov  4, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This IP implements the CAVLC parsing process in ITU-T H.264 (05/2003)
    </p>
   </div>
   <div id="d_Features ">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features ">
     - Compatible with ITU-T H.264 (05/2003), but it do not calculate nC and store TotalCoeff,
     <br/>
     you need to add a nC_decoder outside this core.
     <br/>
     - New structure for run_before decoder, the core doesn't save Runs in flip-flops and
     <br/>
     doesn't need the run_combine process, this feature reduces both cycle and resource.
     <br/>
     - this core has a simple interface
     <br/>
     - 9 cycles per cavlc block on average(including P frames)
     <br/>
     - Fully synchronous design, Fully synthesisable
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Documentation
     <br/>
    </p>
   </div>
   <div id="d_Synthesis results">
    <h2>
     
     
     Synthesis results
    </h2>
    <p id="p_Synthesis results">
     Push-button synthesis results for various targets.
     <br/>
     Altera:
     <br/>
     - Cyclone  EP3C55F256C6 : 1085 LEs     @ 114MHz
     <br/>
     - Stratix  EP2S15F484C3 : 939  LUTs    @ 128MHz
     <br/>
     Xilinx:
     <br/>
     - Virtex   XC4V1X200FF1513-10 : 1467  LUTs   @ 96MHz
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
