
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003567                       # Number of seconds simulated
sim_ticks                                  3567497967                       # Number of ticks simulated
final_tick                               533138842221                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336890                       # Simulator instruction rate (inst/s)
host_op_rate                                   436280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303464                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923264                       # Number of bytes of host memory used
host_seconds                                 11755.90                       # Real time elapsed on the host
sim_insts                                  3960447008                       # Number of instructions simulated
sim_ops                                    5128859420                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       231808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       201088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       235648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       142336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               832000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       267392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            267392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1571                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1112                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6500                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2089                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2089                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1542818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64977753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1435180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56366675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1471059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     66054137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1471059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     39897991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               233216671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1542818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1435180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1471059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1471059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5920115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74952250                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74952250                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74952250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1542818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64977753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1435180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56366675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1471059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     66054137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1471059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     39897991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              308168921                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8555152                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530158                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206600                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251628                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193528                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299685                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8833                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790888                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493213                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036790                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        702139                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633081                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8442653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.439735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4846475     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355190      4.21%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335832      3.98%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316495      3.75%     69.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260266      3.08%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189361      2.24%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134376      1.59%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209891      2.49%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794767     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8442653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360428                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.962664                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473365                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       668632                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436105                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41393                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823155                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497018                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19954478                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10468                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823155                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657210                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         314377                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72297                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286963                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288648                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357462                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156014                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26846170                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90173400                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90173400                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10050998                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1871                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704227                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23832                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414602                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18036590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607663                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23356                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5704031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17413447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8442653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.730222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842086                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2964257     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711783     20.28%     55.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352231     16.02%     71.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816791      9.67%     81.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836115      9.90%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379746      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244270      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67445      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70015      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8442653                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63842     58.26%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21441     19.57%     77.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24301     22.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015635     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200618      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1541641     10.55%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848175      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607663                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.707470                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109584                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007502                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37790918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23744333                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717247                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45805                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       662336                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          434                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232891                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823155                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228370                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14053                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18040073                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894698                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014861                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1860                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1392                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238756                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366439                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465074                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241223                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299681                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018254                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834607                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679273                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246304                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201964                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24894503                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664017                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369638                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5801649                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205754                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7619498                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117627                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3029602     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049861     26.90%     66.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850203     11.16%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430232      5.65%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450269      5.91%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226127      2.97%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154829      2.03%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89457      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338918      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7619498                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338918                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25321264                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36905371                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 112499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855515                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855515                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168886                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168886                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64937634                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481089                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18726701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8555152                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071722                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2675028                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201855                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1545657                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1482913                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217168                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6168                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3742884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17035872                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071722                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1700081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3612954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         936889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        360336                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1840677                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8449957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.327446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4837003     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643671      7.62%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320516      3.79%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          235956      2.79%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197415      2.34%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169392      2.00%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58941      0.70%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212525      2.52%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1774538     21.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8449957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359049                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3876494                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       334803                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3490295                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17628                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730733                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340408                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3070                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19071145                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4669                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730733                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4037602                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         140192                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42936                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3345381                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153109                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18471970                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77611                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62153                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24492541                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84147196                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84147196                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16107776                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8384731                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2270                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1186                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           390163                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2809712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       645081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8153                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213096                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17381673                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2275                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14822533                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19390                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4981160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13628127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8449957                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3002583     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1805528     21.37%     56.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       919088     10.88%     67.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1068918     12.65%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       802339      9.50%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514175      6.08%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220567      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65630      0.78%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51129      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8449957                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63141     73.13%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13398     15.52%     88.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9804     11.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11647730     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118787      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1085      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2520373     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       534558      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14822533                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732586                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86343                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38200753                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22365218                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14314915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14908876                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        23880                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782456                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168163                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730733                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77191                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7404                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17383948                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2809712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       645081                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1172                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221104                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14504006                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2411406                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318524                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2931880                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2172464                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            520474                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695353                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14341432                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14314915                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8628582                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21325587                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673251                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404612                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10787410                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12277651                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5106400                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2214                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199968                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7719224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.590529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.296515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3578559     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1658474     21.48%     67.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       898611     11.64%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       328393      4.25%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283592      3.67%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125920      1.63%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305379      3.96%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81834      1.06%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       458462      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7719224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10787410                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12277651                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2504169                       # Number of memory references committed
system.switch_cpus1.commit.loads              2027253                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1919399                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10724788                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167707                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       458462                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24644709                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35499821                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 105195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10787410                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12277651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10787410                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.793068                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.793068                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.260926                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.260926                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67125466                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18810108                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19636448                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2208                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8555152                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3137635                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2545294                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214237                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1314892                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1236189                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333107                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9230                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3287221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17298341                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3137635                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1569296                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3652361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1124743                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        569152                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1616935                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8414334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.534575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4761973     56.59%     56.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227772      2.71%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259782      3.09%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          476683      5.67%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          214299      2.55%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328947      3.91%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          179110      2.13%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          153359      1.82%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1812409     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8414334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366754                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021979                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3469120                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       521384                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3484959                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35337                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903531                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       533828                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2766                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20587765                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4822                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903531                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3658149                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         137517                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       124739                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3326971                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       263420                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19783885                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3807                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141501                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          822                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27708622                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92155396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92155396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17031900                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10676698                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4178                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2525                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           678591                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13472                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       267389                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18577629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14958780                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29516                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6273510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18788089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8414334                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.925501                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2942842     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1793626     21.32%     56.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1199954     14.26%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       844169     10.03%     80.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       713742      8.48%     89.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       379432      4.51%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377990      4.49%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87961      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74618      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8414334                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108512     76.47%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15055     10.61%     87.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18340     12.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12468189     83.35%     83.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211486      1.41%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1648      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1491266      9.97%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786191      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14958780                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.748511                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141909                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009487                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38503315                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24855458                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14522953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15100689                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28925                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719889                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237738                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903531                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57026                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8912                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18581801                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843377                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941814                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2492                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249599                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14673403                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1390668                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       285373                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2144573                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2078321                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            753905                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.715154                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14534510                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14522953                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9503024                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26663742                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697568                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356402                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9982930                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12261016                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6320806                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217016                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7510803                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2957537     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2049522     27.29%     66.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842833     11.22%     77.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418904      5.58%     83.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426960      5.68%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166693      2.22%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182276      2.43%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94469      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       371609      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7510803                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9982930                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12261016                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1827556                       # Number of memory references committed
system.switch_cpus2.commit.loads              1123480                       # Number of loads committed
system.switch_cpus2.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1762745                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11046221                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249481                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       371609                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25720847                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38068005                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 140818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9982930                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12261016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9982930                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856978                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856978                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.166891                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.166891                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65967087                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20076445                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19052280                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8555152                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122075                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2542730                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209141                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1266273                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1208308                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329309                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9263                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3113416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17245248                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122075                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537617                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796052                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126508                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        614044                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1524156                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8437002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.310927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4640950     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331214      3.93%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269743      3.20%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652427      7.73%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175426      2.08%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          234286      2.78%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162264      1.92%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94589      1.12%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876103     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8437002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364935                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.015773                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3249540                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       600229                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650713                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23344                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        913174                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530795                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20668060                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1667                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        913174                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3487918                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106291                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       151062                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3430758                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       347794                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19936340                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          206                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        137937                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27871124                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93079989                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93079989                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17106242                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10764822                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4195                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2525                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           978419                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1877654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19432                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       282877                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18825919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14930644                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30722                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6480935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19965278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8437002                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2934977     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1820459     21.58%     56.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1156531     13.71%     70.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       878745     10.42%     80.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767012      9.09%     89.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397741      4.71%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340502      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67157      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73878      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8437002                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88507     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20097     15.70%     84.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19419     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12408517     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208514      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489046      9.97%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822900      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14930644                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.745223                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128025                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008575                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38457036                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25311243                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14549424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15058669                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57490                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       744470                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246140                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        913174                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57834                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8024                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18830125                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1877654                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972709                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2505                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246180                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14695347                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396747                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235296                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2197642                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070801                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.717719                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14559378                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14549424                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9463513                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26890222                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.700662                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351931                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10024446                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12321206                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6509030                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212580                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7523828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2901660     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093447     27.82%     66.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845129     11.23%     77.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486271      6.46%     84.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386231      5.13%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160242      2.13%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190045      2.53%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94140      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366663      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7523828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10024446                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12321206                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859749                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133180                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767418                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11105226                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251218                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366663                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25987232                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38574278                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 118150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10024446                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12321206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10024446                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853429                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853429                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171744                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171744                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66111548                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20087555                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19051983                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                           6502                       # number of replacements
system.l2.tagsinuse                      32762.811299                       # Cycle average of tags in use
system.l2.total_refs                          1385952                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39265                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.297390                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           553.678195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.763394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    900.588539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.090040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    816.363788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     36.549511                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    934.652258                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.359227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    579.198346                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8023.483713                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7763.222865                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6979.412922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6063.448502                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016897                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.027484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.017676                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.244857                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.236915                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.212995                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.185042                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999842                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8558                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5645                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4408                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22698                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7399                       # number of Writeback hits
system.l2.Writeback_hits::total                  7399                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5708                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4460                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22884                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8605                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4102                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5708                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4460                       # number of overall hits
system.l2.overall_hits::total                   22884                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1571                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1841                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1109                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6497                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1571                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1112                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6500                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1811                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1571                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1841                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1112                       # number of overall misses
system.l2.overall_misses::total                  6500                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2316213                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     86671495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1738851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     72813380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1855536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     82396311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1776239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     49784788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       299352813                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       125574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        125574                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2316213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     86671495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1738851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     72813380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1855536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     82396311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1776239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     49910362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        299478387                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2316213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     86671495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1738851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     72813380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1855536                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     82396311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1776239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     49910362                       # number of overall miss cycles
system.l2.overall_miss_latency::total       299478387                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5649                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29195                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7399                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               189                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10416                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5673                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10416                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5673                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29384                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.174655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.278102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.245926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.201015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222538                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.054545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015873                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.173867                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.276926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.243873                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.199569                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221209                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.173867                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.276926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.243873                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.199569                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221209                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53865.418605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47858.362783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43471.275000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46348.427753                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45256.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44756.279739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43322.902439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44891.603246                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46075.544559                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        41858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41858                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53865.418605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47858.362783                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43471.275000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46348.427753                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45256.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44756.279739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43322.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44883.419065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46073.598000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53865.418605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47858.362783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43471.275000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46348.427753                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45256.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44756.279739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43322.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44883.419065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46073.598000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2089                       # number of writebacks
system.l2.writebacks::total                      2089                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1571                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6497                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6500                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2072667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     76295466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1508384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     63707485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1621551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     71732684                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1540954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     43341514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    261820705                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       109317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       109317                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2072667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     76295466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1508384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     63707485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1621551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     71732684                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1540954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     43450831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    261930022                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2072667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     76295466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1508384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     63707485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1621551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     71732684                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1540954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     43450831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    261930022                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.174655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.278102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.245926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222538                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.173867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.276926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.243873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.199569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.173867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.276926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.243873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.199569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221209                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48201.558140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42128.915516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37709.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40552.186505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39550.024390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38963.978273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37584.243902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39081.617674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40298.707865                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        36439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        36439                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48201.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42128.915516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37709.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40552.186505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39550.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 38963.978273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37584.243902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39074.488309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40296.926462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48201.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42128.915516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37709.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40552.186505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39550.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 38963.978273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37584.243902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39074.488309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40296.926462                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.282172                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641717                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712208.063248                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.702784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.579388                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063626                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863108                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926734                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633023                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633023                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633023                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633023                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633023                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633023                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3475443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3475443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3475443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3475443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3475443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3475443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633081                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59921.431034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59921.431034                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59921.431034                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59921.431034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59921.431034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59921.431034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2653958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2653958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2653958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2653958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2653958                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2653958                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60317.227273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60317.227273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60317.227273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60317.227273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60317.227273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60317.227273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10416                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373267                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10672                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16339.324119                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.219384                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.780616                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128512                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128512                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778496                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778496                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907008                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37175                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37324                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37324                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37324                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37324                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1125194379                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1125194379                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4352311                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4352311                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1129546690                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1129546690                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1129546690                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1129546690                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944332                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944332                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944332                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944332                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031891                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031891                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000191                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000191                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019196                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30267.501789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30267.501789                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29210.140940                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29210.140940                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30263.280731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30263.280731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30263.280731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30263.280731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1757                       # number of writebacks
system.cpu0.dcache.writebacks::total             1757                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26806                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26806                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26908                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10369                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    185327421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    185327421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       914283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       914283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    186241704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    186241704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    186241704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    186241704                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005357                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005357                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005357                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005357                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17873.220272                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17873.220272                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19452.829787                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19452.829787                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17880.347926                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17880.347926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17880.347926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17880.347926                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               554.553407                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913281937                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1627953.541889                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.086495                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.466911                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062639                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826069                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.888707                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1840628                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1840628                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1840628                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1840628                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1840628                       # number of overall hits
system.cpu1.icache.overall_hits::total        1840628                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2590054                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2590054                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2590054                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2590054                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2590054                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2590054                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1840677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1840677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1840677                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1840677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1840677                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1840677                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52858.244898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52858.244898                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52858.244898                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52858.244898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52858.244898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52858.244898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2243532                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2243532                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2243532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2243532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2243532                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2243532                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52175.162791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52175.162791                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52175.162791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52175.162791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52175.162791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52175.162791                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5673                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206879764                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5929                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34892.859504                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.441820                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.558180                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.798601                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.201399                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2194475                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2194475                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474568                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1151                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1104                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2669043                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2669043                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2669043                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2669043                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17675                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17675                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17747                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17747                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    659582809                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    659582809                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2487407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2487407                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    662070216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    662070216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    662070216                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    662070216                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2212150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2212150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2686790                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2686790                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2686790                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2686790                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007990                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006605                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006605                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37317.273494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37317.273494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34547.319444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34547.319444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37306.035724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37306.035724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37306.035724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37306.035724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1081                       # number of writebacks
system.cpu1.dcache.writebacks::total             1081                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12026                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12026                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12074                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5649                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5673                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5673                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    115219688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    115219688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       573242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       573242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    115792930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    115792930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    115792930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    115792930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20396.475128                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20396.475128                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23885.083333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23885.083333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20411.233915                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20411.233915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20411.233915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20411.233915                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.364235                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006661127                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1947120.168279                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.364235                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064686                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821097                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1616881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616881                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1616881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1616881                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616881                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2849417                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2849417                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2849417                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2849417                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2849417                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2849417                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1616935                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1616935                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1616935                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1616935                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1616935                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1616935                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52766.981481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52766.981481                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52766.981481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52766.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52766.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52766.981481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2398175                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2398175                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2398175                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2398175                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2398175                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2398175                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53292.777778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53292.777778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53292.777778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53292.777778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53292.777778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53292.777778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7549                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165344513                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7805                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21184.434721                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.036203                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.963797                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084494                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084494                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       700400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        700400                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2421                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2421                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1680                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1784894                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1784894                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1784894                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1784894                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14751                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          244                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14995                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14995                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14995                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14995                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    449029650                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    449029650                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     11679413                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     11679413                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    460709063                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    460709063                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    460709063                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    460709063                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1099245                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1099245                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       700644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1799889                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1799889                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1799889                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1799889                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013419                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013419                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000348                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008331                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008331                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008331                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30440.624364                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30440.624364                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 47866.446721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 47866.446721                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30724.178926                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30724.178926                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30724.178926                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30724.178926                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2065                       # number of writebacks
system.cpu2.dcache.writebacks::total             2065                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7265                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7265                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          181                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7446                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7446                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7446                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7446                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7486                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7549                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7549                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7549                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7549                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    148268789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    148268789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2166200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2166200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    150434989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    150434989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    150434989                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    150434989                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004194                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004194                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004194                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004194                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19806.143334                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19806.143334                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 34384.126984                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34384.126984                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19927.803550                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19927.803550                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19927.803550                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19927.803550                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.309624                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740768                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947172.031008                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.309624                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061394                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821009                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1524104                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1524104                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1524104                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1524104                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1524104                       # number of overall hits
system.cpu3.icache.overall_hits::total        1524104                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2613567                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2613567                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2613567                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2613567                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2613567                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2613567                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1524156                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1524156                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1524156                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1524156                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1524156                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1524156                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50260.903846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50260.903846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50260.903846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50260.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50260.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50260.903846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2050864                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2050864                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2050864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2050864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2050864                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2050864                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48830.095238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48830.095238                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48830.095238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48830.095238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48830.095238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48830.095238                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5572                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158199589                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5828                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27144.747598                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.688640                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.311360                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881596                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118404                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1059873                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1059873                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722534                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722534                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1882                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1882                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1782407                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1782407                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1782407                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1782407                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14099                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14099                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          461                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14560                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14560                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14560                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14560                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    485257517                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    485257517                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22033772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22033772                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    507291289                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    507291289                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    507291289                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    507291289                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1796967                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1796967                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1796967                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1796967                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013128                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013128                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000638                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008103                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008103                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008103                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008103                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34417.867721                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34417.867721                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47795.600868                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47795.600868                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34841.434684                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34841.434684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34841.434684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34841.434684                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        45969                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 22984.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2496                       # number of writebacks
system.cpu3.dcache.writebacks::total             2496                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8582                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8582                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          406                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8988                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8988                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8988                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8988                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5517                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5517                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5572                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5572                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5572                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5572                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     99449672                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     99449672                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1497021                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1497021                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    100946693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    100946693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    100946693                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    100946693                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005137                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005137                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003101                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003101                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18026.041689                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18026.041689                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27218.563636                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27218.563636                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18116.779074                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18116.779074                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18116.779074                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18116.779074                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
