<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600InstrInfo.h source code [llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::R600InstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600InstrInfo.h.html'>R600InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600InstrInfo.h - R600 Instruction Info Interface -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition for R600InstrInfo</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="R600RegisterInfo.h.html">"R600RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include <span class='error' title="&apos;R600GenInstrInfo.inc&apos; file not found">"R600GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">R600InstrFlags</span> {</td></tr>
<tr><th id="26">26</th><td><b>enum</b> : uint64_t {</td></tr>
<tr><th id="27">27</th><td> <dfn class="enum" id="llvm::R600InstrFlags::REGISTER_STORE" title='llvm::R600InstrFlags::REGISTER_STORE' data-ref="llvm::R600InstrFlags::REGISTER_STORE">REGISTER_STORE</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>62</var>,</td></tr>
<tr><th id="28">28</th><td> <dfn class="enum" id="llvm::R600InstrFlags::REGISTER_LOAD" title='llvm::R600InstrFlags::REGISTER_LOAD' data-ref="llvm::R600InstrFlags::REGISTER_LOAD">REGISTER_LOAD</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>63</var></td></tr>
<tr><th id="29">29</th><td>};</td></tr>
<tr><th id="30">30</th><td>}</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" id="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" id="llvm::DFAPacketizer">DFAPacketizer</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" id="llvm::MachineInstrBuilder">MachineInstrBuilder</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" id="llvm::R600Subtarget">R600Subtarget</a>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="type def" id="llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</dfn> final : <b>public</b> R600GenInstrInfo {</td></tr>
<tr><th id="40">40</th><td><b>private</b>:</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> <dfn class="decl" id="llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="decl" id="llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST">ST</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  std::vector&lt;std::pair&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="45">45</th><td>  <dfn class="decl" id="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKiRj" title='llvm::R600InstrInfo::ExtractSrcs' data-ref="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKiRj">ExtractSrcs</dfn>(MachineInstr &amp;MI, <em>const</em> DenseMap&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;PV,</td></tr>
<tr><th id="46">46</th><td>              <em>unsigned</em> &amp;ConstCount) <em>const</em>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="428MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="428MBB">MBB</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="429I" title='I' data-type='MachineBasicBlock::iterator' data-ref="429I">I</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="430ValueReg" title='ValueReg' data-type='unsigned int' data-ref="430ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="431Address" title='Address' data-type='unsigned int' data-ref="431Address">Address</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                        <em>unsigned</em> <dfn class="local col2 decl" id="432OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="432OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="433AddrChan" title='AddrChan' data-type='unsigned int' data-ref="433AddrChan">AddrChan</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="434MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="434MBB">MBB</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="435I" title='I' data-type='MachineBasicBlock::iterator' data-ref="435I">I</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="436ValueReg" title='ValueReg' data-type='unsigned int' data-ref="436ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="437Address" title='Address' data-type='unsigned int' data-ref="437Address">Address</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="438OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="438OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                         <em>unsigned</em> <dfn class="local col9 decl" id="439AddrChan" title='AddrChan' data-type='unsigned int' data-ref="439AddrChan">AddrChan</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <b>enum</b> <dfn class="type def" id="llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</dfn> {</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</dfn> = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</dfn>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</dfn>,</td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</dfn>,</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_201">ALU_VEC_201</dfn>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210" title='llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210' data-ref="llvm::R600InstrInfo::BankSwizzle::ALU_VEC_210">ALU_VEC_210</dfn></td></tr>
<tr><th id="67">67</th><td>  };</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE" title='llvm::R600InstrInfo::R600InstrInfo' data-ref="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE">R600InstrInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm13R600InstrInfo15getRegisterInfoEv" title='llvm::R600InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13R600InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="72">72</th><td>    <b>return</b> <a class="member" href="#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI">RI</a>;</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::R600InstrInfo::copyPhysReg' data-ref="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="440MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="440MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="441MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="441MI">MI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="442DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="442DL">DL</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="443DestReg" title='DestReg' data-type='unsigned int' data-ref="443DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="444SrcReg" title='SrcReg' data-type='unsigned int' data-ref="444SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="77">77</th><td>                   <em>bool</em> <dfn class="local col5 decl" id="445KillSrc" title='KillSrc' data-type='bool' data-ref="445KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::R600InstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="446MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="446MBB">MBB</dfn>,</td></tr>
<tr><th id="79">79</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="447MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="447MBBI">MBBI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13isReductionOpEj" title='llvm::R600InstrInfo::isReductionOp' data-ref="_ZNK4llvm13R600InstrInfo13isReductionOpEj">isReductionOp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="448opcode" title='opcode' data-type='unsigned int' data-ref="448opcode">opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="449opcode" title='opcode' data-type='unsigned int' data-ref="449opcode">opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this<span class="command"> \p</span> <span class="arg">Opcode</span> represents an ALU instruction.</i></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="450Opcode" title='Opcode' data-type='unsigned int' data-ref="450Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj" title='llvm::R600InstrInfo::hasInstrModifiers' data-ref="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj">hasInstrModifiers</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="451Opcode" title='Opcode' data-type='unsigned int' data-ref="451Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="452Opcode" title='Opcode' data-type='unsigned int' data-ref="452Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj" title='llvm::R600InstrInfo::isLDSRetInstr' data-ref="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj">isLDSRetInstr</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="453Opcode" title='Opcode' data-type='unsigned int' data-ref="453Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this<span class="command"> \p</span> <span class="arg">Opcode</span> represents an ALU instruction or an</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE" title='llvm::R600InstrInfo::canBeConsideredALU' data-ref="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE">canBeConsideredALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="454MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="454MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo11isTransOnlyEj" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyEj">isTransOnly</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="455Opcode" title='Opcode' data-type='unsigned int' data-ref="455Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="456MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="456MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj">isVectorOnly</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="457Opcode" title='Opcode' data-type='unsigned int' data-ref="457Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE">isVectorOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="458MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="458MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo8isExportEj" title='llvm::R600InstrInfo::isExport' data-ref="_ZNK4llvm13R600InstrInfo8isExportEj">isExport</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="459Opcode" title='Opcode' data-type='unsigned int' data-ref="459Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="460Opcode" title='Opcode' data-type='unsigned int' data-ref="460Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE">usesVertexCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="461MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="461MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="462Opcode" title='Opcode' data-type='unsigned int' data-ref="462Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE">usesTextureCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="463MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="463MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj" title='llvm::R600InstrInfo::mustBeLastInClause' data-ref="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj">mustBeLastInClause</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="464Opcode" title='Opcode' data-type='unsigned int' data-ref="464Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::usesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE">usesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="465MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="465MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::definesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE">definesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="466MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="466MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" title='llvm::R600InstrInfo::readsLDSSrcReg' data-ref="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE">readsLDSSrcReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="467MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="467MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// <span class="command">\returns</span> The operand Index for the Sel operand given an index to one</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// of the instruction's src operands.</i></td></tr>
<tr><th id="112">112</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo9getSelIdxEjj" title='llvm::R600InstrInfo::getSelIdx' data-ref="_ZNK4llvm13R600InstrInfo9getSelIdxEjj">getSelIdx</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="468Opcode" title='Opcode' data-type='unsigned int' data-ref="468Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="469SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="469SrcIdx">SrcIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// <span class="command">\returns</span> a pair for each src of an ALU instructions.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// The first member of a pair is the register id.</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// If register is ALU_CONST, second member is SEL.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// If register is ALU_LITERAL, second member is IMM.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// Otherwise, second member value is undefined.</i></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;, <var>3</var>&gt;</td></tr>
<tr><th id="120">120</th><td>  <dfn class="decl" id="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="470MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="470MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>unsigned</em>  <dfn class="decl" id="_ZNK4llvm13R600InstrInfo11isLegalUpToERKiS2_S2_NS0_11BankSwizzleE" title='llvm::R600InstrInfo::isLegalUpTo' data-ref="_ZNK4llvm13R600InstrInfo11isLegalUpToERKiS2_S2_NS0_11BankSwizzleE">isLegalUpTo</dfn>(</td></tr>
<tr><th id="123">123</th><td>    <em>const</em> std::vector&lt;std::vector&lt;std::pair&lt;<em>int</em>, <em>unsigned</em>&gt; &gt; &gt; &amp;<dfn class="local col1 decl" id="471IGSrcs" title='IGSrcs' data-type='const int &amp;' data-ref="471IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="124">124</th><td>    <em>const</em> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;<dfn class="local col2 decl" id="472Swz" title='Swz' data-type='const int &amp;' data-ref="472Swz">Swz</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <em>const</em> std::vector&lt;std::pair&lt;<em>int</em>, <em>unsigned</em>&gt; &gt; &amp;<dfn class="local col3 decl" id="473TransSrcs" title='TransSrcs' data-type='const int &amp;' data-ref="473TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col4 decl" id="474TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="474TransSwz">TransSwz</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKiRiS2_NS0_11BankSwizzleE" title='llvm::R600InstrInfo::FindSwizzleForVectorSlot' data-ref="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKiRiS2_NS0_11BankSwizzleE">FindSwizzleForVectorSlot</dfn>(</td></tr>
<tr><th id="129">129</th><td>    <em>const</em> std::vector&lt;std::vector&lt;std::pair&lt;<em>int</em>, <em>unsigned</em>&gt; &gt; &gt; &amp;<dfn class="local col5 decl" id="475IGSrcs" title='IGSrcs' data-type='const int &amp;' data-ref="475IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="130">130</th><td>    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;<dfn class="local col6 decl" id="476SwzCandidate" title='SwzCandidate' data-type='int &amp;' data-ref="476SwzCandidate">SwzCandidate</dfn>,</td></tr>
<tr><th id="131">131</th><td>    <em>const</em> std::vector&lt;std::pair&lt;<em>int</em>, <em>unsigned</em>&gt; &gt; &amp;<dfn class="local col7 decl" id="477TransSrcs" title='TransSrcs' data-type='const int &amp;' data-ref="477TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="478TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="478TransSwz">TransSwz</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// returns true and the first (in lexical order) BankSwizzle affectation</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// starting from the one already provided in the Instruction Group MIs that</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// fits Read Port limitations in BS if available. Otherwise returns false</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// and undefined content in BS.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// isLastAluTrans should be set if the last Alu of MIs will be executed on</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// apply to the last instruction.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// PV holds GPR to PV registers in the Instruction Group MIs.</i></td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKiS2_Rib" title='llvm::R600InstrInfo::fitsReadPortLimitations' data-ref="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKiS2_Rib">fitsReadPortLimitations</dfn>(<em>const</em> std::vector&lt;MachineInstr *&gt; &amp;<dfn class="local col9 decl" id="479MIs" title='MIs' data-type='const int &amp;' data-ref="479MIs">MIs</dfn>,</td></tr>
<tr><th id="144">144</th><td>                               <em>const</em> DenseMap&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="480PV" title='PV' data-type='const int &amp;' data-ref="480PV">PV</dfn>,</td></tr>
<tr><th id="145">145</th><td>                               std::vector&lt;BankSwizzle&gt; &amp;<dfn class="local col1 decl" id="481BS" title='BS' data-type='int &amp;' data-ref="481BS">BS</dfn>,</td></tr>
<tr><th id="146">146</th><td>                               <em>bool</em> <dfn class="local col2 decl" id="482isLastAluTrans" title='isLastAluTrans' data-type='bool' data-ref="482isLastAluTrans">isLastAluTrans</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// An instruction group can only access 2 channel pair (either [XY] or [ZW])</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// from KCache bank on R700+. This function check if MI set in input meet</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// this limitations</i></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKi" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKi">fitsConstReadLimitations</dfn>(<em>const</em> std::vector&lt;MachineInstr *&gt; &amp;) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td>  <i class="doc">/// Same but using const index set instead of MI set.</i></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> fitsConstReadLimitations(<em>const</em> std::vector&lt;<em>unsigned</em>&gt;&amp;) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc">/// Vector instructions are instructions that must fill all</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  /// instruction slots within an instruction group.</i></td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="483MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="483MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo5isMovEj" title='llvm::R600InstrInfo::isMov' data-ref="_ZNK4llvm13R600InstrInfo5isMovEj">isMov</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="484Opcode" title='Opcode' data-type='unsigned int' data-ref="484Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *</td></tr>
<tr><th id="162">162</th><td>  <dfn class="decl" id="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::R600InstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;) <em>const</em> override;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::R600InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="485Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="485Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::R600InstrInfo::analyzeBranch' data-ref="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="486MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="486MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="487TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="487TBB">TBB</dfn>,</td></tr>
<tr><th id="168">168</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="488FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="488FBB">FBB</dfn>,</td></tr>
<tr><th id="169">169</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="489Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="489Cond">Cond</dfn>,</td></tr>
<tr><th id="170">170</th><td>                     <em>bool</em> <dfn class="local col0 decl" id="490AllowModify" title='AllowModify' data-type='bool' data-ref="490AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::R600InstrInfo::insertBranch' data-ref="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="491MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="491MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="492TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="492TBB">TBB</dfn>,</td></tr>
<tr><th id="173">173</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="493FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="493FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="494Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="494Cond">Cond</dfn>,</td></tr>
<tr><th id="174">174</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="495DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="495DL">DL</dfn>,</td></tr>
<tr><th id="175">175</th><td>                        <em>int</em> *<dfn class="local col6 decl" id="496BytesAdded" title='BytesAdded' data-type='int *' data-ref="496BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::R600InstrInfo::removeBranch' data-ref="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="497MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="497MBB">MBB</dfn>,</td></tr>
<tr><th id="178">178</th><td>                        <em>int</em> *<dfn class="local col8 decl" id="498BytesRemvoed" title='BytesRemvoed' data-type='int *' data-ref="498BytesRemvoed">BytesRemvoed</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicated' data-ref="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="499MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="499MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicable' data-ref="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="500MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="500MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="501MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="501MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="502NumCycles" title='NumCycles' data-type='unsigned int' data-ref="502NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="503Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="503Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="504MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="504MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="505NumCycles" title='NumCycles' data-type='unsigned int' data-ref="505NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="188">188</th><td>                           <em>unsigned</em> <dfn class="local col6 decl" id="506ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="506ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="189">189</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="507Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="507Probability">Probability</dfn>) <em>const</em> override ;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="508TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="508TMBB">TMBB</dfn>,</td></tr>
<tr><th id="192">192</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="509NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="509NumTCycles">NumTCycles</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="510ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="510ExtraTCycles">ExtraTCycles</dfn>,</td></tr>
<tr><th id="193">193</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="511FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="511FMBB">FMBB</dfn>,</td></tr>
<tr><th id="194">194</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="512NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="512NumFCycles">NumFCycles</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="513ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="513ExtraFCycles">ExtraFCycles</dfn>,</td></tr>
<tr><th id="195">195</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col4 decl" id="514Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="514Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo16DefinesPredicateERNS_12MachineInstrERi" title='llvm::R600InstrInfo::DefinesPredicate' data-ref="_ZNK4llvm13R600InstrInfo16DefinesPredicateERNS_12MachineInstrERi">DefinesPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="515MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="515MI">MI</dfn>,</td></tr>
<tr><th id="198">198</th><td>                        std::vector&lt;MachineOperand&gt; &amp;<dfn class="local col6 decl" id="516Pred" title='Pred' data-type='int &amp;' data-ref="516Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::R600InstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="517TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="517TMBB">TMBB</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="518FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="518FMBB">FMBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::R600InstrInfo::PredicateInstruction' data-ref="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="519MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="519MI">MI</dfn>,</td></tr>
<tr><th id="204">204</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="520Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="520Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::R600InstrInfo::getPredicationCost' data-ref="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) <em>const</em> override;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>unsigned</em> <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::R600InstrInfo::getInstrLatency' data-ref="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="521ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="521ItinData">ItinData</dfn>,</td></tr>
<tr><th id="209">209</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="522MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="522MI">MI</dfn>,</td></tr>
<tr><th id="210">210</th><td>                               <em>unsigned</em> *<dfn class="local col3 decl" id="523PredCost" title='PredCost' data-type='unsigned int *' data-ref="523PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::R600InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="524MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="524MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// Reserve the registers that may be accesed using indirect addressing.</i></td></tr>
<tr><th id="215">215</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" title='llvm::R600InstrInfo::reserveIndirectRegisters' data-ref="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE">reserveIndirectRegisters</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="525Reserved" title='Reserved' data-type='llvm::BitVector &amp;' data-ref="525Reserved">Reserved</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="526MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="526MF">MF</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="local col7 decl" id="527TRI" title='TRI' data-type='const llvm::R600RegisterInfo &amp;' data-ref="527TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i class="doc">/// Calculate the "Indirect Address" for the given<span class="command"> \p</span> <span class="arg">RegIndex</span> and</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Channel</span></i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// We model indirect addressing using a virtual address space that can be</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// accesed with loads and stores.  The "Indirect Address" is the memory</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// address in this virtual address space that maps to the given<span class="command"> \p</span> <span class="arg">RegIndex</span></i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">Channel.</span></i></td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="528RegIndex" title='RegIndex' data-type='unsigned int' data-ref="528RegIndex">RegIndex</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="529Channel" title='Channel' data-type='unsigned int' data-ref="529Channel">Channel</dfn>) <em>const</em>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// <span class="command">\returns</span> The register class to be used for loading and storing values</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// from an "Indirect Address" .</i></td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</dfn>() <em>const</em>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i class="doc">/// <span class="command">\returns</span> the smallest register index that will be accessed by an indirect</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// read or write or -1 if indirect addressing is not used by this program.</i></td></tr>
<tr><th id="235">235</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="530MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="530MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i class="doc">/// <span class="command">\returns</span> the largest register index that will be accessed by an indirect</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// read or write or -1 if indirect addressing is not used by this program.</i></td></tr>
<tr><th id="239">239</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexEnd' data-ref="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE">getIndirectIndexEnd</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="531MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="531MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Build instruction(s) for an indirect register write.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// <span class="command">\returns</span> The instruction that performs the indirect register write</i></td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="532MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="532MBB">MBB</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="533I" title='I' data-type='MachineBasicBlock::iterator' data-ref="533I">I</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="534ValueReg" title='ValueReg' data-type='unsigned int' data-ref="534ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="535Address" title='Address' data-type='unsigned int' data-ref="535Address">Address</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="536OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="536OffsetReg">OffsetReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i class="doc">/// Build instruction(s) for an indirect register read.</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// <span class="command">\returns</span> The instruction that performs the indirect register read</i></td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="537MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="537MBB">MBB</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="538I" title='I' data-type='MachineBasicBlock::iterator' data-ref="538I">I</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="539ValueReg" title='ValueReg' data-type='unsigned int' data-ref="539ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="540Address" title='Address' data-type='unsigned int' data-ref="540Address">Address</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="541OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="541OffsetReg">OffsetReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv" title='llvm::R600InstrInfo::getMaxAlusPerClause' data-ref="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv">getMaxAlusPerClause</dfn>() <em>const</em>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// buildDefaultInstruction - This function returns a MachineInstr with all</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// the instruction modifiers initialized to their default values.  You can</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// use this function to avoid manually specifying each instruction modifier</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// operand when building a new instruction.</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// <span class="command">\returns</span> a MachineInstr with all the instruction modifiers initialized</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// to their default values.</i></td></tr>
<tr><th id="266">266</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="542MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="542MBB">MBB</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="543I" title='I' data-type='MachineBasicBlock::iterator' data-ref="543I">I</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                              <em>unsigned</em> <dfn class="local col4 decl" id="544Opcode" title='Opcode' data-type='unsigned int' data-ref="544Opcode">Opcode</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="545DstReg" title='DstReg' data-type='unsigned int' data-ref="545DstReg">DstReg</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                              <em>unsigned</em> <dfn class="local col6 decl" id="546Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="546Src0Reg">Src0Reg</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                              <em>unsigned</em> <dfn class="local col7 decl" id="547Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="547Src1Reg">Src1Reg</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj" title='llvm::R600InstrInfo::buildSlotOfVectorInstruction' data-ref="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj">buildSlotOfVectorInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="548MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="548MBB">MBB</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="549MI" title='MI' data-type='llvm::MachineInstr *' data-ref="549MI">MI</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                             <em>unsigned</em> <dfn class="local col0 decl" id="550Slot" title='Slot' data-type='unsigned int' data-ref="550Slot">Slot</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="551DstReg" title='DstReg' data-type='unsigned int' data-ref="551DstReg">DstReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::R600InstrInfo::buildMovImm' data-ref="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">buildMovImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="552BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="552BB">BB</dfn>,</td></tr>
<tr><th id="279">279</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="553I" title='I' data-type='MachineBasicBlock::iterator' data-ref="553I">I</dfn>,</td></tr>
<tr><th id="280">280</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="554DstReg" title='DstReg' data-type='unsigned int' data-ref="554DstReg">DstReg</dfn>,</td></tr>
<tr><th id="281">281</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="555Imm" title='Imm' data-type='uint64_t' data-ref="555Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="556MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="556MBB">MBB</dfn>,</td></tr>
<tr><th id="284">284</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="557I" title='I' data-type='MachineBasicBlock::iterator' data-ref="557I">I</dfn>,</td></tr>
<tr><th id="285">285</th><td>                              <em>unsigned</em> <dfn class="local col8 decl" id="558DstReg" title='DstReg' data-type='unsigned int' data-ref="558DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="559SrcReg" title='SrcReg' data-type='unsigned int' data-ref="559SrcReg">SrcReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Get the index of Op in the MachineInstr.</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// <span class="command">\returns</span> -1 if the Instruction does not contain the specified<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="290">290</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="560MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="560MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="561Op" title='Op' data-type='unsigned int' data-ref="561Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// Get the index of<span class="command"> \p</span> <span class="arg">Op</span> for the given Opcode.</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// <span class="command">\returns</span> -1 if the Instruction does not contain the specified<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="295">295</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="562Opcode" title='Opcode' data-type='unsigned int' data-ref="562Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="563Op" title='Op' data-type='unsigned int' data-ref="563Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i class="doc">/// Helper function for setting instruction flag values.</i></td></tr>
<tr><th id="298">298</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="564MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="564MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="565Op" title='Op' data-type='unsigned int' data-ref="565Op">Op</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="566Imm" title='Imm' data-type='int64_t' data-ref="566Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">///Add one of the MO_FLAG* flags to the specified<span class="command"> \p</span> <span class="arg">Operand.</span></i></td></tr>
<tr><th id="301">301</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="567MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="567MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="568Operand" title='Operand' data-type='unsigned int' data-ref="568Operand">Operand</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="569Flag" title='Flag' data-type='unsigned int' data-ref="569Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i class="doc">///Determine if the specified<span class="command"> \p</span> <span class="arg">Flag</span> is set on this<span class="command"> \p</span> <span class="arg">Operand.</span></i></td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo9isFlagSetERKNS_12MachineInstrEjj" title='llvm::R600InstrInfo::isFlagSet' data-ref="_ZNK4llvm13R600InstrInfo9isFlagSetERKNS_12MachineInstrEjj">isFlagSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="570MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="571Operand" title='Operand' data-type='unsigned int' data-ref="571Operand">Operand</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="572Flag" title='Flag' data-type='unsigned int' data-ref="572Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc">/// <span class="command">\param</span> <span class="arg">SrcIdx</span> The register source to set the flag on (e.g src0, src1, src2)</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Flag</span> The flag being set.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// <span class="command">\returns</span> the operand containing the flags for this instruction.</i></td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="decl" id="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="573MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="573MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="574SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="574SrcIdx">SrcIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="311">311</th><td>                            <em>unsigned</em> <dfn class="local col5 decl" id="575Flag" title='Flag' data-type='unsigned int' data-ref="575Flag">Flag</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// Clear the specified flag on the instruction.</i></td></tr>
<tr><th id="314">314</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="576MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="576MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="577Operand" title='Operand' data-type='unsigned int' data-ref="577Operand">Operand</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="578Flag" title='Flag' data-type='unsigned int' data-ref="578Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i>// Helper functions that check the opcode for status information</i></td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterStore' data-ref="_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE">isRegisterStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="579MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="579MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> get(MI.getOpcode()).TSFlags &amp; R600InstrFlags::REGISTER_STORE;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterLoad' data-ref="_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE">isRegisterLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="580MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="580MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> get(MI.getOpcode()).TSFlags &amp; R600InstrFlags::REGISTER_LOAD;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::R600InstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="326">326</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="581Kind" title='Kind' data-type='unsigned int' data-ref="581Kind">Kind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="327">327</th><td>};</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><b>namespace</b> <span class="namespace">R600</span> {</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm4R60013getLDSNoRetOpEt" title='llvm::R600::getLDSNoRetOp' data-ref="_ZN4llvm4R60013getLDSNoRetOpEt">getLDSNoRetOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="582Opcode" title='Opcode' data-type='uint16_t' data-ref="582Opcode">Opcode</dfn>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>} <i>//End namespace AMDGPU</i></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="338">338</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
