{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555982288342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555982288356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 20:18:08 2019 " "Processing started: Mon Apr 22 20:18:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555982288356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982288356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982288356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555982289326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555982289326 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "finalproj_soc.qsys " "Elaborating Platform Designer system entity \"finalproj_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982303384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:29 Progress: Loading ECE385_FinalProj/finalproj_soc.qsys " "2019.04.22.20:18:29 Progress: Loading ECE385_FinalProj/finalproj_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982309510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:30 Progress: Reading input file " "2019.04.22.20:18:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982310291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:30 Progress: Adding clk_0 \[clock_source 18.0\] " "2019.04.22.20:18:30 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982310463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Parameterizing module clk_0 " "2019.04.22.20:18:31 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2019.04.22.20:18:31 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Parameterizing module jtag_uart_0 " "2019.04.22.20:18:31 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:31 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Parameterizing module keycode " "2019.04.22.20:18:31 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:31 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2019.04.22.20:18:31 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982311999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module nios2_gen2_0 " "2019.04.22.20:18:32 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2019.04.22.20:18:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module onchip_memory2_0 " "2019.04.22.20:18:32 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_address " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_cs " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_data " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_r " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_reset " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\] " "2019.04.22.20:18:32 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_w " "2019.04.22.20:18:32 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2019.04.22.20:18:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Parameterizing module sdram " "2019.04.22.20:18:32 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:32 Progress: Adding sdram_pll \[altpll 18.0\] " "2019.04.22.20:18:32 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982312507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Parameterizing module sdram_pll " "2019.04.22.20:18:33 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2019.04.22.20:18:33 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Parameterizing module sysid_qsys_0 " "2019.04.22.20:18:33 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Building connections " "2019.04.22.20:18:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Parameterizing connections " "2019.04.22.20:18:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:33 Progress: Validating " "2019.04.22.20:18:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982313853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.22.20:18:35 Progress: Done reading input file " "2019.04.22.20:18:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982315781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH " "Finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982318781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982323389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982323424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982323434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982323443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'finalproj_soc_keycode' " "Keycode: Starting RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'finalproj_soc_keycode' " "Keycode: Done RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982329735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982330982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'finalproj_soc_sdram' " "Sdram: Starting RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'finalproj_soc_sdram' " "Sdram: Done RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982331952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982333291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982333307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982339193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982339532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982339901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982340232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982340574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982340905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982341213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982341596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982341915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982342238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982342657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982343140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982343482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982348661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982348724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982348724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982348755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0014_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_1896486830817299373.dir/0014_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982348755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:09 (*) Starting Nios II generation " "Cpu: # 2019.04.22 20:19:09 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:09 (*)   Checking for plaintext license. " "Cpu: # 2019.04.22 20:19:09 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.04.22 20:19:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.04.22 20:19:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.04.22 20:19:10 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   Plaintext license not found. " "Cpu: # 2019.04.22 20:19:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.04.22 20:19:10 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.04.22 20:19:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:10 (*)   Creating all objects for CPU " "Cpu: # 2019.04.22 20:19:10 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:12 (*)   Generating RTL from CPU objects " "Cpu: # 2019.04.22 20:19:12 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:12 (*)   Creating plain-text RTL " "Cpu: # 2019.04.22 20:19:12 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.22 20:19:13 (*) Done Nios II generation " "Cpu: # 2019.04.22 20:19:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982353800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982354612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982354628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files " "Finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982354628 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "finalproj_soc.qsys " "Finished elaborating Platform Designer system entity \"finalproj_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982356643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_yellow.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_yellow " "Found entity 1: sprite_yellow" {  } { { "sprites_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_yellow.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_red.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_red " "Found entity 1: sprite_red" {  } { { "sprites_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_red.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_orange.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_orange.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_orange " "Found entity 1: sprite_orange" {  } { { "sprites_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_orange.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_green.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_green.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_green " "Found entity 1: sprite_green" {  } { { "sprites_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_green.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_blue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_blue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_blue " "Found entity 1: sprite_blue" {  } { { "sprites_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_blue.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(44) " "Verilog HDL warning at hpi_io_intf.sv(44): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/hpi_io_intf.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555982356954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_yellow.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_yellow " "Found entity 1: frameRAM_yellow" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_red.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_red " "Found entity 1: frameRAM_red" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_orange.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_orange.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_orange " "Found entity 1: frameRAM_orange" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982356985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982356985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_green.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_green.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_green " "Found entity 1: frameRAM_green" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_blue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_blue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_blue " "Found entity 1: frameRAM_blue" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file music_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music_statemachine " "Found entity 1: music_statemachine" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music_modules.sv(18) " "Verilog HDL information at music_modules.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555982357032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file music_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_reader " "Found entity 1: data_reader" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357571 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/finalproj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/finalproj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc " "Found entity 1: finalproj_soc" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357603 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_irq_mapper " "Found entity 1: finalproj_soc_irq_mapper" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproj_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalproj_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproj_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalproj_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_jtag_uart_0 " "Found entity 5: finalproj_soc_jtag_uart_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_keycode " "Found entity 1: finalproj_soc_keycode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0 " "Found entity 1: finalproj_soc_mm_interconnect_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357746 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router " "Found entity 2: finalproj_soc_mm_interconnect_0_router" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357746 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_001 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357762 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_002 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_002" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357762 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_003 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_003" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0 " "Found entity 1: finalproj_soc_nios2_gen2_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproj_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproj_soc_nios2_gen2_0_cpu " "Found entity 21: finalproj_soc_nios2_gen2_0_cpu" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_onchip_memory2_0 " "Found entity 1: finalproj_soc_onchip_memory2_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_address " "Found entity 1: finalproj_soc_otg_hpi_address" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_cs " "Found entity 1: finalproj_soc_otg_hpi_cs" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_data " "Found entity 1: finalproj_soc_otg_hpi_data" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_input_efifo_module " "Found entity 1: finalproj_soc_sdram_input_efifo_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357960 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram " "Found entity 2: finalproj_soc_sdram" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalproj_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357976 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalproj_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357976 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_sdram_pll_altpll_lqa2 " "Found entity 3: finalproj_soc_sdram_pll_altpll_lqa2" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357976 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_sdram_pll " "Found entity 4: finalproj_soc_sdram_pll" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sysid_qsys_0 " "Found entity 1: finalproj_soc_sysid_qsys_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982357991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_addr toplevel.sv(68) " "Verilog HDL Implicit Net warning at toplevel.sv(68): created implicit net for \"hpi_addr\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_data_in toplevel.sv(69) " "Verilog HDL Implicit Net warning at toplevel.sv(69): created implicit net for \"hpi_data_in\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_data_out toplevel.sv(70) " "Verilog HDL Implicit Net warning at toplevel.sv(70): created implicit net for \"hpi_data_out\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_r toplevel.sv(71) " "Verilog HDL Implicit Net warning at toplevel.sv(71): created implicit net for \"hpi_r\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_w toplevel.sv(72) " "Verilog HDL Implicit Net warning at toplevel.sv(72): created implicit net for \"hpi_w\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_cs toplevel.sv(73) " "Verilog HDL Implicit Net warning at toplevel.sv(73): created implicit net for \"hpi_cs\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_reset toplevel.sv(74) " "Verilog HDL Implicit Net warning at toplevel.sv(74): created implicit net for \"hpi_reset\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUS_DONE toplevel.sv(130) " "Verilog HDL Implicit Net warning at toplevel.sv(130): created implicit net for \"MUS_DONE\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1555982357991 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1555982358007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1555982358007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1555982358007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1555982358023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555982358382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "toplevel.sv" "hpi_io_inst" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc finalproj_soc:nios_system " "Elaborating entity \"finalproj_soc\" for hierarchy \"finalproj_soc:nios_system\"" {  } { { "toplevel.sv" "nios_system" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproj_soc_jtag_uart_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "jtag_uart_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_w finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982358799 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982358799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982358875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982358875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982358937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982358937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982358937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982359000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982359000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982359125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982359125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982359245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982359245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982359343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982359343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_r finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "finalproj_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982359929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982359929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982359929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982359929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982359929 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982359929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_keycode finalproj_soc:nios_system\|finalproj_soc_keycode:keycode " "Elaborating entity \"finalproj_soc_keycode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_keycode:keycode\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "keycode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproj_soc_nios2_gen2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "nios2_gen2_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_test_bench finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982360836 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982360836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982360938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982360938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982360938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361182 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982361182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982361998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982361998 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982361998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982362061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982362061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362391 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982362391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_onchip_memory2_0 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproj_soc_onchip_memory2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "onchip_memory2_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproj_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproj_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982362547 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982362547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdh1 " "Found entity 1: altsyncram_qdh1" {  } { { "db/altsyncram_qdh1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_qdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982362624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982362624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdh1 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated " "Elaborating entity \"altsyncram_qdh1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982362639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_address finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"finalproj_soc_otg_hpi_address\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_address" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_cs finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"finalproj_soc_otg_hpi_cs\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_cs" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_data finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"finalproj_soc_otg_hpi_data\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_data" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram finalproj_soc:nios_system\|finalproj_soc_sdram:sdram " "Elaborating entity \"finalproj_soc_sdram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sdram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_input_efifo_module finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module " "Elaborating entity \"finalproj_soc_sdram_input_efifo_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "the_finalproj_soc_sdram_input_efifo_module" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalproj_soc_sdram_pll\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sdram_pll" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_stdsync_sv6 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproj_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_dffpipe_l2c finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproj_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_altpll_lqa2 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"finalproj_soc_sdram_pll_altpll_lqa2\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "sd1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sysid_qsys_0 finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproj_soc_sysid_qsys_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sysid_qsys_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "mm_interconnect_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982363469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "otg_hpi_reset_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982364955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982365977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_irq_mapper finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalproj_soc_irq_mapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "irq_mapper" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller_002" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "toplevel.sv" "vga_clk_instance" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982366674 ""}  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982366674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982366752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982366752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "toplevel.sv" "vga_controller_instance" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_statemachine music_statemachine:msm " "Elaborating entity \"music_statemachine\" for hierarchy \"music_statemachine:msm\"" {  } { { "toplevel.sv" "msm" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface music_statemachine:msm\|audio_interface:audint " "Elaborating entity \"audio_interface\" for hierarchy \"music_statemachine:msm\|audio_interface:audint\"" {  } { { "music_statemachine.sv" "audint" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_reader music_statemachine:msm\|data_reader:dr " "Elaborating entity \"data_reader\" for hierarchy \"music_statemachine:msm\|data_reader:dr\"" {  } { { "music_statemachine.sv" "dr" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 music_modules.sv(33) " "Verilog HDL assignment warning at music_modules.sv(33): truncated value with size 32 to match size of target (17)" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555982366907 "|toplevel|music_statemachine:msm|data_reader:dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:col " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:col\"" {  } { { "toplevel.sv" "col" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_yellow color_mapper:col\|frameRAM_yellow:y " "Elaborating entity \"frameRAM_yellow\" for hierarchy \"color_mapper:col\|frameRAM_yellow:y\"" {  } { { "Color_Mapper.sv" "y" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982366938 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(16) " "Net \"mem.data_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367147 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(16) " "Net \"mem.waddr_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367147 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(16) " "Net \"mem.we_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367147 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_red color_mapper:col\|frameRAM_red:r " "Elaborating entity \"frameRAM_red\" for hierarchy \"color_mapper:col\|frameRAM_red:r\"" {  } { { "Color_Mapper.sv" "r" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982367200 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_red.sv(16) " "Net \"mem.data_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367385 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_red.sv(16) " "Net \"mem.waddr_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367385 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_red.sv(16) " "Net \"mem.we_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367385 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_blue color_mapper:col\|frameRAM_blue:b " "Elaborating entity \"frameRAM_blue\" for hierarchy \"color_mapper:col\|frameRAM_blue:b\"" {  } { { "Color_Mapper.sv" "b" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982367428 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_blue.sv(16) " "Net \"mem.data_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367688 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_blue.sv(16) " "Net \"mem.waddr_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367688 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_blue.sv(16) " "Net \"mem.we_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367688 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_green color_mapper:col\|frameRAM_green:g " "Elaborating entity \"frameRAM_green\" for hierarchy \"color_mapper:col\|frameRAM_green:g\"" {  } { { "Color_Mapper.sv" "g" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982367751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_green.sv(16) " "Net \"mem.data_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367952 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_green.sv(16) " "Net \"mem.waddr_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367952 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_green.sv(16) " "Net \"mem.we_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982367952 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_orange color_mapper:col\|frameRAM_orange:o " "Elaborating entity \"frameRAM_orange\" for hierarchy \"color_mapper:col\|frameRAM_orange:o\"" {  } { { "Color_Mapper.sv" "o" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982367983 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_orange.sv(16) " "Net \"mem.data_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982368212 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_orange.sv(16) " "Net \"mem.waddr_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982368212 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_orange.sv(16) " "Net \"mem.we_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555982368212 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_red sprite_red:r1 " "Elaborating entity \"sprite_red\" for hierarchy \"sprite_red:r1\"" {  } { { "toplevel.sv" "r1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge sprites_red.sv(32) " "Verilog HDL or VHDL warning at sprites_red.sv(32): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "sprites_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_red.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368243 "|toplevel|sprite_red:r1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_red.sv(45) " "Verilog HDL or VHDL warning at sprites_red.sv(45): object \"Size\" assigned a value but never read" {  } { { "sprites_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_red.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368243 "|toplevel|sprite_red:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_blue sprite_blue:b1 " "Elaborating entity \"sprite_blue\" for hierarchy \"sprite_blue:b1\"" {  } { { "toplevel.sv" "b1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge sprites_blue.sv(32) " "Verilog HDL or VHDL warning at sprites_blue.sv(32): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "sprites_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_blue.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368259 "|toplevel|sprite_blue:b1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_blue.sv(45) " "Verilog HDL or VHDL warning at sprites_blue.sv(45): object \"Size\" assigned a value but never read" {  } { { "sprites_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_blue.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368259 "|toplevel|sprite_blue:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_green sprite_green:g1 " "Elaborating entity \"sprite_green\" for hierarchy \"sprite_green:g1\"" {  } { { "toplevel.sv" "g1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge sprites_green.sv(32) " "Verilog HDL or VHDL warning at sprites_green.sv(32): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "sprites_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_green.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368274 "|toplevel|sprite_green:g1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_green.sv(45) " "Verilog HDL or VHDL warning at sprites_green.sv(45): object \"Size\" assigned a value but never read" {  } { { "sprites_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_green.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368274 "|toplevel|sprite_green:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_yellow sprite_yellow:y1 " "Elaborating entity \"sprite_yellow\" for hierarchy \"sprite_yellow:y1\"" {  } { { "toplevel.sv" "y1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge sprites_yellow.sv(32) " "Verilog HDL or VHDL warning at sprites_yellow.sv(32): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "sprites_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_yellow.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368290 "|toplevel|sprite_yellow:y1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_yellow.sv(45) " "Verilog HDL or VHDL warning at sprites_yellow.sv(45): object \"Size\" assigned a value but never read" {  } { { "sprites_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_yellow.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368290 "|toplevel|sprite_yellow:y1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_orange sprite_orange:o1 " "Elaborating entity \"sprite_orange\" for hierarchy \"sprite_orange:o1\"" {  } { { "toplevel.sv" "o1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge sprites_orange.sv(32) " "Verilog HDL or VHDL warning at sprites_orange.sv(32): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "sprites_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_orange.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368375 "|toplevel|sprite_orange:o1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_orange.sv(45) " "Verilog HDL or VHDL warning at sprites_orange.sv(45): object \"Size\" assigned a value but never read" {  } { { "sprites_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_orange.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555982368375 "|toplevel|sprite_orange:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "toplevel.sv" "hex_inst_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982368392 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555982370854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.22.20:19:37 Progress: Loading sldfe1fdb8e/alt_sld_fab_wrapper_hw.tcl " "2019.04.22.20:19:37 Progress: Loading sldfe1fdb8e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982377048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982381499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982381758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982384888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982385095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982385314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982385591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982385611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982385621 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555982386399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfe1fdb8e/alt_sld_fab.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982386694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982386694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982386824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982386824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982386844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982386844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982386934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982386934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982387069 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982387069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982387069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982387201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982387201 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555982390949 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555982390949 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_orange:o\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_orange:o\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_yellow:y\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_yellow:y\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_green:g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_green:g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_blue:b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_blue:b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_red:r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_red:r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555982392881 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555982392881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982392939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982392939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982392939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_1l81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982393018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982393018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982393334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982393334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vl81 " "Found entity 1: altsyncram_vl81" {  } { { "db/altsyncram_vl81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_vl81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982393424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982393424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982393674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982393674 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982393674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si81 " "Found entity 1: altsyncram_si81" {  } { { "db/altsyncram_si81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_si81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982393754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982393754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982394004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982394004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a81 " "Found entity 1: altsyncram_0a81" {  } { { "db/altsyncram_0a81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_0a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982394099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982394099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982394364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555982394364 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555982394364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_af81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_af81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_af81 " "Found entity 1: altsyncram_af81" {  } { { "db/altsyncram_af81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_af81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555982394469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982394469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555982395324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 442 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 306 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 352 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 398 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555982395559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555982395559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555982397384 "|toplevel|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555982397384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982397719 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[3\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555982397930 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[2\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555982397930 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[1\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555982397930 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[0\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555982397930 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1555982397930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555982400799 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401073 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1555982401073 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555982401081 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1555982401081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg " "Generated suppressed messages file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982402115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555982404376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555982404376 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555982404903 "|toplevel|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555982404903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4255 " "Implemented 4255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555982404903 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555982404903 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555982404903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3848 " "Implemented 3848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555982404903 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555982404903 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555982404903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555982404903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555982405019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 20:20:05 2019 " "Processing ended: Mon Apr 22 20:20:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555982405019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555982405019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555982405019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555982405019 ""}
