
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012668                       # Number of seconds simulated (Second)
simTicks                                  12668390500                       # Number of ticks simulated (Tick)
finalTick                                 12668390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     97.87                       # Real time elapsed on the host (Second)
hostTickRate                                129436417                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2811968                       # Number of bytes of host memory used (Byte)
simInsts                                     18405434                       # Number of instructions simulated (Count)
simOps                                       21482674                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   188053                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     219494                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bigCluster.clk_domain.clock                500                       # Clock period in ticks (Tick)
system.bigCluster.cpus.numCycles             25336782                       # Number of cpu cycles simulated (Cycle)
system.bigCluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.bigCluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.bigCluster.cpus.instsAdded            21567790                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.bigCluster.cpus.nonSpecInstsAdded         8197                       # Number of non-speculative instructions added to the IQ (Count)
system.bigCluster.cpus.instsIssued           21541384                       # Number of instructions issued (Count)
system.bigCluster.cpus.squashedInstsIssued         6929                       # Number of squashed instructions issued (Count)
system.bigCluster.cpus.squashedInstsExamined        93326                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.bigCluster.cpus.squashedOperandsExamined        75633                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.bigCluster.cpus.squashedNonSpecRemoved          182                       # Number of squashed non-spec instructions that were removed (Count)
system.bigCluster.cpus.numIssuedDist::samples     25113793                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::mean     0.857751                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::stdev     1.125266                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::0      14510234     57.78%     57.78% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::1       2967132     11.81%     69.59% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::2       4463532     17.77%     87.37% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::3       3044392     12.12%     99.49% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::4        128503      0.51%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::5             0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::6             0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::7             0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::8             0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.numIssuedDist::total     25113793                       # Number of insts issued each cycle (Count)
system.bigCluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::IntAlu      4041410     55.03%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::IntMult           38      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::IntDiv            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatAdd            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatCmp            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatCvt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatMult            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatDiv            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatMisc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatSqrt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdAdd            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdAlu            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdCmp            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdCvt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdMisc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdMult            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdShift            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdDiv            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdSqrt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdAes            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdAesMix            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     55.03% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::MemRead       700904      9.54%     64.57% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::MemWrite      2601661     35.43%    100.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.bigCluster.cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::IntAlu     14962199     69.46%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::IntMult       300210      1.39%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::IntDiv           15      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdAdd            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdAlu            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdCmp            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdMisc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::MemRead      2273054     10.55%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::MemWrite      4005906     18.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.statIssuedInstType_0::total     21541384                       # Number of instructions issued per FU type, per thread (Count)
system.bigCluster.cpus.issueRate             0.850202                       # Inst issue rate ((Count/Cycle))
system.bigCluster.cpus.fuBusy                 7344013                       # FU busy when requested (Count)
system.bigCluster.cpus.fuBusyRate            0.340926                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.bigCluster.cpus.intInstQueueReads     75547501                       # Number of integer instruction queue reads (Count)
system.bigCluster.cpus.intInstQueueWrites     21669336                       # Number of integer instruction queue writes (Count)
system.bigCluster.cpus.intInstQueueWakeupAccesses     21519220                       # Number of integer instruction queue wakeup accesses (Count)
system.bigCluster.cpus.fpInstQueueReads             0                       # Number of floating instruction queue reads (Count)
system.bigCluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.bigCluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.bigCluster.cpus.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.bigCluster.cpus.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.bigCluster.cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.bigCluster.cpus.intAluAccesses        28885397                       # Number of integer alu accesses (Count)
system.bigCluster.cpus.fpAluAccesses                0                       # Number of floating point alu accesses (Count)
system.bigCluster.cpus.vecAluAccesses               0                       # Number of vector alu accesses (Count)
system.bigCluster.cpus.numInsts              21524843                       # Number of executed instructions (Count)
system.bigCluster.cpus.numLoadInsts           2268925                       # Number of load instructions executed (Count)
system.bigCluster.cpus.numSquashedInsts         15749                       # Number of squashed instructions skipped in execute (Count)
system.bigCluster.cpus.numSwp                       0                       # Number of swp insts executed (Count)
system.bigCluster.cpus.numNop                    1543                       # Number of nop insts executed (Count)
system.bigCluster.cpus.numRefs                6273493                       # Number of memory reference insts executed (Count)
system.bigCluster.cpus.numBranches            4533393                       # Number of branches executed (Count)
system.bigCluster.cpus.numStoreInsts          4004568                       # Number of stores executed (Count)
system.bigCluster.cpus.numRate               0.849549                       # Inst execution rate ((Count/Cycle))
system.bigCluster.cpus.timesIdled                3878                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.bigCluster.cpus.idleCycles              222989                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.bigCluster.cpus.committedInsts        18405415                       # Number of Instructions Simulated (Count)
system.bigCluster.cpus.committedOps          21482655                       # Number of Ops (including micro ops) Simulated (Count)
system.bigCluster.cpus.cpi                   1.376594                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.bigCluster.cpus.totalCpi              1.376594                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.bigCluster.cpus.ipc                   0.726431                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.bigCluster.cpus.totalIpc              0.726431                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.bigCluster.cpus.intRegfileReads       25635787                       # Number of integer regfile reads (Count)
system.bigCluster.cpus.intRegfileWrites      13921089                       # Number of integer regfile writes (Count)
system.bigCluster.cpus.ccRegfileReads         5144916                       # number of cc regfile reads (Count)
system.bigCluster.cpus.ccRegfileWrites        5143215                       # number of cc regfile writes (Count)
system.bigCluster.cpus.miscRegfileReads     146656700                       # number of misc regfile reads (Count)
system.bigCluster.cpus.miscRegfileWrites         4191                       # number of misc regfile writes (Count)
system.bigCluster.cpus.MemDepUnit__0.insertedLoads      2272936                       # Number of loads inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__0.insertedStores      4008603                       # Number of stores inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__0.conflictingLoads         2920                       # Number of conflicting loads. (Count)
system.bigCluster.cpus.MemDepUnit__0.conflictingStores          378                       # Number of conflicting stores. (Count)
system.bigCluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.bigCluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.bigCluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.bigCluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.bigCluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.bigCluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.bigCluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.bigCluster.cpus.branchPred.lookups      4579952                       # Number of BP lookups (Count)
system.bigCluster.cpus.branchPred.condPredicted      2379028                       # Number of conditional branches predicted (Count)
system.bigCluster.cpus.branchPred.condIncorrect        10645                       # Number of conditional branches incorrect (Count)
system.bigCluster.cpus.branchPred.BTBLookups      3144906                       # Number of BTB lookups (Count)
system.bigCluster.cpus.branchPred.BTBHits      3141066                       # Number of BTB hits (Count)
system.bigCluster.cpus.branchPred.BTBHitRatio     0.998779                       # BTB Hit Ratio (Ratio)
system.bigCluster.cpus.branchPred.RASUsed       642739                       # Number of times the RAS was used to get a target. (Count)
system.bigCluster.cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions. (Count)
system.bigCluster.cpus.branchPred.indirectLookups          968                       # Number of indirect predictor lookups. (Count)
system.bigCluster.cpus.branchPred.indirectHits          799                       # Number of indirect target hits. (Count)
system.bigCluster.cpus.branchPred.indirectMisses          169                       # Number of indirect misses. (Count)
system.bigCluster.cpus.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches. (Count)
system.bigCluster.cpus.commit.commitSquashedInsts        77568                       # The number of squashed insts skipped by commit (Count)
system.bigCluster.cpus.commit.commitNonSpecStalls         8015                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.bigCluster.cpus.commit.branchMispredicts         9304                       # The number of times a branch was mispredicted (Count)
system.bigCluster.cpus.commit.numCommittedDist::samples     25099157                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::mean     0.855970                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::stdev     1.651099                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::0     16068312     64.02%     64.02% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::1      4772673     19.02%     83.03% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::2      1433021      5.71%     88.74% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::3       604216      2.41%     91.15% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::4      1046016      4.17%     95.32% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::5       268645      1.07%     96.39% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::6       293765      1.17%     97.56% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::7       157197      0.63%     98.19% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::8       455312      1.81%    100.00% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.numCommittedDist::total     25099157                       # Number of insts commited each cycle (Count)
system.bigCluster.cpus.commit.instsCommitted     18406877                       # Number of instructions committed (Count)
system.bigCluster.cpus.commit.opsCommitted     21484117                       # Number of ops (including micro ops) committed (Count)
system.bigCluster.cpus.commit.memRefs         6264602                       # Number of memory references committed (Count)
system.bigCluster.cpus.commit.loads           2261059                       # Number of loads committed (Count)
system.bigCluster.cpus.commit.amos                  0                       # Number of atomic instructions committed (Count)
system.bigCluster.cpus.commit.membars            7483                       # Number of memory barriers committed (Count)
system.bigCluster.cpus.commit.branches        4525044                       # Number of branches committed (Count)
system.bigCluster.cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.bigCluster.cpus.commit.floating              0                       # Number of committed floating point instructions. (Count)
system.bigCluster.cpus.commit.integer        18877206                       # Number of committed integer instructions. (Count)
system.bigCluster.cpus.commit.functionCalls       636949                       # Number of function calls committed. (Count)
system.bigCluster.cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::IntAlu     14919351     69.44%     69.44% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::IntMult       300164      1.40%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::IntDiv            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdAdd            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdAlu            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdCmp            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdMisc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.84% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::MemRead      2261059     10.52%     81.37% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::MemWrite      4003543     18.63%    100.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.bigCluster.cpus.commit.committedInstType_0::total     21484117                       # Class of committed instruction (Count)
system.bigCluster.cpus.commit.commitEligibleSamples       455312                       # number cycles where commit BW limit reached (Cycle)
system.bigCluster.cpus.dcache.demandHits::bigCluster.cpus.data      2919358                       # number of demand (read+write) hits (Count)
system.bigCluster.cpus.dcache.demandHits::total      2919358                       # number of demand (read+write) hits (Count)
system.bigCluster.cpus.dcache.overallHits::bigCluster.cpus.data      2919603                       # number of overall hits (Count)
system.bigCluster.cpus.dcache.overallHits::total      2919603                       # number of overall hits (Count)
system.bigCluster.cpus.dcache.demandMisses::bigCluster.cpus.data      3338881                       # number of demand (read+write) misses (Count)
system.bigCluster.cpus.dcache.demandMisses::total      3338881                       # number of demand (read+write) misses (Count)
system.bigCluster.cpus.dcache.overallMisses::bigCluster.cpus.data      3339476                       # number of overall misses (Count)
system.bigCluster.cpus.dcache.overallMisses::total      3339476                       # number of overall misses (Count)
system.bigCluster.cpus.dcache.demandMissLatency::bigCluster.cpus.data 120692220000                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.cpus.dcache.demandMissLatency::total 120692220000                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.cpus.dcache.overallMissLatency::bigCluster.cpus.data 120692220000                       # number of overall miss ticks (Tick)
system.bigCluster.cpus.dcache.overallMissLatency::total 120692220000                       # number of overall miss ticks (Tick)
system.bigCluster.cpus.dcache.demandAccesses::bigCluster.cpus.data      6258239                       # number of demand (read+write) accesses (Count)
system.bigCluster.cpus.dcache.demandAccesses::total      6258239                       # number of demand (read+write) accesses (Count)
system.bigCluster.cpus.dcache.overallAccesses::bigCluster.cpus.data      6259079                       # number of overall (read+write) accesses (Count)
system.bigCluster.cpus.dcache.overallAccesses::total      6259079                       # number of overall (read+write) accesses (Count)
system.bigCluster.cpus.dcache.demandMissRate::bigCluster.cpus.data     0.533518                       # miss rate for demand accesses (Ratio)
system.bigCluster.cpus.dcache.demandMissRate::total     0.533518                       # miss rate for demand accesses (Ratio)
system.bigCluster.cpus.dcache.overallMissRate::bigCluster.cpus.data     0.533541                       # miss rate for overall accesses (Ratio)
system.bigCluster.cpus.dcache.overallMissRate::total     0.533541                       # miss rate for overall accesses (Ratio)
system.bigCluster.cpus.dcache.demandAvgMissLatency::bigCluster.cpus.data 36147.505706                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.demandAvgMissLatency::total 36147.505706                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMissLatency::bigCluster.cpus.data 36141.065245                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMissLatency::total 36141.065245                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.blockedCycles::no_mshrs       194357                       # number of cycles access was blocked (Cycle)
system.bigCluster.cpus.dcache.blockedCycles::no_targets           13                       # number of cycles access was blocked (Cycle)
system.bigCluster.cpus.dcache.blockedCauses::no_mshrs         1856                       # number of times access was blocked (Count)
system.bigCluster.cpus.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.bigCluster.cpus.dcache.avgBlocked::no_mshrs   104.718211                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.cpus.dcache.avgBlocked::no_targets           13                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.cpus.dcache.writebacks::writebacks       338239                       # number of writebacks (Count)
system.bigCluster.cpus.dcache.writebacks::total       338239                       # number of writebacks (Count)
system.bigCluster.cpus.dcache.demandMshrHits::bigCluster.cpus.data      2997591                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.cpus.dcache.demandMshrHits::total      2997591                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.cpus.dcache.overallMshrHits::bigCluster.cpus.data      2997591                       # number of overall MSHR hits (Count)
system.bigCluster.cpus.dcache.overallMshrHits::total      2997591                       # number of overall MSHR hits (Count)
system.bigCluster.cpus.dcache.demandMshrMisses::bigCluster.cpus.data       341290                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.cpus.dcache.demandMshrMisses::total       341290                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.cpus.dcache.overallMshrMisses::bigCluster.cpus.data       341300                       # number of overall MSHR misses (Count)
system.bigCluster.cpus.dcache.overallMshrMisses::total       341300                       # number of overall MSHR misses (Count)
system.bigCluster.cpus.dcache.overallMshrUncacheable::bigCluster.cpus.data         5202                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.cpus.dcache.overallMshrUncacheable::total         5202                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.cpus.dcache.demandMshrMissLatency::bigCluster.cpus.data  17855124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.demandMshrMissLatency::total  17855124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.overallMshrMissLatency::bigCluster.cpus.data  17855460500                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.overallMshrMissLatency::total  17855460500                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.overallMshrUncacheableLatency::bigCluster.cpus.data    319739000                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.dcache.overallMshrUncacheableLatency::total    319739000                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.dcache.demandMshrMissRate::bigCluster.cpus.data     0.054535                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.cpus.dcache.demandMshrMissRate::total     0.054535                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.cpus.dcache.overallMshrMissRate::bigCluster.cpus.data     0.054529                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.cpus.dcache.overallMshrMissRate::total     0.054529                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.cpus.dcache.demandAvgMshrMissLatency::bigCluster.cpus.data 52316.575346                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.demandAvgMshrMissLatency::total 52316.575346                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMshrMissLatency::bigCluster.cpus.data 52316.028421                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMshrMissLatency::total 52316.028421                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMshrUncacheableLatency::bigCluster.cpus.data 61464.628989                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 61464.628989                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.cpus.dcache.replacements       340571                       # number of replacements (Count)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMisses::bigCluster.cpus.data            1                       # number of CleanInvalidReq MSHR misses (Count)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMisses::total            1                       # number of CleanInvalidReq MSHR misses (Count)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::bigCluster.cpus.data        18500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::total        18500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMissRate::bigCluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.bigCluster.cpus.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.bigCluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::bigCluster.cpus.data        18500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::total        18500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.InvalidateReq.mshrMisses::bigCluster.cpus.data          771                       # number of InvalidateReq MSHR misses (Count)
system.bigCluster.cpus.dcache.InvalidateReq.mshrMisses::total          771                       # number of InvalidateReq MSHR misses (Count)
system.bigCluster.cpus.dcache.InvalidateReq.mshrMissLatency::bigCluster.cpus.data     15034500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.InvalidateReq.mshrMissLatency::total     15034500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.InvalidateReq.mshrMissRate::bigCluster.cpus.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.cpus.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::bigCluster.cpus.data        19500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::total        19500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.LoadLockedReq.hits::bigCluster.cpus.data          367                       # number of LoadLockedReq hits (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.hits::total          367                       # number of LoadLockedReq hits (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.misses::bigCluster.cpus.data          596                       # number of LoadLockedReq misses (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.misses::total          596                       # number of LoadLockedReq misses (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.missLatency::bigCluster.cpus.data      4947500                       # number of LoadLockedReq miss ticks (Tick)
system.bigCluster.cpus.dcache.LoadLockedReq.missLatency::total      4947500                       # number of LoadLockedReq miss ticks (Tick)
system.bigCluster.cpus.dcache.LoadLockedReq.accesses::bigCluster.cpus.data          963                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.accesses::total          963                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.missRate::bigCluster.cpus.data     0.618899                       # miss rate for LoadLockedReq accesses (Ratio)
system.bigCluster.cpus.dcache.LoadLockedReq.missRate::total     0.618899                       # miss rate for LoadLockedReq accesses (Ratio)
system.bigCluster.cpus.dcache.LoadLockedReq.avgMissLatency::bigCluster.cpus.data  8301.174497                       # average LoadLockedReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  8301.174497                       # average LoadLockedReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.LoadLockedReq.mshrHits::bigCluster.cpus.data          595                       # number of LoadLockedReq MSHR hits (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrHits::total          595                       # number of LoadLockedReq MSHR hits (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMisses::bigCluster.cpus.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMissLatency::bigCluster.cpus.data        51000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total        51000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMissRate::bigCluster.cpus.data     0.001038                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.bigCluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.001038                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.bigCluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::bigCluster.cpus.data        51000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total        51000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.hits::bigCluster.cpus.data      2255686                       # number of ReadReq hits (Count)
system.bigCluster.cpus.dcache.ReadReq.hits::total      2255686                       # number of ReadReq hits (Count)
system.bigCluster.cpus.dcache.ReadReq.misses::bigCluster.cpus.data         4442                       # number of ReadReq misses (Count)
system.bigCluster.cpus.dcache.ReadReq.misses::total         4442                       # number of ReadReq misses (Count)
system.bigCluster.cpus.dcache.ReadReq.missLatency::bigCluster.cpus.data    159253500                       # number of ReadReq miss ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.missLatency::total    159253500                       # number of ReadReq miss ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.accesses::bigCluster.cpus.data      2260128                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.ReadReq.accesses::total      2260128                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.ReadReq.missRate::bigCluster.cpus.data     0.001965                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.dcache.ReadReq.missRate::total     0.001965                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.dcache.ReadReq.avgMissLatency::bigCluster.cpus.data 35851.755966                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.avgMissLatency::total 35851.755966                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.mshrHits::bigCluster.cpus.data          750                       # number of ReadReq MSHR hits (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrHits::total          750                       # number of ReadReq MSHR hits (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrMisses::bigCluster.cpus.data         3692                       # number of ReadReq MSHR misses (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrMisses::total         3692                       # number of ReadReq MSHR misses (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrUncacheable::bigCluster.cpus.data         1410                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrUncacheable::total         1410                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.cpus.dcache.ReadReq.mshrMissLatency::bigCluster.cpus.data    135059000                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.mshrMissLatency::total    135059000                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.mshrUncacheableLatency::bigCluster.cpus.data    319739000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total    319739000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.dcache.ReadReq.mshrMissRate::bigCluster.cpus.data     0.001634                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.dcache.ReadReq.mshrMissRate::total     0.001634                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.dcache.ReadReq.avgMshrMissLatency::bigCluster.cpus.data 36581.527627                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 36581.527627                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::bigCluster.cpus.data 226765.248227                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 226765.248227                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.cpus.dcache.SoftPFExReq.hits::bigCluster.cpus.data          245                       # number of SoftPFExReq hits (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.hits::total          245                       # number of SoftPFExReq hits (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.misses::bigCluster.cpus.data          595                       # number of SoftPFExReq misses (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.misses::total          595                       # number of SoftPFExReq misses (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.accesses::bigCluster.cpus.data          840                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.accesses::total          840                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.missRate::bigCluster.cpus.data     0.708333                       # miss rate for SoftPFExReq accesses (Ratio)
system.bigCluster.cpus.dcache.SoftPFExReq.missRate::total     0.708333                       # miss rate for SoftPFExReq accesses (Ratio)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMisses::bigCluster.cpus.data           10                       # number of SoftPFExReq MSHR misses (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMisses::total           10                       # number of SoftPFExReq MSHR misses (Count)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMissLatency::bigCluster.cpus.data       336500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total       336500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMissRate::bigCluster.cpus.data     0.011905                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.bigCluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.011905                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.bigCluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::bigCluster.cpus.data        33650                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total        33650                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.StoreCondReq.hits::bigCluster.cpus.data          900                       # number of StoreCondReq hits (Count)
system.bigCluster.cpus.dcache.StoreCondReq.hits::total          900                       # number of StoreCondReq hits (Count)
system.bigCluster.cpus.dcache.StoreCondReq.accesses::bigCluster.cpus.data          900                       # number of StoreCondReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.StoreCondReq.accesses::total          900                       # number of StoreCondReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.WriteLineReq.hits::bigCluster.cpus.data          426                       # number of WriteLineReq hits (Count)
system.bigCluster.cpus.dcache.WriteLineReq.hits::total          426                       # number of WriteLineReq hits (Count)
system.bigCluster.cpus.dcache.WriteLineReq.misses::bigCluster.cpus.data        37508                       # number of WriteLineReq misses (Count)
system.bigCluster.cpus.dcache.WriteLineReq.misses::total        37508                       # number of WriteLineReq misses (Count)
system.bigCluster.cpus.dcache.WriteLineReq.missLatency::bigCluster.cpus.data   2220891000                       # number of WriteLineReq miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteLineReq.missLatency::total   2220891000                       # number of WriteLineReq miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteLineReq.accesses::bigCluster.cpus.data        37934                       # number of WriteLineReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.WriteLineReq.accesses::total        37934                       # number of WriteLineReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.WriteLineReq.missRate::bigCluster.cpus.data     0.988770                       # miss rate for WriteLineReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteLineReq.missRate::total     0.988770                       # miss rate for WriteLineReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteLineReq.avgMissLatency::bigCluster.cpus.data 59211.128293                       # average WriteLineReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteLineReq.avgMissLatency::total 59211.128293                       # average WriteLineReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteLineReq.mshrHits::bigCluster.cpus.data            1                       # number of WriteLineReq MSHR hits (Count)
system.bigCluster.cpus.dcache.WriteLineReq.mshrHits::total            1                       # number of WriteLineReq MSHR hits (Count)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMisses::bigCluster.cpus.data        37507                       # number of WriteLineReq MSHR misses (Count)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMisses::total        37507                       # number of WriteLineReq MSHR misses (Count)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMissLatency::bigCluster.cpus.data   2202087500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   2202087500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMissRate::bigCluster.cpus.data     0.988744                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.988744                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::bigCluster.cpus.data 58711.373877                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 58711.373877                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteReq.hits::bigCluster.cpus.data       663246                       # number of WriteReq hits (Count)
system.bigCluster.cpus.dcache.WriteReq.hits::total       663246                       # number of WriteReq hits (Count)
system.bigCluster.cpus.dcache.WriteReq.misses::bigCluster.cpus.data      3296931                       # number of WriteReq misses (Count)
system.bigCluster.cpus.dcache.WriteReq.misses::total      3296931                       # number of WriteReq misses (Count)
system.bigCluster.cpus.dcache.WriteReq.missLatency::bigCluster.cpus.data 118312075500                       # number of WriteReq miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteReq.missLatency::total 118312075500                       # number of WriteReq miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteReq.accesses::bigCluster.cpus.data      3960177                       # number of WriteReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.WriteReq.accesses::total      3960177                       # number of WriteReq accesses(hits+misses) (Count)
system.bigCluster.cpus.dcache.WriteReq.missRate::bigCluster.cpus.data     0.832521                       # miss rate for WriteReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteReq.missRate::total     0.832521                       # miss rate for WriteReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteReq.avgMissLatency::bigCluster.cpus.data 35885.517622                       # average WriteReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteReq.avgMissLatency::total 35885.517622                       # average WriteReq miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteReq.mshrHits::bigCluster.cpus.data      2996840                       # number of WriteReq MSHR hits (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrHits::total      2996840                       # number of WriteReq MSHR hits (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrMisses::bigCluster.cpus.data       300091                       # number of WriteReq MSHR misses (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrMisses::total       300091                       # number of WriteReq MSHR misses (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrUncacheable::bigCluster.cpus.data         3792                       # number of WriteReq MSHR uncacheable (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrUncacheable::total         3792                       # number of WriteReq MSHR uncacheable (Count)
system.bigCluster.cpus.dcache.WriteReq.mshrMissLatency::bigCluster.cpus.data  15517977500                       # number of WriteReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteReq.mshrMissLatency::total  15517977500                       # number of WriteReq MSHR miss ticks (Tick)
system.bigCluster.cpus.dcache.WriteReq.mshrMissRate::bigCluster.cpus.data     0.075777                       # mshr miss rate for WriteReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteReq.mshrMissRate::total     0.075777                       # mshr miss rate for WriteReq accesses (Ratio)
system.bigCluster.cpus.dcache.WriteReq.avgMshrMissLatency::bigCluster.cpus.data 51710.906025                       # average WriteReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 51710.906025                       # average WriteReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.dcache.tags.tagsInUse   506.826366                       # Average ticks per tags in use ((Tick/Count))
system.bigCluster.cpus.dcache.tags.totalRefs      3262177                       # Total number of references to valid blocks. (Count)
system.bigCluster.cpus.dcache.tags.sampledRefs       341083                       # Sample count of references to valid blocks. (Count)
system.bigCluster.cpus.dcache.tags.avgRefs     9.564174                       # Average number of references to valid blocks. ((Count/Count))
system.bigCluster.cpus.dcache.tags.warmupTick    127042500                       # The tick when the warmup percentage was hit. (Tick)
system.bigCluster.cpus.dcache.tags.occupancies::bigCluster.cpus.data   506.826366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.bigCluster.cpus.dcache.tags.avgOccs::bigCluster.cpus.data     0.989895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.cpus.dcache.tags.avgOccs::total     0.989895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.bigCluster.cpus.dcache.tags.ageTaskId_1024::0          265                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.cpus.dcache.tags.ageTaskId_1024::1          241                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.cpus.dcache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.bigCluster.cpus.dcache.tags.tagAccesses     12864511                       # Number of tag accesses (Count)
system.bigCluster.cpus.dcache.tags.dataAccesses     12864511                       # Number of data accesses (Count)
system.bigCluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.decode.idleCycles      1045435                       # Number of cycles decode is idle (Cycle)
system.bigCluster.cpus.decode.blockedCycles     16643835                       # Number of cycles decode is blocked (Cycle)
system.bigCluster.cpus.decode.runCycles       6166918                       # Number of cycles decode is running (Cycle)
system.bigCluster.cpus.decode.unblockCycles      1248036                       # Number of cycles decode is unblocking (Cycle)
system.bigCluster.cpus.decode.squashCycles         9569                       # Number of cycles decode is squashing (Cycle)
system.bigCluster.cpus.decode.branchResolved      3134454                       # Number of times decode resolved a branch (Count)
system.bigCluster.cpus.decode.branchMispred         1385                       # Number of times decode detected a branch misprediction (Count)
system.bigCluster.cpus.decode.decodedInsts     21627904                       # Number of instructions handled by decode (Count)
system.bigCluster.cpus.decode.squashedInsts        41373                       # Number of squashed instructions handled by decode (Count)
system.bigCluster.cpus.fetch.icacheStallCycles       103332                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.bigCluster.cpus.fetch.insts           18635303                       # Number of instructions fetch has processed (Count)
system.bigCluster.cpus.fetch.branches         4579952                       # Number of branches that fetch encountered (Count)
system.bigCluster.cpus.fetch.predictedBranches      3784604                       # Number of branches that fetch has predicted taken (Count)
system.bigCluster.cpus.fetch.cycles          24997234                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.bigCluster.cpus.fetch.squashCycles        21820                       # Number of cycles fetch has spent squashing (Cycle)
system.bigCluster.cpus.fetch.tlbCycles           1440                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.bigCluster.cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.bigCluster.cpus.fetch.pendingTrapStallCycles            8                       # Number of stall cycles due to pending traps (Cycle)
system.bigCluster.cpus.fetch.pendingQuiesceStallCycles          857                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.bigCluster.cpus.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.bigCluster.cpus.fetch.cacheLines       7452050                       # Number of cache lines fetched (Count)
system.bigCluster.cpus.fetch.icacheSquashes          663                       # Number of outstanding Icache misses that were squashed (Count)
system.bigCluster.cpus.fetch.tlbSquashes           16                       # Number of outstanding ITLB misses that were squashed (Count)
system.bigCluster.cpus.fetch.nisnDist::samples     25113793                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::mean     0.865483                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::stdev     1.166967                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::0     14875672     59.23%     59.23% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::1      2881492     11.47%     70.71% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::2      3215826     12.81%     83.51% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::3      4140803     16.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.nisnDist::total     25113793                       # Number of instructions fetched each cycle (Total) (Count)
system.bigCluster.cpus.fetch.branchRate      0.180763                       # Number of branch fetches per cycle (Ratio)
system.bigCluster.cpus.fetch.rate            0.735504                       # Number of inst fetches per cycle ((Count/Cycle))
system.bigCluster.cpus.icache.demandHits::bigCluster.cpus.inst      7448271                       # number of demand (read+write) hits (Count)
system.bigCluster.cpus.icache.demandHits::total      7448271                       # number of demand (read+write) hits (Count)
system.bigCluster.cpus.icache.overallHits::bigCluster.cpus.inst      7448271                       # number of overall hits (Count)
system.bigCluster.cpus.icache.overallHits::total      7448271                       # number of overall hits (Count)
system.bigCluster.cpus.icache.demandMisses::bigCluster.cpus.inst         1297                       # number of demand (read+write) misses (Count)
system.bigCluster.cpus.icache.demandMisses::total         1297                       # number of demand (read+write) misses (Count)
system.bigCluster.cpus.icache.overallMisses::bigCluster.cpus.inst         1297                       # number of overall misses (Count)
system.bigCluster.cpus.icache.overallMisses::total         1297                       # number of overall misses (Count)
system.bigCluster.cpus.icache.demandMissLatency::bigCluster.cpus.inst     57660500                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.cpus.icache.demandMissLatency::total     57660500                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.cpus.icache.overallMissLatency::bigCluster.cpus.inst     57660500                       # number of overall miss ticks (Tick)
system.bigCluster.cpus.icache.overallMissLatency::total     57660500                       # number of overall miss ticks (Tick)
system.bigCluster.cpus.icache.demandAccesses::bigCluster.cpus.inst      7449568                       # number of demand (read+write) accesses (Count)
system.bigCluster.cpus.icache.demandAccesses::total      7449568                       # number of demand (read+write) accesses (Count)
system.bigCluster.cpus.icache.overallAccesses::bigCluster.cpus.inst      7449568                       # number of overall (read+write) accesses (Count)
system.bigCluster.cpus.icache.overallAccesses::total      7449568                       # number of overall (read+write) accesses (Count)
system.bigCluster.cpus.icache.demandMissRate::bigCluster.cpus.inst     0.000174                       # miss rate for demand accesses (Ratio)
system.bigCluster.cpus.icache.demandMissRate::total     0.000174                       # miss rate for demand accesses (Ratio)
system.bigCluster.cpus.icache.overallMissRate::bigCluster.cpus.inst     0.000174                       # miss rate for overall accesses (Ratio)
system.bigCluster.cpus.icache.overallMissRate::total     0.000174                       # miss rate for overall accesses (Ratio)
system.bigCluster.cpus.icache.demandAvgMissLatency::bigCluster.cpus.inst 44456.823439                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.demandAvgMissLatency::total 44456.823439                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMissLatency::bigCluster.cpus.inst 44456.823439                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMissLatency::total 44456.823439                       # average overall miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.blockedCycles::no_mshrs           15                       # number of cycles access was blocked (Cycle)
system.bigCluster.cpus.icache.blockedCycles::no_targets           51                       # number of cycles access was blocked (Cycle)
system.bigCluster.cpus.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.bigCluster.cpus.icache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.bigCluster.cpus.icache.avgBlocked::no_mshrs           15                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.cpus.icache.avgBlocked::no_targets           17                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.cpus.icache.writebacks::writebacks          321                       # number of writebacks (Count)
system.bigCluster.cpus.icache.writebacks::total          321                       # number of writebacks (Count)
system.bigCluster.cpus.icache.demandMshrHits::bigCluster.cpus.inst          308                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.cpus.icache.demandMshrHits::total          308                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.cpus.icache.overallMshrHits::bigCluster.cpus.inst          308                       # number of overall MSHR hits (Count)
system.bigCluster.cpus.icache.overallMshrHits::total          308                       # number of overall MSHR hits (Count)
system.bigCluster.cpus.icache.demandMshrMisses::bigCluster.cpus.inst          989                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.cpus.icache.demandMshrMisses::total          989                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.cpus.icache.overallMshrMisses::bigCluster.cpus.inst          989                       # number of overall MSHR misses (Count)
system.bigCluster.cpus.icache.overallMshrMisses::total          989                       # number of overall MSHR misses (Count)
system.bigCluster.cpus.icache.overallMshrUncacheable::bigCluster.cpus.inst         2482                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.cpus.icache.overallMshrUncacheable::total         2482                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.cpus.icache.demandMshrMissLatency::bigCluster.cpus.inst     46626500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.demandMshrMissLatency::total     46626500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.overallMshrMissLatency::bigCluster.cpus.inst     46626500                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.overallMshrMissLatency::total     46626500                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.overallMshrUncacheableLatency::bigCluster.cpus.inst    126859500                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.icache.overallMshrUncacheableLatency::total    126859500                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.icache.demandMshrMissRate::bigCluster.cpus.inst     0.000133                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.cpus.icache.demandMshrMissRate::total     0.000133                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.cpus.icache.overallMshrMissRate::bigCluster.cpus.inst     0.000133                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.cpus.icache.overallMshrMissRate::total     0.000133                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.cpus.icache.demandAvgMshrMissLatency::bigCluster.cpus.inst 47145.096057                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.demandAvgMshrMissLatency::total 47145.096057                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMshrMissLatency::bigCluster.cpus.inst 47145.096057                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMshrMissLatency::total 47145.096057                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMshrUncacheableLatency::bigCluster.cpus.inst 51111.804996                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.cpus.icache.overallAvgMshrUncacheableLatency::total 51111.804996                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.cpus.icache.replacements          321                       # number of replacements (Count)
system.bigCluster.cpus.icache.ReadReq.hits::bigCluster.cpus.inst      7448271                       # number of ReadReq hits (Count)
system.bigCluster.cpus.icache.ReadReq.hits::total      7448271                       # number of ReadReq hits (Count)
system.bigCluster.cpus.icache.ReadReq.misses::bigCluster.cpus.inst         1297                       # number of ReadReq misses (Count)
system.bigCluster.cpus.icache.ReadReq.misses::total         1297                       # number of ReadReq misses (Count)
system.bigCluster.cpus.icache.ReadReq.missLatency::bigCluster.cpus.inst     57660500                       # number of ReadReq miss ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.missLatency::total     57660500                       # number of ReadReq miss ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.accesses::bigCluster.cpus.inst      7449568                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.cpus.icache.ReadReq.accesses::total      7449568                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.cpus.icache.ReadReq.missRate::bigCluster.cpus.inst     0.000174                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.icache.ReadReq.missRate::total     0.000174                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.icache.ReadReq.avgMissLatency::bigCluster.cpus.inst 44456.823439                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.cpus.icache.ReadReq.avgMissLatency::total 44456.823439                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.cpus.icache.ReadReq.mshrHits::bigCluster.cpus.inst          308                       # number of ReadReq MSHR hits (Count)
system.bigCluster.cpus.icache.ReadReq.mshrHits::total          308                       # number of ReadReq MSHR hits (Count)
system.bigCluster.cpus.icache.ReadReq.mshrMisses::bigCluster.cpus.inst          989                       # number of ReadReq MSHR misses (Count)
system.bigCluster.cpus.icache.ReadReq.mshrMisses::total          989                       # number of ReadReq MSHR misses (Count)
system.bigCluster.cpus.icache.ReadReq.mshrUncacheable::bigCluster.cpus.inst         2482                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.cpus.icache.ReadReq.mshrUncacheable::total         2482                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.cpus.icache.ReadReq.mshrMissLatency::bigCluster.cpus.inst     46626500                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.mshrMissLatency::total     46626500                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.mshrUncacheableLatency::bigCluster.cpus.inst    126859500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.mshrUncacheableLatency::total    126859500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.cpus.icache.ReadReq.mshrMissRate::bigCluster.cpus.inst     0.000133                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.icache.ReadReq.mshrMissRate::total     0.000133                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.cpus.icache.ReadReq.avgMshrMissLatency::bigCluster.cpus.inst 47145.096057                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.icache.ReadReq.avgMshrMissLatency::total 47145.096057                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::bigCluster.cpus.inst 51111.804996                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::total 51111.804996                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.icache.tags.tagsInUse   650.765398                       # Average ticks per tags in use ((Tick/Count))
system.bigCluster.cpus.icache.tags.totalRefs      7449260                       # Total number of references to valid blocks. (Count)
system.bigCluster.cpus.icache.tags.sampledRefs          989                       # Sample count of references to valid blocks. (Count)
system.bigCluster.cpus.icache.tags.avgRefs  7532.113246                       # Average number of references to valid blocks. ((Count/Count))
system.bigCluster.cpus.icache.tags.warmupTick    126990000                       # The tick when the warmup percentage was hit. (Tick)
system.bigCluster.cpus.icache.tags.occupancies::bigCluster.cpus.inst   650.765398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.bigCluster.cpus.icache.tags.avgOccs::bigCluster.cpus.inst     0.847351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.cpus.icache.tags.avgOccs::total     0.847351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.cpus.icache.tags.occupanciesTaskId::1024          668                       # Occupied blocks per task id (Count)
system.bigCluster.cpus.icache.tags.ageTaskId_1024::4          668                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.cpus.icache.tags.ratioOccsTaskId::1024     0.869792                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.bigCluster.cpus.icache.tags.tagAccesses     22349693                       # Number of tag accesses (Count)
system.bigCluster.cpus.icache.tags.dataAccesses     22349693                       # Number of data accesses (Count)
system.bigCluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.iew.idleCycles               0                       # Number of cycles IEW is idle (Cycle)
system.bigCluster.cpus.iew.squashCycles          9569                       # Number of cycles IEW is squashing (Cycle)
system.bigCluster.cpus.iew.blockCycles          12965                       # Number of cycles IEW is blocking (Cycle)
system.bigCluster.cpus.iew.unblockCycles         2670                       # Number of cycles IEW is unblocking (Cycle)
system.bigCluster.cpus.iew.dispatchedInsts     21577530                       # Number of instructions dispatched to IQ (Count)
system.bigCluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.bigCluster.cpus.iew.dispLoadInsts      2272936                       # Number of dispatched load instructions (Count)
system.bigCluster.cpus.iew.dispStoreInsts      4008603                       # Number of dispatched store instructions (Count)
system.bigCluster.cpus.iew.dispNonSpecInsts         1605                       # Number of dispatched non-speculative instructions (Count)
system.bigCluster.cpus.iew.iqFullEvents            14                       # Number of times the IQ has become full, causing a stall (Count)
system.bigCluster.cpus.iew.lsqFullEvents         2502                       # Number of times the LSQ has become full, causing a stall (Count)
system.bigCluster.cpus.iew.memOrderViolationEvents           23                       # Number of memory order violations (Count)
system.bigCluster.cpus.iew.predictedTakenIncorrect         2784                       # Number of branches that were predicted taken incorrectly (Count)
system.bigCluster.cpus.iew.predictedNotTakenIncorrect         7557                       # Number of branches that were predicted not taken incorrectly (Count)
system.bigCluster.cpus.iew.branchMispredicts        10341                       # Number of branch mispredicts detected at execute (Count)
system.bigCluster.cpus.iew.instsToCommit     21521642                       # Cumulative count of insts sent to commit (Count)
system.bigCluster.cpus.iew.writebackCount     21519220                       # Cumulative count of insts written-back (Count)
system.bigCluster.cpus.iew.producerInst      10748847                       # Number of instructions producing a value (Count)
system.bigCluster.cpus.iew.consumerInst      18015285                       # Number of instructions consuming a value (Count)
system.bigCluster.cpus.iew.wbRate            0.849327                       # Insts written-back per cycle ((Count/Cycle))
system.bigCluster.cpus.iew.wbFanout          0.596652                       # Average fanout of values written-back ((Count/Count))
system.bigCluster.cpus.lsq0.forwLoads            4159                       # Number of loads that had data forwarded from stores (Count)
system.bigCluster.cpus.lsq0.squashedLoads        11877                       # Number of loads squashed (Count)
system.bigCluster.cpus.lsq0.ignoredResponses          291                       # Number of memory responses ignored because the instruction is squashed (Count)
system.bigCluster.cpus.lsq0.memOrderViolation           23                       # Number of memory ordering violations (Count)
system.bigCluster.cpus.lsq0.squashedStores         5055                       # Number of stores squashed (Count)
system.bigCluster.cpus.lsq0.rescheduledLoads         1584                       # Number of loads that were rescheduled (Count)
system.bigCluster.cpus.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.bigCluster.cpus.lsq0.loadToUse::samples      2260281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::mean     4.605254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::stdev    18.515146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::0-9      2253632     99.71%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::10-19         2198      0.10%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::20-29           39      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::30-39           48      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::40-49          202      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::50-59            1      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::60-69            6      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::70-79            6      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::80-89          180      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::90-99          137      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::100-109         1704      0.08%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::110-119          649      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::120-129           29      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::130-139           13      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::140-149            3      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::150-159            1      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::170-179            1      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::200-209           12      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::210-219           10      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::220-229            4      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::250-259            2      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::overflows         1404      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::max_value          925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.lsq0.loadToUse::total      2260281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.bigCluster.cpus.mmu.alignFaults              0                       # Number of MMU faults due to alignment restrictions (Count)
system.bigCluster.cpus.mmu.prefetchFaults            2                       # Number of MMU faults due to prefetch (Count)
system.bigCluster.cpus.mmu.domainFaults             0                       # Number of MMU faults due to domain restrictions (Count)
system.bigCluster.cpus.mmu.permsFaults              0                       # Number of MMU faults due to permissions restrictions (Count)
system.bigCluster.cpus.mmu.dtb.readHits       2269097                       # Read hits (Count)
system.bigCluster.cpus.mmu.dtb.readMisses          412                       # Read misses (Count)
system.bigCluster.cpus.mmu.dtb.writeHits      4000744                       # Write hits (Count)
system.bigCluster.cpus.mmu.dtb.writeMisses          387                       # Write misses (Count)
system.bigCluster.cpus.mmu.dtb.inserts            290                       # Number of times an entry is inserted into the TLB (Count)
system.bigCluster.cpus.mmu.dtb.flushTlb             8                       # Number of times complete TLB was flushed (Count)
system.bigCluster.cpus.mmu.dtb.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.bigCluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.bigCluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.bigCluster.cpus.mmu.dtb.flushedEntries          237                       # Number of entries that have been flushed from TLB (Count)
system.bigCluster.cpus.mmu.dtb.readAccesses      2269509                       # Read accesses (Count)
system.bigCluster.cpus.mmu.dtb.writeAccesses      4001131                       # Write accesses (Count)
system.bigCluster.cpus.mmu.dtb.hits           6269841                       # Total TLB (inst and data) hits (Count)
system.bigCluster.cpus.mmu.dtb.misses             799                       # Total TLB (inst and data) misses (Count)
system.bigCluster.cpus.mmu.dtb.accesses       6270640                       # Total TLB (inst and data) accesses (Count)
system.bigCluster.cpus.mmu.dtb_walker.walks          792                       # Table walker walks requested (Count)
system.bigCluster.cpus.mmu.dtb_walker.walksLongDescriptor          792                       # Table walker walks initiated with long descriptors (Count)
system.bigCluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.bigCluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           17                       # Level at which table walker walks with long descriptors terminate (Count)
system.bigCluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          267                       # Level at which table walker walks with long descriptors terminate (Count)
system.bigCluster.cpus.mmu.dtb_walker.squashedBefore          407                       # Table walks squashed before starting (Count)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::samples          385                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::mean    50.649351                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::stdev   628.660816                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::0-1023          382     99.22%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::2048-3071            1      0.26%     99.48% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::7168-8191            1      0.26%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::9216-10239            1      0.26%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkWaitTime::total          385                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::samples          678                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::mean 25205.014749                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::gmean 19077.761035                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 21690.739672                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::0-8191           73     10.77%     10.77% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::8192-16383          109     16.08%     26.84% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::16384-24575          376     55.46%     82.30% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::24576-32767            1      0.15%     82.45% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::32768-40959            1      0.15%     82.60% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::49152-57343           18      2.65%     85.25% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::57344-65535           72     10.62%     95.87% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::98304-106495           28      4.13%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.walkServiceTime::total          678                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::samples  12490470500                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.079778                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.278529                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::0  11500079000     92.07%     92.07% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::1    988889500      7.92%     99.99% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::2       861500      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::3        38000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::4        15000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::5         9000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::6        15500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::7         7500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::8        16000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::9        29000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::10       510500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pendingWalks::total  12490470500                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.dtb_walker.pageSizes::4KiB          267     93.68%     93.68% # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.dtb_walker.pageSizes::2MiB           17      5.96%     99.65% # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.dtb_walker.pageSizes::1GiB            1      0.35%    100.00% # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.dtb_walker.pageSizes::total          285                       # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          792                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          792                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          285                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          285                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.requestOrigin::total         1077                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.mmu.itb.instHits       7449582                       # Inst hits (Count)
system.bigCluster.cpus.mmu.itb.instMisses           78                       # Inst misses (Count)
system.bigCluster.cpus.mmu.itb.inserts             69                       # Number of times an entry is inserted into the TLB (Count)
system.bigCluster.cpus.mmu.itb.flushTlb             8                       # Number of times complete TLB was flushed (Count)
system.bigCluster.cpus.mmu.itb.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.bigCluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.bigCluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.bigCluster.cpus.mmu.itb.flushedEntries           21                       # Number of entries that have been flushed from TLB (Count)
system.bigCluster.cpus.mmu.itb.instAccesses      7449660                       # Inst accesses (Count)
system.bigCluster.cpus.mmu.itb.hits           7449582                       # Total TLB (inst and data) hits (Count)
system.bigCluster.cpus.mmu.itb.misses              78                       # Total TLB (inst and data) misses (Count)
system.bigCluster.cpus.mmu.itb.accesses       7449660                       # Total TLB (inst and data) accesses (Count)
system.bigCluster.cpus.mmu.itb_walker.walks           77                       # Table walker walks requested (Count)
system.bigCluster.cpus.mmu.itb_walker.walksLongDescriptor           77                       # Table walker walks initiated with long descriptors (Count)
system.bigCluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           15                       # Level at which table walker walks with long descriptors terminate (Count)
system.bigCluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           53                       # Level at which table walker walks with long descriptors terminate (Count)
system.bigCluster.cpus.mmu.itb_walker.squashedBefore            6                       # Table walks squashed before starting (Count)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::samples           71                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::mean  1176.056338                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::stdev  6849.451798                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::0-4095           69     97.18%     97.18% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::36864-40959            1      1.41%     98.59% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::40960-45055            1      1.41%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkWaitTime::total           71                       # Table walker wait (enqueue to first request) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::samples           74                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::mean 20689.189189                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::gmean 13069.480635                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::stdev 24400.160383                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           36     48.65%     48.65% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::8192-16383           22     29.73%     78.38% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::16384-24575            2      2.70%     81.08% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::49152-57343            9     12.16%     93.24% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::81920-90111            2      2.70%     95.95% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::90112-98303            1      1.35%     97.30% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::98304-106495            2      2.70%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.walkServiceTime::total           74                       # Table walker service (enqueue to completion) latency (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::samples   1079490000                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::mean     0.882226                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.322580                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::0    127219500     11.79%     11.79% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::1    952187000     88.21%     99.99% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::2        83500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pendingWalks::total   1079490000                       # Table walker pending requests distribution (Tick)
system.bigCluster.cpus.mmu.itb_walker.pageSizes::4KiB           53     77.94%     77.94% # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.itb_walker.pageSizes::2MiB           15     22.06%    100.00% # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.itb_walker.pageSizes::total           68                       # Table walker page sizes translated (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst           77                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Requested::total           77                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           68                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           68                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.requestOrigin::total          145                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.mmu.l2_shared.partialHits          138                       # partial translation hits (Count)
system.bigCluster.cpus.mmu.l2_shared.instHits           49                       # Inst hits (Count)
system.bigCluster.cpus.mmu.l2_shared.instMisses           29                       # Inst misses (Count)
system.bigCluster.cpus.mmu.l2_shared.readHits           62                       # Read hits (Count)
system.bigCluster.cpus.mmu.l2_shared.readMisses          350                       # Read misses (Count)
system.bigCluster.cpus.mmu.l2_shared.writeHits           33                       # Write hits (Count)
system.bigCluster.cpus.mmu.l2_shared.writeMisses          354                       # Write misses (Count)
system.bigCluster.cpus.mmu.l2_shared.inserts          575                       # Number of times an entry is inserted into the TLB (Count)
system.bigCluster.cpus.mmu.l2_shared.flushTlb            8                       # Number of times complete TLB was flushed (Count)
system.bigCluster.cpus.mmu.l2_shared.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.bigCluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.bigCluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.bigCluster.cpus.mmu.l2_shared.flushedEntries          472                       # Number of entries that have been flushed from TLB (Count)
system.bigCluster.cpus.mmu.l2_shared.readAccesses          412                       # Read accesses (Count)
system.bigCluster.cpus.mmu.l2_shared.writeAccesses          387                       # Write accesses (Count)
system.bigCluster.cpus.mmu.l2_shared.instAccesses           78                       # Inst accesses (Count)
system.bigCluster.cpus.mmu.l2_shared.hits          144                       # Total TLB (inst and data) hits (Count)
system.bigCluster.cpus.mmu.l2_shared.misses          733                       # Total TLB (inst and data) misses (Count)
system.bigCluster.cpus.mmu.l2_shared.accesses          877                       # Total TLB (inst and data) accesses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.bigCluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.bigCluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.bigCluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.bigCluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.bigCluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.bigCluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.bigCluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.bigCluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.bigCluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.bigCluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.bigCluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.bigCluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.bigCluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.bigCluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.bigCluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.bigCluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.bigCluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.bigCluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.bigCluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.bigCluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.bigCluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.bigCluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.power_state.pwrStateResidencyTicks::ON  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.cpus.rename.squashCycles         9569                       # Number of cycles rename is squashing (Cycle)
system.bigCluster.cpus.rename.idleCycles      1724746                       # Number of cycles rename is idle (Cycle)
system.bigCluster.cpus.rename.blockCycles       250108                       # Number of cycles rename is blocking (Cycle)
system.bigCluster.cpus.rename.serializeStallCycles      1203240                       # count of cycles rename stalled for serializing inst (Cycle)
system.bigCluster.cpus.rename.runCycles       6710698                       # Number of cycles rename is running (Cycle)
system.bigCluster.cpus.rename.unblockCycles     15215432                       # Number of cycles rename is unblocking (Cycle)
system.bigCluster.cpus.rename.renamedInsts     21594610                       # Number of instructions processed by rename (Count)
system.bigCluster.cpus.rename.squashedInsts        16024                       # Number of squashed instructions processed by rename (Count)
system.bigCluster.cpus.rename.ROBFullEvents       350469                       # Number of times rename has blocked due to ROB full (Count)
system.bigCluster.cpus.rename.IQFullEvents          289                       # Number of times rename has blocked due to IQ full (Count)
system.bigCluster.cpus.rename.LQFullEvents           27                       # Number of times rename has blocked due to LQ full (Count)
system.bigCluster.cpus.rename.SQFullEvents     14505542                       # Number of times rename has blocked due to SQ full (Count)
system.bigCluster.cpus.rename.renamedOperands     19149457                       # Number of destination operands rename has renamed (Count)
system.bigCluster.cpus.rename.lookups        31057583                       # Number of register rename lookups that rename has made (Count)
system.bigCluster.cpus.rename.intLookups     25715814                       # Number of integer rename lookups (Count)
system.bigCluster.cpus.rename.committedMaps     19021724                       # Number of HB maps that are committed (Count)
system.bigCluster.cpus.rename.undoneMaps       127732                       # Number of HB maps that are undone due to squashing (Count)
system.bigCluster.cpus.rename.serializing         9894                       # count of serializing insts renamed (Count)
system.bigCluster.cpus.rename.tempSerializing         7627                       # count of temporary serializing insts renamed (Count)
system.bigCluster.cpus.rename.skidInsts       2600231                       # count of insts added to the skid buffer (Count)
system.bigCluster.cpus.rob.reads             46205288                       # The number of ROB reads (Count)
system.bigCluster.cpus.rob.writes            43138167                       # The number of ROB writes (Count)
system.bigCluster.cpus.thread_0.numInsts     18405415                       # Number of Instructions committed (Count)
system.bigCluster.cpus.thread_0.numOps       21482655                       # Number of Ops committed (Count)
system.bigCluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.bigCluster.l2.demandHits::bigCluster.cpus.mmu.dtb_walker          532                       # number of demand (read+write) hits (Count)
system.bigCluster.l2.demandHits::bigCluster.cpus.mmu.itb_walker           65                       # number of demand (read+write) hits (Count)
system.bigCluster.l2.demandHits::bigCluster.cpus.inst           83                       # number of demand (read+write) hits (Count)
system.bigCluster.l2.demandHits::bigCluster.cpus.data         1433                       # number of demand (read+write) hits (Count)
system.bigCluster.l2.demandHits::total           2113                       # number of demand (read+write) hits (Count)
system.bigCluster.l2.overallHits::bigCluster.cpus.mmu.dtb_walker          532                       # number of overall hits (Count)
system.bigCluster.l2.overallHits::bigCluster.cpus.mmu.itb_walker           65                       # number of overall hits (Count)
system.bigCluster.l2.overallHits::bigCluster.cpus.inst           83                       # number of overall hits (Count)
system.bigCluster.l2.overallHits::bigCluster.cpus.data         1433                       # number of overall hits (Count)
system.bigCluster.l2.overallHits::total          2113                       # number of overall hits (Count)
system.bigCluster.l2.demandMisses::bigCluster.cpus.mmu.dtb_walker           36                       # number of demand (read+write) misses (Count)
system.bigCluster.l2.demandMisses::bigCluster.cpus.mmu.itb_walker           13                       # number of demand (read+write) misses (Count)
system.bigCluster.l2.demandMisses::bigCluster.cpus.inst          906                       # number of demand (read+write) misses (Count)
system.bigCluster.l2.demandMisses::bigCluster.cpus.data       302143                       # number of demand (read+write) misses (Count)
system.bigCluster.l2.demandMisses::total       303098                       # number of demand (read+write) misses (Count)
system.bigCluster.l2.overallMisses::bigCluster.cpus.mmu.dtb_walker           36                       # number of overall misses (Count)
system.bigCluster.l2.overallMisses::bigCluster.cpus.mmu.itb_walker           13                       # number of overall misses (Count)
system.bigCluster.l2.overallMisses::bigCluster.cpus.inst          906                       # number of overall misses (Count)
system.bigCluster.l2.overallMisses::bigCluster.cpus.data       302143                       # number of overall misses (Count)
system.bigCluster.l2.overallMisses::total       303098                       # number of overall misses (Count)
system.bigCluster.l2.demandMissLatency::bigCluster.cpus.mmu.dtb_walker      1843466                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.l2.demandMissLatency::bigCluster.cpus.mmu.itb_walker       652487                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.l2.demandMissLatency::bigCluster.cpus.inst     45076998                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.l2.demandMissLatency::bigCluster.cpus.data  15184571999                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.l2.demandMissLatency::total  15232144950                       # number of demand (read+write) miss ticks (Tick)
system.bigCluster.l2.overallMissLatency::bigCluster.cpus.mmu.dtb_walker      1843466                       # number of overall miss ticks (Tick)
system.bigCluster.l2.overallMissLatency::bigCluster.cpus.mmu.itb_walker       652487                       # number of overall miss ticks (Tick)
system.bigCluster.l2.overallMissLatency::bigCluster.cpus.inst     45076998                       # number of overall miss ticks (Tick)
system.bigCluster.l2.overallMissLatency::bigCluster.cpus.data  15184571999                       # number of overall miss ticks (Tick)
system.bigCluster.l2.overallMissLatency::total  15232144950                       # number of overall miss ticks (Tick)
system.bigCluster.l2.demandAccesses::bigCluster.cpus.mmu.dtb_walker          568                       # number of demand (read+write) accesses (Count)
system.bigCluster.l2.demandAccesses::bigCluster.cpus.mmu.itb_walker           78                       # number of demand (read+write) accesses (Count)
system.bigCluster.l2.demandAccesses::bigCluster.cpus.inst          989                       # number of demand (read+write) accesses (Count)
system.bigCluster.l2.demandAccesses::bigCluster.cpus.data       303576                       # number of demand (read+write) accesses (Count)
system.bigCluster.l2.demandAccesses::total       305211                       # number of demand (read+write) accesses (Count)
system.bigCluster.l2.overallAccesses::bigCluster.cpus.mmu.dtb_walker          568                       # number of overall (read+write) accesses (Count)
system.bigCluster.l2.overallAccesses::bigCluster.cpus.mmu.itb_walker           78                       # number of overall (read+write) accesses (Count)
system.bigCluster.l2.overallAccesses::bigCluster.cpus.inst          989                       # number of overall (read+write) accesses (Count)
system.bigCluster.l2.overallAccesses::bigCluster.cpus.data       303576                       # number of overall (read+write) accesses (Count)
system.bigCluster.l2.overallAccesses::total       305211                       # number of overall (read+write) accesses (Count)
system.bigCluster.l2.demandMissRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # miss rate for demand accesses (Ratio)
system.bigCluster.l2.demandMissRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # miss rate for demand accesses (Ratio)
system.bigCluster.l2.demandMissRate::bigCluster.cpus.inst     0.916077                       # miss rate for demand accesses (Ratio)
system.bigCluster.l2.demandMissRate::bigCluster.cpus.data     0.995280                       # miss rate for demand accesses (Ratio)
system.bigCluster.l2.demandMissRate::total     0.993077                       # miss rate for demand accesses (Ratio)
system.bigCluster.l2.overallMissRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # miss rate for overall accesses (Ratio)
system.bigCluster.l2.overallMissRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # miss rate for overall accesses (Ratio)
system.bigCluster.l2.overallMissRate::bigCluster.cpus.inst     0.916077                       # miss rate for overall accesses (Ratio)
system.bigCluster.l2.overallMissRate::bigCluster.cpus.data     0.995280                       # miss rate for overall accesses (Ratio)
system.bigCluster.l2.overallMissRate::total     0.993077                       # miss rate for overall accesses (Ratio)
system.bigCluster.l2.demandAvgMissLatency::bigCluster.cpus.mmu.dtb_walker 51207.388889                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMissLatency::bigCluster.cpus.mmu.itb_walker 50191.307692                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMissLatency::bigCluster.cpus.inst 49753.860927                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMissLatency::bigCluster.cpus.data 50256.242902                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMissLatency::total 50254.851401                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMissLatency::bigCluster.cpus.mmu.dtb_walker 51207.388889                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMissLatency::bigCluster.cpus.mmu.itb_walker 50191.307692                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMissLatency::bigCluster.cpus.inst 49753.860927                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMissLatency::bigCluster.cpus.data 50256.242902                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMissLatency::total 50254.851401                       # average overall miss latency ((Cycle/Count))
system.bigCluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.bigCluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.bigCluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.bigCluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.bigCluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.bigCluster.l2.writebacks::writebacks       320362                       # number of writebacks (Count)
system.bigCluster.l2.writebacks::total         320362                       # number of writebacks (Count)
system.bigCluster.l2.demandMshrHits::bigCluster.cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.l2.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.bigCluster.l2.overallMshrHits::bigCluster.cpus.data            1                       # number of overall MSHR hits (Count)
system.bigCluster.l2.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.bigCluster.l2.demandMshrMisses::bigCluster.cpus.mmu.dtb_walker           36                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.l2.demandMshrMisses::bigCluster.cpus.mmu.itb_walker           13                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.l2.demandMshrMisses::bigCluster.cpus.inst          906                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.l2.demandMshrMisses::bigCluster.cpus.data       302142                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.l2.demandMshrMisses::total       303097                       # number of demand (read+write) MSHR misses (Count)
system.bigCluster.l2.overallMshrMisses::bigCluster.cpus.mmu.dtb_walker           36                       # number of overall MSHR misses (Count)
system.bigCluster.l2.overallMshrMisses::bigCluster.cpus.mmu.itb_walker           13                       # number of overall MSHR misses (Count)
system.bigCluster.l2.overallMshrMisses::bigCluster.cpus.inst          906                       # number of overall MSHR misses (Count)
system.bigCluster.l2.overallMshrMisses::bigCluster.cpus.data       302142                       # number of overall MSHR misses (Count)
system.bigCluster.l2.overallMshrMisses::total       303097                       # number of overall MSHR misses (Count)
system.bigCluster.l2.overallMshrUncacheable::bigCluster.cpus.inst         2482                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.l2.overallMshrUncacheable::bigCluster.cpus.data         5202                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.l2.overallMshrUncacheable::total         7684                       # number of overall MSHR uncacheable misses (Count)
system.bigCluster.l2.demandMshrMissLatency::bigCluster.cpus.mmu.dtb_walker      1753466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.l2.demandMshrMissLatency::bigCluster.cpus.mmu.itb_walker       619987                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.l2.demandMshrMissLatency::bigCluster.cpus.inst     42811499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.l2.demandMshrMissLatency::bigCluster.cpus.data  14429173999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.l2.demandMshrMissLatency::total  14474358951                       # number of demand (read+write) MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrMissLatency::bigCluster.cpus.mmu.dtb_walker      1753466                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrMissLatency::bigCluster.cpus.mmu.itb_walker       619987                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrMissLatency::bigCluster.cpus.inst     42811499                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrMissLatency::bigCluster.cpus.data  14429173999                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrMissLatency::total  14474358951                       # number of overall MSHR miss ticks (Tick)
system.bigCluster.l2.overallMshrUncacheableLatency::bigCluster.cpus.inst    115690500                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.l2.overallMshrUncacheableLatency::bigCluster.cpus.data    312689000                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.l2.overallMshrUncacheableLatency::total    428379500                       # number of overall MSHR uncacheable ticks (Tick)
system.bigCluster.l2.demandMshrMissRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.l2.demandMshrMissRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.l2.demandMshrMissRate::bigCluster.cpus.inst     0.916077                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.l2.demandMshrMissRate::bigCluster.cpus.data     0.995276                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.l2.demandMshrMissRate::total     0.993074                       # mshr miss ratio for demand accesses (Ratio)
system.bigCluster.l2.overallMshrMissRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.l2.overallMshrMissRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.l2.overallMshrMissRate::bigCluster.cpus.inst     0.916077                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.l2.overallMshrMissRate::bigCluster.cpus.data     0.995276                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.l2.overallMshrMissRate::total     0.993074                       # mshr miss ratio for overall accesses (Ratio)
system.bigCluster.l2.demandAvgMshrMissLatency::bigCluster.cpus.mmu.dtb_walker 48707.388889                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMshrMissLatency::bigCluster.cpus.mmu.itb_walker 47691.307692                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMshrMissLatency::bigCluster.cpus.inst 47253.310155                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMshrMissLatency::bigCluster.cpus.data 47756.266918                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.demandAvgMshrMissLatency::total 47754.873691                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrMissLatency::bigCluster.cpus.mmu.dtb_walker 48707.388889                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrMissLatency::bigCluster.cpus.mmu.itb_walker 47691.307692                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrMissLatency::bigCluster.cpus.inst 47253.310155                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrMissLatency::bigCluster.cpus.data 47756.266918                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrMissLatency::total 47754.873691                       # average overall mshr miss latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrUncacheableLatency::bigCluster.cpus.inst 46611.804996                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrUncacheableLatency::bigCluster.cpus.data 60109.381007                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.l2.overallAvgMshrUncacheableLatency::total 55749.544508                       # average overall mshr uncacheable latency ((Cycle/Count))
system.bigCluster.l2.replacements              320646                       # number of replacements (Count)
system.bigCluster.l2.CleanEvict.mshrMisses::writebacks         2331                       # number of CleanEvict MSHR misses (Count)
system.bigCluster.l2.CleanEvict.mshrMisses::total         2331                       # number of CleanEvict MSHR misses (Count)
system.bigCluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.bigCluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.bigCluster.l2.CleanInvalidReq.mshrMisses::bigCluster.cpus.data            1                       # number of CleanInvalidReq MSHR misses (Count)
system.bigCluster.l2.CleanInvalidReq.mshrMisses::total            1                       # number of CleanInvalidReq MSHR misses (Count)
system.bigCluster.l2.CleanInvalidReq.mshrMissLatency::bigCluster.cpus.data        14500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.bigCluster.l2.CleanInvalidReq.mshrMissLatency::total        14500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.bigCluster.l2.CleanInvalidReq.mshrMissRate::bigCluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.bigCluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.bigCluster.l2.CleanInvalidReq.avgMshrMissLatency::bigCluster.cpus.data        14500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.CleanInvalidReq.avgMshrMissLatency::total        14500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.InvalidateReq.hits::bigCluster.cpus.data           63                       # number of InvalidateReq hits (Count)
system.bigCluster.l2.InvalidateReq.hits::total           63                       # number of InvalidateReq hits (Count)
system.bigCluster.l2.InvalidateReq.misses::bigCluster.cpus.data        37445                       # number of InvalidateReq misses (Count)
system.bigCluster.l2.InvalidateReq.misses::total        37445                       # number of InvalidateReq misses (Count)
system.bigCluster.l2.InvalidateReq.missLatency::bigCluster.cpus.data        35000                       # number of InvalidateReq miss ticks (Tick)
system.bigCluster.l2.InvalidateReq.missLatency::total        35000                       # number of InvalidateReq miss ticks (Tick)
system.bigCluster.l2.InvalidateReq.accesses::bigCluster.cpus.data        37508                       # number of InvalidateReq accesses(hits+misses) (Count)
system.bigCluster.l2.InvalidateReq.accesses::total        37508                       # number of InvalidateReq accesses(hits+misses) (Count)
system.bigCluster.l2.InvalidateReq.missRate::bigCluster.cpus.data     0.998320                       # miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.l2.InvalidateReq.missRate::total     0.998320                       # miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.l2.InvalidateReq.avgMissLatency::bigCluster.cpus.data     0.934704                       # average InvalidateReq miss latency ((Tick/Count))
system.bigCluster.l2.InvalidateReq.avgMissLatency::total     0.934704                       # average InvalidateReq miss latency ((Tick/Count))
system.bigCluster.l2.InvalidateReq.mshrMisses::bigCluster.cpus.data        38216                       # number of InvalidateReq MSHR misses (Count)
system.bigCluster.l2.InvalidateReq.mshrMisses::total        38216                       # number of InvalidateReq MSHR misses (Count)
system.bigCluster.l2.InvalidateReq.mshrMissLatency::bigCluster.cpus.data   2037819734                       # number of InvalidateReq MSHR miss ticks (Tick)
system.bigCluster.l2.InvalidateReq.mshrMissLatency::total   2037819734                       # number of InvalidateReq MSHR miss ticks (Tick)
system.bigCluster.l2.InvalidateReq.mshrMissRate::bigCluster.cpus.data     1.018876                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.l2.InvalidateReq.mshrMissRate::total     1.018876                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.bigCluster.l2.InvalidateReq.avgMshrMissLatency::bigCluster.cpus.data 53323.731788                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.InvalidateReq.avgMshrMissLatency::total 53323.731788                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadCleanReq.hits::bigCluster.cpus.inst           83                       # number of ReadCleanReq hits (Count)
system.bigCluster.l2.ReadCleanReq.hits::total           83                       # number of ReadCleanReq hits (Count)
system.bigCluster.l2.ReadCleanReq.misses::bigCluster.cpus.inst          906                       # number of ReadCleanReq misses (Count)
system.bigCluster.l2.ReadCleanReq.misses::total          906                       # number of ReadCleanReq misses (Count)
system.bigCluster.l2.ReadCleanReq.missLatency::bigCluster.cpus.inst     45076998                       # number of ReadCleanReq miss ticks (Tick)
system.bigCluster.l2.ReadCleanReq.missLatency::total     45076998                       # number of ReadCleanReq miss ticks (Tick)
system.bigCluster.l2.ReadCleanReq.accesses::bigCluster.cpus.inst          989                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadCleanReq.accesses::total          989                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadCleanReq.missRate::bigCluster.cpus.inst     0.916077                       # miss rate for ReadCleanReq accesses (Ratio)
system.bigCluster.l2.ReadCleanReq.missRate::total     0.916077                       # miss rate for ReadCleanReq accesses (Ratio)
system.bigCluster.l2.ReadCleanReq.avgMissLatency::bigCluster.cpus.inst 49753.860927                       # average ReadCleanReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadCleanReq.avgMissLatency::total 49753.860927                       # average ReadCleanReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadCleanReq.mshrMisses::bigCluster.cpus.inst          906                       # number of ReadCleanReq MSHR misses (Count)
system.bigCluster.l2.ReadCleanReq.mshrMisses::total          906                       # number of ReadCleanReq MSHR misses (Count)
system.bigCluster.l2.ReadCleanReq.mshrMissLatency::bigCluster.cpus.inst     42811499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadCleanReq.mshrMissLatency::total     42811499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadCleanReq.mshrMissRate::bigCluster.cpus.inst     0.916077                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.bigCluster.l2.ReadCleanReq.mshrMissRate::total     0.916077                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.bigCluster.l2.ReadCleanReq.avgMshrMissLatency::bigCluster.cpus.inst 47253.310155                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadCleanReq.avgMshrMissLatency::total 47253.310155                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadExReq.hits::bigCluster.cpus.data          120                       # number of ReadExReq hits (Count)
system.bigCluster.l2.ReadExReq.hits::total          120                       # number of ReadExReq hits (Count)
system.bigCluster.l2.ReadExReq.misses::bigCluster.cpus.data       299763                       # number of ReadExReq misses (Count)
system.bigCluster.l2.ReadExReq.misses::total       299763                       # number of ReadExReq misses (Count)
system.bigCluster.l2.ReadExReq.missLatency::bigCluster.cpus.data  15063548000                       # number of ReadExReq miss ticks (Tick)
system.bigCluster.l2.ReadExReq.missLatency::total  15063548000                       # number of ReadExReq miss ticks (Tick)
system.bigCluster.l2.ReadExReq.accesses::bigCluster.cpus.data       299883                       # number of ReadExReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadExReq.accesses::total       299883                       # number of ReadExReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadExReq.missRate::bigCluster.cpus.data     0.999600                       # miss rate for ReadExReq accesses (Ratio)
system.bigCluster.l2.ReadExReq.missRate::total     0.999600                       # miss rate for ReadExReq accesses (Ratio)
system.bigCluster.l2.ReadExReq.avgMissLatency::bigCluster.cpus.data 50251.525372                       # average ReadExReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadExReq.avgMissLatency::total 50251.525372                       # average ReadExReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadExReq.mshrMisses::bigCluster.cpus.data       299763                       # number of ReadExReq MSHR misses (Count)
system.bigCluster.l2.ReadExReq.mshrMisses::total       299763                       # number of ReadExReq MSHR misses (Count)
system.bigCluster.l2.ReadExReq.mshrMissLatency::bigCluster.cpus.data  14314143000                       # number of ReadExReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadExReq.mshrMissLatency::total  14314143000                       # number of ReadExReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadExReq.mshrMissRate::bigCluster.cpus.data     0.999600                       # mshr miss rate for ReadExReq accesses (Ratio)
system.bigCluster.l2.ReadExReq.mshrMissRate::total     0.999600                       # mshr miss rate for ReadExReq accesses (Ratio)
system.bigCluster.l2.ReadExReq.avgMshrMissLatency::bigCluster.cpus.data 47751.533712                       # average ReadExReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadExReq.avgMshrMissLatency::total 47751.533712                       # average ReadExReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.hits::bigCluster.cpus.mmu.dtb_walker          532                       # number of ReadReq hits (Count)
system.bigCluster.l2.ReadReq.hits::bigCluster.cpus.mmu.itb_walker           65                       # number of ReadReq hits (Count)
system.bigCluster.l2.ReadReq.hits::total          597                       # number of ReadReq hits (Count)
system.bigCluster.l2.ReadReq.misses::bigCluster.cpus.mmu.dtb_walker           36                       # number of ReadReq misses (Count)
system.bigCluster.l2.ReadReq.misses::bigCluster.cpus.mmu.itb_walker           13                       # number of ReadReq misses (Count)
system.bigCluster.l2.ReadReq.misses::total           49                       # number of ReadReq misses (Count)
system.bigCluster.l2.ReadReq.missLatency::bigCluster.cpus.mmu.dtb_walker      1843466                       # number of ReadReq miss ticks (Tick)
system.bigCluster.l2.ReadReq.missLatency::bigCluster.cpus.mmu.itb_walker       652487                       # number of ReadReq miss ticks (Tick)
system.bigCluster.l2.ReadReq.missLatency::total      2495953                       # number of ReadReq miss ticks (Tick)
system.bigCluster.l2.ReadReq.accesses::bigCluster.cpus.mmu.dtb_walker          568                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadReq.accesses::bigCluster.cpus.mmu.itb_walker           78                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadReq.accesses::total          646                       # number of ReadReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadReq.missRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.missRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.missRate::total     0.075851                       # miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.avgMissLatency::bigCluster.cpus.mmu.dtb_walker 51207.388889                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMissLatency::bigCluster.cpus.mmu.itb_walker 50191.307692                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMissLatency::total 50937.816327                       # average ReadReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.mshrMisses::bigCluster.cpus.mmu.dtb_walker           36                       # number of ReadReq MSHR misses (Count)
system.bigCluster.l2.ReadReq.mshrMisses::bigCluster.cpus.mmu.itb_walker           13                       # number of ReadReq MSHR misses (Count)
system.bigCluster.l2.ReadReq.mshrMisses::total           49                       # number of ReadReq MSHR misses (Count)
system.bigCluster.l2.ReadReq.mshrUncacheable::bigCluster.cpus.inst         2482                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.l2.ReadReq.mshrUncacheable::bigCluster.cpus.data         1410                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.l2.ReadReq.mshrUncacheable::total         3892                       # number of ReadReq MSHR uncacheable (Count)
system.bigCluster.l2.ReadReq.mshrMissLatency::bigCluster.cpus.mmu.dtb_walker      1753466                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadReq.mshrMissLatency::bigCluster.cpus.mmu.itb_walker       619987                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadReq.mshrMissLatency::total      2373453                       # number of ReadReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadReq.mshrUncacheableLatency::bigCluster.cpus.inst    115690500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.l2.ReadReq.mshrUncacheableLatency::bigCluster.cpus.data    312689000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.l2.ReadReq.mshrUncacheableLatency::total    428379500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.bigCluster.l2.ReadReq.mshrMissRate::bigCluster.cpus.mmu.dtb_walker     0.063380                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.mshrMissRate::bigCluster.cpus.mmu.itb_walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.mshrMissRate::total     0.075851                       # mshr miss rate for ReadReq accesses (Ratio)
system.bigCluster.l2.ReadReq.avgMshrMissLatency::bigCluster.cpus.mmu.dtb_walker 48707.388889                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMshrMissLatency::bigCluster.cpus.mmu.itb_walker 47691.307692                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMshrMissLatency::total 48437.816327                       # average ReadReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMshrUncacheableLatency::bigCluster.cpus.inst 46611.804996                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMshrUncacheableLatency::bigCluster.cpus.data 221765.248227                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.l2.ReadReq.avgMshrUncacheableLatency::total 110066.675231                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.bigCluster.l2.ReadSharedReq.hits::bigCluster.cpus.data         1313                       # number of ReadSharedReq hits (Count)
system.bigCluster.l2.ReadSharedReq.hits::total         1313                       # number of ReadSharedReq hits (Count)
system.bigCluster.l2.ReadSharedReq.misses::bigCluster.cpus.data         2380                       # number of ReadSharedReq misses (Count)
system.bigCluster.l2.ReadSharedReq.misses::total         2380                       # number of ReadSharedReq misses (Count)
system.bigCluster.l2.ReadSharedReq.missLatency::bigCluster.cpus.data    121023999                       # number of ReadSharedReq miss ticks (Tick)
system.bigCluster.l2.ReadSharedReq.missLatency::total    121023999                       # number of ReadSharedReq miss ticks (Tick)
system.bigCluster.l2.ReadSharedReq.accesses::bigCluster.cpus.data         3693                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadSharedReq.accesses::total         3693                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.bigCluster.l2.ReadSharedReq.missRate::bigCluster.cpus.data     0.644462                       # miss rate for ReadSharedReq accesses (Ratio)
system.bigCluster.l2.ReadSharedReq.missRate::total     0.644462                       # miss rate for ReadSharedReq accesses (Ratio)
system.bigCluster.l2.ReadSharedReq.avgMissLatency::bigCluster.cpus.data 50850.419748                       # average ReadSharedReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadSharedReq.avgMissLatency::total 50850.419748                       # average ReadSharedReq miss latency ((Tick/Count))
system.bigCluster.l2.ReadSharedReq.mshrHits::bigCluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.bigCluster.l2.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.bigCluster.l2.ReadSharedReq.mshrMisses::bigCluster.cpus.data         2379                       # number of ReadSharedReq MSHR misses (Count)
system.bigCluster.l2.ReadSharedReq.mshrMisses::total         2379                       # number of ReadSharedReq MSHR misses (Count)
system.bigCluster.l2.ReadSharedReq.mshrMissLatency::bigCluster.cpus.data    115030999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadSharedReq.mshrMissLatency::total    115030999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.bigCluster.l2.ReadSharedReq.mshrMissRate::bigCluster.cpus.data     0.644192                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.bigCluster.l2.ReadSharedReq.mshrMissRate::total     0.644192                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.bigCluster.l2.ReadSharedReq.avgMshrMissLatency::bigCluster.cpus.data 48352.668768                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.ReadSharedReq.avgMshrMissLatency::total 48352.668768                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.UpgradeReq.misses::bigCluster.cpus.data          217                       # number of UpgradeReq misses (Count)
system.bigCluster.l2.UpgradeReq.misses::total          217                       # number of UpgradeReq misses (Count)
system.bigCluster.l2.UpgradeReq.missLatency::bigCluster.cpus.data        17000                       # number of UpgradeReq miss ticks (Tick)
system.bigCluster.l2.UpgradeReq.missLatency::total        17000                       # number of UpgradeReq miss ticks (Tick)
system.bigCluster.l2.UpgradeReq.accesses::bigCluster.cpus.data          217                       # number of UpgradeReq accesses(hits+misses) (Count)
system.bigCluster.l2.UpgradeReq.accesses::total          217                       # number of UpgradeReq accesses(hits+misses) (Count)
system.bigCluster.l2.UpgradeReq.missRate::bigCluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.bigCluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.bigCluster.l2.UpgradeReq.avgMissLatency::bigCluster.cpus.data    78.341014                       # average UpgradeReq miss latency ((Tick/Count))
system.bigCluster.l2.UpgradeReq.avgMissLatency::total    78.341014                       # average UpgradeReq miss latency ((Tick/Count))
system.bigCluster.l2.UpgradeReq.mshrMisses::bigCluster.cpus.data          217                       # number of UpgradeReq MSHR misses (Count)
system.bigCluster.l2.UpgradeReq.mshrMisses::total          217                       # number of UpgradeReq MSHR misses (Count)
system.bigCluster.l2.UpgradeReq.mshrMissLatency::bigCluster.cpus.data      3269499                       # number of UpgradeReq MSHR miss ticks (Tick)
system.bigCluster.l2.UpgradeReq.mshrMissLatency::total      3269499                       # number of UpgradeReq MSHR miss ticks (Tick)
system.bigCluster.l2.UpgradeReq.mshrMissRate::bigCluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.bigCluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.bigCluster.l2.UpgradeReq.avgMshrMissLatency::bigCluster.cpus.data 15066.815668                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.UpgradeReq.avgMshrMissLatency::total 15066.815668                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.bigCluster.l2.WriteReq.mshrUncacheable::bigCluster.cpus.data         3792                       # number of WriteReq MSHR uncacheable (Count)
system.bigCluster.l2.WriteReq.mshrUncacheable::total         3792                       # number of WriteReq MSHR uncacheable (Count)
system.bigCluster.l2.WritebackClean.hits::writebacks          321                       # number of WritebackClean hits (Count)
system.bigCluster.l2.WritebackClean.hits::total          321                       # number of WritebackClean hits (Count)
system.bigCluster.l2.WritebackClean.accesses::writebacks          321                       # number of WritebackClean accesses(hits+misses) (Count)
system.bigCluster.l2.WritebackClean.accesses::total          321                       # number of WritebackClean accesses(hits+misses) (Count)
system.bigCluster.l2.WritebackDirty.hits::writebacks       338239                       # number of WritebackDirty hits (Count)
system.bigCluster.l2.WritebackDirty.hits::total       338239                       # number of WritebackDirty hits (Count)
system.bigCluster.l2.WritebackDirty.accesses::writebacks       338239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.bigCluster.l2.WritebackDirty.accesses::total       338239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.bigCluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.l2.tags.tagsInUse      15395.714992                       # Average ticks per tags in use ((Tick/Count))
system.bigCluster.l2.tags.totalRefs            340788                       # Total number of references to valid blocks. (Count)
system.bigCluster.l2.tags.sampledRefs          338608                       # Sample count of references to valid blocks. (Count)
system.bigCluster.l2.tags.avgRefs            1.006438                       # Average number of references to valid blocks. ((Count/Count))
system.bigCluster.l2.tags.warmupTick        126885000                       # The tick when the warmup percentage was hit. (Tick)
system.bigCluster.l2.tags.occupancies::writebacks 15393.109489                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.bigCluster.l2.tags.occupancies::bigCluster.cpus.mmu.dtb_walker     1.848508                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.bigCluster.l2.tags.occupancies::bigCluster.cpus.mmu.itb_walker     0.756995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.bigCluster.l2.tags.avgOccs::writebacks     0.939521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.l2.tags.avgOccs::bigCluster.cpus.mmu.dtb_walker     0.000113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.l2.tags.avgOccs::bigCluster.cpus.mmu.itb_walker     0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.l2.tags.avgOccs::total     0.939680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.bigCluster.l2.tags.occupanciesTaskId::1023            2                       # Occupied blocks per task id (Count)
system.bigCluster.l2.tags.occupanciesTaskId::1024        16380                       # Occupied blocks per task id (Count)
system.bigCluster.l2.tags.ageTaskId_1023::2            2                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.l2.tags.ageTaskId_1024::0          263                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.l2.tags.ageTaskId_1024::1         2361                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.l2.tags.ageTaskId_1024::2        13756                       # Occupied blocks per task id, per block age (Count)
system.bigCluster.l2.tags.ratioOccsTaskId::1023     0.000122                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.bigCluster.l2.tags.ratioOccsTaskId::1024     0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.bigCluster.l2.tags.tagAccesses        11292192                       # Number of tag accesses (Count)
system.bigCluster.l2.tags.dataAccesses       11292192                       # Number of data accesses (Count)
system.bigCluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.toL2Bus.transDist::ReadReq         4822                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::ReadResp         9504                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::WriteReq         3792                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::WriteResp         3792                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::WritebackDirty       658601                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::WritebackClean          321                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::CleanEvict       305663                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::UpgradeReq          217                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::UpgradeResp          217                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::ReadExReq       299883                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::ReadExResp       299882                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::ReadCleanReq          989                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::ReadSharedReq         3693                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::CleanInvalidReq            1                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::CleanInvalidResp            1                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::InvalidateReq        38279                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.transDist::InvalidateResp        38279                       # Transaction distribution (Count)
system.bigCluster.toL2Bus.pktCount_system.bigCluster.cpus.icache.mem_side_port::system.bigCluster.l2.cpu_side_port         7263                       # Packet count per connected requestor and responder (Count)
system.bigCluster.toL2Bus.pktCount_system.bigCluster.cpus.dcache.mem_side_port::system.bigCluster.l2.cpu_side_port      1035120                       # Packet count per connected requestor and responder (Count)
system.bigCluster.toL2Bus.pktCount_system.bigCluster.cpus.mmu.itb_walker.port::system.bigCluster.l2.cpu_side_port          182                       # Packet count per connected requestor and responder (Count)
system.bigCluster.toL2Bus.pktCount_system.bigCluster.cpus.mmu.dtb_walker.port::system.bigCluster.l2.cpu_side_port         1394                       # Packet count per connected requestor and responder (Count)
system.bigCluster.toL2Bus.pktCount::total      1043959                       # Packet count per connected requestor and responder (Count)
system.bigCluster.toL2Bus.pktSize_system.bigCluster.cpus.icache.mem_side_port::system.bigCluster.l2.cpu_side_port       123552                       # Cumulative packet size per connected requestor and responder (Byte)
system.bigCluster.toL2Bus.pktSize_system.bigCluster.cpus.dcache.mem_side_port::system.bigCluster.l2.cpu_side_port     41107173                       # Cumulative packet size per connected requestor and responder (Byte)
system.bigCluster.toL2Bus.pktSize_system.bigCluster.cpus.mmu.itb_walker.port::system.bigCluster.l2.cpu_side_port          624                       # Cumulative packet size per connected requestor and responder (Byte)
system.bigCluster.toL2Bus.pktSize_system.bigCluster.cpus.mmu.dtb_walker.port::system.bigCluster.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.bigCluster.toL2Bus.pktSize::total     41235893                       # Cumulative packet size per connected requestor and responder (Byte)
system.bigCluster.toL2Bus.snoops               623977                       # Total snoops (Count)
system.bigCluster.toL2Bus.snoopTraffic       20505440                       # Total snoop traffic (Byte)
system.bigCluster.toL2Bus.snoopFanout::samples       977023                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::mean     0.310567                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::stdev     0.462728                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::0       673593     68.94%     68.94% # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::1       303429     31.06%    100.00% # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::2            1      0.00%    100.00% # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.snoopFanout::total       977023                       # Request fanout histogram (Count)
system.bigCluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.bigCluster.toL2Bus.reqLayer0.occupancy    535082235                       # Layer occupancy (ticks) (Tick)
system.bigCluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.bigCluster.toL2Bus.respLayer0.occupancy      3471000                       # Layer occupancy (ticks) (Tick)
system.bigCluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.bigCluster.toL2Bus.respLayer1.occupancy    326130997                       # Layer occupancy (ticks) (Tick)
system.bigCluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.bigCluster.toL2Bus.respLayer2.occupancy       104525                       # Layer occupancy (ticks) (Tick)
system.bigCluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.bigCluster.toL2Bus.respLayer3.occupancy       826256                       # Layer occupancy (ticks) (Tick)
system.bigCluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.bigCluster.toL2Bus.snoop_filter.totRequests       702350                       # Total number of requests made to the snoop filter. (Count)
system.bigCluster.toL2Bus.snoop_filter.hitSingleRequests       357853                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.bigCluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.bigCluster.toL2Bus.snoop_filter.totSnoops       303047                       # Total number of snoops made to the snoop filter. (Count)
system.bigCluster.toL2Bus.snoop_filter.hitSingleSnoops       303046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.bigCluster.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.bigCluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.ethernet.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
system.ethernet.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
system.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
system.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
system.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
system.ethernet.EtherDevice.postedSwi               0                       # Number of software interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalSwi                0                       # Total number of Swi written to ISR (Count)
system.ethernet.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalRxIdle             0                       # Total number of RxIdle written to ISR (Count)
system.ethernet.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedRxOk              0                       # Number of RxOk interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalRxOk               0                       # Total number of RxOk written to ISR (Count)
system.ethernet.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalRxDesc             0                       # Total number of RxDesc written to ISR (Count)
system.ethernet.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedTxOk              0                       # Number of TxOk interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalTxOk               0                       # Total number of TxOk written to ISR (Count)
system.ethernet.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalTxIdle             0                       # Total number of TxIdle written to ISR (Count)
system.ethernet.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
system.ethernet.EtherDevice.totalTxDesc             0                       # Total number of TxDesc written to ISR (Count)
system.ethernet.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.postedRxOrn             0                       # Number of RxOrn posted to CPU (Count)
system.ethernet.EtherDevice.totalRxOrn              0                       # Total number of RxOrn written to ISR (Count)
system.ethernet.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
system.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
system.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                  1402                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1402                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  705                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 705                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio         4210                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total         4214                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     4214                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio         6317                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         6325                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      6325                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer13.occupancy             3281500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy                 4500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             3509000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.clk_domain.clock            1000                       # Clock period in ticks (Tick)
system.littleCluster.cpus.numCycles               681                       # Number of cpu cycles simulated (Cycle)
system.littleCluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.littleCluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.littleCluster.cpus.numInsts                 19                       # Number of instructions committed (Count)
system.littleCluster.cpus.numOps                   19                       # Number of ops (including micro ops) committed (Count)
system.littleCluster.cpus.numDiscardedOps           14                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.littleCluster.cpus.numFetchSuspends            2                       # Number of times Execute suspended instruction fetching (Count)
system.littleCluster.cpus.quiesceCycles            69                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.littleCluster.cpus.cpi               35.842105                       # CPI: cycles per instruction ((Cycle/Count))
system.littleCluster.cpus.ipc                0.027900                       # IPC: instructions per cycle ((Count/Cycle))
system.littleCluster.cpus.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::IntAlu           17     89.47%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::IntMult            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::IntDiv            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatAdd            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatCmp            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatCvt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatMult            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatMultAcc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatDiv            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatMisc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatSqrt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdAdd            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdAddAcc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdAlu            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdCmp            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdCvt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdMisc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdMult            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdMultAcc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdShift            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdShiftAcc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdDiv            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdSqrt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatAdd            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatAlu            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatCmp            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatCvt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatDiv            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatMisc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatMult            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdReduceAdd            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdReduceAlu            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdReduceCmp            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdAes            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdAesMix            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdSha1Hash            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdSha256Hash            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdShaSigma2            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdShaSigma3            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::SimdPredAlu            0      0.00%     89.47% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::MemRead            2     10.53%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::MemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.littleCluster.cpus.committedInstType_0::total           19                       # Class of committed instruction (Count)
system.littleCluster.cpus.branchPred.lookups            9                       # Number of BP lookups (Count)
system.littleCluster.cpus.branchPred.condPredicted            5                       # Number of conditional branches predicted (Count)
system.littleCluster.cpus.branchPred.condIncorrect            2                       # Number of conditional branches incorrect (Count)
system.littleCluster.cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.littleCluster.cpus.branchPred.BTBHits            0                       # Number of BTB hits (Count)
system.littleCluster.cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.littleCluster.cpus.branchPred.RASUsed            0                       # Number of times the RAS was used to get a target. (Count)
system.littleCluster.cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.littleCluster.cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups. (Count)
system.littleCluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.littleCluster.cpus.branchPred.indirectMisses            4                       # Number of indirect misses. (Count)
system.littleCluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.littleCluster.cpus.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.cpus.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.littleCluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.littleCluster.cpus.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.cpus.dcache.overallMshrUncacheable::littleCluster.cpus.data            2                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.cpus.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.cpus.dcache.overallMshrUncacheableLatency::littleCluster.cpus.data       125000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.dcache.overallMshrUncacheableLatency::total       125000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.dcache.overallAvgMshrUncacheableLatency::littleCluster.cpus.data        62500                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.cpus.dcache.overallAvgMshrUncacheableLatency::total        62500                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.cpus.dcache.replacements            0                       # number of replacements (Count)
system.littleCluster.cpus.dcache.ReadReq.mshrUncacheable::littleCluster.cpus.data            2                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.cpus.dcache.ReadReq.mshrUncacheable::total            2                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.cpus.dcache.ReadReq.mshrUncacheableLatency::littleCluster.cpus.data       125000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total       125000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::littleCluster.cpus.data        62500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total        62500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.dcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.littleCluster.cpus.dcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.littleCluster.cpus.dcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.littleCluster.cpus.dcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.littleCluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.littleCluster.cpus.dcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.littleCluster.cpus.dcache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.littleCluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.fetch2.intInstructions           35                       # Number of integer instructions successfully decoded (Count)
system.littleCluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.littleCluster.cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.littleCluster.cpus.fetch2.loadInstructions           13                       # Number of memory load instructions successfully decoded (Count)
system.littleCluster.cpus.fetch2.storeInstructions           10                       # Number of memory store instructions successfully decoded (Count)
system.littleCluster.cpus.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.littleCluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.littleCluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.littleCluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.cpus.icache.overallMshrUncacheable::littleCluster.cpus.inst           10                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.cpus.icache.overallMshrUncacheable::total           10                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.cpus.icache.overallMshrUncacheableLatency::littleCluster.cpus.inst       640000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.icache.overallMshrUncacheableLatency::total       640000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.icache.overallAvgMshrUncacheableLatency::littleCluster.cpus.inst        64000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.cpus.icache.overallAvgMshrUncacheableLatency::total        64000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.cpus.icache.replacements            0                       # number of replacements (Count)
system.littleCluster.cpus.icache.ReadReq.mshrUncacheable::littleCluster.cpus.inst           10                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.cpus.icache.ReadReq.mshrUncacheable::total           10                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.cpus.icache.ReadReq.mshrUncacheableLatency::littleCluster.cpus.inst       640000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.icache.ReadReq.mshrUncacheableLatency::total       640000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::littleCluster.cpus.inst        64000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::total        64000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.icache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.littleCluster.cpus.icache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.littleCluster.cpus.icache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.littleCluster.cpus.icache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.littleCluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.littleCluster.cpus.icache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.littleCluster.cpus.icache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.littleCluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
system.littleCluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.littleCluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.littleCluster.cpus.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
system.littleCluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.littleCluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.littleCluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.littleCluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.littleCluster.cpus.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.littleCluster.cpus.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.littleCluster.cpus.mmu.dtb.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.littleCluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.littleCluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.littleCluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.littleCluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.littleCluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.littleCluster.cpus.mmu.dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.littleCluster.cpus.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.littleCluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.littleCluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.littleCluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.littleCluster.cpus.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.littleCluster.cpus.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.littleCluster.cpus.mmu.itb.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.littleCluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.littleCluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.littleCluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.littleCluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.littleCluster.cpus.mmu.itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.littleCluster.cpus.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.littleCluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.littleCluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.littleCluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.littleCluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.littleCluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.littleCluster.cpus.mmu.l2_shared.flushTlbMva          214                       # Number of times TLB was flushed by MVA (Count)
system.littleCluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.littleCluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.littleCluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.littleCluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.littleCluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.littleCluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.littleCluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.littleCluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.littleCluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.littleCluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.littleCluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.littleCluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.littleCluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.littleCluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.littleCluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.littleCluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.littleCluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.littleCluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.littleCluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.littleCluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.littleCluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.littleCluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.littleCluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.littleCluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.littleCluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.littleCluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.littleCluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.littleCluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.littleCluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.littleCluster.cpus.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::mean 6333886750.500000                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::stdev 8957467129.464577                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::min_value         1001                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::max_value  12667772500                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.littleCluster.cpus.power_state.pwrStateResidencyTicks::ON       616999                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED  12667773501                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.cpus.thread_0.numInsts           19                       # Number of Instructions committed (Count)
system.littleCluster.cpus.thread_0.numOps           19                       # Number of Ops committed (Count)
system.littleCluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.littleCluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.littleCluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.littleCluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.littleCluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.littleCluster.l2.overallMshrUncacheable::littleCluster.cpus.inst           10                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.l2.overallMshrUncacheable::littleCluster.cpus.data            2                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.l2.overallMshrUncacheable::total           12                       # number of overall MSHR uncacheable misses (Count)
system.littleCluster.l2.overallMshrUncacheableLatency::littleCluster.cpus.inst       530000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.l2.overallMshrUncacheableLatency::littleCluster.cpus.data       107000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.l2.overallMshrUncacheableLatency::total       637000                       # number of overall MSHR uncacheable ticks (Tick)
system.littleCluster.l2.overallAvgMshrUncacheableLatency::littleCluster.cpus.inst        53000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.l2.overallAvgMshrUncacheableLatency::littleCluster.cpus.data        53500                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.l2.overallAvgMshrUncacheableLatency::total 53083.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.littleCluster.l2.replacements                0                       # number of replacements (Count)
system.littleCluster.l2.ReadReq.mshrUncacheable::littleCluster.cpus.inst           10                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.l2.ReadReq.mshrUncacheable::littleCluster.cpus.data            2                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.l2.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.littleCluster.l2.ReadReq.mshrUncacheableLatency::littleCluster.cpus.inst       530000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.l2.ReadReq.mshrUncacheableLatency::littleCluster.cpus.data       107000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.l2.ReadReq.mshrUncacheableLatency::total       637000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.littleCluster.l2.ReadReq.avgMshrUncacheableLatency::littleCluster.cpus.inst        53000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.l2.ReadReq.avgMshrUncacheableLatency::littleCluster.cpus.data        53500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.l2.ReadReq.avgMshrUncacheableLatency::total 53083.333333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.littleCluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.l2.tags.tagsInUse              0                       # Average ticks per tags in use ((Tick/Count))
system.littleCluster.l2.tags.totalRefs              0                       # Total number of references to valid blocks. (Count)
system.littleCluster.l2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.littleCluster.l2.tags.avgRefs              nan                       # Average number of references to valid blocks. ((Count/Count))
system.littleCluster.l2.tags.warmupTick             0                       # The tick when the warmup percentage was hit. (Tick)
system.littleCluster.l2.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.littleCluster.l2.tags.dataAccesses            0                       # Number of data accesses (Count)
system.littleCluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.toL2Bus.transDist::ReadReq           12                       # Transaction distribution (Count)
system.littleCluster.toL2Bus.transDist::ReadResp           12                       # Transaction distribution (Count)
system.littleCluster.toL2Bus.pktCount_system.littleCluster.cpus.icache.mem_side_port::system.littleCluster.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.littleCluster.toL2Bus.pktCount_system.littleCluster.cpus.dcache.mem_side_port::system.littleCluster.l2.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.littleCluster.toL2Bus.pktCount::total           24                       # Packet count per connected requestor and responder (Count)
system.littleCluster.toL2Bus.pktSize_system.littleCluster.cpus.icache.mem_side_port::system.littleCluster.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.littleCluster.toL2Bus.pktSize_system.littleCluster.cpus.dcache.mem_side_port::system.littleCluster.l2.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.littleCluster.toL2Bus.pktSize::total          656                       # Cumulative packet size per connected requestor and responder (Byte)
system.littleCluster.toL2Bus.snoops                 0                       # Total snoops (Count)
system.littleCluster.toL2Bus.snoopTraffic            0                       # Total snoop traffic (Byte)
system.littleCluster.toL2Bus.snoopFanout::samples           12                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::0           12    100.00%    100.00% # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.snoopFanout::total           12                       # Request fanout histogram (Count)
system.littleCluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.littleCluster.toL2Bus.reqLayer0.occupancy        12000                       # Layer occupancy (ticks) (Tick)
system.littleCluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.littleCluster.toL2Bus.respLayer0.occupancy        20000                       # Layer occupancy (ticks) (Tick)
system.littleCluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.littleCluster.toL2Bus.respLayer1.occupancy         4000                       # Layer occupancy (ticks) (Tick)
system.littleCluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.littleCluster.toL2Bus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
system.littleCluster.toL2Bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.littleCluster.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.littleCluster.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.littleCluster.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.littleCluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.littleCluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrls.bytesRead::bigCluster.cpus.mmu.dtb_walker         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::bigCluster.cpus.mmu.itb_walker          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::bigCluster.cpus.inst        97504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::bigCluster.cpus.data     19337120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::littleCluster.cpus.data            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            19437768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::bigCluster.cpus.inst        97504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           97504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     20503104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::bigCluster.cpus.data        24692                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         20527796                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::bigCluster.cpus.mmu.dtb_walker           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::bigCluster.cpus.mmu.itb_walker           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::bigCluster.cpus.inst         3376                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::bigCluster.cpus.data       302146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::littleCluster.cpus.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               305572                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         320361                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::bigCluster.cpus.data         3087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              323448                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::bigCluster.cpus.mmu.dtb_walker       181870                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::bigCluster.cpus.mmu.itb_walker        65675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::bigCluster.cpus.inst      7696637                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::bigCluster.cpus.data   1526407005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::littleCluster.cpus.data          631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1534351818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::bigCluster.cpus.inst      7696637                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            7696637                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks       1618445848                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::bigCluster.cpus.data      1949103                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total            1620394951                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks       1618445848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::bigCluster.cpus.mmu.dtb_walker       181870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::bigCluster.cpus.mmu.itb_walker        65675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::bigCluster.cpus.inst      7696637                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::bigCluster.cpus.data   1528356108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::littleCluster.cpus.data          631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            3154746769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 3904                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                7238                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                3792                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               3792                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        320361                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2615                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               217                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             299763                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            299762                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3334                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            1                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          38216                       # Transaction distribution (Count)
system.membus.pktCount_system.bigCluster.l2.mem_side_port::system.mem_ctrls.port       978725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bigCluster.l2.mem_side_port::system.iobridge.cpu_side_port         4214                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bigCluster.l2.mem_side_port::system.realview.bootmem.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bigCluster.l2.mem_side_port::total       982971                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.littleCluster.l2.mem_side_port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.littleCluster.l2.mem_side_port::system.realview.bootmem.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.littleCluster.l2.mem_side_port::total           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  982995                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.bigCluster.l2.mem_side_port::system.mem_ctrls.port     39965492                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bigCluster.l2.mem_side_port::system.iobridge.cpu_side_port         6325                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bigCluster.l2.mem_side_port::system.realview.bootmem.port          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bigCluster.l2.mem_side_port::total     39972037                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.littleCluster.l2.mem_side_port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.littleCluster.l2.mem_side_port::system.realview.bootmem.port          648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.littleCluster.l2.mem_side_port::total          656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 39972693                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             349493                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   349493    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               349493                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2149545266                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             3286000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy               33828                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1527056000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy              54000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         666767                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       325191                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::bigCluster.cpus.inst          192                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::bigCluster.cpus.data           28                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::littleCluster.cpus.inst          640                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::littleCluster.cpus.data            8                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total          868                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::bigCluster.cpus.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::littleCluster.cpus.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total          832                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::bigCluster.cpus.inst           12                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::bigCluster.cpus.data            4                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::littleCluster.cpus.inst           10                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::littleCluster.cpus.data            1                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            27                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::bigCluster.cpus.inst        15156                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::bigCluster.cpus.data         2210                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::littleCluster.cpus.inst        50519                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::littleCluster.cpus.data          631                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total           68517                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::bigCluster.cpus.inst        15156                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::littleCluster.cpus.inst        50519                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total        65675                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::bigCluster.cpus.inst        15156                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::bigCluster.cpus.data         2210                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::littleCluster.cpus.inst        50519                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::littleCluster.cpus.data          631                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total          68517                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12668390500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        2                       # number of quiesce instructions executed (Count)
system.littleCluster.cpus.idleCycles              611                       # Total number of cycles that the object has spent stopped (Unspecified)
system.littleCluster.cpus.tickCycles               70                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
