// Seed: 1060070002
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15
);
  wire id_17;
  assign id_0 = id_2 << 1'b0;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  tri  id_2
);
  assign id_1 = 1 > id_2;
  module_0(
      id_0, id_2, id_2, id_0, id_2, id_1, id_2, id_0, id_1, id_1, id_2, id_2, id_0, id_2, id_2, id_2
  );
endmodule
