[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: No timescale set for "m1".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: Compile module "work@m1".

[NTE:CP0309] ${SURELOG_DIR}/tests/TfCalls/top.v:1:29: Implicit port type (wire) for "out".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: Top level module "work@m1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                               1
design                                                 1
initial                                                1
logic_net                                              4
logic_typespec                                         6
module_inst                                            2
port                                                   4
ref_obj                                                5
ref_typespec                                           6
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m1)
|vpiName:work@m1
|uhdmallModules:
\_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@m1)
  |vpiFullName:work@m1
  |vpiDefName:work@m1
  |vpiNet:
  \_logic_net: (work@m1.clk), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiFullName:work@m1.clk
  |vpiNet:
  \_logic_net: (work@m1.out), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiFullName:work@m1.out
  |vpiPort:
  \_port: (clk), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@m1.clk.clk), line:1:17, endln:1:20
      |vpiParent:
      \_port: (clk), line:1:17, endln:1:20
      |vpiName:clk
      |vpiFullName:work@m1.clk.clk
      |vpiActual:
      \_logic_net: (work@m1.clk), line:1:17, endln:1:20
    |vpiTypedef:
    \_ref_typespec: (work@m1.clk)
      |vpiParent:
      \_port: (clk), line:1:17, endln:1:20
      |vpiFullName:work@m1.clk
      |vpiActual:
      \_logic_typespec: , line:1:17, endln:1:17
  |vpiPort:
  \_port: (out), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@m1.out.out), line:1:29, endln:1:32
      |vpiParent:
      \_port: (out), line:1:29, endln:1:32
      |vpiName:out
      |vpiFullName:work@m1.out.out
      |vpiActual:
      \_logic_net: (work@m1.out), line:1:29, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@m1.out)
      |vpiParent:
      \_port: (out), line:1:29, endln:1:32
      |vpiFullName:work@m1.out
      |vpiActual:
      \_logic_typespec: , line:1:29, endln:1:29
  |vpiProcess:
  \_initial: , line:2:3, endln:4:6
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiStmt:
    \_begin: (work@m1), line:2:11, endln:4:6
      |vpiParent:
      \_initial: , line:2:3, endln:4:6
      |vpiFullName:work@m1
      |vpiStmt:
      \_sys_func_call: ($display), line:3:5, endln:3:24
        |vpiParent:
        \_begin: (work@m1), line:2:11, endln:4:6
        |vpiArgument:
        \_constant: , line:3:14, endln:3:18
          |vpiParent:
          \_sys_func_call: ($display), line:3:5, endln:3:24
          |vpiDecompile:"%d"
          |vpiSize:16
          |STRING:%d
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@m1.clk), line:3:20, endln:3:23
          |vpiParent:
          \_sys_func_call: ($display), line:3:5, endln:3:24
          |vpiName:clk
          |vpiFullName:work@m1.clk
          |vpiActual:
          \_logic_net: (work@m1.clk), line:1:17, endln:1:20
        |vpiName:$display
|uhdmtopModules:
\_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
  |vpiName:work@m1
  |vpiDefName:work@m1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@m1.clk), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@m1.clk)
      |vpiParent:
      \_logic_net: (work@m1.clk), line:1:17, endln:1:20
      |vpiFullName:work@m1.clk
      |vpiActual:
      \_logic_typespec: , line:1:17, endln:1:17
    |vpiName:clk
    |vpiFullName:work@m1.clk
  |vpiNet:
  \_logic_net: (work@m1.out), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@m1.out)
      |vpiParent:
      \_logic_net: (work@m1.out), line:1:29, endln:1:32
      |vpiFullName:work@m1.out
      |vpiActual:
      \_logic_typespec: , line:1:29, endln:1:29
    |vpiName:out
    |vpiFullName:work@m1.out
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@m1.clk), line:1:17, endln:1:20
      |vpiParent:
      \_port: (clk), line:1:17, endln:1:20
      |vpiName:clk
      |vpiFullName:work@m1.clk
      |vpiActual:
      \_logic_net: (work@m1.clk), line:1:17, endln:1:20
    |vpiTypedef:
    \_ref_typespec: (work@m1.clk)
      |vpiParent:
      \_port: (clk), line:1:17, endln:1:20
      |vpiFullName:work@m1.clk
      |vpiActual:
      \_logic_typespec: , line:1:17, endln:1:17
  |vpiPort:
  \_port: (out), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@m1.out), line:1:29, endln:1:32
      |vpiParent:
      \_port: (out), line:1:29, endln:1:32
      |vpiName:out
      |vpiFullName:work@m1.out
      |vpiActual:
      \_logic_net: (work@m1.out), line:1:29, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@m1.out)
      |vpiParent:
      \_port: (out), line:1:29, endln:1:32
      |vpiFullName:work@m1.out
      |vpiActual:
      \_logic_typespec: , line:1:29, endln:1:29
  |vpiProcess:
  \_initial: , line:2:3, endln:4:6
\_weaklyReferenced:
\_logic_typespec: , line:1:17, endln:1:17
\_logic_typespec: , line:1:29, endln:1:29
\_logic_typespec: , line:1:17, endln:1:17
  |vpiParent:
  \_logic_net: (work@m1.clk), line:1:17, endln:1:20
\_logic_typespec: , line:1:29, endln:1:29
  |vpiParent:
  \_logic_net: (work@m1.out), line:1:29, endln:1:32
\_logic_typespec: , line:1:17, endln:1:17
\_logic_typespec: , line:1:29, endln:1:29
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/TfCalls/top.v | ${SURELOG_DIR}/build/regression/TfCalls/roundtrip/top_000.v | 1 | 5 |