;chisel3.BuildInfo$@527a8665
circuit DecodeTestModule : 
  module DecodeTestModule : 
    input clock : Clock
    input reset : UInt<1>
    input i : UInt<2>
    
    wire unminimizedI : UInt<2> @[pla.scala 62:22]
    node invInputs = not(unminimizedI) @[pla.scala 63:21]
    wire unminimizedO : UInt<1> @[pla.scala 66:23]
    node hi = bits(invInputs, 0, 0) @[pla.scala 77:31]
    node lo = bits(unminimizedI, 1, 1) @[pla.scala 76:47]
    node _T = cat(hi, lo) @[Cat.scala 30:58]
    node orMatrixOutputs_hi = andr(_T) @[pla.scala 84:13]
    node hi_1 = bits(unminimizedI, 0, 0) @[pla.scala 76:47]
    node lo_1 = bits(invInputs, 1, 1) @[pla.scala 77:31]
    node _T_1 = cat(hi_1, lo_1) @[Cat.scala 30:58]
    node orMatrixOutputs_lo = andr(_T_1) @[pla.scala 84:13]
    node _orMatrixOutputs_T = cat(orMatrixOutputs_hi, orMatrixOutputs_lo) @[Cat.scala 30:58]
    node orMatrixOutputs = orr(_orMatrixOutputs_T) @[pla.scala 100:41]
    node invMatrixOutputs = bits(orMatrixOutputs, 0, 0) @[pla.scala 110:56]
    unminimizedO <= invMatrixOutputs @[pla.scala 115:13]
    unminimizedI <= i @[MinimizerSpec.scala 14:16]
    wire minimizedO_plaInput : UInt<2> @[pla.scala 62:22]
    node minimizedO_invInputs = not(minimizedO_plaInput) @[pla.scala 63:21]
    wire minimizedO : UInt<1> @[pla.scala 66:23]
    node minimizedO_hi = bits(minimizedO_plaInput, 0, 0) @[pla.scala 76:47]
    node minimizedO_lo = bits(minimizedO_invInputs, 1, 1) @[pla.scala 77:31]
    node _minimizedO_T = cat(minimizedO_hi, minimizedO_lo) @[Cat.scala 30:58]
    node minimizedO_orMatrixOutputs_hi = andr(_minimizedO_T) @[pla.scala 84:13]
    node minimizedO_hi_1 = bits(minimizedO_invInputs, 0, 0) @[pla.scala 77:31]
    node minimizedO_lo_1 = bits(minimizedO_plaInput, 1, 1) @[pla.scala 76:47]
    node _minimizedO_T_1 = cat(minimizedO_hi_1, minimizedO_lo_1) @[Cat.scala 30:58]
    node minimizedO_orMatrixOutputs_lo = andr(_minimizedO_T_1) @[pla.scala 84:13]
    node _minimizedO_orMatrixOutputs_T = cat(minimizedO_orMatrixOutputs_hi, minimizedO_orMatrixOutputs_lo) @[Cat.scala 30:58]
    node minimizedO_orMatrixOutputs = orr(_minimizedO_orMatrixOutputs_T) @[pla.scala 100:41]
    node minimizedO_invMatrixOutputs = bits(minimizedO_orMatrixOutputs, 0, 0) @[pla.scala 110:56]
    minimizedO <= minimizedO_invMatrixOutputs @[pla.scala 115:13]
    minimizedO_plaInput <= i @[decoder.scala 30:16]
    node _T_2 = and(i, UInt<2>("h03")) @[MinimizerSpec.scala 19:48]
    node _T_3 = eq(UInt<2>("h02"), _T_2) @[MinimizerSpec.scala 19:48]
    node _T_4 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 19:72]
    node _T_5 = eq(UInt<1>("h01"), _T_4) @[MinimizerSpec.scala 19:72]
    node _T_6 = and(_T_3, _T_5) @[MinimizerSpec.scala 19:57]
    node _T_7 = and(i, UInt<2>("h03")) @[MinimizerSpec.scala 19:48]
    node _T_8 = eq(UInt<1>("h01"), _T_7) @[MinimizerSpec.scala 19:48]
    node _T_9 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 19:72]
    node _T_10 = eq(UInt<1>("h01"), _T_9) @[MinimizerSpec.scala 19:72]
    node _T_11 = and(_T_8, _T_10) @[MinimizerSpec.scala 19:57]
    node _T_12 = and(i, UInt<2>("h03")) @[MinimizerSpec.scala 20:34]
    node _T_13 = eq(UInt<2>("h02"), _T_12) @[MinimizerSpec.scala 20:34]
    node _T_14 = eq(_T_13, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_15 = and(i, UInt<2>("h03")) @[MinimizerSpec.scala 20:34]
    node _T_16 = eq(UInt<1>("h01"), _T_15) @[MinimizerSpec.scala 20:34]
    node _T_17 = eq(_T_16, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_18 = and(_T_14, _T_17) @[MinimizerSpec.scala 20:50]
    node _T_19 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 20:70]
    node _T_20 = eq(UInt<1>("h00"), _T_19) @[MinimizerSpec.scala 20:70]
    node _T_21 = and(_T_18, _T_20) @[MinimizerSpec.scala 20:56]
    node _T_22 = or(_T_6, _T_11) @[MinimizerSpec.scala 20:99]
    node _T_23 = or(_T_22, _T_21) @[MinimizerSpec.scala 20:99]
    node _T_24 = bits(reset, 0, 0) @[MinimizerSpec.scala 17:43]
    node _T_25 = eq(_T_24, UInt<1>("h00")) @[MinimizerSpec.scala 17:43]
    when _T_25 : @[MinimizerSpec.scala 17:43]
      assert(clock, _T_23, UInt<1>(1), "") : SIM @[MinimizerSpec.scala 17:43]
      skip @[MinimizerSpec.scala 17:43]
    
