// Seed: 1999436274
module module_0 ();
  always @(id_1) id_1 <= 1;
  module_2();
  assign id_1 = 1'b0;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  not (id_2, id_5);
  module_0();
endmodule
module module_2;
  tri id_2 = 1'd0;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
