# Brute-Force Matrix Accelerator

FSM-controlled multiply-accumulate engine.

## Architecture

Control FSM + datapath (3 register files: X, C, R).

## Files

- `rtl/` — Verilog sources
- `tb/` — Testbench with processor emulation

## Status

RTL functional. Synthesis flows pending.
