# TCL File Generated by Component Editor 16.1
# Tue May 01 00:57:06 BRT 2018
# DO NOT MODIFY


# 
# Communication_Module "COMM" v1.4
#  2018.05.01.00:57:06
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Communication_Module
# 
set_module_property DESCRIPTION ""
set_module_property NAME Communication_Module
set_module_property VERSION 1.4
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME COMM
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL comm_component_ent
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file SPWC_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/REGISTERS/SPWC_MM_REGISTERS_PKG.vhd
add_fileset_file SPWC_RX_DATA_DC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_RX_DATA_DC_FIFO_PKG.vhd
add_fileset_file SPWC_TX_DATA_DC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_TX_DATA_DC_FIFO_PKG.vhd
add_fileset_file spwc_dc_data_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/altera_ipcore/dcfifo/spwc_dc_data_fifo/spwc_dc_data_fifo.vhd
add_fileset_file SPWC_DATA_DC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd
add_fileset_file SPWC_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_BUS_CONTROLLER_PKG.vhd
add_fileset_file SPWC_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_RX_BUS_CONTROLLER.vhd
add_fileset_file SPWC_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_TX_BUS_CONTROLLER.vhd
add_fileset_file spwpkg.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwpkg.vhd
add_fileset_file spwlink.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecv.vhd
add_fileset_file spwrecvfront_fast.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecvfront_fast.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecvfront_generic.vhd
add_fileset_file spwxmit.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwxmit.vhd
add_fileset_file spwxmit_fast.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwxmit_fast.vhd
add_fileset_file streamtest.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/streamtest.vhd
add_fileset_file syncdff.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/syncdff.vhd
add_fileset_file spwstream.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwstream.vhd
add_fileset_file SPWC_CODEC_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_PKG.vhd
add_fileset_file SPWC_CODEC.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC.vhd
add_fileset_file spw_backdoor_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/spw_backdoor_dc_fifo/spw_backdoor_dc_fifo.vhd
add_fileset_file SPWC_CODEC_LOOPBACK.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_LOOPBACK.vhd
add_fileset_file spwc_clk100_codec_commands_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/clk100_codec_commands_dc_fifo/spwc_clk100_codec_commands_dc_fifo.vhd
add_fileset_file spwc_clk200_codec_commands_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/clk200_codec_commands_dc_fifo/spwc_clk200_codec_commands_dc_fifo.vhd
add_fileset_file SPWC_CODEC_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_CONTROLLER.vhd
add_fileset_file SPWC_TOPFILE.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/SPWC_TOPFILE.vhd
add_fileset_file TRAN_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/REGISTERS/TRAN_MM_REGISTERS_PKG.vhd
add_fileset_file TRAN_BURST_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/REGISTERS/TRAN_BURST_REGISTERS_PKG.vhd
add_fileset_file TRAN_AVS_DATA_SC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/TRAN_AVS_DATA_SC_FIFO_PKG.vhd
add_fileset_file tran_avs_sc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/altera_ipcore/scfifo/tran_avs_sc_fifo/tran_avs_sc_fifo.vhd
add_fileset_file TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd
add_fileset_file AVS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_CONTROLLER_PKG.vhd
add_fileset_file AVS_RX_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_RX_CONTROLLER.vhd
add_fileset_file AVS_TX_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_TX_CONTROLLER.vhd
add_fileset_file TRAN_BUS_SC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/TRAN_BUS_SC_FIFO_PKG.vhd
add_fileset_file tran_bus_sc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/altera_ipcore/scfifo/tran_bus_sc_fifo/tran_bus_sc_fifo.vhd
add_fileset_file TRAN_BUS_SC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd
add_fileset_file TRAN_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_BUS_CONTROLLER_PKG.vhd
add_fileset_file TRAN_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_RX_BUS_CONTROLLER.vhd
add_fileset_file TRAN_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_TX_BUS_CONTROLLER.vhd
add_fileset_file TRAN_RX_INTERFACE_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/INTERFACE_CONTROLLER/TRAN_RX_INTERFACE_CONTROLLER.vhd
add_fileset_file TRAN_TX_INTERFACE_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/INTERFACE_CONTROLLER/TRAN_TX_INTERFACE_CONTROLLER.vhd
add_fileset_file TRAN_TOPFILE.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/TRAN_TOPFILE.vhd
add_fileset_file COMM_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/REGISTERS/COMM_MM_REGISTERS_PKG.vhd
add_fileset_file COMM_BURST_REGISTERS_PKG.vhd VHDL PATH Communications_Module/REGISTERS/COMM_BURST_REGISTERS_PKG.vhd
add_fileset_file COMM_AVS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/AVS_CONTROLLER/COMM_AVS_CONTROLLER_PKG.vhd
add_fileset_file COMM_AVALON_MM_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_PKG.vhd
add_fileset_file COMM_AVALON_BURST_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_PKG.vhd
add_fileset_file COMM_PIPELINE_FIFO_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_PIPELINE_FIFO_PKG.vhd
add_fileset_file comm_pipeline_sc_fifo.vhd VHDL PATH Communications_Module/AVALON/altera_ipcore/scfifo/pipeline_sc_fifo/comm_pipeline_sc_fifo.vhd
add_fileset_file COMM_AVALON_MM_READ.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_READ.vhd
add_fileset_file COMM_AVALON_MM_WRITE.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_WRITE.vhd
add_fileset_file COMM_AVALON_BURST_READ.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_READ.vhd
add_fileset_file COMM_AVALON_BURST_WRITE.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_WRITE.vhd
add_fileset_file COMM_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_BUS_CONTROLLER_PKG.vhd
add_fileset_file COMM_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_RX_BUS_CONTROLLER.vhd
add_fileset_file COMM_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_TX_BUS_CONTROLLER.vhd
add_fileset_file COMM_TOPFILE.vhd VHDL PATH Communications_Module/COMM_TOPFILE.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL comm_component_ent
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file SPWC_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/REGISTERS/SPWC_MM_REGISTERS_PKG.vhd
add_fileset_file SPWC_RX_DATA_DC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_RX_DATA_DC_FIFO_PKG.vhd
add_fileset_file SPWC_TX_DATA_DC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_TX_DATA_DC_FIFO_PKG.vhd
add_fileset_file spwc_dc_data_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/altera_ipcore/dcfifo/spwc_dc_data_fifo/spwc_dc_data_fifo.vhd
add_fileset_file SPWC_DATA_DC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/DATA_DC_FIFO/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd
add_fileset_file SPWC_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_BUS_CONTROLLER_PKG.vhd
add_fileset_file SPWC_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_RX_BUS_CONTROLLER.vhd
add_fileset_file SPWC_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/BUS_CONTROLLER/SPWC_TX_BUS_CONTROLLER.vhd
add_fileset_file spwpkg.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwpkg.vhd
add_fileset_file spwlink.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecv.vhd
add_fileset_file spwrecvfront_fast.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecvfront_fast.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwrecvfront_generic.vhd
add_fileset_file spwxmit.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwxmit.vhd
add_fileset_file spwxmit_fast.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwxmit_fast.vhd
add_fileset_file streamtest.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/streamtest.vhd
add_fileset_file syncdff.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/syncdff.vhd
add_fileset_file spwstream.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/spacewire_light_codec/spwstream.vhd
add_fileset_file SPWC_CODEC_PKG.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_PKG.vhd
add_fileset_file SPWC_CODEC.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC.vhd
add_fileset_file spw_backdoor_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/spw_backdoor_dc_fifo/spw_backdoor_dc_fifo.vhd
add_fileset_file SPWC_CODEC_LOOPBACK.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_LOOPBACK.vhd
add_fileset_file spwc_clk100_codec_commands_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/clk100_codec_commands_dc_fifo/spwc_clk100_codec_commands_dc_fifo.vhd
add_fileset_file spwc_clk200_codec_commands_dc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/altera_ipcore/dcfifo/clk200_codec_commands_dc_fifo/spwc_clk200_codec_commands_dc_fifo.vhd
add_fileset_file SPWC_CODEC_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/CODEC_CONTROLLER/SPWC_CODEC_CONTROLLER.vhd
add_fileset_file SPWC_TOPFILE.vhd VHDL PATH Communications_Module/INTERFACES/SpW_Interface/SPWC_TOPFILE.vhd
add_fileset_file TRAN_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/REGISTERS/TRAN_MM_REGISTERS_PKG.vhd
add_fileset_file TRAN_BURST_REGISTERS_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/REGISTERS/TRAN_BURST_REGISTERS_PKG.vhd
add_fileset_file TRAN_AVS_DATA_SC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/TRAN_AVS_DATA_SC_FIFO_PKG.vhd
add_fileset_file tran_avs_sc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/altera_ipcore/scfifo/tran_avs_sc_fifo/tran_avs_sc_fifo.vhd
add_fileset_file TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_SC_FIFO/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd
add_fileset_file AVS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_CONTROLLER_PKG.vhd
add_fileset_file AVS_RX_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_RX_CONTROLLER.vhd
add_fileset_file AVS_TX_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/AVS_CONTROLLER/AVS_TX_CONTROLLER.vhd
add_fileset_file TRAN_BUS_SC_FIFO_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/TRAN_BUS_SC_FIFO_PKG.vhd
add_fileset_file tran_bus_sc_fifo.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/altera_ipcore/scfifo/tran_bus_sc_fifo/tran_bus_sc_fifo.vhd
add_fileset_file TRAN_BUS_SC_FIFO_INSTANTIATION.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_SC_FIFO/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd
add_fileset_file TRAN_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_BUS_CONTROLLER_PKG.vhd
add_fileset_file TRAN_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_RX_BUS_CONTROLLER.vhd
add_fileset_file TRAN_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/BUS_CONTROLLER/TRAN_TX_BUS_CONTROLLER.vhd
add_fileset_file TRAN_RX_INTERFACE_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/INTERFACE_CONTROLLER/TRAN_RX_INTERFACE_CONTROLLER.vhd
add_fileset_file TRAN_TX_INTERFACE_CONTROLLER.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/INTERFACE_CONTROLLER/TRAN_TX_INTERFACE_CONTROLLER.vhd
add_fileset_file TRAN_TOPFILE.vhd VHDL PATH Communications_Module/INTERFACES/Transparent_Interface/TRAN_TOPFILE.vhd
add_fileset_file COMM_MM_REGISTERS_PKG.vhd VHDL PATH Communications_Module/REGISTERS/COMM_MM_REGISTERS_PKG.vhd
add_fileset_file COMM_BURST_REGISTERS_PKG.vhd VHDL PATH Communications_Module/REGISTERS/COMM_BURST_REGISTERS_PKG.vhd
add_fileset_file COMM_AVS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/AVS_CONTROLLER/COMM_AVS_CONTROLLER_PKG.vhd
add_fileset_file COMM_AVALON_MM_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_PKG.vhd
add_fileset_file COMM_AVALON_BURST_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_PKG.vhd
add_fileset_file COMM_PIPELINE_FIFO_PKG.vhd VHDL PATH Communications_Module/AVALON/COMM_PIPELINE_FIFO_PKG.vhd
add_fileset_file comm_pipeline_sc_fifo.vhd VHDL PATH Communications_Module/AVALON/altera_ipcore/scfifo/pipeline_sc_fifo/comm_pipeline_sc_fifo.vhd
add_fileset_file COMM_AVALON_MM_READ.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_READ.vhd
add_fileset_file COMM_AVALON_MM_WRITE.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_MM_WRITE.vhd
add_fileset_file COMM_AVALON_BURST_READ.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_READ.vhd
add_fileset_file COMM_AVALON_BURST_WRITE.vhd VHDL PATH Communications_Module/AVALON/COMM_AVALON_BURST_WRITE.vhd
add_fileset_file COMM_BUS_CONTROLLER_PKG.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_BUS_CONTROLLER_PKG.vhd
add_fileset_file COMM_RX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_RX_BUS_CONTROLLER.vhd
add_fileset_file COMM_TX_BUS_CONTROLLER.vhd VHDL PATH Communications_Module/BUS_CONTROLLER/COMM_TX_BUS_CONTROLLER.vhd
add_fileset_file COMM_TOPFILE.vhd VHDL PATH Communications_Module/COMM_TOPFILE.vhd TOP_LEVEL_FILE

# 
# parameters
# 


# 
# display items
# 


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock_sink_100
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end conduit_end_spw_si spw_si_signal Input 1
add_interface_port conduit_end conduit_end_spw_di spw_di_signal Input 1
add_interface_port conduit_end conduit_end_spw_do spw_do_signal Output 1
add_interface_port conduit_end conduit_end_spw_so spw_so_signal Output 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink_100
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point interrupt_sender
# 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint ""
set_interface_property interrupt_sender associatedClock clock_sink_100
set_interface_property interrupt_sender associatedReset reset_sink
set_interface_property interrupt_sender bridgedReceiverOffset ""
set_interface_property interrupt_sender bridgesToReceiver ""
set_interface_property interrupt_sender ENABLED true
set_interface_property interrupt_sender EXPORT_OF ""
set_interface_property interrupt_sender PORT_NAME_MAP ""
set_interface_property interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port interrupt_sender interrupt_sender_irq irq Output 1


# 
# connection point avalon_mm_data_slave
# 
add_interface avalon_mm_data_slave avalon end
set_interface_property avalon_mm_data_slave addressUnits WORDS
set_interface_property avalon_mm_data_slave associatedClock clock_sink_100
set_interface_property avalon_mm_data_slave associatedReset reset_sink
set_interface_property avalon_mm_data_slave bitsPerSymbol 8
set_interface_property avalon_mm_data_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_data_slave burstcountUnits WORDS
set_interface_property avalon_mm_data_slave explicitAddressSpan 0
set_interface_property avalon_mm_data_slave holdTime 0
set_interface_property avalon_mm_data_slave linewrapBursts false
set_interface_property avalon_mm_data_slave maximumPendingReadTransactions 16
set_interface_property avalon_mm_data_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_data_slave readLatency 0
set_interface_property avalon_mm_data_slave readWaitTime 1
set_interface_property avalon_mm_data_slave setupTime 0
set_interface_property avalon_mm_data_slave timingUnits Cycles
set_interface_property avalon_mm_data_slave writeWaitTime 0
set_interface_property avalon_mm_data_slave ENABLED true
set_interface_property avalon_mm_data_slave EXPORT_OF ""
set_interface_property avalon_mm_data_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_data_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_data_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_data_slave avalon_mm_data_slave_address address Input 26
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_read read Input 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_readdata readdata Output 64
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_waitrequest waitrequest Output 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_burstcount burstcount Input 8
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_byteenable byteenable Input 8
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_readdatavalid readdatavalid Output 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_write write Input 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_writedata writedata Input 64
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_mm_registers_slave
# 
add_interface avalon_mm_registers_slave avalon end
set_interface_property avalon_mm_registers_slave addressUnits WORDS
set_interface_property avalon_mm_registers_slave associatedClock clock_sink_100
set_interface_property avalon_mm_registers_slave associatedReset reset_sink
set_interface_property avalon_mm_registers_slave bitsPerSymbol 8
set_interface_property avalon_mm_registers_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_registers_slave burstcountUnits WORDS
set_interface_property avalon_mm_registers_slave explicitAddressSpan 0
set_interface_property avalon_mm_registers_slave holdTime 0
set_interface_property avalon_mm_registers_slave linewrapBursts false
set_interface_property avalon_mm_registers_slave maximumPendingReadTransactions 0
set_interface_property avalon_mm_registers_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_registers_slave readLatency 0
set_interface_property avalon_mm_registers_slave readWaitTime 1
set_interface_property avalon_mm_registers_slave setupTime 0
set_interface_property avalon_mm_registers_slave timingUnits Cycles
set_interface_property avalon_mm_registers_slave writeWaitTime 0
set_interface_property avalon_mm_registers_slave ENABLED true
set_interface_property avalon_mm_registers_slave EXPORT_OF ""
set_interface_property avalon_mm_registers_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_registers_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_registers_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_address address Input 8
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_write write Input 1
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_writedata writedata Input 32
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_read read Input 1
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_readdata readdata Output 32
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_waitrequest waitrequest Output 1
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink_100
# 
add_interface clock_sink_100 clock end
set_interface_property clock_sink_100 clockRate 0
set_interface_property clock_sink_100 ENABLED true
set_interface_property clock_sink_100 EXPORT_OF ""
set_interface_property clock_sink_100 PORT_NAME_MAP ""
set_interface_property clock_sink_100 CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink_100 SVD_ADDRESS_GROUP ""

add_interface_port clock_sink_100 clock_sink_100_clk100 clk Input 1


# 
# connection point clock_sink_200
# 
add_interface clock_sink_200 clock end
set_interface_property clock_sink_200 clockRate 0
set_interface_property clock_sink_200 ENABLED true
set_interface_property clock_sink_200 EXPORT_OF ""
set_interface_property clock_sink_200 PORT_NAME_MAP ""
set_interface_property clock_sink_200 CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink_200 SVD_ADDRESS_GROUP ""

add_interface_port clock_sink_200 clock_sink_200_clk200 clk Input 1

