 
cpldfit:  version O.76xd                            Xilinx Inc.
                                  No Fit Report
Design Name: RomEmuCtrl                          Date: 10-31-2011,  9:10AM
Device Used: XC95108-15-PC84
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RomEmuCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'i_HClk' based upon the LOC
   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
ERROR:Cpld:892 - Cannot place signal o_RAddr<10>. Consider reducing the
   collapsing input limit or the product term limit to prevent the fitter from
   creating high input and/or high product term functions.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
54 /108 ( 50%) 209 /540  ( 39%) 122/216 ( 56%)   33 /108 ( 31%) 46 /69  ( 67%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           4/18       10/36       10          12/90       4/12
FB2          18/18*      29/36       29          50/90      12/12*
FB3          12/18       22/36       22          44/90       2/12
FB4           6/18       16/36       16          14/90       3/11
FB5          11/18       29/36       42          59/90       1/11
FB6           3/18       16/36       16          30/90       0/11
             -----       -----                   -----       -----     
             54/108     122/216                 209/540     22/69 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   25          23    |  I/O              :    40      63
Output        :   20           6    |  GCK/IO           :     3       3
Bidirectional :   16          16    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     62          46

** Power Data **

There are 68 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 22 Outputs **

Signal                                    Total Total Loc     Pin  Pin     Pin     
Name                                      Pts   Inps          No.  Type    Use     
io_RData<0>                               3     4     FB1_14  10   GCK/I/O I/O     
io_RData<1>                               3     4     FB1_15  11   I/O     I/O     
io_RData<2>                               3     4     FB1_16  12   GCK/I/O I/O     
io_RData<3>                               3     4     FB1_17  13   I/O     I/O     
io_TData<3>                               2     4     FB2_2   71   I/O     I/O     
io_TData<4>                               2     4     FB2_3   72   I/O     I/O     
io_TData<5>                               2     4     FB2_5   74   GSR/I/O I/O     
io_TData<6>                               2     4     FB2_6   75   I/O     I/O     
io_TData<7>                               2     4     FB2_8   76   GTS/I/O I/O     
io_RData<4>                               3     4     FB2_9   77   GTS/I/O I/O     
io_RData<5>                               3     4     FB2_11  79   I/O     I/O     
io_RData<6>                               3     4     FB2_12  80   I/O     I/O     
io_RData<7>                               3     4     FB2_14  81   I/O     I/O     
o_nReset                                  3     5     FB2_15  82   I/O     O       
o_nROE                                    2     3     FB2_16  83   I/O     O       
o_nRWE                                    2     3     FB2_17  84   I/O     O       
o_RAddr<0>                                2     3     FB3_2   14   I/O     O       
o_RAddr<1>                                2     3     FB3_3   15   I/O     O       
io_TData<0>                               2     4     FB4_14  68   I/O     I/O     
io_TData<1>                               2     4     FB4_15  69   I/O     I/O     
io_TData<2>                               2     4     FB4_17  70   I/O     I/O     
o_HData                                   7     12    FB5_11  39   I/O     O       

** 32 Buried Nodes **

Signal                                    Total Total Loc     
Name                                      Pts   Inps          
r_AddrCount<1>                            2     5     FB2_1   
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST  2     5     FB2_4   
r_DataCount<2>                            3     6     FB2_7   
r_DataCount<3>                            4     7     FB2_10  
r_DataCount<1>                            4     7     FB2_13  
r_DataCount<0>                            6     7     FB2_18  
r_Addr<0>                                 4     7     FB3_5   
r_Addr<1>                                 4     8     FB3_6   
r_Addr<2>                                 4     9     FB3_8   
r_Addr<3>                                 4     10    FB3_9   
r_Addr<4>                                 4     11    FB3_11  
r_Addr<5>                                 4     12    FB3_12  
r_Addr<6>                                 4     13    FB3_14  
r_Addr<7>                                 4     14    FB3_15  
r_Addr<8>                                 4     15    FB3_16  
r_Addr<9>                                 4     16    FB3_17  
r_AddrCount<0>                            2     4     FB4_13  
r_nWE                                     3     8     FB4_16  
r_nOE                                     3     8     FB4_18  
r_Addr<10>                                4     18    FB5_2   
r_Addr<11>                                4     19    FB5_3   
r_Addr<12>                                4     20    FB5_5   
r_Addr<13>                                4     21    FB5_6   
r_Addr<14>                                4     22    FB5_8   
r_Addr<15>                                4     23    FB5_9   
r_Data<1>                                 7     12    FB5_12  
r_Data<2>                                 7     12    FB5_14  
r_Data<3>                                 7     12    FB5_15  
r_Data<4>                                 7     12    FB5_17  
r_Data<5>                                 11    11    FB6_2   
r_Data<6>                                 11    11    FB6_3   
r_Data<7>                                 8     10    FB6_5   

** 24 Inputs **

Signal                                    Loc     Pin  Pin     Pin     
Name                                              No.  Type    Use     
i_HCmd<0>                                 FB1_2   1    I/O     I
i_HCmd<1>                                 FB1_3   2    I/O     I
i_HCmd<2>                                 FB1_5   3    I/O     I
i_HData<0>                                FB1_6   4    I/O     I
i_HData<1>                                FB1_8   5    I/O     I
i_HData<2>                                FB1_9   6    I/O     I
i_HData<3>                                FB1_11  7    I/O     I
i_HClk                                    FB1_12  9    GCK/I/O GCK
i_TAddr<8>                                FB4_2   57   I/O     I
i_TAddr<9>                                FB4_3   58   I/O     I
i_TAddr<10>                               FB4_5   61   I/O     I
i_TAddr<11>                               FB4_6   62   I/O     I
i_TAddr<12>                               FB4_8   63   I/O     I
i_TAddr<13>                               FB4_9   65   I/O     I
i_TAddr<14>                               FB4_11  66   I/O     I
i_TAddr<15>                               FB4_12  67   I/O     I
i_TAddr<0>                                FB6_6   48   I/O     I
i_TAddr<1>                                FB6_8   50   I/O     I
i_TAddr<2>                                FB6_9   51   I/O     I
i_TAddr<3>                                FB6_11  52   I/O     I
i_TAddr<4>                                FB6_12  53   I/O     I
i_TAddr<5>                                FB6_14  54   I/O     I
i_TAddr<6>                                FB6_15  55   I/O     I
i_TAddr<7>                                FB6_17  56   I/O     I

Legend:
Pin No. - ~ - User Assigned
*************************  Summary of UnMapped Logic  ************************

** 14 Outputs **

Signal                                    Total Total User
Name                                      Pts   Inps  Assignment
o_RAddr<12>                               2     3     
o_RAddr<13>                               2     3     
o_RAddr<14>                               2     3     
o_RAddr<15>                               2     3     
o_RAddr<2>                                2     3     
o_RAddr<3>                                2     3     
o_RAddr<4>                                2     3     
o_RAddr<5>                                2     3     
o_RAddr<6>                                2     3     
o_RAddr<7>                                2     3     
o_RAddr<8>                                2     3     
o_RAddr<9>                                2     3     
o_RAddr<10>                               2     3     
o_RAddr<11>                               2     3     

** 2 Inputs **

Signal                                    User
Name                                      Assignment
i_nTOE                                    
i_nTWE                                    

**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/26
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3   2     I/O     I
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   3     I/O     I
(unused)              0       0     0   5     FB1_6   4     I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   5     I/O     I
(unused)              0       0     0   5     FB1_9   6     I/O     I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  7     I/O     I
(unused)              0       0     0   5     FB1_12  9     GCK/I/O GCK
(unused)              0       0     0   5     FB1_13        (b)     
io_RData<0>           3       0     0   2     FB1_14  10    GCK/I/O I/O
io_RData<1>           3       0     0   2     FB1_15  11    I/O     I/O
io_RData<2>           3       0     0   2     FB1_16  12    GCK/I/O I/O
io_RData<3>           3       0     0   2     FB1_17  13    I/O     I/O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: io_TData<3>.PIN    5: io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST   8: r_Data<1> 
  2: io_TData<2>.PIN    6: o_HData                                    9: r_Data<2> 
  3: io_TData<1>.PIN    7: o_nReset                                  10: r_Data<3> 
  4: io_TData<0>.PIN  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
io_RData<0>          ...XXXX................................. 4       4
io_RData<1>          ..X.X.XX................................ 4       4
io_RData<2>          .X..X.X.X............................... 4       4
io_RData<3>          X...X.X..X.............................. 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
r_AddrCount<1>        2       0     0   3     FB2_1         (b)     (b)
io_TData<3>           2       0     0   3     FB2_2   71    I/O     I/O
io_TData<4>           2       0     0   3     FB2_3   72    I/O     I/O
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST
                      2       0     0   3     FB2_4         (b)     (b)
io_TData<5>           2       0     0   3     FB2_5   74    GSR/I/O I/O
io_TData<6>           2       0     0   3     FB2_6   75    I/O     I/O
r_DataCount<2>        3       0     0   2     FB2_7         (b)     (b)
io_TData<7>           2       0     0   3     FB2_8   76    GTS/I/O I/O
io_RData<4>           3       0     0   2     FB2_9   77    GTS/I/O I/O
r_DataCount<3>        4       0     0   1     FB2_10        (b)     (b)
io_RData<5>           3       0     0   2     FB2_11  79    I/O     I/O
io_RData<6>           3       0     0   2     FB2_12  80    I/O     I/O
r_DataCount<1>        4       0     0   1     FB2_13        (b)     (b)
io_RData<7>           3       0     0   2     FB2_14  81    I/O     I/O
o_nReset              3       0     0   2     FB2_15  82    I/O     O
o_nROE                2       0     0   3     FB2_16  83    I/O     O
o_nRWE                2       0   \/1   2     FB2_17  84    I/O     O
r_DataCount<0>        6       1<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: io_TData<5>.PIN   11: io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST  21: r_Data<5> 
  2: io_TData<4>.PIN   12: io_RData<3>.PIN                           22: r_Data<6> 
  3: io_TData<7>.PIN   13: io_RData<4>.PIN                           23: r_Data<7> 
  4: io_TData<6>.PIN   14: io_RData<5>.PIN                           24: r_DataCount<0> 
  5: i_HCmd<0>         15: io_RData<6>.PIN                           25: r_DataCount<1> 
  6: i_HCmd<1>         16: io_RData<7>.PIN                           26: r_DataCount<2> 
  7: i_HCmd<2>         17: o_nReset                                  27: r_DataCount<3> 
  8: i_HData<0>        18: r_AddrCount<0>                            28: r_nOE 
  9: i_nTOE            19: r_AddrCount<1>                            29: r_nWE 
 10: i_nTWE            20: r_Data<4>                                

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_AddrCount<1>       ....XXX..........XX..................... 5       5
io_TData<3>          ........XX.X....X....................... 4       4
io_TData<4>          ........XX..X...X....................... 4       4
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST 
                     ........XX......X..........XX........... 5       5
io_TData<5>          ........XX...X..X....................... 4       4
io_TData<6>          ........XX....X.X....................... 4       4
r_DataCount<2>       ....XXX................XXX.............. 6       6
io_TData<7>          ........XX.....XX....................... 4       4
io_RData<4>          .X........X.....X..X.................... 4       4
r_DataCount<3>       ....XXX................XXXX............. 7       7
io_RData<5>          X.........X.....X...X................... 4       4
io_RData<6>          ...X......X.....X....X.................. 4       4
r_DataCount<1>       ....XXX................XXXX............. 7       7
io_RData<7>          ..X.......X.....X.....X................. 4       4
o_nReset             ....XXXX........X....................... 5       5
o_nROE               ........X.......X..........X............ 3       3
o_nRWE               .........X......X...........X........... 3       3
r_DataCount<0>       ....XXX................XXXX............. 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               22/14
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
o_RAddr<0>            2       0     0   3     FB3_2   14    I/O     O
o_RAddr<1>            2       0     0   3     FB3_3   15    I/O     O
(unused)              0       0     0   5     FB3_4         (b)     
r_Addr<0>             4       0     0   1     FB3_5   17    I/O     (b)
r_Addr<1>             4       0     0   1     FB3_6   18    I/O     (b)
(unused)              0       0     0   5     FB3_7         (b)     
r_Addr<2>             4       0     0   1     FB3_8   19    I/O     (b)
r_Addr<3>             4       0     0   1     FB3_9   20    I/O     (b)
(unused)              0       0     0   5     FB3_10        (b)     
r_Addr<4>             4       0     0   1     FB3_11  21    I/O     (b)
r_Addr<5>             4       0     0   1     FB3_12  23    I/O     (b)
(unused)              0       0     0   5     FB3_13        (b)     
r_Addr<6>             4       0     0   1     FB3_14  24    I/O     (b)
r_Addr<7>             4       0     0   1     FB3_15  25    I/O     (b)
r_Addr<8>             4       0     0   1     FB3_16  26    I/O     (b)
r_Addr<9>             4       0     0   1     FB3_17  31    I/O     (b)
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: i_HCmd<0>          9: i_TAddr<1>        16: r_Addr<5> 
  2: i_HCmd<1>         10: o_nReset          17: r_Addr<6> 
  3: i_HCmd<2>         11: r_Addr<0>         18: r_Addr<7> 
  4: i_HData<0>        12: r_Addr<1>         19: r_Addr<8> 
  5: i_HData<1>        13: r_Addr<2>         20: r_Addr<9> 
  6: i_HData<2>        14: r_Addr<3>         21: r_AddrCount<0> 
  7: i_HData<3>        15: r_Addr<4>         22: r_AddrCount<1> 
  8: i_TAddr<0>       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
o_RAddr<0>           .......X.XX............................. 3       3
o_RAddr<1>           ........XX.X............................ 3       3
r_Addr<0>            XXXX......X.........XX.................. 7       7
r_Addr<1>            XXX.X.....XX........XX.................. 8       8
r_Addr<2>            XXX..X....XXX.......XX.................. 9       9
r_Addr<3>            XXX...X...XXXX......XX.................. 10      10
r_Addr<4>            XXXX......XXXXX.....XX.................. 11      11
r_Addr<5>            XXX.X.....XXXXXX....XX.................. 12      12
r_Addr<6>            XXX..X....XXXXXXX...XX.................. 13      13
r_Addr<7>            XXX...X...XXXXXXXX..XX.................. 14      14
r_Addr<8>            XXXX......XXXXXXXXX.XX.................. 15      15
r_Addr<9>            XXX.X.....XXXXXXXXXXXX.................. 16      16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               16/20
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   57    I/O     I
(unused)              0       0     0   5     FB4_3   58    I/O     I
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   61    I/O     I
(unused)              0       0     0   5     FB4_6   62    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   63    I/O     I
(unused)              0       0     0   5     FB4_9   65    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  66    I/O     I
(unused)              0       0     0   5     FB4_12  67    I/O     I
r_AddrCount<0>        2       0     0   3     FB4_13        (b)     (b)
io_TData<0>           2       0     0   3     FB4_14  68    I/O     I/O
io_TData<1>           2       0     0   3     FB4_15  69    I/O     I/O
r_nWE                 3       0     0   2     FB4_16        (b)     (b)
io_TData<2>           2       0     0   3     FB4_17  70    I/O     I/O
r_nOE                 3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>          7: io_RData<1>.PIN   12: r_DataCount<1> 
  2: i_HCmd<1>          8: io_RData<2>.PIN   13: r_DataCount<2> 
  3: i_HCmd<2>          9: o_nReset          14: r_DataCount<3> 
  4: i_nTOE            10: r_AddrCount<0>    15: r_nOE 
  5: i_nTWE            11: r_DataCount<0>    16: r_nWE 
  6: io_RData<0>.PIN  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_AddrCount<0>       XXX......X.............................. 4       4
io_TData<0>          ...XXX..X............................... 4       4
io_TData<1>          ...XX.X.X............................... 4       4
r_nWE                XXX.......XXXX.X........................ 8       8
io_TData<2>          ...XX..XX............................... 4       4
r_nOE                XXX.......XXXXX......................... 8       8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
r_Addr<10>            4       0     0   1     FB5_2   32    I/O     (b)
r_Addr<11>            4       0     0   1     FB5_3   33    I/O     (b)
(unused)              0       0     0   5     FB5_4         (b)     
r_Addr<12>            4       0     0   1     FB5_5   34    I/O     (b)
r_Addr<13>            4       0     0   1     FB5_6   35    I/O     (b)
(unused)              0       0     0   5     FB5_7         (b)     
r_Addr<14>            4       0     0   1     FB5_8   36    I/O     (b)
r_Addr<15>            4       0     0   1     FB5_9   37    I/O     (b)
(unused)              0       0   \/2   3     FB5_10        (b)     (b)
o_HData               7       2<-   0   0     FB5_11  39    I/O     O
r_Data<1>             7       2<-   0   0     FB5_12  40    I/O     (b)
(unused)              0       0   /\2   3     FB5_13        (b)     (b)
r_Data<2>             7       2<-   0   0     FB5_14  41    I/O     (b)
r_Data<3>             7       4<- /\2   0     FB5_15  43    I/O     (b)
(unused)              0       0   /\4   1     FB5_16        (b)     (b)
r_Data<4>             7       2<-   0   0     FB5_17  44    I/O     (b)
(unused)              0       0   /\2   3     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: FC_0_.OUT         15: o_HData           29: r_Addr<7> 
  2: FC_1_.OUT         16: r_Addr<0>         30: r_Addr<8> 
  3: i_HCmd<0>         17: r_Addr<10>        31: r_Addr<9> 
  4: i_HCmd<1>         18: r_Addr<11>        32: r_AddrCount<0> 
  5: i_HCmd<2>         19: r_Addr<12>        33: r_AddrCount<1> 
  6: i_HData<0>        20: r_Addr<13>        34: r_Data<1> 
  7: i_HData<1>        21: r_Addr<14>        35: r_Data<2> 
  8: i_HData<2>        22: r_Addr<15>        36: r_Data<3> 
  9: i_HData<3>        23: r_Addr<1>         37: r_Data<4> 
 10: io_RData<0>.PIN   24: r_Addr<2>         38: r_Data<5> 
 11: io_RData<1>.PIN   25: r_Addr<3>         39: r_DataCount<0> 
 12: io_RData<2>.PIN   26: r_Addr<4>         40: r_DataCount<1> 
 13: io_RData<3>.PIN   27: r_Addr<5>         41: r_DataCount<2> 
 14: io_RData<4>.PIN   28: r_Addr<6>         42: r_DataCount<3> 

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
r_Addr<10>           .XXXX..X.......@X.....@@@@@@@@@XX................. 18      8
r_Addr<11>           .XXXX...X......@XX....@@@@@@@@@XX................. 19      9
r_Addr<12>           .XXXXX.........@XXX...@@@@@@@@@XX................. 20      10
r_Addr<13>           .XXXX.X........@XXXX..@@@@@@@@@XX................. 21      11
r_Addr<14>           .XXXX..X.......@XXXXX.@@@@@@@@@XX................. 22      12
r_Addr<15>           .XXXX...X......@XXXXXX@@@@@@@@@XX................. 23      13
o_HData              X.XXXX...X....X..................X....X@@@........ 12      9
r_Data<1>            X.XXX.X...X......................XX...X@@@........ 12      9
r_Data<2>            X.XXX..X...X......................XX..X@@@........ 12      9
r_Data<3>            X.XXX...X...X......................XX.X@@@........ 12      9
r_Data<4>            X.XXXX.......X......................XXX@@@........ 12      9
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               16/20
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
r_Data<5>            11       7<- \/1   0     FB6_2   45    I/O     (b)
r_Data<6>            11       6<-   0   0     FB6_3   46    I/O     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
r_Data<7>             8       3<-   0   0     FB6_5   47    I/O     (b)
(unused)              0       0   /\3   2     FB6_6   48    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   50    I/O     I
(unused)              0       0     0   5     FB6_9   51    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  52    I/O     I
(unused)              0       0     0   5     FB6_12  53    I/O     I
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0     0   5     FB6_14  54    I/O     I
(unused)              0       0     0   5     FB6_15  55    I/O     I
(unused)              0       0     0   5     FB6_16        (b)     
(unused)              0       0     0   5     FB6_17  56    I/O     I
(unused)              0       0   \/2   3     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>          7: io_RData<5>.PIN   12: r_Data<7> 
  2: i_HCmd<1>          8: io_RData<6>.PIN   13: r_DataCount<0> 
  3: i_HCmd<2>          9: io_RData<7>.PIN   14: r_DataCount<1> 
  4: i_HData<1>        10: r_Data<5>         15: r_DataCount<2> 
  5: i_HData<2>        11: r_Data<6>         16: r_DataCount<3> 
  6: i_HData<3>       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_Data<5>            XXXX..X..XX.XXXX........................ 11      11
r_Data<6>            XXX.X..X..XXXXXX........................ 11      11
r_Data<7>            XXX..X..X..XXXXX........................ 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


















io_RData_I(0) <= ((o_nReset AND io_TData(0).PIN)
	OR (NOT o_nReset AND o_HData));
io_RData(0) <= io_RData_I(0) when io_RData_OE(0) = '1' else 'Z';
io_RData_OE(0) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(1) <= ((o_nReset AND io_TData(1).PIN)
	OR (NOT o_nReset AND r_Data(1)));
io_RData(1) <= io_RData_I(1) when io_RData_OE(1) = '1' else 'Z';
io_RData_OE(1) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(2) <= ((o_nReset AND io_TData(2).PIN)
	OR (NOT o_nReset AND r_Data(2)));
io_RData(2) <= io_RData_I(2) when io_RData_OE(2) = '1' else 'Z';
io_RData_OE(2) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(3) <= ((o_nReset AND io_TData(3).PIN)
	OR (NOT o_nReset AND r_Data(3)));
io_RData(3) <= io_RData_I(3) when io_RData_OE(3) = '1' else 'Z';
io_RData_OE(3) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(4) <= ((o_nReset AND io_TData(4).PIN)
	OR (NOT o_nReset AND r_Data(4)));
io_RData(4) <= io_RData_I(4) when io_RData_OE(4) = '1' else 'Z';
io_RData_OE(4) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(5) <= ((o_nReset AND io_TData(5).PIN)
	OR (NOT o_nReset AND r_Data(5)));
io_RData(5) <= io_RData_I(5) when io_RData_OE(5) = '1' else 'Z';
io_RData_OE(5) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(6) <= ((o_nReset AND io_TData(6).PIN)
	OR (NOT o_nReset AND r_Data(6)));
io_RData(6) <= io_RData_I(6) when io_RData_OE(6) = '1' else 'Z';
io_RData_OE(6) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(7) <= ((o_nReset AND io_TData(7).PIN)
	OR (NOT o_nReset AND r_Data(7)));
io_RData(7) <= io_RData_I(7) when io_RData_OE(7) = '1' else 'Z';
io_RData_OE(7) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST <= ((o_nReset AND i_nTOE AND NOT i_nTWE)
	OR (NOT o_nReset AND r_nOE AND NOT r_nWE));


io_TData_I(0) <= io_RData(0).PIN;
io_TData(0) <= io_TData_I(0) when io_TData_OE(0) = '1' else 'Z';
io_TData_OE(0) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(1) <= io_RData(1).PIN;
io_TData(1) <= io_TData_I(1) when io_TData_OE(1) = '1' else 'Z';
io_TData_OE(1) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(2) <= io_RData(2).PIN;
io_TData(2) <= io_TData_I(2) when io_TData_OE(2) = '1' else 'Z';
io_TData_OE(2) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(3) <= io_RData(3).PIN;
io_TData(3) <= io_TData_I(3) when io_TData_OE(3) = '1' else 'Z';
io_TData_OE(3) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(4) <= io_RData(4).PIN;
io_TData(4) <= io_TData_I(4) when io_TData_OE(4) = '1' else 'Z';
io_TData_OE(4) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(5) <= io_RData(5).PIN;
io_TData(5) <= io_TData_I(5) when io_TData_OE(5) = '1' else 'Z';
io_TData_OE(5) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(6) <= io_RData(6).PIN;
io_TData(6) <= io_TData_I(6) when io_TData_OE(6) = '1' else 'Z';
io_TData_OE(6) <= (o_nReset AND NOT i_nTOE AND i_nTWE);


io_TData_I(7) <= io_RData(7).PIN;
io_TData(7) <= io_TData_I(7) when io_TData_OE(7) = '1' else 'Z';
io_TData_OE(7) <= (o_nReset AND NOT i_nTOE AND i_nTWE);

FTCPE_o_HData: FTCPE port map (o_HData,o_HData_T,i_HClk,'0','0');
o_HData_T <= ((NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND o_HData AND 
	NOT r_DataCount(0) AND NOT i_HData(0) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND NOT o_HData AND 
	NOT r_DataCount(0) AND i_HData(0) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND o_HData)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND o_HData AND NOT r_Data(1) AND 
	NOT FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT o_HData AND 
	r_Data(1) AND NOT FC_0_.OUT)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND o_HData AND 
	NOT io_RData(0).PIN AND r_DataCount(0) AND FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT o_HData AND 
	io_RData(0).PIN AND r_DataCount(0) AND FC_0_.OUT));


o_RAddr(0) <= ((o_nReset AND i_TAddr(0))
	OR (NOT o_nReset AND r_Addr(0)));


o_RAddr(1) <= ((o_nReset AND i_TAddr(1))
	OR (NOT o_nReset AND r_Addr(1)));


o_nROE <= ((o_nReset AND i_nTOE)
	OR (NOT o_nReset AND r_nOE));


o_nRWE <= ((o_nReset AND i_nTWE)
	OR (NOT o_nReset AND r_nWE));

FTCPE_o_nReset: FTCPE port map (o_nReset,o_nReset_T,i_HClk,'0','0');
o_nReset_T <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND o_nReset)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND o_nReset AND 
	NOT i_HData(0))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND NOT o_nReset AND 
	i_HData(0)));

FTCPE_r_Addr0: FTCPE port map (r_Addr(0),r_Addr_T(0),i_HClk,'0','0');
r_Addr_T(0) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(0) AND r_Addr(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_Addr(0) AND NOT r_AddrCount(1) AND NOT i_HData(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND NOT r_Addr(0) AND NOT r_AddrCount(1) AND i_HData(0)));

FTCPE_r_Addr1: FTCPE port map (r_Addr(1),r_Addr_T(1),i_HClk,'0','0');
r_Addr_T(1) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(1))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(1) AND NOT i_HData(1))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(1) AND i_HData(1)));

FTCPE_r_Addr2: FTCPE port map (r_Addr(2),r_Addr_T(2),i_HClk,'0','0');
r_Addr_T(2) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(2))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(2) AND NOT i_HData(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(2) AND i_HData(2)));

FTCPE_r_Addr3: FTCPE port map (r_Addr(3),r_Addr_T(3),i_HClk,'0','0');
r_Addr_T(3) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(3))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(3) AND NOT i_HData(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(3) AND i_HData(3)));

FTCPE_r_Addr4: FTCPE port map (r_Addr(4),r_Addr_T(4),i_HClk,'0','0');
r_Addr_T(4) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(4))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(4) AND NOT i_HData(0))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(4) AND i_HData(0)));

FTCPE_r_Addr5: FTCPE port map (r_Addr(5),r_Addr_T(5),i_HClk,'0','0');
r_Addr_T(5) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(5))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(5) AND NOT i_HData(1))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(5) AND i_HData(1))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4)));

FTCPE_r_Addr6: FTCPE port map (r_Addr(6),r_Addr_T(6),i_HClk,'0','0');
r_Addr_T(6) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(6))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(6) AND NOT i_HData(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(6) AND i_HData(2))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5)));

FTCPE_r_Addr7: FTCPE port map (r_Addr(7),r_Addr_T(7),i_HClk,'0','0');
r_Addr_T(7) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(7))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND r_Addr(7) AND NOT i_HData(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND NOT r_Addr(7) AND i_HData(3))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND 
	r_Addr(6)));

FTCPE_r_Addr8: FTCPE port map (r_Addr(8),r_Addr_T(8),i_HClk,'0','0');
r_Addr_T(8) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(8))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(8) AND NOT i_HData(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(8) AND i_HData(0))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND 
	r_Addr(6) AND r_Addr(7)));

FTCPE_r_Addr9: FTCPE port map (r_Addr(9),r_Addr_T(9),i_HClk,'0','0');
r_Addr_T(9) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(9))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(9) AND NOT i_HData(1))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(9) AND i_HData(1))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND 
	r_Addr(6) AND r_Addr(7) AND r_Addr(8)));

FTCPE_r_Addr10: FTCPE port map (r_Addr(10),r_Addr_T(10),i_HClk,'0','0');
r_Addr_T(10) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND FC_1_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(10) AND NOT i_HData(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(10) AND i_HData(2)));

FTCPE_r_Addr11: FTCPE port map (r_Addr(11),r_Addr_T(11),i_HClk,'0','0');
r_Addr_T(11) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(11))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	FC_1_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(11) AND NOT i_HData(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(11) AND i_HData(3)));

FTCPE_r_Addr12: FTCPE port map (r_Addr(12),r_Addr_T(12),i_HClk,'0','0');
r_Addr_T(12) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(12))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	r_Addr(11) AND FC_1_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(12) AND NOT i_HData(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(12) AND i_HData(0)));

FTCPE_r_Addr13: FTCPE port map (r_Addr(13),r_Addr_T(13),i_HClk,'0','0');
r_Addr_T(13) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(13))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(13) AND NOT i_HData(1))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	r_Addr(11) AND r_Addr(12) AND FC_1_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(13) AND i_HData(1)));

FTCPE_r_Addr14: FTCPE port map (r_Addr(14),r_Addr_T(14),i_HClk,'0','0');
r_Addr_T(14) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(14))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(14) AND NOT i_HData(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(14) AND i_HData(2))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	r_Addr(11) AND r_Addr(12) AND r_Addr(13) AND FC_1_.OUT));

FTCPE_r_Addr15: FTCPE port map (r_Addr(15),r_Addr_T(15),i_HClk,'0','0');
r_Addr_T(15) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(15))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND r_Addr(15) AND NOT i_HData(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND NOT r_Addr(15) AND i_HData(3))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	r_Addr(11) AND r_Addr(12) AND r_Addr(13) AND r_Addr(14) AND 
	FC_1_.OUT));

FTCPE_r_AddrCount0: FTCPE port map (r_AddrCount(0),r_AddrCount_T(0),i_HClk,'0','0');
r_AddrCount_T(0) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0)));

FTCPE_r_AddrCount1: FTCPE port map (r_AddrCount(1),r_AddrCount_T(1),i_HClk,'0','0');
r_AddrCount_T(1) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_AddrCount(1)));

FTCPE_r_Data1: FTCPE port map (r_Data(1),r_Data_T(1),i_HClk,'0','0');
r_Data_T(1) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND r_Data(1) AND NOT i_HData(1) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_Data(1) AND i_HData(1) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(1))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(1) AND NOT r_Data(2) AND 
	NOT FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_Data(1) AND 
	r_Data(2) AND NOT FC_0_.OUT)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(1).PIN AND 
	r_DataCount(0) AND r_Data(1) AND FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(1).PIN AND r_DataCount(0) AND NOT r_Data(1) AND FC_0_.OUT));

FTCPE_r_Data2: FTCPE port map (r_Data(2),r_Data_T(2),i_HClk,'0','0');
r_Data_T(2) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND r_Data(2) AND NOT i_HData(2) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_Data(2) AND i_HData(2) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(2))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(2) AND NOT r_Data(3) AND 
	NOT FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_Data(2) AND 
	r_Data(3) AND NOT FC_0_.OUT)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(2).PIN AND 
	r_DataCount(0) AND r_Data(2) AND FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(2).PIN AND r_DataCount(0) AND NOT r_Data(2) AND FC_0_.OUT));

FTCPE_r_Data3: FTCPE port map (r_Data(3),r_Data_T(3),i_HClk,'0','0');
r_Data_T(3) <= ((NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(3).PIN AND 
	r_DataCount(0) AND r_Data(3) AND FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(3).PIN AND r_DataCount(0) AND NOT r_Data(3) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND r_Data(3) AND NOT i_HData(3) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_Data(3) AND i_HData(3) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(3))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(3) AND NOT r_Data(4) AND 
	NOT FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_Data(3) AND 
	r_Data(4) AND NOT FC_0_.OUT));

FTCPE_r_Data4: FTCPE port map (r_Data(4),r_Data_T(4),i_HClk,'0','0');
r_Data_T(4) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND r_Data(4) AND NOT i_HData(0) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_Data(4) AND i_HData(0) AND FC_0_.OUT)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(4))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(4) AND NOT r_Data(5) AND 
	NOT FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_Data(4) AND 
	r_Data(5) AND NOT FC_0_.OUT)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(4).PIN AND 
	r_DataCount(0) AND r_Data(4) AND FC_0_.OUT)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(4).PIN AND r_DataCount(0) AND NOT r_Data(4) AND FC_0_.OUT));

FTCPE_r_Data5: FTCPE port map (r_Data(5),r_Data_T(5),i_HClk,'0','0');
r_Data_T(5) <= ((EXP7_.EXP)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(5) AND r_Data(6))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(5) AND r_Data(6))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(5) AND r_Data(6))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(5).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(5))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(5).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(5))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(5))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(5) AND NOT r_Data(6))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(5) AND NOT r_Data(6))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(5) AND NOT r_Data(6)));

FTCPE_r_Data6: FTCPE port map (r_Data(6),r_Data_T(6),i_HClk,'0','0');
r_Data_T(6) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(6) AND r_Data(7))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(6) AND r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(6).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(6))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(6).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(6))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(6) AND NOT i_HData(2))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT r_Data(6) AND i_HData(2))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(6))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(6) AND NOT r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(6) AND NOT r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(6) AND NOT r_Data(7))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(6) AND r_Data(7)));

FTCPE_r_Data7: FTCPE port map (r_Data(7),r_Data_T(7),i_HClk,'0','0');
r_Data_T(7) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(7).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(7))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(7) AND NOT i_HData(3))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT r_Data(7) AND i_HData(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(7))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(7).PIN AND 
	r_DataCount(0) AND r_Data(7)));

FTCPE_r_DataCount0: FTCPE port map (r_DataCount(0),r_DataCount_T(0),i_HClk,'0','0');
r_DataCount_T(0) <= ((i_HCmd(1) AND NOT r_DataCount(0) AND r_DataCount(1) AND 
	NOT r_DataCount(2) AND NOT r_DataCount(3))
	OR (i_HCmd(2) AND i_HCmd(1))
	OR (i_HCmd(1) AND NOT i_HCmd(0))
	OR (NOT i_HCmd(1) AND i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_DataCount(0))
	OR (NOT i_HCmd(1) AND NOT r_DataCount(0) AND NOT r_DataCount(1) AND 
	NOT r_DataCount(2) AND r_DataCount(3)));

FTCPE_r_DataCount1: FTCPE port map (r_DataCount(1),r_DataCount_T(1),i_HClk,'0','0');
r_DataCount_T(1) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3)));

FTCPE_r_DataCount2: FTCPE port map (r_DataCount(2),r_DataCount_T(2),i_HClk,'0','0');
r_DataCount_T(2) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0) AND r_DataCount(1))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND r_DataCount(1)));

FTCPE_r_DataCount3: FTCPE port map (r_DataCount(3),r_DataCount_T(3),i_HClk,'0','0');
r_DataCount_T(3) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3))
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0) AND r_DataCount(1) AND r_DataCount(2))
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND r_DataCount(1) AND r_DataCount(2))
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_DataCount(0) AND 
	NOT r_DataCount(1) AND NOT r_DataCount(2) AND r_DataCount(3)));

FTCPE_r_nOE: FTCPE port map (r_nOE,r_nOE_T,i_HClk,'0','0');
r_nOE_T <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_nOE)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(0) AND 
	NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND NOT r_nOE)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_nOE));

FTCPE_r_nWE: FTCPE port map (r_nWE,r_nWE_T,i_HClk,'0','0');
r_nWE_T <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_nWE)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_nWE)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT r_nWE));

********** UnMapped Logic **********

** Outputs **


o_RAddr(2) <= ((NOT o_nReset AND r_Addr(2))
	OR (o_nReset AND i_TAddr(2)));


o_RAddr(3) <= ((NOT o_nReset AND r_Addr(3))
	OR (o_nReset AND i_TAddr(3)));


o_RAddr(4) <= ((NOT o_nReset AND r_Addr(4))
	OR (o_nReset AND i_TAddr(4)));


o_RAddr(5) <= ((NOT o_nReset AND r_Addr(5))
	OR (o_nReset AND i_TAddr(5)));


o_RAddr(6) <= ((NOT o_nReset AND r_Addr(6))
	OR (o_nReset AND i_TAddr(6)));


o_RAddr(7) <= ((NOT o_nReset AND r_Addr(7))
	OR (o_nReset AND i_TAddr(7)));


o_RAddr(8) <= ((NOT o_nReset AND r_Addr(8))
	OR (o_nReset AND i_TAddr(8)));


o_RAddr(9) <= ((NOT o_nReset AND r_Addr(9))
	OR (o_nReset AND i_TAddr(9)));


o_RAddr(10) <= ((NOT o_nReset AND r_Addr(10))
	OR (o_nReset AND i_TAddr(10)));


o_RAddr(11) <= ((NOT o_nReset AND r_Addr(11))
	OR (o_nReset AND i_TAddr(11)));


o_RAddr(12) <= ((NOT o_nReset AND r_Addr(12))
	OR (o_nReset AND i_TAddr(12)));


o_RAddr(13) <= ((NOT o_nReset AND r_Addr(13))
	OR (o_nReset AND i_TAddr(13)));


o_RAddr(14) <= ((NOT o_nReset AND r_Addr(14))
	OR (o_nReset AND i_TAddr(14)));


o_RAddr(15) <= ((NOT o_nReset AND r_Addr(15))
	OR (o_nReset AND i_TAddr(15)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-15-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
