library ieee;
use ieee.std_logic_1164.all;

entity TrabalhoFinal is
generic (n : integer := 4);
port (
		enta, entb : in std_logic_vector (n-1 downto 0);
		inicio, reset, ck : in std_logic := '0';
		pronto : out std_logic;
		saida, conteudoA, conteudoB : out std_logic_vector (n-1 downto 0)
		);
end multiaula;

architecture behave of multiaula is

	signal ini, cp, ca, dec, az, bz : std_logic := '0';

	component bc IS
		PORT (
				Reset, clk, inicio : IN STD_LOGIC;
				Az, Bz : IN STD_LOGIC;
				pronto : OUT STD_LOGIC;
				ini, CA, dec, CP: OUT STD_LOGIC
				);
		END component;

	component bo IS
	generic ( n : integer);
		PORT (
				clk : IN STD_LOGIC;
				ini, CP, CA, dec : IN STD_LOGIC;
				entA, entB : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
				Az, Bz : OUT STD_LOGIC;
				saida, conteudoA, conteudoB : OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0)
				);
		END component;
		
begin
	
	blocoperativo: bo generic map (n) port map (ck, ini, cp, ca, dec, entA, entB, az, bz, saida, conteudoA, conteudoB);
	blocontrole: bc port map (reset, ck, inicio, az, bz, pronto, ini, ca, dec, cp);


end behave;