Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d456111ee7ed473eb4261d9e7882ad8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fms_top_sim_behav xil_defaultlib.fms_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dFlipFlop
Compiling module xil_defaultlib.nBits_comparator(n=50)
Compiling module xil_defaultlib.nBits_up_down_counter(n=6)
Compiling module xil_defaultlib.n_clockDivider(n=50)
Compiling module xil_defaultlib.FSMdoorLock
Compiling module xil_defaultlib.FSMdoorLock_top(n=50)
Compiling module xil_defaultlib.fms_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fms_top_sim_behav
