$date
  Mon Jun 19 16:36:39 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4x1_tb $end
$var reg 1 ! en0 $end
$var reg 1 " en1 $end
$var reg 1 # en2 $end
$var reg 1 $ en3 $end
$var reg 2 % selector_tb[1:0] $end
$var reg 1 & salida_tb $end
$scope module test $end
$var reg 1 ' entrada0 $end
$var reg 1 ( entrada1 $end
$var reg 1 ) entrada2 $end
$var reg 1 * entrada3 $end
$var reg 2 + selector[1:0] $end
$var reg 1 , salida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
b00 %
1&
1'
0(
0)
0*
b00 +
1,
#10000000
0!
1"
b01 %
0'
1(
b01 +
#20000000
0"
1#
b10 %
0(
1)
b10 +
#30000000
0#
1$
b11 %
0)
1*
b11 +
#40000000
