-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Mon Dec  5 01:07:53 2022
-- Host        : LAPTOP-OPTK2Q01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/VivadoProjects/LabH7/LabH7.srcs/sources_1/ip/blk_mem_gen_select/blk_mem_gen_select_sim_netlist.vhdl
-- Design      : blk_mem_gen_select
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_bindec : entity is "bindec";
end blk_mem_gen_select_bindec;

architecture STRUCTURE of blk_mem_gen_select_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
\ENOUT__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_select_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(7),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(7),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(7),
      I1 => \douta[10]_3\(7),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(7),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(7),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[11]_0\(0),
      I4 => sel_pipe(0),
      I5 => \douta[11]_1\(0),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_2\(0),
      I1 => \douta[11]_3\(0),
      I2 => sel_pipe(1),
      I3 => \douta[11]_4\(0),
      I4 => sel_pipe(0),
      I5 => \douta[11]_5\(0),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(0),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(0),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(0),
      I1 => \douta[10]_3\(0),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(0),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(1),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(1),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(1),
      I1 => \douta[10]_3\(1),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(1),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(1),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(2),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(2),
      I1 => \douta[10]_3\(2),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(2),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(2),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(3),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(3),
      I1 => \douta[10]_3\(3),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(3),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(3),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(4),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(4),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(4),
      I1 => \douta[10]_3\(4),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(4),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(4),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(5),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(5),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(5),
      I1 => \douta[10]_3\(5),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(5),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[10]_0\(6),
      I4 => sel_pipe(0),
      I5 => \douta[10]_1\(6),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(6),
      I1 => \douta[10]_3\(6),
      I2 => sel_pipe(1),
      I3 => \douta[10]_4\(6),
      I4 => sel_pipe(0),
      I5 => \douta[10]_5\(6),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_select_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFBDEFB7BFFFFFFFFFFFF",
      INIT_05 => X"FFF9DFEEB990C63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF1FC5DFB",
      INIT_06 => X"FFFFFFFFFFFFFFFFD91BB87F747D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FCAE24DFFDDFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"B7EC2267FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE6F63AF8DD9FFFFFF",
      INIT_09 => X"FFFFFFFFCC1E6F78287767FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF788",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFE11E9C798ED3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EB6803C737FFFFFFFFFFFFFF",
      INIT_0C => X"C047CB9F7D436FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF7FF6C1BD7BF",
      INIT_0D => X"FFFFFFFFFFFFFFDFDF17BE7F405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFE7F79FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"CFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFD7FFFF",
      INIT_14 => X"BDFFFFFFFFE7FB67FFFFFE87FFFFFFFFFCFFFFFFFFFFFFFFFF7EFFFFFFFFFFFF",
      INIT_15 => X"FFFBFFFFFFFFFFF37FFFFFFFC807A3FFFFFD8EF1FFFFFFFBBFFFFFFFFFFFFFFE",
      INIT_16 => X"11F93FFFFFEF81722BFFFFFFFFFF43FFFFFFFFFFEF87FFFFFE4E0A7FFFFFF7FF",
      INIT_17 => X"FE5FFEDF7FFFFE3FFF97FFFFFE9C5418FFFFFFFFFF213FFFFFFFE7F1FDFFFFFE",
      INIT_18 => X"FFFFE900AFFFFFFFFBDFDEFFFFFF68FF3FFFFFFEE3A7167FFFFFFFFDC4FFFFFF",
      INIT_19 => X"FFE9C3A06C7FFFFFFFDC0007FFFFFCBBEE4FFFFFFF00FFC6FFFFF97E43FE7FFF",
      INIT_1A => X"FFFFFFF3F1113FFFF70680107FFFFFFFB0000BFFFFFFF3ECAFBFFFFC9483597F",
      INIT_1B => X"07FFFFFBD39F37FFFFFE9B080ABFFFFF8100637FFFFFFFA00103FFFFFE73ACEF",
      INIT_1C => X"669FFFFFFFD8080C7FFFFFF377477FFFFE57C60E1FFFEA9600077FFFFFFF8900",
      INIT_1D => X"9043BFFFEC1D0011FFFFFFFF97884EFFFFFFA6CFB6FFFFFFE2C093BFFFE038B9",
      INIT_1E => X"8D91EFFFFFFFD4CC31BFFFE3A71DF8DFFFFFFF3885457FFFFB4DF7BFFFFFFF86",
      INIT_1F => X"FEBEFD60FFFFFE6252C3FFFFFF914D003FFFE34F2E30FFFFFFFF3B8D277FFFFF",
      INIT_20 => X"E7676C9FFFFFFFFFE8B5467FFFFB688AF1FFFFFF1C1E305FFFE2B101B2BFFFFF",
      INIT_21 => X"FFFE334273DFFFEE76C37F9FFFFFFF9F7C3F7FFFFD781CE4FFFFFE3A0D92DFFF",
      INIT_22 => X"FFFFFE1CB284FFFFFF0B11A1FFFFF303E9971FFFFFFF8862A2FFFFFD9F01D2FF",
      INIT_23 => X"BFFFFFFFDF061FFFFFFE3DFF7EFFFFFBA91818FFFFF18257223FFFFFFF834242",
      INIT_24 => X"C5FFFFFA0B16FD3FFFFFFFF11C37FFFFFFF678B2FFFFFC6823DAFFFFE050710B",
      INIT_25 => X"C779BFFFFFC17335FFFFFCD5CB753FFFFFE03B068FFFFFFFCA69B33FFFFFEB87",
      INIT_26 => X"2E05F51FFFFFAC3DFE7FFFFF350224AFFFFD7E5E12FFFFFFFF378C15BFFFFFBA",
      INIT_27 => X"CE2B33FFFFFFF02960AF1FFFFF7113FFFFFFFF99FDD9AFFFFF6000CBFFFFFFEE",
      INIT_28 => X"FF55579C77FFFF58D1C9FFFFFFF8764D59FFFFFFDD37FFFFFFFF3AAB35AFFFFE",
      INIT_29 => X"FFFF809BFFFFFFFF2E28F5F57FFF4CD12FFFFFFFFEF1D1A3FFFFFF29BFFFFFFF",
      INIT_2A => X"FFFFFFF3B767FFFFFFAF9BFFFFFFF7EC37FA9CFFFF05C797FFFFFFFFF8B9DFFF",
      INIT_2B => X"3DFFFD2E81F0FFFFFFFFFB6EFFFFFFFFFF23FFFFFBCBFBE774F27FFD208B4EFF",
      INIT_2C => X"FFFFD3A65792AD1AFFFF207BC0FFFFFFFFFA46BFFFFFFFF6BFFFFFF5D87BC677",
      INIT_2D => X"D3FFFFFFFBA2BF5FFFE90A75340C60DFFFFE19F3FFFFFFFFE873FFFFFFFFFCE3",
      INIT_2E => X"29200000FFFFF881FFFFFFE4FFAB3FFFFFFF6DFB9C627FFFF2CF6FFFFFFFFFF3",
      INIT_2F => X"3A0230086DDFFEFD6FFFFF0F6E113BC0001FF27E5A10004FEF75BA3A2BFE7C02",
      INIT_30 => X"782D308000FFD7273700D99CDC2F6D780000FFFFEC08FFFFFF99E11BAFFF5FCF",
      INIT_31 => X"FF3FFDCA7FFFFE3E477DFFFFFFDF1B4760201DDFE72F2FFFFF0F3E02A780001F",
      INIT_32 => X"7F9C0F47FF000F0F3E01E100001F9DD79700005FDF1F674CE0FDDC0707100000",
      INIT_33 => X"F0FFDF8818692BFF5C08B8FFFFFF0E7FFC617FFA1F8C782801FF6FDF1921E860",
      INIT_34 => X"0FFF1E1C76400000BFFFB05301B1BF3E08D8800000FF4E0385E0001E3FB61BFF",
      INIT_35 => X"5FF7FE7FFFFFFFF7FF7FFFEFFEFEFFEFFF13854090DFFDFFAFBFFBFF0FAF0007",
      INIT_36 => X"9224120FFFFFFFFFFFFFBFFF3FFFEFFFBFFFF7FDFFBEF7BB0792821A0E4EF7AF",
      INIT_37 => X"FFFFFFFFFFDC0FC61242B17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4267",
      INIT_38 => X"FFFF4BFFFFFE5FFFFE7FFF7FA647E6132233FFF97FFFF3FFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE62FA0404F7FFFFFFFFFFFFBF",
      INIT_3A => X"FFFE8E0C7C31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4F5BE92E7FF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFAA2EF864FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF608EF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"B4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4091C7FFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFEB49BFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF704",
      INIT_3F => X"54FFFFFFFFC687FFFFFFFFFFFF283FFFFFFFFFFF7B1FFFFFFACFFFFFFFFFDB7F",
      INIT_40 => X"FFE9EE43FFFFFEBBFFFFFFFFEE6FFFFFFFFFFFFD88DFFFFFFFFFFFB82FFFFFFA",
      INIT_41 => X"FFFF92BFFFFFFFFFC48CEDFFFD943DFFFFFFFD2B24FFFFFFFFFFFE56FFFFFFFF",
      INIT_42 => X"FD52C07FFFFFFFFFFF873FFFFFFFFFDD4B82FFFC904E9FFFFFF9233BFFFFFFFF",
      INIT_43 => X"FFFF5D0373FFFFF8ECA69FFFFFFFFFFF4B7FFFFFFFFFC3B39BFFFEA8FA53FFFF",
      INIT_44 => X"FFFFFFFFD7FA533FFDF6BFE3FFFFF313735FFFFFFFFFFDA4E5FFFFFFFF9C4DED",
      INIT_45 => X"FFFFFFFFF6AC0E7FFFFFFF063DEB5FFCBFF5CBFFFFFDFFA487FFFFFFFF9D926B",
      INIT_46 => X"F7FFFFF64D2A6DFFFFFFFEFE079EFFFFFFC6D4F50E5FF751236FFFFFD4AE1A3B",
      INIT_47 => X"26429BAFF1633E83FFFFF109FDE2FFFFFFFEC5008BFFFFFF614A37F81FF7EAFF",
      INIT_48 => X"A14704542A140DC0B93188F4ABF99D7FFF855F8C17FFFFFFFF61FE197FFFFC9D",
      INIT_49 => X"710D440F2793C9B98636148E641D0434B279DC6B350B8D428354FE98B61E8D47",
      INIT_4A => X"482402010080402046A5640A048233FFC34804040EEBC8C021148E473289CCE2",
      INIT_4B => X"1188008E4E8945348A4522D148B45A629E3D269349EFFF03148A44655E191649",
      INIT_4C => X"C66A306F7DA9AAAD567F9EE4CD67A25508CC62310986981628904826F3FA39E3",
      INIT_4D => X"B0D86C37221D444360B047B956CD06C07F5F37AC372B95D0AD74AAD565000218",
      INIT_4E => X"0CBFFF9CCE773B9DCE633FBA65C27399CDD119DF7CEE38003FFB63390B048261",
      INIT_4F => X"9E5F6FFFFD87F34FBFFFFFFFFFFFFFFFFFEA603FECBFFFFD8AB352EFFFF8C83F",
      INIT_50 => X"448AC53FDFE55A53DF6FFF30726EBE3BFFFFFFFFFFFFFFFFE6C55F8A3FFFFC15",
      INIT_51 => X"1FCF07FFC1F0EBE1F3420783C641AA1F0FFF0A23549FD07FFE7FDF9FFFE7F3FA",
      INIT_52 => X"30800076637FFDCF8733FFCCF7604736A577BBDE324B1E8FFE6117EF7EF77FFC",
      INIT_53 => X"89C4FDC4FC6FFE2D118172F03FFCEEFF1BFFC6E36785F7823B1D8E56D2DF6FFE",
      INIT_54 => X"E0F07D2D187E8781C34F85146FFF048EC0E3D07FFC6C7F1BFFC4607401468A13",
      INIT_55 => X"FFFFFF9FE7F7FFFDFEFCA043ACE7F7F88D74A86FFFE55C64409EFFFE0C6783FF",
      INIT_56 => X"B60FFFFC9BCC617FFFFFFFFFFFFFFFFFFBFEFCC9FFFFFA1FEF536FFFF69F7E81",
      INIT_57 => X"01D7FFFFE71A726E8FFFFE17FF00FFFFFFFFFFFFFFFFFFFCF905FBFFFFFA3858",
      INIT_58 => X"FFFFC3F9F07826033FFFFFC2A1CDBF1FFFFE4002C0BFFFFFFFFFFFCFF9F3F8FC",
      INIT_59 => X"6802C3FFFFBFFFFFFFD9F8F77B2DC96FFFFFF821BBBFDFFFFC1402C05FFF3FFF",
      INIT_5A => X"C3C7705D1FFFF65BC4D3DFFFDFFFFFFF9DDEE77391D2B7FFFF89C02BBCDFFFFE",
      INIT_5B => X"F078217687FFFFC005E05D3FFFFBDAAECBBFFFDFFFFFFF8CCFE37198EE37FFFF",
      INIT_5C => X"FF3FFFFFFFF3FCFEFF269D0FFFFFF84EBC8C3FFFFF2CFE59FFFF1FFFFFFFC1CC",
      INIT_5D => X"DFFFFFFD433CFFFFFFFFFFFFFFFFFFFFF2DD1FFFFFFFC5C4CC3FFFFF6C453CFF",
      INIT_5E => X"5FFFDFE869E42D1E7F3E4EC73CFBFDFFFFFFFFFFFFFFFFFFCC1FFFFFFCEE7B0F",
      INIT_5F => X"07C3C1FFF83FEA0FFF89FBF93ED09C1FFE3FD644F0797E7FFF9FCFE7FFFDF27C",
      INIT_60 => X"27CCE3333FCFFFF3D9FCFFFF30E82FFFBFFADC683D1FCFFE7EFF74F77B3C1FFF",
      INIT_61 => X"E2BCB8DC7EFBCAA124E3B13CEFFF3B9DCEFFF994F607FF1FFCCD92599CFF7A7A",
      INIT_62 => X"F804FD27FF8FFFE59C3C1E1E3891B3F0F039FC6FFF1B8CC67FF9903B87FF8FFF",
      INIT_63 => X"9F9FFFE7F3F9FFFA301E8FFFFFFFFDB27F3F9E19B60CF7FC7FBE0FFF83C1E0FF",
      INIT_64 => X"FE8BE871FA7FBFFFFFFFFFFFFFFFFBFBC47FFFFFFFFE507FFFFEBBFB67F3FFFF",
      INIT_65 => X"FFFFFFFBF7BFDFFF6BFA51FF7FFFDFEFF7FBFDFF7FFBDBAFF7FBFFFFFA433FDF",
      INIT_66 => X"F3F5FFF87C071BA5EFFF783C5F2F5FFBC0E175BAFDDFEFF7FBFDFFFFFBFE6DF7",
      INIT_67 => X"FFEFFFFFFEFF7FFFDFFFFFFFFFFFFFBFFFFFF7FBFDFFFFFFFFFFFFFF2F17AFC5",
      INIT_68 => X"9CC6633198CC6631188DFF7FBEFFFFBFFEFFFFFFFEFFF8FBDFEFFEFFF76FFFFF",
      INIT_69 => X"51A8D66B559AC5AAF168D46E351A8D46E1473398CC6633198CC6631188E46239",
      INIT_6A => X"63B198CC66351A8542A150A8542B1D8EC76351A8D46A150B58AC4A35128D46E3",
      INIT_6B => X"FFFFFFFFFFFF4281088442211089462250A8442A148804221108844221128485",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCF3DDFF7BFFFFFFFFFFFF",
      INIT_05 => X"FFF47FFFBB95792FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE1FFCDFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFE5FF7F7CB1423FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31F4E581DFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FF78C48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF67FB205B9C7FFFFFF",
      INIT_09 => X"FFFFFFFFFF167FB818FE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF688",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFD0161C3F7DBF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6883905C76FFFFFFFFFFFFFFF",
      INIT_0C => X"E01FDF9F7D8351FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF77FF26DD7D3",
      INIT_0D => X"FFFFFFFFFFFFFFE02E3F9EFE3FD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"5FFFFFFFB7FFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFE7FFFF",
      INIT_14 => X"7B7FFFFFFFFFFA27FFFFFDF407FFFFFFFE7FFFFFFFFFFFFFFF3C7FFFFFFFFFFD",
      INIT_15 => X"FEFBFFFFFFFFFE9F7FFFFFFFEFFF0BFFFFFFFEF1FFFFFFFD7FFFFFFFFFFFFFFE",
      INIT_16 => X"59F8AFFFFFF7CC0731FFFFFFFFFE8DFFFFFFFFFFF7F1FFFFFF86067FFFFFFBB7",
      INIT_17 => X"FEFFFDE7FFFFFE37FFAFFFFFE70E4910FFFFFFFFFE4CBFFFFFFFFFFBD4FFFFFF",
      INIT_18 => X"FFFFE7FFDFFFFFFFFFFFAE7FFFFE4AFFABFFFFE55E50DA7FFFFFFFFA3B7FFFFF",
      INIT_19 => X"FFE84E1E677FFFFFFFCFFFFFFFFFFDFFFE4F7FFFFDA9FE95FFFFEA3FE1F7FFFF",
      INIT_1A => X"BFFFFF73F27FFFFFF1B101947FFFFFFFDFFFFDFFFFFFFFFC47FFFFFC9BFB58FF",
      INIT_1B => X"FEFFFFF9FFEED7BFFFFE1404EFBFFFF18600123FFFFFFFDFFEFDFFFFFFFFFE17",
      INIT_1C => X"ED3FFFFFFF3EF1FE7FFFFDF3DEDF3FFFFEC840139FFFF17003FBBFFFFFFFFEFB",
      INIT_1D => X"B0417FFFF47BFFF21FFFFFFE7876FCFFFFF3EFDEDD3FFFFF074004FFFFFE3B41",
      INIT_1E => X"0101F43FFFFF137430BFFFFBFDF7B91FFFFFFEF16C7FFFFFF977BF743FFFFF45",
      INIT_1F => X"FFE78BBD7FFFFFF424FC3FFFFF9B83807FFFF8B9E2521FFFFFFF70A03E7FFFFD",
      INIT_20 => X"F5AA6AFB1FFFFFFE7C10BF3FFFF46A20C43FFFFE144DF07FFFF457ADD6DFFFFF",
      INIT_21 => X"FFFC3899F39FFFF5B8D7595FFFFFFFD9589CFFFFFFE831C73FFFFC34BA122FFF",
      INIT_22 => X"FFFFFEC101577FFFFE210DD13FFFF5D71D5B1FFFFFFFD69BCDFFFFFD22B1B53F",
      INIT_23 => X"FFFFFFFF9CF821FFFFFE4204FF7FFFFBBF12D87FFFF20CDE1E7FFFFFFFC6B7BD",
      INIT_24 => X"34FFFFEA26DBD43FFFFFFFCF860BFFFFFFFE83BF7FFFFEB060937FFFFA92E1FE",
      INIT_25 => X"BCFFDFFFFFCE30EAFFFFFAEBD427FFFFFFFFFDF00FFFFFFFF7547FFFFFFF7428",
      INIT_26 => X"787220BFFFFF9FF9FDBFFFFFD23A769FFFFE60417AFFFFFFE20005059FFFFFB9",
      INIT_27 => X"B1F487FFFFFFF77109717FFFFFB68BFFFFFFFF4F7CBEDFFFFE5F3F99FFFFFFE4",
      INIT_28 => X"FE9EB8694FFFFF3991FBFFFFFFFE0331A2FFFFFF735FFFFFFFFF0AEF75DFFFFE",
      INIT_29 => X"FFFF3273FFFFFFFBDE38F1E3FFFF3C81C1FFFFFFFF035FC7FFFFFF123FFFFFFF",
      INIT_2A => X"FFFFFFF64EFFFFFFFFF993FFFFFFEAA9F8289BFFFD9FA7C4FFFFFFFFFE1FCFFF",
      INIT_2B => X"3F7FFE16C612FFFFFFFFFF5F7FFFFFFFFB39FFFFF7FD79EF34F77FFE93F791FF",
      INIT_2C => X"FFFFDEE67D67FD1ABFFF4C2421FFFFFFFFFC433FFFFFFFF6A1FFFFF7CC73BB37",
      INIT_2D => X"251FFFFFFA6F5F3FFFE6F5618ADC607FFFC50E1BFFFFFFFFF2477FFFFFFFF415",
      INIT_2E => X"C84FFFFFFFFFE7079FFFFFECC0C5FFFFDFFF6F4A4C627FFF99270FFFFFFFFFEF",
      INIT_2F => X"250770085F3C07F8080000FF1FE03A9FFFFF724D1FEFFFDFBF6C3DCA2BBEBFC0",
      INIT_30 => X"7CFEFAFFFF8F9F3F0700C00FFFDC3B13FFFF0F9E0433A0001E8E9E147000CF9F",
      INIT_31 => X"FFAFFF2CFFFFFFFDF80F7FFFEF9F130F40001EBFFFBF4FFFFFFF3FFC003FFFFF",
      INIT_32 => X"7EFFFB36FFFFFFFFFFFFF47FFFFF3FBFAAFFFFBF9F0B2B4000FEBFFBDE0FFFFF",
      INIT_33 => X"FFBF9F0848600BFDDFF870FFFFFFFF7FFCF37FFDFF9FF837FFFFCF9F0CE8E000",
      INIT_34 => X"F000FFEFD19FFFFFF7DF07C48001BFFDF820FFFFFFFFEFFD76FFFFFFDFC19FFF",
      INIT_35 => X"7FFFFF8FFF00000FFF9FFFF001FF0097FF00010000DFFE0870C007FCFFDEFEFE",
      INIT_36 => X"00000204FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFA000080020F5FF7AF",
      INIT_37 => X"FFFFFFFFFFD000000000ADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_38 => X"FFFFB7FFFFFDBFFFFDFFFEFFA7B000002247FFF6FFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78E0004079BFFFFFFFFFFFF7F",
      INIT_3A => X"FFFDBE817EE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED9080DC6F9F",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFC42278F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F47FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001DAFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFF8202DFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200",
      INIT_3F => X"3BFFFFFFFFDB9FFFFFFFFFFFFE211FFFFFFFFFFFCFFFFFFFFAC3FFFFFFFFFFFF",
      INIT_40 => X"FFC8274BFFFFF8B1FFFFFFFFEEFFFFFFFFFFFFFE807FFFFFFFFFFFBB6FFFFFFD",
      INIT_41 => X"FFFF80BFFFFFFFFFDD800DFFFE44253FFFFFF4C966FFFFFFFFFFFF81FFFFFFFF",
      INIT_42 => X"F121019FFFFFFFFFFE84BFFFFFFFFFC48406FFFED800FFFFFFF76003FFFFFFFF",
      INIT_43 => X"FFFEC1113FFFFFF20C24DFFFFFFFFFFF823FFFFFFFFFC830937FFEA4002FFFFF",
      INIT_44 => X"FFFFFFFF9800033FFC402363FFFFFA81097FFFFFFFFFFE8047FFFFFFFFFA0425",
      INIT_45 => X"FFFFFFFFC7A002FFFFFFFE5405827FFE400055FFFFE600009FFFFFFFFF9E002A",
      INIT_46 => X"05FFFFCE8408EFFFFFFFFEEF8016FFFFFFFC2CD7003FFC404023FFFFE401007F",
      INIT_47 => X"EC76602FF6000002FFFFE000407DFFFFFFFEFF0007FFFFFFF917F6005FFFD093",
      INIT_48 => X"CA20AE5C2E17F9ACF28E58F84406007FFF822032A0FFFFFFFE4001CFFFFFFE79",
      INIT_49 => X"70111D8F0783C11A79E5140E07F82CE37078DB90C8F58DC2DC8B3091B61F8DC7",
      INIT_4A => X"000000000000000006B100000000EC0016000007FB11EE4000140E070281C0E0",
      INIT_4B => X"2013FE419A80800000000000000000B802180000009000310000079B27C08000",
      INIT_4C => X"08040200801381108BFFFFC140804020100004020003000130080401E4012380",
      INIT_4D => X"000000048808C3800003C80492C00007FFC1E300004020084002110882400198",
      INIT_4E => X"F8E000000000000000000D80014080000108830520000FFFFFF2400000000000",
      INIT_4F => X"A50080000A57FBBFE00000000000000000071421A180000091098D60000F37C0",
      INIT_50 => X"E6676D0000049EAE80800007DFF1FFE000000000000000000E2C00DD00000182",
      INIT_51 => X"000000000000043B6942000005930100E00003F3FC7FC0000000000000000005",
      INIT_52 => X"061C003F0000000000000000000607C440000005DA0E0160000399D6BE000000",
      INIT_53 => X"0005EA03E600000B98013F800000000000000000034002B3000005B246030000",
      INIT_54 => X"000005AC28B8000007388B4800000F17813FC00000000000000000064222B300",
      INIT_55 => X"800000000000000000013ADB7F000006D2F3D900000E9A00FFC0000000000000",
      INIT_56 => X"716000003C3EBE0000000000000000000243806E00000570E0980000064744FE",
      INIT_57 => X"03B0000002CA85A10000035F7FFF8000000000000000000006FBEE0000055FC7",
      INIT_58 => X"000000000000480100000001033680C000058000FF00000000000000000000F8",
      INIT_59 => X"F005FF60000000000000000000160E0000000386B581000007F0E3FFC0000000",
      INIT_5A => X"010FFA42000007E00DEFC00000000000000000000630000000020FDF8200000D",
      INIT_5B => X"00001A7E80000001C845A2800003FB1BFF800000000000000000000BA6000000",
      INIT_5C => X"000000000000000000189B40000001868BE38000005B33BC0000000000000000",
      INIT_5D => X"0000008A3D5E0000000000000000000019FC800000010DC1D28000001A3B9E00",
      INIT_5E => X"00000003B92EC0C00000A1390E000000000000000000001032000000020D70F1",
      INIT_5F => X"0000000FFC1002000001FF3737E0400FFC25D96E000000000000000000001706",
      INIT_60 => X"A43E00000000000000000FFC0C0600000FFD1BEF70400FFC857C8E0000000000",
      INIT_61 => X"04C080001F7DF030CE00000000000000001FFC0C0320000FFD03FD00001EFCC5",
      INIT_62 => X"FC1800C0000FFF042000001FFDDDEC0E00000000000000001FFC0E8120000FFF",
      INIT_63 => X"0000000000001FFC080000000FFF07D500001FFD96DF0F00000000000000001F",
      INIT_64 => X"1D5C078E0200000000000000001FFC040E00000FFF059500001F5C1992070000",
      INIT_65 => X"000FFF025100001C9C178E0000000000000000001FFC00D000000FFF07D40000",
      INIT_66 => X"00001FFC07E000000FFF018A00001E7C0F9F0000000000000000001FFC048A00",
      INIT_67 => X"0000000000000000000FFC000000000FFF000000000FFC000000000000000000",
      INIT_68 => X"000000000000000000000000000000000EFC0000000000FA00000000076C0000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"633198CC66311884422110884423198CC6631188C46211080000000000000000",
      INIT_6B => X"FFFFFFFFFFFFBD7EF77BBDDEEF76B9DDAF57BBD5EB77FBDDEEF77BBDDEED7B84",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC2DF9F7FFFFFFFFFFFF",
      INIT_05 => X"FFF7DFEFF9D8C067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FA1740DF9",
      INIT_06 => X"FFFFFFFFFFFFFFFFFDFE305C38F9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31B395C3DF9BBFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"BE71F277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFF31CDC033FFFFFF",
      INIT_09 => X"FFFFFFFFFF1EFF300C72F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE88",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFCFFE6B3E7D9277FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE88367D9337FFFFFFFFFFFFFF",
      INIT_0C => X"E01FBF9E7CFC8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF005EFA7",
      INIT_0D => X"FFFFFFFFFFFFFFC01F17DF7CC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"DFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFCFFFFFFFFF7FFFF",
      INIT_14 => X"7C3FFFFFFFF006D7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFF7E7FFFFFFFFFFC",
      INIT_15 => X"01E7FFFFFFFFFE183FFFFFFFDFFD53FFFFFC090AFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"01F8EFFFFFFF33F8E7FFFFFFFFFE20FFFFFFFFBFFF8BFFFFFC02053FFFFFFFF8",
      INIT_17 => X"FFFFFFEEFFFFFC27FFBFFFFFFF3F7FDFFFFFFFFFFC017FFFFFFF7FFFC7FFFFFC",
      INIT_18 => X"FFFFF0000FFFFFFEFFFF5FFFFFFC76FF2FFFFFFE7DEFEDFFFFFFFFF4003FFFFF",
      INIT_19 => X"FFF9B0C19B7FFFFFFFE00007FFFFFFFFFF6EFFFFFC67FED7FFFFFC41FE17FFFF",
      INIT_1A => X"7FFFFE180CF0FFFFFC40006B7FFFFFFFC00001FFFFFDFFFE3F7FFFFF300799FF",
      INIT_1B => X"01FFFFFFFFFEFF7FFFFF2BFF187FFFF2000009FFFFFFFF800003FFFFFDFFFE37",
      INIT_1C => X"09FFFFFFFF000400FFFFFBFFEEFFFFFFFE27BFE67FFFFE0800037FFFFFFF8000",
      INIT_1D => X"4FBE9FFFF1800009BFFFFFFE010200FFFFFFF3E78FFFFFFF3CBFF91FFFF0C406",
      INIT_1E => X"21F1FFFFFFFF6A33CF5FFFF0040404FFFFFFFF000B00FFFFFF87C3FFFFFFFF3B",
      INIT_1F => X"FF0787027FFFF963C9E7FFFFFF64A47FBFFFF30C1788FFFFFFFF838780FFFFFB",
      INIT_20 => X"F02288823FFFFFFF08CC007FFFF9FFC4E3FFFFFEEBD84FBFFFF11455083FFFFF",
      INIT_21 => X"FFFDC0F80C7FFFF82210403FFFFFFE98F8017FFFF8D7C5F9FFFFFFC0702DDFFF",
      INIT_22 => X"FFFFFF7E7FFCFFFFF9DBF6EE7FFFF04D28427FFFFFFF954A10FFFFFE9C7BEDFF",
      INIT_23 => X"7FFFFFFFE00181FFFFFFFFFFD0FFFFF85CEDA77FFFF44FEE817FFFFFFF9FFF80",
      INIT_24 => X"8AFFFFEADCCC44FFFFFFFFF80003FFFFFF53C3F0FFFFFC479EBC7FFFEC910180",
      INIT_25 => X"AFFC3FFFFF1FCFF17FFFF71E3E06BFFFFFFFFC980FFFFFFF7DAAF87FFFFF5FDF",
      INIT_26 => X"0E07833FFFFF87A9FE7FFFFFCE02586FFFFCDFBE11FFFFFFF0020B1A5FFFFF67",
      INIT_27 => X"40005BFFFFFFE2047500DFFFFFEA23FFFFFFFF5138B3FFFFFD8000AFFFFFFFF3",
      INIT_28 => X"FFEF7DF68FFFFED0E0D5FFFFFFFA088481FFFFFF886FFFFFFFFE46EF7A9FFFFF",
      INIT_29 => X"FFFFC2D3FFFFFFFFAFEFEE217FFC40024DFFFFFFFE0CD8C7FFFFFFCDBBFFFFFF",
      INIT_2A => X"FFFFFFF0006FFFFFFFE65DFFFFFFFD4F19E7657FFC00808AFFFFFFFFFDC1CFFF",
      INIT_2B => X"C0FFFEE0180CFFFFFFFFF8807FFFFFFFE48DFFFFFFFE9FDFFB08FFFD9C000FFF",
      INIT_2C => X"FFFFFDD99B9172E5FFFFB10603FFFFFFFFFB8C7FFFFFFFEAD5FFFFF9D59FE7F8",
      INIT_2D => X"023FFFFFF9F639FFFFE7FE9A31739F3FFFC8F787FFFFFFFFE78C3FFFFFFFE76D",
      INIT_2E => X"DA13FFFFFFFFE4023FFFFFE70C183FFFF7FE9734739DFFFFC0D593FFFFFFFFE4",
      INIT_2F => X"C9FF8FF79CDFE92913FFFFFFEFEC413FFFFF558CB0FFFFE7FE87BFA5D4EEFFD3",
      INIT_30 => X"FDC1823FFFD7DEC307FF3FFEBFEF350FFFFFFF6FE8611FFFFEDDDEF7CFFFA7C6",
      INIT_31 => X"FF9FF870FFFFFEFFDFFC7FFFD7DEEF37BFFFEFDFF7DF9FFFFFFF7FF8003FFFFF",
      INIT_32 => X"8EBFF0A87FFFFFFF3FFC1A7FFFFF7EEFABFFFFE7DEF713BFFF0FDFF7BF7FFFFF",
      INIT_33 => X"FFE7DEF0301FF40E3FF0207FFFFFFF7FFFBE7FFFFFFF77D7FFFFF7DEF0941FFF",
      INIT_34 => X"FFFFFE1F8FDFFFFF9FFEF8387FFE4F7FF0207FFFFFFFAFFE79FFFFFE2F9FDFFF",
      INIT_35 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFEFFFEFFFF2FFFF0207FFFFFFFFFFEBC",
      INIT_36 => X"FFFFFDFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF04FFFF7FFDE0FFF7FF",
      INIT_37 => X"FFFFFFFFFFEFFFFFFFFF477FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFDB2FFFFFDDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA319FFFBFBF7FFFFFFFFFFFFFF",
      INIT_3A => X"FFFFA67EC740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4757F279BDF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFF4FDDFB27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FDEA7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE85FFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFF9DFDFFFFFFFFFFF9A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_3F => X"4FFFFFFFFFE67FFFFFFFFFFFFEDFBFFFFFFFFFFF987FFFFFFDDFFFFFFFFFE69F",
      INIT_40 => X"FFDD59BDFFFFFF49FFFFFFFFE103FFFFFFFFFFFF7FFFFFFFFFFFFF849FFFFFFC",
      INIT_41 => X"FFFE7F7FFFFFFFFFC27FF3FFFFB7DAFFFFFFF1D6DB7FFFFFFFFFFF7EFFFFFFFF",
      INIT_42 => X"F2FFFFFFFFFFFFFFFF7B3FFFFFFFFFCBFFFF7FFF27FF3FFFFFF09FFC7FFFFFFF",
      INIT_43 => X"FFFE3EFEC3FFFFFDF3DB1FFFFFFFFFFF7DDFFFFFFFFFF7CF6CFFFF5FFFFFFFFF",
      INIT_44 => X"FFFFFFFFCFFFFC7FFEBFDC9FFFFFF1FEF69FFFFFFFFFFF7FAFFFFFFFFFD7FBDA",
      INIT_45 => X"FFFFFFFF5F5FFAFFFFFFFEABFA7DBFFEFFFFABFFFFF3FFFF7FFFFFFFFFBCFFD8",
      INIT_46 => X"F9FFFFF9FBF757FFFFFFFFD77F2FFFFFFFE01328FFFFFCBFFFDBFFFFFBFFFF8F",
      INIT_47 => X"2389FFF0F9FFFFFDFFFFEFFFBEE7FFFFFFFFF2FF1EFFFFFFA2E009FF9FF23F6C",
      INIT_48 => X"E3FFC3A3D1E80303007FE707FFFFFE80005FFFDCFE000000007BFF8680000083",
      INIT_49 => X"8FFEA3F0F87C3E17FFC2EBF1F802E3060F8727FFFFFE723D3FFFDFEF49E07238",
      INIT_4A => X"FFFFFFFFFFFFFFFFF94DBFFFFFFF3FFFE1FFFFF80126073FFFEBF1F8FD7E3F1F",
      INIT_4B => X"FFFC0000187FFFFFFFFFFFFFFFFFFFC7FC77FFFFFF7FFFE2FFFFF801B01A7FFF",
      INIT_4C => X"FFFFFF7FFFF17FFFFC00000E3FFFFFFFFFFFFFFFFFFDFFFF37FFFFFFFFFFF17F",
      INIT_4D => X"FFFFFFFB77E7C07FFFFFFFFFFA7FFFF8003E067FFFFFFFFFFFFFFFFFFFBFFF97",
      INIT_4E => X"001FFFFFFFFFFFFFFFFFF677EEC07FFFFFFFFCFB1FFFF00000003FFFFFFFFFFF",
      INIT_4F => X"78FEDFFFF02000001FFFFFFFFFFFFFFFFFF4E3C6687FFFFFFFFCFEBFFFF00000",
      INIT_50 => X"999990FFFFFDE7707EDFFFF80804001FFFFFFFFFFFFFFFFFF1C7C338FFFFFCFF",
      INIT_51 => X"FFFFFFFFFFFFF69EDCE1FFFFFDE9FCFEDFFFFC1804003FFFFFFFFFFFFFFFFFF3",
      INIT_52 => X"F9040000FFFFFFFFFFFFFFFFFFF842030EFFFFFDEF7F7EDFFFFC380601FFFFFF",
      INIT_53 => X"FFFDC7771DDFFFF005C1007FFFFFFFFFFFFFFFFFF8C6478FFFFFFDF776FD5FFF",
      INIT_54 => X"FFFFFBEBEE4BFFFFFDF8FCBCDFFFF007E0003FFFFFFFFFFFFFFFFFFFC6E7ECFF",
      INIT_55 => X"7FFFFFFFFFFFFFFFFFFE1D3F16FFFFFEA70EBADFFFF04FF0003FFFFFFFFFFFFF",
      INIT_56 => X"EFDFFFFE3FFF00FFFFFFFFFFFFFFFFFFFEBC7E2FFFFFFE3F1F37DFFFF8CCB900",
      INIT_57 => X"01FFFFFFFD04785FDFFFFC1FFF007FFFFFFFFFFFFFFFFFFE7FFEFFFFFFFF5040",
      INIT_58 => X"FFFFFFFFFFFFF000FFFFFFFF7C817FBFFFF80000007FFFFFFFFFFFFFFFFFFFC0",
      INIT_59 => X"0000009FFFFFFFFFFFFFFFFFFFE000FFFFFFFF7B387FBFFFF80800003FFFFFFF",
      INIT_5A => X"FEB3BD3FBFFFF801C2003FFFFFFFFFFFFFFFFFFFE81C7FFFFFFFB57DBFBFFFF2",
      INIT_5B => X"FFFFC1BF7FFFFFFFB03DDF7FFFFC0080007FFFFFFFFFFFFFFFFFFFE0307FFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFC17FBFFFFFFFBE64DF7FFFFF808003FFFFFFFFFFFFFFFF",
      INIT_5D => X"BFFFFF100081FFFFFFFFFFFFFFFFFFFFC01BBFFFFFFFBF3E6F7FFFFF800001FF",
      INIT_5E => X"3FFFFFFF5D4F37BFFFFF1080C1FFFFFFFFFFFFFFFFFFFFC0013FFFFFFF9DDE67",
      INIT_5F => X"FFFFFFE003C0047FFFF602D3471F3FE00303E081FFFFFFFFFFFFFFFFFFFFC000",
      INIT_60 => X"9801FFFFFFFFFFFFFFFFFFFFE0027FFFF7FFE6174FFFFFFF03C001FFFFFFFFFF",
      INIT_61 => X"FAF17FFFEFFE014031FFFFFFFFFFFFFFFFEFFFE3011FFFF7FEF5FDFFFFEFFF00",
      INIT_62 => X"FFE0007FFFF7FEF806FFFFEF3E250EF1FFFFFFFFFFFFFFFFEFFFE1031FFFF7FE",
      INIT_63 => X"FFFFFFFFFFFFEFFFF001FFFFF7FEF82EFFFFEF3E6E6EF0FFFFFFFFFFFFFFFFEF",
      INIT_64 => X"ECCFF060FDFFFFFFFFFFFFFFFFEFFFF800FFFFF7FEF82AFFFFEFBFE162F8FFFF",
      INIT_65 => X"FFF7FEFDAEFFFFEF7FE060FFFFFFFFFFFFFFFFFFEFFFFC00FFFFF7FEF9AEFFFF",
      INIT_66 => X"FFFFEFFFF81FFFFFF7FEFE71FFFFEEFFF060FFFFFFFFFFFFFFFFFFEFFFF811FF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE103FFFFFFFFF704FFFFFFFFE893FFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"9CCE673399CEE77BBDDEEF77BBDCE673399CEE773B9DEEF7FFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF800000003FF03FFC0000FFFFFFFC7FFF80FFF87F7FFFFFFFFE00000007FFF",
      INITP_01 => X"C000000007FFFFFFFE000000007F03FFE0001FFFFFFFFFFFFE01FF80300FFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF800000005FFFFFFFE200000007FC000E0007FFFFFFFFFFFFF",
      INITP_03 => X"000FBFF8000003FFFFFFFFFFFFFFFFFFC20407FFF87FFC7E00000011E0000001",
      INITP_04 => X"DCFFF81F03FF80000FFFFC000007FFFFFFFFFFFFFFFFFFF6068CFFF81FFCFE00",
      INITP_05 => X"FFFFFFFFFFFFBFD83EF87E01DDC0000FFFF800000FFFFFFFFFFFFFFFFFFFFE06",
      INITP_06 => X"00000FFFFFFFFFFFFFFFFFFFFFBFC0000004000000003FFFFC00000FFFFFFFFF",
      INITP_07 => X"00000000FFFFF000003FFFFFFFFFFFFFFFFFFFFF064C00000000000000FFFFF8",
      INITP_08 => X"FFFFFFF800000000001FE0FFFFF8001FFFFFFFFFFFFFFFFFFFFFFF7FFC000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFF80000000001FFF9FFFF0800FFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFF0800FFFFFF",
      INITP_0B => X"000000001FFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000007FFFF",
      INITP_0C => X"FFFFFFFFFFFFFE000000003FFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFF007FFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFF8FFFFFFFFFF0FFF",
      INITP_0F => X"FFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF",
      INIT_00 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBF9F9FFF1F1F1F1F1F3F3F3F3F3F3F3F3F1F3F",
      INIT_01 => X"3F3F3F3F3F3F3F1F3F7D5F1F5F7D7D7D7D7D7DDFBF9F9FBFBFBFBFBFBFBFBFBF",
      INIT_02 => X"5FDF9F9FDF1F1F1F1F1F9D7FFF1F1F1F1F1F3F5D7D7D7D7D7D7D7D7D5F3F3F3F",
      INIT_03 => X"7D7D9FDFBFBFBFBFBFBFBFDF7FBFBF9F9F9F9FDF3F1F1F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDF7FBFBFDF5D7D7D",
      INIT_05 => X"3F3F3F3F3F3F7F7F9D3FBFBF9FBFBFBFBFBFBFBFBFBFBFBFBF9F9F9F3FDFBFBF",
      INIT_06 => X"9F9F9F9F9F9F9F9F9F9F9F9F7FBF3F1F1F1F1F1F1F1F1F3F9F9FBFBF9FFF5F3F",
      INIT_07 => X"1F1F1F1F1F1F5F7D7D7D7D9D5F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_08 => X"7F9F9D3F7F9F9F9F9F9F9F7F1F9D7D7D7D7D7D1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_09 => X"5D7D7D5D7FFF3F5F9F9F9F9F7F7F9F1F3F1F1F1F1F1F1F1F3FDF7F9F9F9F9F9F",
      INIT_0A => X"BFBFBFBFBFBFBF9F5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5D9FBFBFBFBF7F",
      INIT_0B => X"7D7DBDFF7F9F9F9F9F9F9F9F9F9F9F9F9F7FDF7D9FBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0C => X"9F9F9F9F9F9F9F9FBF1F1F1F1F1F1F3F9F9F9F9F7FDF3F1F1F1F1F1F1F1F1F3F",
      INIT_0D => X"7D7D7D7D7D7D1F7F9F9F7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_0E => X"9F9F9F7FFF3F1F3F7D7D7D1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F",
      INIT_0F => X"DF5F5F7F7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9FBF9F9F9F9F9F",
      INIT_10 => X"5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5D5D9FBFBFBFBFBF9F",
      INIT_11 => X"9F9F9F9F9F9F9F7F7F5D7D7D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F",
      INIT_12 => X"9F3F3F1F1F1F1F3F1F1F9F7F9F9F9F9F9F9F9F9F9F9F7FBF9D9DBDFF7F9F9F9F",
      INIT_13 => X"7F5F3FFF5F7F7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F7F",
      INIT_14 => X"9D7D7D5F5F5F5F5F1F1F1F1F1F3F3F3F3F1F1F1F1F1F1F3F7D7D7D7D7DBD3F7F",
      INIT_15 => X"5F5F5F5F5F5F5F5F5F7F7F9F9F9F9F9F9F9F7F9F9F9F9F9F9F9F9F7FFF3FFF3F",
      INIT_16 => X"7D7D7D7D7D7D7D7D7D7D5D5D5D7DBF9F9FBFBFBFBFBFBFDFDFBF7F7F9FBF3F5F",
      INIT_17 => X"9F7D7D5D9FDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F5D5D5D5D5D5D7D7D",
      INIT_18 => X"3F1F1FDF5F7F9F9F9F9F9F9F9F9F7F9FDFDFDFBF9F9F9F9F9F9F9F9F9F7F3F3F",
      INIT_19 => X"7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F5F5F5F5F7F7FBF1FFFFFFF1F",
      INIT_1A => X"7D5F1F1F3FFFBFBFFF5F3F1F1F1F1F3F9D5F3F3F3F5FFF3FDF3D9D7D1F1F1F9F",
      INIT_1B => X"1F3FFF5F5F7D17BD9F9F9F9F9F19F99F9F9F9F9FBF1D3F3F3F3F3F7D9D9D7D7D",
      INIT_1C => X"7D7D9F9F9FBFBFBFBDD7BFBFBFBFBFBFBFBFDFDFFF7F79791F1F1F1F1F1F1F1F",
      INIT_1D => X"DFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F9F9F9F9F9F9F7D5D5D5D7D7D7D7D7D7D",
      INIT_1E => X"9F9F9F9F9F9F9F9F7F7F7F9F9F9F9F9F9F9F9F9F3F9F5FBFFF7D5D5D7D7F7F9F",
      INIT_1F => X"9F9F9F9F9F9F9F9F9F9F7FBF1F1F1F1F1FDF1F7F5F5F5F7F3F5F1F1F3FDF7F9F",
      INIT_20 => X"9FDFFF3F1F1F1F3F7F5F1F3F3F3FFFBF3F9F7D7D9D9DBDFFBF7F7F9F9F9F9F9F",
      INIT_21 => X"9F9F9F9F9F8F739F359D9F9F5335DFFF3F1F1F3F5F3F5F7D7F5F1F1F3FBF5F7F",
      INIT_22 => X"BBECD9BFBFBFBFBFBFBFBDBDBDDDF1ED9D9D9D9DB9B7D5D3D3D3B775FD1DCDBB",
      INIT_23 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFDF9F7F9F7F5D7D7D7D7D7D7D5DBFDFDFDFBFBF",
      INIT_24 => X"9F9F9F9F9F9F9F9F9F9F9F9FFF5FFFDFBF7D7D9F7F7F5D5D9F9F9F9F9F9F9FBF",
      INIT_25 => X"9F9F5FBFFFFFDFDFFFFFDFDFDFDFDFDF5D7D3F5FDD1F5F9F9F9F9F9F9F9F9F9F",
      INIT_26 => X"DFFFFFFFFFFF1F5F3F1F5F7F9D7F5F5F3FDFBF9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_27 => X"EB179F37EB175FBF1F1F3F1F1F1F3F7F3F1F3F3F5FDF7F9F9F9FFF5F1F1F3F1F",
      INIT_28 => X"BFD7ECF1EFEFCFECB55D5D5DB5EAD3D1D1B3EBED9DDDEB5F9F9F9F9F9FAF739F",
      INIT_29 => X"BFBFBFBFBFBFBFBFDFBF7F7D5D7D7D7D7D5D9FBFD1F1D1EFF1ECECBDBFBFBFBF",
      INIT_2A => X"9F9F7FBFFFFFBFBF9F5D7FDFBFDF9F7D7D7D5D5D5D5D7D9F9F9FBFBFBFBFBFBF",
      INIT_2B => X"BFBFBFBFBFBFBFBF7D7D7D7D9DFF7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_2C => X"1F1FFF1F7D1FFF1F1F3FFF7F9F9F9F9F9F9F9F9F9F9F9F9F7F7F9FDFDF9F5D9F",
      INIT_2D => X"7FDF3F1F1F1F1FFF1F1F1F1F1FDF7F7FBF3F1F1F3F3F1FFF7F7F7F7F7F7FBF3F",
      INIT_2E => X"ECB77D7D7DEDD37D7DB5ED7DB7D1EB91379FAFAFAFEBEDAFEB539FEB739F9F9F",
      INIT_2F => X"BFBFDF9F7D5D5D7D7D7D7D5DB3EC999BBBBDD3EEBDBFBFBFBFBDECD3BD7D5D7D",
      INIT_30 => X"5D7D9FBFBFBFBFBFDF9F7D7D5D7D7D7D7D7DBFDFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_31 => X"7D7D7D7DBD1F7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F5F7F9FBFBF7D",
      INIT_32 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9FBFDF5D7D7D7D7D7D9FBFBFBFBFBFBFBF",
      INIT_33 => X"9F9F9F9F9F9F9F9F9F9F9F9FFF1F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_34 => X"D3ED7D7DB5CFEBCF557F191717AFAF1935EBDBDB9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_35 => X"7D7D7B999BECD17D7BBBDBECECBBBFD7F1D3ECECB5D3D1B3EDECD3BF7F7DD1D1",
      INIT_36 => X"BFBFBF9F7F5D7FBFBFBF9F9F9F9FBF9F5D5D7FBFBFBFBFBFBFBFBFBFBF7F7D7D",
      INIT_37 => X"9F9F9F9F9F9F9F9F9F9F9F9F7F7F7F7F7F7FBFFF7F9F7F7F7FBFBFBFBFBFBFBF",
      INIT_38 => X"9F9F9F9F9F9F9F7F3FBD7D7D5D7D5D9FBFBFBFBFBFBFBFBF7D7D7D5D5FDF7F9F",
      INIT_39 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_3A => X"BF7F9F9F9F91539F9F71F99F1773DB9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_3B => X"CFEFF1EEECD5BFECF1D799B7ECB3B5B5D1ECEFBBDBD7D1EBEDEDB77B7D7DED9D",
      INIT_3C => X"BFBF7F5D7D7D7D7D7D5D7FBFBFBFBFBFBFBFBFBFBFBFBF7D7D7DEEEED1D1ECEC",
      INIT_3D => X"9F9F9F9FBF9F9F9F9F9F9FFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D7DBF",
      INIT_3E => X"3F9D7D7D7D7D5D9FBFBFBFBFBFBFBFBF7F7F9F3F7F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_3F => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F7F7F7F7F7F7F7F7F9F9F9F9F7F",
      INIT_40 => X"71713517EBAFF99F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_41 => X"B77D7D7BEC9DBFBFD3F1BFBBEDEDD3B9D7D5EDEDD9BFED7DBF35AF8F71EBEB73",
      INIT_42 => X"7D7D7D5D9FBFBFBFBFBFBFBFBFBFBF7D7D7DEC977D7DB5EE7DBFBFEED9BFBFEF",
      INIT_43 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7D7D7D7D",
      INIT_44 => X"BFBFBFBFBFBFBFBF3F3F3F1F3FDF7F9F9F9F9F9F9F9F9F9F9F9F5F1F9D5D7FBF",
      INIT_45 => X"9F9F9F9F9F9F9F7F5F3FBFBF9F7F7F7F7F7F9FBF3F9F9F5F1F9D5D7DBFBF9FBF",
      INIT_46 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_47 => X"ECD3BFBFBBBFBFD5EDBFBFDBD3EDEBB57B7B9795EBEFB9EBCFD73915AD9F9F9F",
      INIT_48 => X"BFBFBFBFBFBF9F5D5D7DEE997D7DB7EE7DBFDFEEB97F7DD1ECCFCFEFECEFEFEF",
      INIT_49 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D7D7D7D7D7D7D5D9FBFBFBF",
      INIT_4A => X"FF9F9FDF5FDF7F9F9F9F9F9F9F9F7FBF5F5F3F7D9D7D9FDFDFDFBFBFBFBFBFBF",
      INIT_4B => X"7F3F5F9DBFDFDFDFDFDFFF9F3F5F9F3F3D7D9FBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_4C => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F7F5F1F",
      INIT_4D => X"EBEDEDF1BDB7EBEBD19D7D7DCFD19FEDF5FF9FB5CD3F9F9F9F9F9F9F9F9F9F9F",
      INIT_4E => X"7F5DECEECECEECECCFEFEFEC995D7FEFB79F9FBBECBDBFBFD3F1BFBFD3EDEDED",
      INIT_4F => X"BFBFBFBFBFBFBFBFBFBFBFBF7D7D7D7D7D7D7D5D9FBFBFBFBFBFBFBFBFBFBF9F",
      INIT_50 => X"9F9F9F9F9F9F5F9F9D9D9D7D7D7D7D7F7F7F7F7FBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_51 => X"BF9F7FBFDF1F5FDD9F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7F5FBF7FFF7F9F",
      INIT_52 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F5FDF3FBFFFFFDF7FBFDFBFBF",
      INIT_53 => X"7DEDD19FD1CF7FF1EBBFDFF5EDDF9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_54 => X"979797EE995D9FF1F3D7D7D5ECD5D7D7EFF1BFBFBDBBBDD3EFBDBB9B7F5DED7B",
      INIT_55 => X"BFBFBFBF7D7D7D7D7D7D7D5D9FBFBFBFBFBFBFBFBFBFBFDFBF9DD3B597979999",
      INIT_56 => X"7D5D5D7D7D5D7D9F7F7F7F7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_57 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F9F9FBFFFBF9F9F9F9F9F9F9F9FDF1F",
      INIT_58 => X"9F9F9F9F9F9F9F9F9F9F7F9FBF7FFFBFBFBFBFBF9F9FBFBFBF9F7F5D5DDFDFBF",
      INIT_59 => X"EBEFBDD7ED9F7F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_5A => X"EEF1F1EFECEFF1F1EFEFBFBBD5D7D7F1EDD7D7B5977BED7D5DB3EBD7EBF1BFBD",
      INIT_5B => X"7D7D7D5D9FDFBFBFBFBFBFBFBFBFBFBFD7EE9F7D7D5D5D7D7D7D7DEEB79F9FF1",
      INIT_5C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D7D7D7D",
      INIT_5D => X"BFBFBFBFBFBFBFBF9F9F9F9F7F9F9F9F9F7F7F7F5F7F7DBD7F7F9F7D5D7D9FDF",
      INIT_5E => X"9F7F7F1FBDBFBFBFBFBF9F5D5D7D9FBFBFBFDF9F7D5D9FBFBFBFBFBFBFBFBFBF",
      INIT_5F => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_60 => X"BDECBDBBF1F1F1EFEDF1F1CFB59BED7D7F7FD5D3D5BFBFBFBFF1D7D3EB977F9F",
      INIT_61 => X"BFBFBFBFBFBFBFBFD9ECBDDF9F7F7F7D7D7D7DECB7BFBFECD9BFBFBDECBDBFBF",
      INIT_62 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D5D7D7D7D7D7D5D9FBFBFBF",
      INIT_63 => X"9F9F9F9F9F9F9F7F7FBFBFBFBFBF5F9FBFBFDF9F7FBFBFBFBFBFBFBFBFBFBFBF",
      INIT_64 => X"5D7D7D7D7D7D5D7FBFBFBFBFBF5D7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F7D",
      INIT_65 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F5F9D5D9FBF7F",
      INIT_66 => X"EDBFBF5D7FDDEBB3B9D7D3D5D5D5D3D3D3D3EBEFF7EB179F9F9F9F9F9F9F9F9F",
      INIT_67 => X"7DCEECF1F1F1F1D1D1D1CFEC7B5D9FEEEED7D7BBECBBBFBFBFEDEFBFBFBFBFD5",
      INIT_68 => X"BFBFBFBFBFBFBFBFBFBFBFBF7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_69 => X"9F9FDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_6A => X"7D7D7DBFBF5D7FBFBFBFBFBFBFBFBFBFBFBF9F7D7D7D7D7DDF7F9F9F9F9F9F7F",
      INIT_6B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F9F9F7F1F7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_6C => X"D5D7EFEFEFEFEFEFEFF1D5BFFFB7F79F9F9F9F9F9F9F9F9F9F9F9F9F7F7F7F7F",
      INIT_6D => X"B3D3B39B7D5D9FDBEFEFD5BDD3BDBFBFBFD7EFBFBFBFBFD7D1BFBFBFBFDFB5ED",
      INIT_6E => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBF7D5D5D5D5D5D7D7D7D7D7D7DB5D3B3D3F3D3",
      INIT_6F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D9FDFBFBFBFBFBF",
      INIT_70 => X"BFBFBFBFBFBFBFBFBFBF9F5D7D5D7D7DDF7F5FBF7D5D5D7F9FBFBFBFBFBFBFBF",
      INIT_71 => X"7F7F7F9F3F7F7F5F3FBD7D7D7D7D5D7D7D7D7D7D7D7D7D7D7D5D5D9FBF9FBFBF",
      INIT_72 => X"BBBDBFBFFF7F7F9F9F9F9F9F9F9F9F9F9F9F7FBF5F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"BBD9BBBFBDBFBFBFBFBDB9BFBFBFBFBBBBBFBFBFBFBFBDB9BBBFBDBDBDBBBBBB",
      INIT_74 => X"BFBFBFBFBFBFBF9F9F9FBF9F5D7D7D7D7D7D7D5D5D7D9F7D7D7D7D7D7D7D7D9F",
      INIT_75 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D7D7F7F7F7F7FBFBFBFBFBFBFBFBFBF",
      INIT_76 => X"BFBF9F5D7D7D7D7D1FFFDF1F9D7D7DBFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_77 => X"7F5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_78 => X"9F9F9F9F9F9F7F7F3F7F3F5D9D9D9D9D9D9D9D9D9D9D7D9D9DBFFFFFDF7F7F9F",
      INIT_79 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFFF7F9F9F",
      INIT_7A => X"BFBFBFBF9FBF9F5D5D7D7D7D7D7D5D7D7D7D7D7D7D7D5D5D7D9FDFBFBFBFBFBF",
      INIT_7B => X"BFBFBFBFBFBFBFBF7D7D5D5D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_7C => X"3F3F1F3F7D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_7D => X"7D7D7D7D7D7D7D7D5D9FDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D7D7D7D7D",
      INIT_7E => X"7D9D9D7D7D7D7D7D7D7D7D7D5D5D9F9F9F9FBFBFBFDFDFDFBF9F7D5D7D7D7D7D",
      INIT_7F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7D3DDF5F7F9F9F9F9F9F7FBF3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"6FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFE7FFFF",
      INITP_04 => X"3C3FFFFFFFFFFE9FFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFF3E7FFFFFFFFFFE",
      INITP_05 => X"01FFFFFFFFFFFE387FFFFFFFFFFE87FFFFFC2443FFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_06 => X"221F8FFFFFFF8FFF3FFFFFFFFFFF00FFFFFFFFFFFFC7FFFFFC03FC3FFFFFFFF8",
      INITP_07 => X"FFFFFFFFFFFFFC7001E7FFFFFF7FFFFFFFFFFFFFFE00FFFFFFFFFFFFEFFFFFFC",
      INITP_08 => X"FFFFF00007FFFFFFFFFFFFFFFFFCE0003BFFFFFE7FFFFFFFFFFFFFF8001FFFFF",
      INITP_09 => X"FFFDF2C3FFFFFFFFFFE00003FFFFFFFFFFFFFFFFFCF000CDFFFFFCFFFFFFFFFF",
      INITP_0A => X"FFFFFE38000F7FFFFC6001FFFFFFFFFFC00001FFFFFFFFFFFFFFFFFCF80082FF",
      INITP_0B => X"00FFFFFFFFFFFFFFFFFE98000FBFFFFB80001F7FFFFFFF800001FFFFFFFFFFFF",
      INITP_0C => X"FFBFFFFFFF000000FFFFFFFFFFFFFFFFFE800007BFFFFF00001FBFFFFFFF8000",
      INITP_0D => X"00005FFFFCFFFFFFFFFFFFFE010600FFFFFFFFFFFFFFFFFF000000DFFFF27803",
      INITP_0E => X"33FBFFFFFFFF0320003FFFFFFFFFFFFFFFFFFF030F00FFFFFF87FFFFFFFFFF00",
      INITP_0F => X"FF078700FFFFFFFFE7FFFFFFFE0318003FFFFFFFFFFFFFFFFFFF078F00FFFFFF",
      INIT_00 => X"7F5D5D5D5D5D5D5D5D5D5D5D5D7D7D7D5D7D7D9FDFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_01 => X"7D7D7D5D5DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F",
      INIT_02 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7D",
      INIT_03 => X"9F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D7D7D7D7D1F1F5F5F5D9FDFBF",
      INIT_04 => X"7D7D5D5D7F9FBFBFBFBFBFBFBFBFBFBFBFBF9F7D5D5D5D7D7D7D7D7D7D7D5D7D",
      INIT_05 => X"BFBFBFBFBFBFBFBFBFBF9F7F9D7D1FBF5F7F7F5F5F3FDFBD7D7D7D7D7D7D7D7D",
      INIT_06 => X"9F9F9F9F7F5D7D7D7D7D5D7D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_07 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFBF9F9F9F9F9F9F9F",
      INIT_08 => X"BFBFBFBFBFDFBF7FBFDFBFBFBFBFBFBFBFBFBFBFBFDF7F5D7D7D7D7F9FBFBFBF",
      INIT_09 => X"BFBFBFBFBFBFBFBFBFDF9F5D7D7D7D7D3F5F7D7D7D7D7F9FBFBFBFBFBFBFBFBF",
      INIT_0A => X"BFBFBFBFBFBFBFBFBFBFDFBF7D7F9F7D7D7D7D7D5D5D7D9FDFBFBFBFBFBFBFBF",
      INIT_0B => X"BFBFBFDF7F5DBD3FBFDFDFFFFFBF1F7D7D7D7D7D7D7D7D7D7D5D7F7FBFDFBFBF",
      INIT_0C => X"7D7D7D5D5D9FDFBFBFBFBFBFBFBF9F9F9F9F9FBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0D => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFBF7F7D7D",
      INIT_0E => X"7F9FBFBFBFBFBFBFBFBFBFBFBF9F7F5D7D7D5D9FDFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0F => X"BFBF9F5D7D7D7D7D7D7D7D7D7D7D7F9FBFBFBFBFBFBFBFBFBFBFBFBFBF9F7F5D",
      INIT_10 => X"BFBFBFBFBFBFBF7F5D7D7D7D7D7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_11 => X"9D7D9DDFDF9D7D7D7D7D7D7D7D7D7D7D7D7D9FDFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_12 => X"BFBFBFBFBF9F5D5D5D5D7DBFBF9FBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7D7F7D",
      INIT_13 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDF9F5D7D7D7D7D5D9FBFBF",
      INIT_14 => X"BFBFBFBF9F5D7D7D5D7D7F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_15 => X"7D7D7D7D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF5D5D7D5D5D9FBFBFBFBFBF",
      INIT_16 => X"7D7D7D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF5D7D7D7D7D7D7D",
      INIT_17 => X"7D7D7D7D7D7D7D5D7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F",
      INIT_18 => X"7D7D7D7D7D5D9FBFBFBF9D8EF3BFBFBFBFBFBFBFBFBFBF9F5D7D7D7D7D7D7D7D",
      INIT_19 => X"BFBFBFBFBFBF57CA9BBFBFBFBFBF9F5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_1A => X"5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_1B => X"BFBFBFBFBFBFBFBFBFBFBFBFBF7D7D7D15D17D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_1C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D7D7D7D7D7D7D7D7D7D7D7D7D5D9F",
      INIT_1D => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBD9B9DBFBFBFBFBFBFBFBF7D7D5D9FBFBFBF",
      INIT_1E => X"BF79B0B28EBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D7D7D7D7D5D9FBFBF",
      INIT_1F => X"F0BD33EEBFBFBFBF7D7D7D7D7D7D7D5D5D5D5D5D5D5D7D7D7D7D7D7D7D5D9FDF",
      INIT_20 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF35EE",
      INIT_21 => X"DF9F5D7D7D7D7D5D006A5D5D5D5D3900F37D7D7D7D5D9FBFBFBFBFBFBFBFBFBF",
      INIT_22 => X"BFBFBFBFBFBFBF9F7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DBFBFBFBFBFBFBF",
      INIT_23 => X"BFBFBFBFBFBFBD999BBFBFBFBFBFBFBFBF5D7DBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_24 => X"7B7B7B7B7BBFBFBFDFBFBFDFBFBFBF9F9F9F9F9F9FBFBFBFBFBFBFBFBFBFBFBF",
      INIT_25 => X"5D5D7D7D7D5D5D9FBFBFBFBFBF9F5D5D7D7D7D7D7D7D3B5D7F6A18D4F3BF7B7B",
      INIT_26 => X"BFBFBFBFBFBFBFBFBFBFBF9B555757575757575757790EAC14EEAA1033BFBFBF",
      INIT_27 => X"44AA9F9F9F7B446622F57D5D7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_28 => X"5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5D5D5D5D7F66",
      INIT_29 => X"BBBDBFBFBFBFBFBFBF9F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDF7F",
      INIT_2A => X"7F9F9F7F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9DBBFF",
      INIT_2B => X"BF9F9F9FBFBF9F9F5D7D7D7D7D7D4A8EF56C18D2CE374AEEEE0E8C082AB15737",
      INIT_2C => X"7F9D5599FFDDDDDDDDDDDDDDDDFF77EE55CE88F0AC33BFBF9F9F7D7D7D9F9FDF",
      INIT_2D => X"20177D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7F9F9F9F9F",
      INIT_2E => X"7D7D5D5D5D5D5D7D7D9F9F9F9F9F9F9F9F9F9F9F9F9F9D22862213BF9B448686",
      INIT_2F => X"E4E4E4E4E6E6E60ABFBF2E0A0A79BFBFBFBFBFBFDFBF7F7D7D7D7D7D5D5D9FBF",
      INIT_30 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9BBBFFFFDF9BBFBF0AE6E6E4",
      INIT_31 => X"5D7D7D7D7D7D6CF68E286866046C589B9B9B79595B546A0AB1F55D5D5D7D9FDF",
      INIT_32 => X"FFFFFFDDBBFFFFFFFF5588ACF0339BBFDFBF5D5D5DBFDF7F5D5D5D5D7D7FDF9F",
      INIT_33 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDF9F5D5D5D5D5D5D57FFFFFFFFFFFF",
      INIT_34 => X"5D7F7F7DBFDFBFBFBFBFBFBFBFBFBF13444488F144444266BD9F9FDFBFBFBFBF",
      INIT_35 => X"E8E8B2FBD92C9BBFBFBF9F9F9F7F5D7D7D7D7D5D7F9FBFDF5D5D9F9F9F9F9F7F",
      INIT_36 => X"BFBFBFBFBFBFBFBFBFBFBF9B9BFFFFFF97C4E8E622428EB490B0B2B48C426622",
      INIT_37 => X"B24611AA48F939527252D49858797B7B546E8ED17D5D7D9FBFDFBFBFBFBFBFBF",
      INIT_38 => X"FFFF33CE55DD999BBFBF9F9F9FBFBF9F9F9F7D5D7F9FBFBF9F7D5D7D7D7D6CF4",
      INIT_39 => X"BFBFBFBFBFBFBF9F7F9F7F7D7D5D5D5D57FFFFDDDDFFFFFFFFFFFFFFDD99DDFF",
      INIT_3A => X"BFBFBFBFBFBF35F1004442004444008A1379BFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3B => X"BFBF5D5D5D5D5D5D5D5D7D7FBFDFBFBF7D9FBFBFBFBFDF7F5D9F9F7F9FBFBFBF",
      INIT_3C => X"BFBFBF99BBFFFF9D22206E90D2D4B08AF7F48AAED2AE86D28E6EFBB0FDDD2C79",
      INIT_3D => X"94B492727252F478387D76B06E7D7D5D9F9F9F9F9F9F9F9F9F9FBFBFBFBFBFBF",
      INIT_3E => X"9BBFBFBFBFBFBFBFBFDF9F7FBFBFBFBFDF9F7F5D5D5D8CAE6657FFBB467274B4",
      INIT_3F => X"5D5D5D5D7F9F9F57DDFFDDFFFFFFFFFFFFFFFFFFFFFFBBDDFFFFDD33BBFFFF77",
      INIT_40 => X"22224464444264444266CE9DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDF9F",
      INIT_41 => X"7F7D9FDFBFBFBFBFBFDFBFBFBFBFBF7F5D9FBFDFBFBFBFBFBFBFBFBF578A4444",
      INIT_42 => X"C2F4AEB0B0B0668CAEAE8C4068B0B0AED0D08C8A8CFDDB2C77BF7F7F7F7F7F7F",
      INIT_43 => X"75F7389D98AC7D7D5D5D5D5D7D5D5D5D5D5D7FBFBFBFBFBFBFBFBF9BBBFF7B44",
      INIT_44 => X"BFBFBFBFBFBFBFBFBFBFBF7F7F7F6A6857FFBB8A4C7092B5B4B4B4B4B4B47252",
      INIT_45 => X"FFFFFFFFFFDDFFFFFFFFDDFFFFFFFFFD7BBBFBDBFFFFFF9979BFBFBFBFBFBFBF",
      INIT_46 => X"66444244CEBFBFBFBFBFBFBFBFBFBF9F9F9F9F9FBFBFBF7F5D5D7D7D9FDFBF57",
      INIT_47 => X"BFBFBFBFBFBFBF7F5D5D7FBFBFBFBFBFBFBFBF57224464666464444444424464",
      INIT_48 => X"F0F2CE8686AAD044444444D666AEFFB22CBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_49 => X"7D7D5D7FDF9F5D7D7D7D7D5D9FBFBFBFBFBFBF9BFFD984A4F58E4464868486D0",
      INIT_4A => X"BFBFBFBFBFDF2688DFDFDD134A70709294949494949494B79D1953D41956AE5B",
      INIT_4B => X"FFFFFFDDFFFFFF7BB9D854D9FFFFFF7779BFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_4C => X"BFBFBFBFBFBFBF7D7D7D5D7DBF9F5D7D7D5D9FBFBFBF79DDFFDDFFFFFFDDFFFF",
      INIT_4D => X"5D7D7D5D9FBFBFBFBFBF59226666646444446464446444444444646444CEBFBF",
      INIT_4E => X"A866668C8ED9FF9051BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F",
      INIT_4F => X"5D7D7D7D7D7DBFBFBFBFBF99FF7180706E64A8A8E4E406E24E2AC0E4E4C202A8",
      INIT_50 => X"997BDFFF7524262648484848266E949219F9B57472F9BB8C5B7D5D7FBFBFBF7F",
      INIT_51 => X"FFBD7632BDFFFFFF779DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF8C8A",
      INIT_52 => X"BFBFBFBF7D7D7D7D5D9FBFBFBFBF57FFFFFFFFFFDDDDFFFFFFFFFFDDFFFF7B99",
      INIT_53 => X"BF9B2266646464644444646464646444444444648644F1BFBFBFBFBFBFBFBFBF",
      INIT_54 => X"31BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7D5D5D9FBFBFBF",
      INIT_55 => X"DFBFBFBDB92AE4C8E48804E42042646442000000000020040488A8646AD9FF6E",
      INIT_56 => X"42444442444626244E949274BDFDFF394C5B5D9FDFBFBFBF9FBF7F5D7D7D5D7F",
      INIT_57 => X"779BBFBFBFBFBFBFBFBFBFBFBFBFDF9F7D7F7FBFBFBFBF6A668ABDFFBD222242",
      INIT_58 => X"BFBFBFBFBFBF57DDDDFFFFFFDDDDFFFFFFFFDDBDFFFFBDD9BB9B7496FBFFFFFF",
      INIT_59 => X"64644444446464424264646464448ABFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D9F",
      INIT_5A => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F5D7D7F7F7F7F5DF3226464646464",
      INIT_5B => X"4680000040848484202020204020000000C2E22488B5FF8CE879BFBFBFBFBFBF",
      INIT_5C => X"2426244C56FFFFFF39287D7D7DBFDFBFBFBFBF9F7D5D9F9F7D9FBFBF53E42E08",
      INIT_5D => X"BFBFBFBFBFBF9F7D5D5D7D9F9F7F7FAC9B228ABB122244664444444466866442",
      INIT_5E => X"FFFFDDFFDDDDFFFFFFDDDDBBFFFFFFD9D6D6B6D8DBFFFFFF779BBFBFBFBFBFBF",
      INIT_5F => X"446464644466668ABFBFBFBFBFBFBFBFBFBFBFBFBFBF9FBFBFBFBFBFBF79BBFF",
      INIT_60 => X"BFBFBFBFBFBFBF9F7D7D7D7D7D5D5D7D9D246464866644226464444444004464",
      INIT_61 => X"000000000020868686664426FBD9B2D224EABFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_62 => X"FFCE397D5D7F9FBFBFBFDFDF9F9FBFBF7D9FBF9B0A0A4C24C24686E8C8624200",
      INIT_63 => X"7D7D5D5D5D5D5DF35768444424666666662244444466664444444224041276FF",
      INIT_64 => X"DDDFDBD9DDFFDFB9FAF854B6BBFFFFFF999BBFBFBFBFBFBFBFBFBFBFDFBF5D5D",
      INIT_65 => X"57BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF57BBFFFFFFFFFFFBDBDFFF",
      INIT_66 => X"7F5D5D5D5D5D5D7DF1426486866444006464646444C800424444646466666400",
      INIT_67 => X"FBFDFDF9B26840D090E89DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F",
      INIT_68 => X"9F9F9F9F9F9FBFDFDFBFBF2AE4E624A0AAFFFDFDFDEAA6846464646444EAFFFD",
      INIT_69 => X"4644664422882200662244444446464466444464440202F0FFFF487D7D5D5D7F",
      INIT_6A => X"D8DBBBBBBBFFDFFFB97BDFBFDF9F7F9F7F7F7F7F7F7F7D7D5D7F9F9F9F9F9F9F",
      INIT_6B => X"BFBFBFBFBFBFBFBFBFBFBFBF79BBFFFFFFDDDFBBFBDBDFDDFFFFBBFBDBDFFFDB",
      INIT_6C => X"426664666422420C2244644422D92E0064864464868622CFBFBFBFBFBFBFBFBF",
      INIT_6D => X"D02208BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F9F9F9F9F9FF3",
      INIT_6E => X"9F9FBF0A22A4A0AAFFFBFBFDFBF9FBFBFBFBFBFBFBFBFBFBFBF9FBFD8A4062AE",
      INIT_6F => X"22440022444444444444444444444402F0FF6A7D7D7D7D5D5D5D5D5D5D5D9F9F",
      INIT_70 => X"B95B9F9F9F7D5D5D7D7F7F7F7F7F5D7D9FBFDFBFBFBFBFBD44224444442288EC",
      INIT_71 => X"BFBFBFBFBF77BBFF976644662250FFDDFFDBFBFDFBB9DFDDDBDDFFFFBBFDDFFF",
      INIT_72 => X"224464002EFBFD0C00866444648664669DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_73 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7B44446686220093FB",
      INIT_74 => X"FDF9FBFBF9D6F9FBFBFBFBFDF9F6FBFBFBF9FBFBFD8A2042AE9008BFBFBFBFBF",
      INIT_75 => X"444422444444444424AA177D7D7D7D7D7D7D7D7D7D7D5D5D5D9FDF0C246068FD",
      INIT_76 => X"9FDFBFBFDFBF7D9FDFBFBFBFBFBFBFBF2246444466000CD700000CEC00224444",
      INIT_77 => X"44007735482453FFBBFBFDFF950011FFFFFFFFDD99DDDFFFB95B5D5D5D7D7D7D",
      INIT_78 => X"EA0086444466862259BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF57BBFF",
      INIT_79 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF6844866442B5FFFF7000640097FFFDFF",
      INIT_7A => X"FBF9FBFDF9D2D6FDFDFBF9FBFDF96820AE9008BFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_7B => X"44247D7D7D7D7D7D7D7D7D7D7D7D7D7D5D9FBF0C24408CFFF9F9FBFBD4D4F9FB",
      INIT_7C => X"BFBFBFBFBFBFBFCC444444240044B7FBEC00865175A800020044444444444444",
      INIT_7D => X"FBFFB902AA97B7DBFFFFDDFBD9DBDFFFB97B5D7D7D7D7DBFBFBFBFBFBFBFBFBF",
      INIT_7E => X"13BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF77DBFF550EFF9D5B37FBFD",
      INIT_7F => X"BFBFBFBFBFBFBF9D6664660284702E4E30222000C84E0E708422864444648664",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFE00C0007FFFFFFFC1FFFFFFFE07CF801FFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFC0078000FFFF7FFFFFFFFFFFFFF1FDF84FFFFFFFFFFFFFFFFFC0FCFC01FFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFC08F8C01FFFFFCFFCFFFFFFFFFF8FFF8FFFFFFF7FFFFFFF",
      INITP_03 => X"FFFFFFFFDFFF39FFFFFFDA77FFFFFFF81DFDC07FFFF7FBF7FF7FFFFFFF8FFFBD",
      INITP_04 => X"80FFFFFFC1E07FFFFFFFFFE00027FFFFFFE3C1FFFFFFFE1FFF807FFFFFB1E37F",
      INITP_05 => X"ECFFFFFFFF8C00007FFFFF7FFFFFFFFFFFFFFB060FFFFFFFEDADFFFFFFFF1FFF",
      INITP_06 => X"C4711A1FFFFFC66DFFFFFFFF84FF005FFFFFFFFFFFFFFFFFE00432001FFFFFE8",
      INITP_07 => X"C0207FFFFFFFF0CE38983FFFFFA643FFFFFFFF007C019FFFFFBFFFBFFFFFFFE2",
      INITP_08 => X"FF0791E003FFFFF9F1FFFFFFFFF8010808FFFFFF6EB7FFFFFFFF040000BFFFFF",
      INITP_09 => X"FFFF87FBFFFFFFFF0F01E000FFFFFDF3FFFFFFFFFE199003FFFFFF69F7FFFFFF",
      INITP_0A => X"FFFFFFF0306FFFFFFFE7FFFFFFFFF81FEFF000FFFFDDE7DFFFFFFFFFF810C7FF",
      INITP_0B => X"00FFFFC61F9FFFFFFFFFF0587FFFFFFFF7FDFFFFFFE41FFFF0007FFFC2D31EFF",
      INITP_0C => X"FFFFE9201F93F0007FFFDDCF83FFFFFFFFF24C7FFFFFFFF39DFFFFF9C01FE7F0",
      INITP_0D => X"023FFFE000E63DFFFFE0001F30F0002003D9E797FFFFFFFFE24C3FFFFFFFF67D",
      INITP_0E => X"F813FFFFF001E4023FFFE0030C1C7FFFE0001B7EF0002003DBF797FFFFF001E4",
      INITP_0F => X"060000000363E7FC13FFFFF001EC031FFFE0038C39FFFFC000190040004183D3",
      INIT_00 => X"FDFBF9FBFDFD8A2086440ABFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_01 => X"7D7D7D7D7D7D7D7D7D7D7D0C0088F9FDF9F9F9D4D7D4FBFBFBFBFBFDF9D4D7D6",
      INIT_02 => X"44444400A8FDFFFFFF0C00CAFFFBB5D7D9CA22444444444444448C7D7D7D7D7D",
      INIT_03 => X"FFFFBBF9F9D99DFFB97B5D7D7D7D7DBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF22",
      INIT_04 => X"BFBFBFBFBFBFBFBFBFBFBFBF7BB9F9DB9930FFBD16BDFFFDFFFB660022AA4411",
      INIT_05 => X"424486C88CA660000EDB4286888880428684444444668844007BBFBFBFBFBFBF",
      INIT_06 => X"40220ABFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF88",
      INIT_07 => X"7D7D7D0A00ACFDFBFBF9D6D7D9D7D6F9FDFBFBF9D4D9D9D7D6FBF9FBFBF9D668",
      INIT_08 => X"D9FFCAECFBD7F9F7D795860244444444466622397D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_09 => X"B97BBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF886644440264B5F9D5B5",
      INIT_0A => X"BFBFBFBFBF7775790EAEF7FDDBFDFDFDFDFB97DBB5684FBDFFFFBBBBB9BB9FFF",
      INIT_0B => X"F2FFCC10FFD9ACD5FBA00066882EC68A139DBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF37CE648230FFD2AED9",
      INIT_0D => X"FBF9F6FBD9D7D2F9FBFBF9D4D7F9FBFBD7D6F9FBFBF9FB8C404408BFBFBFBFBF",
      INIT_0E => X"64A8442244442422446666AC5D5D5D5D5D5D5D5D5D5D5D5D5D7D7D5BEA6AFBFB",
      INIT_0F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBF22444444224466022400ECFFFDFF0E002444",
      INIT_10 => X"ECCDF5FFFFFFFBF7F7FDFFFFFBEFD7FFFFBBDD5557FFBFFFB99BBFBFBFBFBFBF",
      INIT_11 => X"FDA624EC6EF00613BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF5779",
      INIT_12 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF86A2CCF9B6DBFDF9FF97B9FFD7B8D9",
      INIT_13 => X"F9F9D2F9FFD94288D7D4F7FBFBF9F88A200879BFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_14 => X"228ACE9F9F9F9F9F9F9F9F9F9F9F9F9F9F7F5D5D1148FBFDFDB44264FDFFFBD4",
      INIT_15 => X"BFBFBFBFBF354446444402887B730C70DBFDFDFF570E0CF7DFFFEA0044444422",
      INIT_16 => X"D5FDFFFDFDFBBBDDBBDD999D77FFDF9B599FDFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_17 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF77552EFDFDFDFDFDF7",
      INIT_18 => X"BFBFBFBFBFBFBFBFBF86E6EAFFFFFFFFFFFFFFFFFFFFFFFF2E022AAECCEEC613",
      INIT_19 => X"FFF7F9FBFBF9FDAAE00CBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_1A => X"BFBFBFBFBFBFBFBFDFBF7F7FF12AFDFBB72C33330EEEFFFDD4D4FDD9CE0E1055",
      INIT_1B => X"4446442CFFFFD77BFDFDFDFBFD9BD7BBFD9786024444242422DFBFBFBFBFBFBF",
      INIT_1C => X"DDFF57BD77DFDF79597F9F9F9F9F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFCF4444",
      INIT_1D => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBF77BB54EC0E0EEE0EECEC0E0E0EEE1099BB",
      INIT_1E => X"BF5BAADBD9D99795B7B9B9B7B79797FD8882AC6A4AC6F1BFBFBFBFBFBFBFBFBF",
      INIT_1F => X"6A0CBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_20 => X"BFBFBF972EDBFDF992623510000066BBFBFD792200003310EED9F9F9FBFBFDF9",
      INIT_21 => X"FDF7F9FFFBFDFFF3EC60046A46442222F1BFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_22 => X"999F5D5D5D5D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBF35EF2406C6F3F1FDFDFD",
      INIT_23 => X"BFBFBFBFBFBFBF9D77FF99EE22CCFA94B87422022200CCDBFF999DBF57BFDF7B",
      INIT_24 => X"440000222266440000846AE84413BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_25 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F398A8C244466",
      INIT_26 => X"6C088488ECEC8697FFFF5388EECC8662A4D4FBFBF9D6F9FB4E0CBFBFBFBFBFBF",
      INIT_27 => X"FDA40271462244229F7FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF55B2D7D4D9",
      INIT_28 => X"7F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBF224C464CFDFFFFFFFFFDF5FBFFFFFFFD",
      INIT_29 => X"57FFFFAA0C72ACDA0E88108C10FBCA13BB9BBFBF9D79DFDF799B7F7F7F7F7F5D",
      INIT_2A => X"220062D17F9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7F5D",
      INIT_2B => X"BFBFBFBFBFBFBFBFBFBFBF9D9B9B9B9B9B7B5D9FBFAC1155CC4266EE88333300",
      INIT_2C => X"FBF9FBFFFFFFFDF1F5FBFBF9D7F6D42A2E75BFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_2D => X"F59FFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF974C700AE4F5F5FFFFFFFFF9",
      INIT_2E => X"BFBFBFBFBFBFBF9D37712D480E0EECECCACCC8A6CACACACCEE8A4A482824228C",
      INIT_2F => X"4EB778D056FFCC889DBFBFBFBF9B79DFDF7999BFBFBFBF7F5D5D9FBFBFBFBFBF",
      INIT_30 => X"4668F3BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F5D7D7D77FF14A6FDEA8CF0",
      INIT_31 => X"BFBFBF8822226622424222220011CC4242CDBB99668699CC0000006A68466866",
      INIT_32 => X"F9B7FBF6FBF72A77BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_33 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBF75082A8CF7FFFFFFFFF9F9F9FBFFFFFFFDF7",
      INIT_34 => X"7B4A6F2626BBAC4253335755553330534008734A70702800263B9239FFBFBFBF",
      INIT_35 => X"BFBFBFBFBFBF9B57579BBDBFBFBFBF7D5D5D9FBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_36 => X"BFBFBFBFBFBFBFBFBFBF9F5D7D7D7D7D7D332444865010D0EEB978F09695F1BF",
      INIT_37 => X"262A6664EEBBAA202033F9B7F1CAECBBAA426608286477CA4400ACBFBFBFBFBF",
      INIT_38 => X"BFBFBFBFBFBFDF9F7D7D7D7D7D7DBFDFBFBFBFBFBFBFBFBFBFBFBF8842869BA8",
      INIT_39 => X"7D7D7D7D7D7D576E6EE8B7B7B7D9D9B99193B9B7D9D9D9B972C46EF9D42C9BBF",
      INIT_3A => X"F97DFFFFFF9DD9F9B404284A70506C397D90909DDFBFBFBFBFBFBFBFBFBF7D7D",
      INIT_3B => X"BDBFBFBFBFBFBFBF9F5D7D7DBFBFBFBFBFBFBFBFBFBFBFFFF3484D4A06242694",
      INIT_3C => X"BFBF9F5D7D7D7D7D5BCA72D0D0DD0E246675AA4466D17D9FDFBFBFBFBFBFBFBD",
      INIT_3D => X"20AABB9755AA00CC3364864A8A64F18666AC15BFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3E => X"5D5D5D5D5D5D7F9FBFBFBFBFBF9F7D7D7DBFBF57F144AC646A4A866433993186",
      INIT_3F => X"6C92C4C6C484A4E6E6E608C6C4A484A2E87008906E55BFBFBFBFBFBFBF9F7F7D",
      INIT_40 => X"B5B48E48926E4AF55DF7197F9F7D7D7F7F7F7F7F7F7F7D5D5D5D5D5D5D5D5D59",
      INIT_41 => X"9F5D7D5D7D9FBFBFBF9F7D7F7F7F9F17D1464D04667994D7946CA8EFA86C9494",
      INIT_42 => X"8AFBDDD036DBF98813CC9B578C7D5D7F9F7F9FBFBFBFBFBFBFBFBFBFBFBFBFDF",
      INIT_43 => X"CC4244A60842448A9DBFBFBFBF9F7F7F7F7FBFDFBFBFBFBFBFDFBF5D7D7D7D7D",
      INIT_44 => X"BFBFBFBFDF9F5D5D5D7F7F7F7FF3AC22A48442228822665568C6C8E895880066",
      INIT_45 => X"D6B2B26AC080202AD6D60870FB2C75BFBFBFBFBFBF9F5D7D7D7D7D7D7D7D5D7D",
      INIT_46 => X"4A700AF7FAB47F9F5D5D5D5D5D5D7D7D7D7D7D7D7D7D7D578E9008D62A20806A",
      INIT_47 => X"DF9F5D5D5F9F9F196A6E4C26CCFFBDDD1300CAB6EC00F1DDBBBDDDAA4C484A06",
      INIT_48 => X"FF97FFFFF0177D5D5D5D5D7F9FDFBFBFBFBFBFBFBFBFBFBF9F5D7D7D5D7D7F9F",
      INIT_49 => X"BFBFBFBFBF7D5D5D5D5D7F9F9F9F9F9F9F9F7F7D7D7D7D5D8AFFB9AC34EE4432",
      INIT_4A => X"7D5D5D5D5D5D5DF5D1F3F31357686497BBEE8272AC644446AEAC226220ACBDBF",
      INIT_4B => X"FBD406B5FF6E53BFBFBFBFBFDF9F5D7D7D7D7D7D7D7D7D7DBFBFDFBF9F7F7D7D",
      INIT_4C => X"3D7D7F7D7D7D7D7D7D7D7D7D7D7D374CF97008FBFD2CE002D9B50202E0C22CFD",
      INIT_4D => X"6A284A44FFFFFF9D2C462A0D2A460C7DFFFFFF6628266E94704C6CD32CD5F7D6",
      INIT_4E => X"7D7D7D5D7D9FBFBFBFBFBFBF9F9F9FDF9F5D7D7D7D7D5D7DBF7D5D9F7D197F7F",
      INIT_4F => X"7D7D5D5D5D5D5D5D5D5D5D7D7D7D7D7D3B8866462211BDB9FFFFDBFF35D17D7D",
      INIT_50 => X"7D7D5D7DBFAC64A8AA68E60A446464AC7D5DD1C6CE9F9F9F9F9F9F9F9F7D7D7D",
      INIT_51 => X"9F9F9F9FBF9F5D7D7D7D7D7D7D7D7D7DBFBF9F9F5D5D7D7D7D7D7D7D7D7D7D7D",
      INIT_52 => X"7D7D7D7D7D7D354AFBD7E408FBFD64358EB333004028FDFDB408E4D7FFFD7033",
      INIT_53 => X"19391DFF1D39199DFDDDFF33264A244EB64CB4924CB42AB23B5D7F7D7D7D7D7D",
      INIT_54 => X"9F9FBF7F5D5D5DBF9F5D7D7D7F9F7F5D5D7F9F3B5B6C4A4A04262411FFFDFBBD",
      INIT_55 => X"7D7D7D7D7D7D7D7D7D5B7DF3CAFDFFDDBBDDB9FFFF0E157D7D7D7D7D7D5D9FDF",
      INIT_56 => X"22C88A48A6446642F37D5DF55D5D5D5D5D5D5D5D5D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_57 => X"7D7D7D7D7D7D7D7DBF9F5D5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5DD1446442",
      INIT_58 => X"FFD7E6ECE8E82A867733866CA6422A2AE842C4F9FFFF90EE7D7D7D7D5D7D7D7D",
      INIT_59 => X"DBDDFFFFA84A709294729472949494706E7D7F7D7D7D7D7D7D7D7D7D7D7D354E",
      INIT_5A => X"7D7D7F7F3B5B9F7F7F7F5D6A8C5B6E064A4C86FFFFDDDDFFFFFFFB4CFDFFFFFF",
      INIT_5B => X"7D7D7D17AC76DDDDFF9910BBFF30D17D7D7D7D7D7D5D9FBF7D5D5D7D7D7D7D7D",
      INIT_5C => X"D17D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_5D => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DAE446666660AE6080A668644",
      INIT_5E => X"C66464F4900A8A402222842A4C4C28117D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_5F => X"4E72B6B67294B6725D9F7D7D7D7D7D7D7D7D7D7D7D7D5D334C4CAA22E88ED022",
      INIT_60 => X"9F9FB14A268ED54A6E6E66FFFDDBFFFFFFB950C884DBFFDDDBFDFFFF884CB8B6",
      INIT_61 => X"96EEB032FD10D17D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7F5D9F3906F5BF",
      INIT_62 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D15AEF274D9",
      INIT_63 => X"7D7D7D7D7D7D7D7D7D7D7D7DAE4494CA660AA4A40C74866422397D7D7D7D7D7D",
      INIT_64 => X"404264A240F1595B7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_65 => X"B25B9F7D7D7D7D7D7D7D7D7D7D7D7D7D59156A7984CE86062042C4A6AEB4FD80",
      INIT_66 => X"704C66DDFFDBBBFFBBA4C82E60A697BDBBFDFFFF884A7092704E72B6946E4E6E",
      INIT_67 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9F178C5B6C0439909217264C4C4E72",
      INIT_68 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D174676FDCA223232D9FD2ED37D",
      INIT_69 => X"7D7D7DF522A898CC4430CCCC3076A88622F57D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_6A => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_6B => X"99999999B9D97D7D7D5D42F1F9A8D3EFAEECD34AC8FF8AE6E822640844197D7D",
      INIT_6C => X"C6605050A4A2C6E875FDFDFFA84C4C4C7092B4706E4E4C4E2C4A5DFD7B7B9B9B",
      INIT_6D => X"7D7D7D7D7D7D7D7D7D7F9FAF0F59575757577777777775756E6E66FDFDFDFD77",
      INIT_6E => X"99999999B9D7F6F618183AD4D2BEDEB26EF47ABCDE16D43A16185D7D7D7D7D7D",
      INIT_6F => X"84A4F0EE82EA748642223B7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DDD7B7B9B9B",
      INIT_70 => X"7D7D7D7D7D7D7D7D7D7D7D7D7B7B7B9B9B999999B9B9FB7D7D7D7DD32296CC44",
      INIT_71 => X"7D3962E4F30071F9D0D0F995910CE4EC0664842A86157D7D7D7D7D7D7D7D7D7D",
      INIT_72 => X"53FFFDFF88704E4C6E9494704C70946E4A907D9D3B5B59595979797777977D7D",
      INIT_73 => X"7D9F398C333B5B5B59597979777797756E4E86FF5D59FFB4C4084E4E080A08C4",
      INIT_74 => X"F6F6B4D87E7ED8B4F8B4D65E7E1AB2F6D63B7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_75 => X"8622397D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9B3B5B5959597979B7B7975B18",
      INIT_76 => X"7D7D7D7D3B5B5B59597979797797D97D7D7D7DF32098AA00A6E60022C4EA9864",
      INIT_77 => X"B2B4C4F5BF80E6A202A4A40886D73F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"4A709270926E92708E1BB4553B5B794D68D5797777993F3F3F3DD12680CFA6EC",
      INIT_79 => X"5957507779779773706E66DB5B5BFB544ED7B4B2D69270707299EC446E909470",
      INIT_7A => X"F6B23C9E1AD4F81B3F3F18183F3F3F3F3F3F3F3F3F3F3F3F3F7FF906353B5B5B",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F9D3B5B5B599B9C9B77F7D93D3D3DF6B4F69E7ED4B2",
      INIT_7C => X"95CECEB37797DB3F3F3F3FB310300042A2ECAAAACA820E528622F93F3F3F3F3F",
      INIT_7D => X"8062844AA6B51F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3F3F3F5B5B5B59",
      INIT_7E => X"6E4E04793B5B3184D5862F7777991F1F1F1F1F026AF7F7E6CCC8E8D7EEA0428A",
      INIT_7F => X"4C4C4C24ACBB7992904E4E4E4C70B4B470264A92704C7070706E6E4C9492704A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"020000000000000383000003600FFF800000F001E8311FFFE0034CBB9FFF8000",
      INITP_01 => X"00000000000000000001000000000383000002200FFF80000000000082000000",
      INITP_02 => X"0363F727007FF0F001FC107FFFE003F1FDFFFFC000038700000223F70F1FFFFF",
      INITP_03 => X"08C0000000000001C3F000000000F00000120007E0030013FC00000003030000",
      INITP_04 => X"3FFFE003C000FF1F8000000000000083F0204003FC000000301007E000000000",
      INITP_05 => X"0000007000FFFFF00060000FFE00FF8000000000000001F0007FFC038001FE30",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000078000003C00003800100000000000000000F80000E000000000000000000",
      INITP_09 => X"00000000000000000000000000000000000000000000000000000000000000C0",
      INITP_0A => X"0000000400000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000C00000000000000000000000000",
      INITP_0D => X"D0000000000000000000000000000000000000000000000000D8000000000000",
      INITP_0E => X"0000000000000480000000000001000000000000000000000000000000000000",
      INITP_0F => X"380000000018C00000000000000C000000000000630000000010000000000000",
      INIT_00 => X"1FF8F81D1F1F1F1F1F1F1F1F1F1F1F1F3FFBFBD7573B5B5B59574E4E75779773",
      INIT_01 => X"1F1F1F9D3B5B5B9D9C7B9B7997F81D1FFA1FD9CCDFDFCED91F8ABDFF358E1F1F",
      INIT_02 => X"1F1F1FB376EE0064C468708CA680CC986422FB1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F1F1F1F5B5B5B59CECE95B57777BB1F",
      INIT_04 => X"591368797799FFFFFFFFDD44FFEEDBF9EFF1FFFD86AAF5FFEF2262E88ADBFFFF",
      INIT_05 => X"5302242402EEFFFFAA244A6C6E6C4C4EB6942826264C6E48264804573B5B6A11",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFBB7148353B5B5B59574E7777777797706E706EB986FFFF",
      INIT_07 => X"7B79797977991BFDFFFFB768D4D490B4D890B2D68C71FFFBD4FBFFFFFFFFFFFF",
      INIT_08 => X"06004262008408440093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D3B5B5B9C",
      INIT_09 => X"9F9F9F9F9F9F9FBFFFFFFFFF5B5B5B59B19579797777BBFFFFFFFFFF8E660262",
      INIT_0A => X"9F9F9D4C55FFFFFF9D7B77DDFFDFFFFF7B4462489D9F9F9F9F9F9F9F9F9F9F9F",
      INIT_0B => X"AA26264A4C46666C506E264A4A4C6E4A6C4C4C353B5B6AD559D5A27977999F9F",
      INIT_0C => X"9F9F7548333B5B5B59574E79797777736E72704C2A88FFFF53266E6E28EEFFFF",
      INIT_0D => X"BD9FBBD69D9D9DBDBDBD9D9D9D9FDB18BB9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_0E => X"2A9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F5D3B5B5B7B9C7979797799BDD6",
      INIT_0F => X"9F9F9F9F3B5B5B5979ECCE977777999F9F9F9F9F9D264486642A9B7706448400",
      INIT_10 => X"CC2448ACDDFFFFBB00486A1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_11 => X"8826284A704C4C6E9294B6573B5B6AD559D5A27977991F1F1F1F1F1F24BBFFFF",
      INIT_12 => X"59574E79797777714C6E4C4A24AAFFFF7526926E2833FFFFCA4A704A282842A6",
      INIT_13 => X"1A1B1A1B1F1DF81F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1D6C26353B5B5B",
      INIT_14 => X"1F1F1F1F1F1F1F1F1F1F1F9D3B5B5B599B9C797977991F1D181F1F1DF8F8F81A",
      INIT_15 => X"CCB579797777BB1F1F1F1F1F1F1F46446666D91F48246622B31F1F1F1F1F1F1F",
      INIT_16 => X"26BFBFBFBFBFBF9FFF1F1F1F1F1F1F1F1F1F1F1FDF9FBFBF1F1F1F1F5B5B5B59",
      INIT_17 => X"729494593B5B4C2F5911687977991F1F1F1F1F1F4695DBDBCAB51FB7A8DBDB95",
      INIT_18 => X"4C6E48484A441111AA02924C46881111664C724C264C4A44C4E8284C704C7070",
      INIT_19 => X"1F1F1F1F1F3FDF9FBFBFBFBFBFBFBFBFDD8E4A28353B5B5B59574E7979777751",
      INIT_1A => X"1F1F1F9D3B5B5B59597B9C7977991F1FDDD8BFBDBBBBBBBBBDBBFD3FFBF81F1F",
      INIT_1B => X"BFBFBFBFBFBF2888EC86901F48A80C6651BFBFBFBFBFBFBFBFBFBFBFBF1F3F1F",
      INIT_1C => X"9F9F9F9F9F9F9F9F9F9F9F9F9F7F7F9F1F1F1F1F5B3B5B79EC79797777779BBF",
      INIT_1D => X"3184F37977991F1F1F1F1F1F4662626242759F7542626262467F7F7F7F7F7F7F",
      INIT_1E => X"00244A4A44000000004A724C26484C2826C6864E7270729494B6B67B3B5BD586",
      INIT_1F => X"7F7F5DBF1FFFFFFF1F1F6C04333B5B5B59574E7979777791284C4A484C000000",
      INIT_20 => X"9B9B9C9B77999F9F7FB9B99BB4B4B4B6D6D4B99F9D9D9F9F9F9F9F9F9F9F9F7F",
      INIT_21 => X"228E1F1F794664487D7D9F1FFFFFFFFFFFFFFFFFFF1F1F1F1F1F1F9D3B5B5B7B",
      INIT_22 => X"1F1F1F1F1F1FFFFFDF7F9F9F3B3B5B59D0CECEEC7777BBFFFFFFFFFFFFFFFD46",
      INIT_23 => X"1F1F1F1F4682A2C262B51FB562A2A282461FFFFFFFFFFFFFFFFFFFFFFFFF1F1F",
      INIT_24 => X"242870704C4A4C282864864A704C4A92B67094593B5B5B791197797977991F1F",
      INIT_25 => X"3FF7246E793B5B5B5959577979777791A626284826262402244A482826222022",
      INIT_26 => X"1F1DFBFDD6D6D8D8D8D6DBFFFFFFFFFF1F1F1F1F1F1F1F1FFFFFFF1F3F1F1F1F",
      INIT_27 => X"FFFF1F1F3F3F3F3F3F3F3F3F3F3F3F3F1F1F1F9D3B5B5B7B9B9B9B7977991F1F",
      INIT_28 => X"1FFFFFFF3B3B5B5B597797777777BB3F1F1F1F1F1F1F1FB36CD91F1FFF7026B5",
      INIT_29 => X"4295DF9542424242461F5F3F3F3F3F3F3F3F3F3F5F1FBFDFDFDFDFDFDFDF3F5F",
      INIT_2A => X"2864A6484A486E6EB69270593B5B5B59595979797799FF3F3F3F3F3F46424242",
      INIT_2B => X"59595979797777718464482848484848284A4A484A28486446284A6C6E6E4C4C",
      INIT_2C => X"3F3F3F3F3F3F5FFFBFDFDFDFDFDFDFDF3F5F3F3F3F3F3F3F1F515395593B3B5B",
      INIT_2D => X"BFBFBFBFBFBFBFBFFF3F3F9D3B5B5B59595979797799DFDFDFDFBFFF5F3F3F3F",
      INIT_2E => X"59597979777799DF3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3FFFBFBFBF",
      INIT_2F => X"51BFFFDFDFDFDFDFDFDFDFDFFFBF7F7F7F7F7F7F7F7FDFFFFF5F3F3F3B3B5B5B",
      INIT_30 => X"6E70709B59555551557953777B7BBFFFDFDFDFDF914C2E4E4C797F794C4E4E4C",
      INIT_31 => X"4664444A4E484848486E4A48704A284662444A4C484A26704E446628264CB870",
      INIT_32 => X"7F7F7F7F7F7F7F9FDFFFDFDFDFDFDFFFBF9FBF53595D7D7B535355535375734F",
      INIT_33 => X"BFFFDF9F7D7D9D7B5B7B7B7B7B7B7F7F7F7F7FBFFFDFDFDFDFDFDFDFDFDFFFBF",
      INIT_34 => X"FFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFBF7F7F7F7F7F7F7F7F7F7F7F",
      INIT_35 => X"7D7D7D5D5D5D7D7D7D7D7D9D9D9D7D7DBFFFDFDF7D7D9D7B5B7B7B7B7B7B7B9F",
      INIT_36 => X"4C9F9F9D9D9D7D7D7D5D7D5D5D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_37 => X"484A4A484A4A484A484648484848486E4C4626284A6E926C4C6E4E706E264C51",
      INIT_38 => X"7D7D7D7D7D7D7D5D7D9D7D9F9F9F7F77777726264A4C48484828284A4A284848",
      INIT_39 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5D5D7D7D7D7D7D7D9D9D7D",
      INIT_3A => X"5D5D5D5D5D5D7D7D7D7D7D5D7D7D7D7D9D9D9D9D9D9D9D9D7D7D7D7D7D5D5D5D",
      INIT_3B => X"5B5B5B5B5B5B5B7B5D5D7D7D7D7D7D7D9D9D9D9D9D9D9D7D7D7D7D7D7D7D7D7D",
      INIT_3C => X"5B5B5B7B7B7B7B7B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B7B7B7B7B",
      INIT_3D => X"4C4C4C26704E28704C284A4A6E4A484A70706E245159557F53575B5B5B5B5B5B",
      INIT_3E => X"7B5B5B5B5B5B5B7D7F7D4A484A2826466628484848484848482648704A26486E",
      INIT_3F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B7B7B7B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B",
      INIT_40 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B7B7B7B7B7B5B5B5B5B5B",
      INIT_41 => X"7B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B7B7B7B7B7B5B5B",
      INIT_42 => X"1F9F9F9F9F9F9F9F9F7D5B5B5B5B5B5B5B5B7FBF3F1F3FDF7F9F7D5B5B5B5B7B",
      INIT_43 => X"284A726E4A4C4A264C6E4E48489D7F5B5D5B5B5B5B5B5B5B7D9F7FDF3F1F1F3F",
      INIT_44 => X"9F774A6E28244C6C42714A24264848484848264C4C26284A4A4848484C4C2628",
      INIT_45 => X"5B5B5B5B7DDF3F1F3FBF7F9F9D5B5B5B5B7B9F9F9F9F9F3FFF7F7B5B5B7B9F9F",
      INIT_46 => X"5B5B5B5B5B5B5B5B5B5B9D9F7FBF3F1F1F3FFF7F9F9F9F9F9F9F9F7D5B5B5B5B",
      INIT_47 => X"5B5B5B5B5B5B5B5B5B5B5B5B7B9F9F7FDF3F1F1F3FFF9F9F9F9F9F9F9F9F9F9D",
      INIT_48 => X"9F9F9F9F9F9F9F9F9F9F9F9FBFBFBF9F9F9F9F9F9F9F9FBF3F1F9F9F9F7D5B5B",
      INIT_49 => X"9F484ABF75999F9F9F9F9F9F9F9F9F9F9F9F9F9FBFBFBFBFBF9F9F9F9F9F9F9F",
      INIT_4A => X"409153774A2446482828484828282846646446482626286464284C4C244A4C9B",
      INIT_4B => X"BF9F9F9F9F9F9F9F9F9F9F9F9F9F9FBFBF9F9F9F9F9F9F9F9F759D772277BF4C",
      INIT_4C => X"9F9F9F9F9F9FBFBFBFBFBF9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9FBFBFBF",
      INIT_4D => X"9F9F9F9F9F9F9F9FBFBFBFBFBFBF9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_4E => X"7D7D7B7B5B5B5B7B7B7B7B7D7D7D7D9DBFBF9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_4F => X"7D7D7D7D7D7D7D7D7B7B7B7B5B5B5B5B5B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D",
      INIT_50 => X"6E6E26262868A86462442826515968C4A62424264A244E7F7F79517D7F7D7B7D",
      INIT_51 => X"7D7D7B7B7B7B7B5B7B7B7B7D7D7D7B7B7B7D7F57537F512444667B7F51484D28",
      INIT_52 => X"5B5B5B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D7D7D7B7B5B5B5B7B7B7B7B7D7D7D",
      INIT_53 => X"7B5B5B5B5B5B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D7D7D7D7D7B7B7B7B5B5B",
      INIT_54 => X"5959595959595B7B5B5B7B7B7B7B7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B7B",
      INIT_55 => X"5B5B5B5B5B5B5B595959595959595B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B59",
      INIT_56 => X"644C5553375FE8A4404853222F5348555B5B5B59595959595B5B5B5B5B5B5B5B",
      INIT_57 => X"59595959595959595959595B5D5B57594C4068B1935B5D51704C4C508A06A642",
      INIT_58 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B595959595959595B5B5B5B5B5B5B59",
      INIT_59 => X"595959595959595959595B5B5B5B5B5B5B5B5B5B5B5B5B5B5B59595959595959",
      INIT_5A => X"59595959595959595959595B5B5B5B5B5B5B5B5B5B5B5B595959595959595959",
      INIT_5B => X"9D7D7D7D9D7D5B595B5B5B5B5B5B5B5B5B5B5B5B5B5B597B9D7D7D7D9D9D5B79",
      INIT_5C => X"40759F75517D79799F7D7D7D7D7D9D7D59595B5B5B5B5B5B5B5B5B5B5B59597D",
      INIT_5D => X"7D7D7D7D7D7D7F9F774A60A0A8464C726E70706CC8C64244575D5D5F5DAFE664",
      INIT_5E => X"5B5B5B5B5B5B5B59597D9D7D7D7D9D7D5B595B5B5B595B7D9D7D7D7D7D7D7D7D",
      INIT_5F => X"9D7B595B5B5B5B5B5B5B5B5B5B5B5B59597D9D7D7D7D9D7D5B595B5B5B5B5B5B",
      INIT_60 => X"7D9D7B595B5B5B5B5B5B5B5B5B597B9D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_61 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9FBFBFBFBFBFBF9D9D7D7D7D7D7D7D7D7D",
      INIT_62 => X"BFBFBFBFBFBFBF9F7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9FBFBFBFBFBF9F7D7D",
      INIT_63 => X"9FBF954440464C4C6E4E4C88C46442A87F5F5FD34C06C8606FBFBFBFBFBFBFBF",
      INIT_64 => X"7D9FBFBFBFBFBF9F7D7D7D7D7D7D7D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_65 => X"7D7D7D7D7D7D7D7D7D9FBFBFBFBFBF9F9D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_66 => X"7D7D7D7D7D7D9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF9F7D7D7D7D7D7D",
      INIT_67 => X"9D9D9D9D9D9D9F9D7D7D7D7D7D7D9D9FBFBFBFBFBFBFBFBFBFBF9F7D7D7D7D7D",
      INIT_68 => X"9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D7D7D7D7D7D7D9D9D9D9D9D9D9D9D9F9F",
      INIT_69 => X"704A4C8E664444620E37CF2646E860447D9F7D7D7D7D7D7D7D7D7D7D7D7D7D9D",
      INIT_6A => X"9D9D9D9D9D9D9D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9D9D9F7D466C704A",
      INIT_6B => X"9F9D7D7D7D7D7D7D9F9F9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D7D7D7D7D7D7D",
      INIT_6C => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D9D9F9D9D9D9D9D9D9D9D9D9D9D9D9D",
      INIT_6D => X"5B5B5B5B5B5B5B7B7D7D7D7D7D7D7D7D7D7D9D9F9D9D9D9D9D9D9D9F9F9F9D7D",
      INIT_6E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B595B5B5B5B5B5B39395B5B5B5B5B5B5B5B",
      INIT_6F => X"4804E4068260445B5F595B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_70 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B59595D594A4A4A706C6E724EA64444",
      INIT_71 => X"39395B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_72 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B595B5B5B5B5B5B",
      INIT_73 => X"5B5B5B5B5B5B5B5B5B5B5B5B595B5B5B5B5B3B393B5B595B5B5B5B5B5B5B5B5B",
      INIT_74 => X"5B5B5B5B5B5B5B5B7B79597B5D99F818995B5B5B5B5B5B5B5B5B5B5B5B5B5B7B",
      INIT_75 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_76 => X"5B5B5B5B5B5B5B5B5B5B5B5B7F5340464A48484ACC0A64A60844A2882A48795F",
      INIT_77 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_78 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B79597B5D79F8F8795D5B5B5B5B",
      INIT_79 => X"5B5B5B5B5B7979797D5BB918F8795D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7A => X"7B165A9654D65A58997D7D7F9F9F9F9F9F9F9F9F9F9F9F9F5B5B5B5B5B5B5B5B",
      INIT_7B => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_7C => X"9F9F9F9F9F9F6C6046464264084C86E8A440467D9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_7D => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_7E => X"9F9F9F9F9F9F9F9F9F9F79167CB654D67A389B7D7D7F9F9F9F9F9F9F9F9F9F9F",
      INIT_7F => X"7574189A187D7D7D9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00100014000000030000000000180000000000000C0000000000000060000003",
      INITP_01 => X"000013800000000018461C000080014000000400050000000000000A00000000",
      INITP_02 => X"0000C200000000000049800000000000030000008421C0000006118700000000",
      INITP_03 => X"00000000980000000000C000000000004CC00000000000000300000010100000",
      INITP_04 => X"0000000010040000000200080000001800400000000000206000000000004001",
      INITP_05 => X"00000000000E6000000000000C00C00102000000000400000000000000003060",
      INITP_06 => X"040000000200CC00000000600FC300000001A008008000004004000000030070",
      INITP_07 => X"7000D860000004000000000005440000000078066F0000000130009000000040",
      INITP_08 => X"63FFFF7FFFFC0150027FFF0732068615D41898358000001B0078007F086E9001",
      INITP_09 => X"839F7FD0783C1F8FFFFF00D0680130070783FFFFFFFFFFFFFFFFD89FFFFFFFFF",
      INITP_0A => X"48241209048241A0FFFFD00904825FFFFE48241001B00F00B0C1C068301A0D06",
      INITP_0B => X"3F9C00001EFDFE1C0E030380C06038FFFFF70381C03FFFFF1C060001301F7038",
      INITP_0C => X"FFFFFE7FFFFFBFFFFC00000F7FFFFF7F9FCFE7F3F9FDFFFFFFDFEFF63FFFFFFF",
      INITP_0D => X"7F3F9FCBFFFFFE7EFF7C7FFFFEB3F9F80000071FEFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000033198CC663319CC7FFFFFF046330FFFFFE5319C00000031CCEF7FBFDFE",
      INITP_0F => X"FFFF6000002000000000000000000000000FFFFFFF000001FFFFFF4000000000",
      INIT_00 => X"7B1A3ABB3B5B7D9DBF9F9F9F9F9F9FBF9F9F9F9F9F9F9F9F9F9F9F9F7FB6581A",
      INIT_01 => X"7B7B7B7B7B7B7B7B7B7B7B7DBF9F9F9F9FBF9F7F7D7D9F9F9F93F6922C72D655",
      INIT_02 => X"626464866A086484686E9DBF9FBF9F7B7B7B7B7B7B7B7B7B7B7B9DBF9F9FBF9F",
      INIT_03 => X"9F9F9F9F9F9F9F7D7B7B7B7B7B7D9F9FBF7D7B7B7B7B9DBF9F9F9F9F9F7F7B46",
      INIT_04 => X"9F9F7F73F4922C72B457BD183ADD7F7F9F7B7B7B7B7B7B7B7B9FBF9F9F9F9F9F",
      INIT_05 => X"7D3B5D7D7B7B7B7B7B7B7B7B9DBF9F9FBF9D7B7B7B7B7B7B7B7B7B7B7B5D9FBF",
      INIT_06 => X"7D7D7D7D7D7D7D9D9DBF9F9F9F9FBF7D5B7D7D5B7F37D2F84E2CB69459DD381A",
      INIT_07 => X"5B5B595B7D7D7D7D7D5DBB3AB835B9FA77724E92D6D8D85050D6D41AFA18555D",
      INIT_08 => X"6C7F7F7B7D7D7B5B5B5B5B5B5B5B5B5B5B597B7D7D7D7D7B5B5B5B5B5B5B5B5B",
      INIT_09 => X"5B5B5B5B5B5B7D7D7D7B595B5B597B7D7D7D7D7D7D5B5F4AA2C664E8088608A2",
      INIT_0A => X"D64E92D6D41AFA3A773B5B5B5B5B5B5B5B7B7D7D7D7D7D7D7D7D7D7D7D7D7D5B",
      INIT_0B => X"5B5B5B597B7D7D7D7D7B595B5B5B5B5B5B5B5B3B9938DB57F8B897942E72D6FA",
      INIT_0C => X"7B7D7D7D7D7D7BF8185955F897945050B4F8D8B62E94D418FA1AD6375B5B5B5B",
      INIT_0D => X"5B3B977A3A70B2D66E1A9450B41A1CB42C2CB41A5C16353B5B5B5B5B5B5B5B7B",
      INIT_0E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_0F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D53A4E62408C644084826735D5B5B5B5B5B",
      INIT_10 => X"333B5B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_11 => X"5B5B5B5B5B5B5B5B5B5B5B5B777A3A4ED494905E9450B41A1C920A2ED81A3C36",
      INIT_12 => X"7CD84EF89018FA5072F81AFA700A721A1A7CB4175B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_13 => X"2C7094700C2E3C3A4E94D6B4FA50B8F8795B5B5B5B5B5B7B5B5B5B5B5B5B37F6",
      INIT_14 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D53D6B6B6924E",
      INIT_15 => X"5B5B5B5B5B5B5D57440864A62864862864CF3F5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_16 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_17 => X"5B5B5B5D53D4D694722E4E9094722C2C5C182E94D6941A72B6F8795B5B5B5B5B",
      INIT_18 => X"4E0A927ED42EB494F8B4521AD6595B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_19 => X"947250D8D6703CBCB4395B5B5B5B5B7B5B5B5B5B5B5D3792F8B4B4704E6E9294",
      INIT_1A => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D3572B6724EB492729494927290D4",
      INIT_1B => X"6008E804280824A64828935D595B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_1C => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F6C",
      INIT_1D => X"50D6507296949272B2D4947050D8D6503C7A733B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_1E => X"1A70B69E56555D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D3572B670",
      INIT_1F => X"943B5B5B5B5B5B7B5B5B5B5B5B7B5B33B6945072B44E9494927270B2B6724E72",
      INIT_20 => X"5B5B5B5B5B5B5B5B5B7B9974704E4ED67218F8502E96502E704EB8D67294943C",
      INIT_21 => X"E8680851595D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_22 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D598684866AC844C68644",
      INIT_23 => X"504E4E50D8D672949618753D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_24 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B7B9977702C70D650161A502E94",
      INIT_25 => X"5B5B5B5B5B5B7B9972502C9294923A944E50962E504E94FA929294F818555D5B",
      INIT_26 => X"2A4A8E18B42C92F84EB2F62C4E0E8E727050944E7294B6B4537B7B5B5B5B5B7B",
      INIT_27 => X"5B5B5B5957575757575757575757575757575757575757575757575757575755",
      INIT_28 => X"5B5B5B5B5B5B5B5B596D755B5D5F5180A624088CE8A88624864A46883B776871",
      INIT_29 => X"B6CCEACC795B5B5B5B5B5B5B5B5B5B5B5B595757575757575757575757575759",
      INIT_2A => X"575757575757575757575757F81A942CB4D82EB2F84E2CB470725070944E7294",
      INIT_2B => X"D6704EF6924E18B20A92B24E944E72704E9472D8945777575757575757575757",
      INIT_2C => X"70B6B4707C0A8E6E90504E504E72B64E38163559575757795B5B5B5B5B3BB818",
      INIT_2D => X"57575757575757575757575757575757575757575757574FAA44AA90D8B62EB6",
      INIT_2E => X"71E88D7555595968C48624C68C8E2AA6C80A06484E6AC8AB7557575757575757",
      INIT_2F => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_30 => X"5777793594B6D8944EB64EB6D6705A9C7250944E4E504E72CE95B9B9EE775757",
      INIT_31 => X"B4BEF62E72922E505050B472925A945757575757575757575757575757575757",
      INIT_32 => X"F69472B6704E2E923C9055775757577757575757795975D6B4FA70729250FA92",
      INIT_33 => X"57575757575757575757554F4F514D759944FBEE6E4C282A8E6C2C943A8868CE",
      INIT_34 => X"428664646A6EAE4C2C4EE84886C8B36F6A575757575757775757575757575757",
      INIT_35 => X"575757575757575757775757575757577757575757575773E8D54DA66670594A",
      INIT_36 => X"0A50F8920C941AB472F8F87294B670AA972EC8CAB70E75575757575757575757",
      INIT_37 => X"722E4E2EFA165159577757575757575757575757575757575757B6B62EB69470",
      INIT_38 => X"2E92571B393939595757575775D65070B672700A92D82C50F8184EB6FAD896B6",
      INIT_39 => X"37332C444400AAFDECEEFFDB2244664444444A2A308866705C920C1A7030502E",
      INIT_3A => X"EA902EA64D91B34F6A393939393939393B5D5D5D5D5D5D5D5D5D5D5D5B393939",
      INIT_3B => X"39395B5D5D5D5D5B3939393939393935E8B191912B462C0220E4C442C4266AE6",
      INIT_3C => X"0AC8EC702E1AAA95EC10EE86A60EAA3739393939393939393939393939393939",
      INIT_3D => X"3B393B5D5D5D5D5D5D5D5D5D5D5D5D39391772F8502E2E0C50507294502E300C",
      INIT_3E => X"3939393B13D4D82E502C0C505094722E502E0A0CD63A2EB6D62E502E2E527237",
      INIT_3F => X"66DB72974466A888886644448E86AA8C365AD41816F6F6D4D65A18FDFDDBDBFB",
      INIT_40 => X"8CDBDBFD1DFDDBDBFD1F1FFF1F3F1FFF1FFFFF1FFDFBF9B56C4444666622CA52",
      INIT_41 => X"FDFDDBDBDBDBDBB7C9B36F4D4DE986A6A6A6A6A6A6A6A686A60C904E4D6D914F",
      INIT_42 => X"0CA8CCEAEAEAEAD7DBDBDBDBDBFDFDFBDBDBDBDBDBFDFDFDFDDBFD1F1FFF1F1F",
      INIT_43 => X"3F1FFF1FFF1FFFDBFDFDF9181AD6B2F63CF6D21618D4D4D4D4CA970ED218A851",
      INIT_44 => X"B2B2183CF4D43AF6D4D4D4D4B27A16F618F6F6F6D41A5AFBFDDBFD1FFF1FFF1F",
      INIT_45 => X"6644664622A026E2EA3A7C9CBEBEBEBEBE9C5C5ABCBEBCBCDBDBDBFDFB161818",
      INIT_46 => X"BABC9ABC9A3A7ABCBCBABC9ABC9C8A44444446446602CA528897649544248888",
      INIT_47 => X"EA8F6FE944E991914F6F916F4D6F91916F4D2C702C4D8F4FCA9CBC9A3A7ABEBC",
      INIT_48 => X"76BCBCBCBC5A5ABCBEBCBCBCBCBC5A5A9CBEBCBC9C9CBC5A3A9ADEBCBCBC9C76",
      INIT_49 => X"9C5A7CBEBEBEBEBE9C9C5C5CBEBEBCBEBEBEC8300CECECEA30EAEAB9DBD9DB2E",
      INIT_4A => X"BEBCBEBEBE5A3C7CBEBEBCBEBEBE7C3C7ADEBCBABC9ABC9A3A7ABCBCBABC9CBC",
      INIT_4B => X"E28CB2DAF43C5C1616D88EB0DAF41A7EBCBCBC7A3C7CBEBEBEBE9EBC7C3C7CBE",
      INIT_4C => X"F65E3AF6188E4444444444666602AAB9ECEC30974446888844444642A0ACFFF7",
      INIT_4D => X"6F919191916F8F91918F2D2E702C6D2BCCF6F896AAB6D6F85E38F618B88CB6F6",
      INIT_4E => X"F41C5E1616DA8EAEBAF41A5E1616DA92ACBAF61A5E1616160CC9E9C84D4F916F",
      INIT_4F => X"18B68CB4D8F43E5C18F4CA0CDBFDDBB7EA75DB9797B7BBFF0E16F616DA9090DA",
      INIT_50 => X"F6F85E3AF4F896AAB6F6F65E38F618988AD4D6F85E3AF616B88EB4F8F65E3AF6",
      INIT_51 => X"3C6E060A8A8890CC1616F894AAB8D61A7E18F6F8948EBAF4F87E18F618B68EB8",
      INIT_52 => X"44444466660088FF9722FFDB4288AA68664664A088ACFDF9E2C6EA8A88B0A8F4",
      INIT_53 => X"716F4D2E702C2B86AC5EB28A26CA888EACAA3CD46A08AC868CAEA83AF8464444",
      INIT_54 => X"8C888E8AF43C6EC8268C8AAEAAD03E8EEC0CA66FB191916F6F917191916F6F91",
      INIT_55 => X"160CD9DBB9B7B7DBB9DBB997DBDBB592BB33EA146EE8EA8A8890A8D23E90E608",
      INIT_56 => X"CC888CACAC3CD46A26CA888CAEAA3CF66A08CC888CAE88181A6A26EC888AAEA8",
      INIT_57 => X"D23E8EAA26AC888EAACE5EB0A808AC868EACAC3CD48A28AC868CACAA1AB28A26",
      INIT_58 => X"CC22500E224466444422808CFDB18A02A20448268CC8A8ACB0E6064826ACC8CA",
      INIT_59 => X"88B0CA042846CAAAC8AAB0CCE42668E8AAC8AAB0CEA444444442424244226452",
      INIT_5A => X"4846ACC8C8ACB0C844E871B56F916F916F71716F6F91916F4D4F934D2C6E7055",
      INIT_5B => X"DBDBDBDBDBDB8C40B3FBFD0EC4044826ACC8A8ACB0E6044846ACAAC6AEB0E604",
      INIT_5C => X"2848E8AAC8AAB0CEE40668E8ACC8AAAED0E42648068CC8A80CFDB99797DBDBDB",
      INIT_5D => X"C8ACB2CA042846CAAAC8AAB0CCE42846CAAAC8AAB0CA042848E8ACA8AAB0CCE4",
      INIT_5E => X"242280ACFFD388C0084C4A6C2808CE2C8E6C4A4A6C2806EEACB0C8042846CCAA",
      INIT_5F => X"ECEC6C8C6C4A4A4A26EACC6C8E4C864244444444444422000044000022222244",
      INIT_60 => X"A6C8F9914BB39391B5916F93934B6FB56F4DB5712C6E2EFF75086C6C4A4A4A26",
      INIT_61 => X"4062B2DD330A4A6C2806CE2C8C6C4C4A6C2A06CC2C8E6C4C4A6C2A06CE2C6CE8",
      INIT_62 => X"6C4A4A4A26EACC4A8E6C4A4A6C28E80CFDDBDBDBDBDBDBDBDBDBDBDBDBDBDD8C",
      INIT_63 => X"26CCEC8C8C6C4A4A4A26ECEC6A8C6C4A4A4C26CCEC8C8C6C4A4A4A26EACC6C8E",
      INIT_64 => X"E228284AD48E268EF68E6C2828D2B0482C8C6C6C4A4A4A06CE0C8C6C6C4A4A4A",
      INIT_65 => X"F44A46D2D46CC64244666666666666666646446666666644464662E0AAACD9F5",
      INIT_66 => X"B793939393714B91B54D91914D0A50FD2FE8B04A6C0690D44848D4D24C6C068E",
      INIT_67 => X"9090268CF46C6C2A28B2B2268CF66E6C4A08D2B0268CD484E991914D6F9193B7",
      INIT_68 => X"F46E6C064C900EFDDB97DBDBD9DBDBDBDBDBDBDBDBDBDBDF8E4042B2D9280808",
      INIT_69 => X"8EF44848F4B04C6C066ED44848D4B24C6C068EF44A48D2D44C6C286CF46C46B0",
      INIT_6A => X"4A6C08C64A8EB04C8CF66E4C4C06B2B2266AF6904C6C06B0D44848F4B24A4A06",
      INIT_6B => X"4666666666666666666688AAAAAAAA6644444642C0ACFFF9E2E8C64A8E8E282A",
      INIT_6C => X"936F4D8F6F2C0CEB29E8086CC6E86C906C084A4A6CE8E86C908E284A4A864444",
      INIT_6D => X"2A6E904A2A4A6C2AA6288EB04A08E8A6C8D34D4D916F9193916F6F9191912B6F",
      INIT_6E => X"95DBDBDB97DBDBDBDBDBDB75B9DBDBDDFF8E6262668626E8C66E4A284A6C2AA6",
      INIT_6F => X"E86C906C084A4A6CE8E86C906C084A4A6CE8E66C8E8E284A4A6CE8C64AC8FDFD",
      INIT_70 => X"284A6C4AA6086CB04A284A4A4CC6286C906C084A4A6CE8086C906C284A4A6CC6",
      INIT_71 => X"24244644444644466666664642C06824808686082808C8C6064AE8A6082808E8",
      INIT_72 => X"E90BA62AA6C62808E8C6C6284AA6C6282808C8C6A64444444444222424242424",
      INIT_73 => X"A6E82808E8C684C86F6F4D6F916F4D8F914D4D916F4DB36F6F914D6F916F4BC6",
      INIT_74 => X"DBDBDB31B9FDDBB9DBFFB362406688C6E6AAC8C6E64AE8A6E82808E8C6E64A0A",
      INIT_75 => X"A6C62828E8C8C6084AC8A6282808C8C6082AC8A6E62EFDB9B7DBDBDB53DBFDDB",
      INIT_76 => X"E8C6E6282AA6E82808E8C6C6284AA6C62808E8C8C6282AA6C62828E8C6C6284A",
      INIT_77 => X"2424242404424040442464C6E8C6C6C6C6C6C6C8C6E8C6C8C6E64A0AA6C82808",
      INIT_78 => X"A6C6C6C6C6C6C6C6C6A6C6C68444444422426464426464646464646464426464",
      INIT_79 => X"B34D4D936F4D6F916F4D6F91912BD56F6F914D6F916F6D2B862BC8A6C6C6C6C6",
      INIT_7A => X"97DBFFB38C668246E6CAC8C6C6C6C6C8C6C6C6C6C6C6C6C6C8C6C6C6C6C6866F",
      INIT_7B => X"C6C6C6C6C6C6C6C6C6C6C6C675FFB997DBDBDD957397DBDBDBDBB79375DBFB97",
      INIT_7C => X"C6A6C6C6C6C6C6C6C6C6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6C6C6C6",
      INIT_7D => X"444264C6A6A6C6C6C6C6C6C6C6C6C6E8C6C6C6C6C8C6C6C6C6C6C6C6C6C6C6C6",
      INIT_7E => X"A6A6C6C6842222224286088462E8C8C6C6C8C8E8C660C8E86442646464442444",
      INIT_7F => X"296F91914D91F9D56D6F4D6F916F6D0BA66D0986C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFE603018FFFFFF6000C00804000600000000000000000FFFFFFE000001FF",
      INITP_01 => X"E078F8003E1F0F03C0FEF87C3AFDF9FF6001F0180E000F800180206000180C07",
      INITP_02 => X"F80802009FC003F078FC003F1F8F03E0FFF87C3AF8F8FF6001F81C0F001F8003",
      INITP_03 => X"7E38D8F9FEE001F80802000FC003F318FC003F9FC77FFFFF7CFE7AF276FE6001",
      INITP_04 => X"1F0F83FFFFFEFC7E3ADDF9FCE000F00BC3000FC003F380FC003F9FC77FFFFC7C",
      INITP_05 => X"000000601C1800020102FFFFF6180C021FFFF9E0000043E000018003F3987C00",
      INITP_06 => X"F0E000007FFF0000000000000000000003FFFFFE0000035FFFF8E0000067F100",
      INITP_07 => X"09F000001B800060C000003F3F000000000000000000000180E1EE0000030FFF",
      INITP_08 => X"00007C0F1F8FC1FDF000003D9C7800C0000000000000000000000030060E07C0",
      INITP_09 => X"0000038000C00000007E071F8FC41CF000003D9B0F00C0000000C0000000C000",
      INITP_0A => X"3DD1FC0180000301C0038000E00000007E231FCFC8207800007DD6FD01C00006",
      INITP_0B => X"8F87C1FF7800003ED0F8C180000001C0000000E00000007F701FCFE1FC780000",
      INITP_0C => X"00C00000000C03830080FF90000006C4E1C18000000080000000E00000003E33",
      INITP_0D => X"C000000000000000000000000000000010FF80000000C4E0E180000000000000",
      INITP_0E => X"800030198D9872C180C000800006030000000000000000100380000001CCD0F0",
      INITP_0F => X"F87C3E000390047000700119882743E00001C0001F8781800060301800031000",
      INIT_00 => X"EAC8A8C6C6C6C6C6C6A6A6C6C6C6C6C6C6C6A6A6A6A6E92D916D6F6F4B91B34D",
      INIT_01 => X"C6C6C6C895B9B9DBDBFD7593F950B9FDDBFD31D7B573DBFDB997DBFFFFD524C4",
      INIT_02 => X"C6A6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6C6C6C6C6C6C6C6A6A6C6C6",
      INIT_03 => X"C6C8C6C6C6C6C6E8C6C6C6C6C6C6A6A6A6C6C6C6C6C6C6C6C6C6A6C6C6C6C6C6",
      INIT_04 => X"A6E882A60EA6C8A684C6C8A4840C62A4C684C6E8E8844422444464C6E80808C6",
      INIT_05 => X"4B6D4D6F916F6D0BA88F0BA6C6C6C6C6C6C6C6C6C6C6C6C60808E8C6A6646464",
      INIT_06 => X"C6E60808C6C6C8C6C6C6E60808C8E9A6B36F2B91914D6DB36F4D934B8FFDFFFB",
      INIT_07 => X"FFD9D7FFFFF997DBDB97D7FDFFD9D7FFFDB797B9959933E8C80808C6C6C8C6C8",
      INIT_08 => X"C6C6C6C6C6C6C6C6C6C6C60808E8C6C6C6C6C6C60808E8C6C6C6C6C66297FDFD",
      INIT_09 => X"C6C6C6C6C6C6E60808C6C6C8C6C6C6C6C6E808E8C6C6C6C6C60808E8C6C8C6C6",
      INIT_0A => X"84C8C6C697FF73408284A6C6C6E84484846484E86C6C6C4A08C6C6C6C6C6C6E8",
      INIT_0B => X"A68F2B86C6C6C6C6C6C6C6C6C6C6C62A6C8C6C4AE8A6C6A6A4C6E8FF9920C6C6",
      INIT_0C => X"C6C64A8C6CC80BC891912993FF2B00B4F7072991FFEC84F9D74D4B6F916F6D0B",
      INIT_0D => X"FD2EC8ECEEEA6486BBFFDB737353B9CA2A6C6C4A08C6C6C6E84A6C6C4A08C6C6",
      INIT_0E => X"C6C62A6C8C6C2AE8A6C6A60A6C8C6C4AE8A6C8A675FFFD75CC62C8EEEEEA2EB7",
      INIT_0F => X"6C4C28C6C6C6C6C6A62AAE8E08A6C6C62A6C8C6C28C6C6C6C6C6C6C6C6C6C6C6",
      INIT_10 => X"6462A6C6C6C684E8C6C6A6086C6C6C8E6CE6C6C6C6C6C6E8C6C6C6C6C6C64A8C",
      INIT_11 => X"C6C6C6C6C6C6C62A6C6C6C8E2AA6A6C68440CA520E3342C6C8C6628675303075",
      INIT_12 => X"91914DB374ECF0CC519593FD32AACCECD96F2B6F916F6D0BA68F0B86C6C6C6C6",
      INIT_13 => X"73957553DBFDB9750A6C6C8E6CE6C6C6E86C6C6C8E6AE6C6C6C84C6C6CE80BC8",
      INIT_14 => X"C6C6A62A6C6C6C8E4AC6C6C8DB979553208AD12020662EB995B7132020668AC8",
      INIT_15 => X"A6084A8E6CC6C6C64A6C6C6E6C08C6C6C6C6C6C6C6C6C6C6C6C64A6C6C6C8E2A",
      INIT_16 => X"08A6C8284A4C6C6C8E2AA6C6C6C6C6E8C6C6C6C6C6C64A6E6C6E6C08C6C8C6C6",
      INIT_17 => X"4A6C6C6E6CA6A6E86400004455CC000000000000000011F10062C6C6A6A6C8A4",
      INIT_18 => X"86FFFFFF00BBFF006E6D2B71916F4DEAE98F0BA6C6C6C6C6C6C6C6C6C6C6E828",
      INIT_19 => X"EA2A6C6C8E2AA6C6084A4A6C6C8E4AC6A6084A4C6CE80BC891916DF9848AFF68",
      INIT_1A => X"8E08A6C6EA75B7B9CCDDD18040FBDB7395FFD38240DBFFFF50539597DBDB302E",
      INIT_1B => X"484A6C6C8E6CE6C6C6C6C6C6C6C6C6C6C6E8484A6C6C6E8E08A6E8284A4C6C6C",
      INIT_1C => X"6C2AC6C6C6C6C6E8C6C6C6C6C6E84A4A6C6C8E6CE6A6084AE8C6E60808C6A6E8",
      INIT_1D => X"64000066558800CACC880000000011EE0062C6C884A6C8A6E6C6C6E8284A4C4C",
      INIT_1E => X"DBD54B6F91B10B866D6F0BA6A6C6C6C6C6C6C6C6C6C6C808284A6C4C0884A4E8",
      INIT_1F => X"E828284A6C6C4AC6A6E8284A4CE8EBA8B3D3E93399CACCCA77FFFDFD53AAAA10",
      INIT_20 => X"8ADDB14020FBFFB7FDFF8E6020DBFFFB50B9FF97DBDBC884C82A4C6C6C2AC6C6",
      INIT_21 => X"C6C6C6C6C6C6C6C6C6C808284A6C4C6C28A6C608284A6C4C6C08A6C6E62EFFDB",
      INIT_22 => X"C6C6C6C6C6C628484A6C6C6CE8A62A8E6CC6A6C6C6C6C6C828284A6C6C6CE8A6",
      INIT_23 => X"FFFFCA00000011554284C6A684A6C6C8C684A6C8080828484808C6C6C6C6C6E8",
      INIT_24 => X"6F6F0BA6C6C6C6C6C6C6C6C6C6C6C6E808082808A6A6A4C66400004413EE30FF",
      INIT_25 => X"C6C6080828C82DC84F6FA60CFF976497FFFDFDFDFFEC64F9FBB56F6F916FE9E9",
      INIT_26 => X"FDFDFFB5B0FBF97397DBB9B930750CA8080828484808C6C6C6080828484808C6",
      INIT_27 => X"C6C6E80808284828E8C6C6E80808284848E8C6C6C8C8B90E4CF7FFB3B0FBFFFF",
      INIT_28 => X"28484828C6C8084A4AC6C62A8EE8A6C6E80808284828C8C6C6C6C6C6C6C6C6C6",
      INIT_29 => X"A4E8A6848484A6A6C6A6A6C8E8C8E80808C6C6C6C6C6C6E8C6C6C6C6C6C60808",
      INIT_2A => X"C6C6C6C6C6C6C6E8E8C8E8E6A6C6A66284082066EECAFFFDFBFFFFA80022F322",
      INIT_2B => X"E8CBC8F3F3FFFFFFF7FBF9F9FDFFFFF5CC6D6F91B1E9A62B4F6F0B86C6C6C6C6",
      INIT_2C => X"7397B9FFA8300E86E8C8E80808C6C6C6C8E8E8E80808C6C6C6C6E8E8E8C691E9",
      INIT_2D => X"C6C6C6E8E8C8E808E8C6C6C6C8EAB966CFEFFBFFFFFDF5FBF7F9FDFFFFFDCEAC",
      INIT_2E => X"C6C6C6086C08A6C6E8E8E80808C6C6C6C6C6C6C6C6C6C6C6C6C6E8E8E8E808E8",
      INIT_2F => X"84C6C6C6C6C6C6C6C6C6C6C6C6C6C6E8C6C6C6C6C6C6E8E8E80808C6C6C6C8E8",
      INIT_30 => X"C6C6C6C6A6A68400CAF9AF44CCFFFBF9FDF7FFDDCC888006C6A6A48484A48462",
      INIT_31 => X"F9F7F7FBFFFFFFFFF9AF6D912DA6C6A66F6F0B86C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_32 => X"C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A66F2BEB0BA6B0FDFFFFFF",
      INIT_33 => X"C6C6C6C6C6C62E530AF9FFFFFFFFF9F5F9FFFFFFFFFFFB9173B9FF512E0E0EEC",
      INIT_34 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_35 => X"C6C6C6C6C6C6C6E8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_36 => X"8291FFFFFFFFFFFBFBFBFFFFFFFFFFFB8484C8A684848422A6C6C6C6C6C6C6C6",
      INIT_37 => X"D98FB12DA6C6C6A64F8F2D84C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C68600",
      INIT_38 => X"C6C6C6C6C6C6C6C6C6C6C6A6A6C86F8FEBA6C7CC99979797994E4F5575979797",
      INIT_39 => X"55EEECECECEEEEEA0E0E0EEECEEEEE99FFFF2EEC2E0E0EC8C6C6C6C6C6C6C6C6",
      INIT_3A => X"C6C6C6A6C6C6C6C6C6C6C6C8C6A6A6C6C8C6C6C6C6A6C6C6C6C6C6C6C6C6A651",
      INIT_3B => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_3C => X"EAF0103050303210A6A6A6848484442484C6C6C6C6C6C6C6C6C6C6C6C6C6C6E8",
      INIT_3D => X"6F6FE9A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C66484206655300E305230",
      INIT_3E => X"C6C6E82828A62D6F0B64E9E9648642000088CCCA42000000E96F4FA6C6C6C6A6",
      INIT_3F => X"000000C00000242E2E0C0E10C6CAC8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_40 => X"C6C6C6C6E82A08C8C6C6C6C6082A08C6C6C6C6C6C60828082E0E88666622C020",
      INIT_41 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6082AE8C6C8C6",
      INIT_42 => X"C6C88484A484444600A6C6C6C6C6C6C6C6C6C6C6C6C6C6E8E6C6C8C6C6C6C6C6",
      INIT_43 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6840266C66200002020000080A0600000002200",
      INIT_44 => X"0B86C8086C8EC8A8222FD9B70F0086CA6484A6C6C6C6C6A68F0B86C6C6C6C6C6",
      INIT_45 => X"6C4C4C0AC6C8C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C86C8E6C4CA68F",
      INIT_46 => X"A6C6A62A8C8E6C4A08C6C6A6088C6C6C2A0CC8A62242C20000000060A020422A",
      INIT_47 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A62A8C8E6C4AE6C6C6C6C6A6088E8E2A",
      INIT_48 => X"CAA6A6C6C6C6C6C6C6C6C6C6C6C6C6E86C28C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_49 => X"C6C6C6C6C6C8880084A6A6C6E86400400404C400000066A6C6C68484A4842200",
      INIT_4A => X"EDA98486BB3193FF86C6A6C6C6C6C6C86F0B86C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_4B => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C84C6C6C4CA68F2B86E86C6CC872B7",
      INIT_4C => X"4AC6C6A60A6C6C6C6C28C64222448462C2A2A071B7D564644C6C6E4AE6C6C6C6",
      INIT_4D => X"C6C6C6C6C6C6C6C6A62A6C6C6E6C08C6C8C6A6A6E82A8E6CC6C6A62A6C6C6C6E",
      INIT_4E => X"C6C6C6C6C6C6C6E86E6CE6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_4F => X"62C6A684422020000000002022642284C6C6848484640C50FCCC42C6C6C6C6C6",
      INIT_50 => X"E600C6C6C6C6A66F6F0986C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C66432FCC8",
      INIT_51 => X"C6C6C6C6C6C6C6C6C6084A4C6C4CC66F6F0BC64AC62E9184759933BBFFDD8870",
      INIT_52 => X"6E6CE82264C244C242C275AE688A4422224C6C8E2AC6C6C6C6C6C6C6C6C6C6C6",
      INIT_53 => X"E8284A6C6C6E6CE8A6E84AE8C6E6082AC8A6E8284A6C6C6C8E08A6C8284A6C6C",
      INIT_54 => X"6C8E4AC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_55 => X"0C0C00206486A884C6C88484A4842E925086A6C6C6C6C6C6C6C6C6C6C6C6C6E8",
      INIT_56 => X"6DE9A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A8920C84E8A6642200642E",
      INIT_57 => X"C6E82A4A4C4CC62B8F0BA628A662A2722A2FFFFFDD996460C764C6C6C6C6A66F",
      INIT_58 => X"66B3FF9933778620002A6C6C4AC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_59 => X"86088E6CE8A6C6C6C6C6C808284A6C6C8C08A6C608284A6C6C6C0822A40044B5",
      INIT_5A => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C828284C6C6C6C08",
      INIT_5B => X"C6C684A4C6A4846442C6C6C6C6C6C6C6C6C6C6C6C6C6C6E86C6C6CE6C6C6C6C6",
      INIT_5C => X"C6C6C6C6C6C6C6C6C6C6C6C6C6A64284A6C6A6A68600A6FBFF73446486228684",
      INIT_5D => X"8F0B860884F1CF200593BD9999A800A4775944C6C6C6A68F2DA6C6C6C6C6C6C6",
      INIT_5E => X"4608484A08C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C60828284828C8",
      INIT_5F => X"0AC6C6E8082828484AE8C6C6C8082828482842242400449BA8B7FFFFDDFFFF99",
      INIT_60 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6E82828484828E8A6E64A6CE8A6086C",
      INIT_61 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6E8484A28C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_62 => X"C6C6C6C6C6C6C6C6C6A68464864264860C4286864242A884846264C6C6A6A6C6",
      INIT_63 => X"55FFFFED408442139B7944C6C6C6A68F0B86C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_64 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6E8E8E80808A68F0BA6C68ABFCC00",
      INIT_65 => X"E8C6C6C6E8E8E8E828E62266660024889788D9FFFFBBFDFF9942E608C6C6C6C6",
      INIT_66 => X"C6C6C6C6C6C6C6C6C6E8E8E80808E8C6C6C8E8E6C6C6086C2AA6C6E8E8E80828",
      INIT_67 => X"C6C6C6C6C6C6C6E80808C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_68 => X"A6622266864264220042446464426486840064C6C6C6A4C6C6C6C6C6C6C6C6C6",
      INIT_69 => X"35793564C6C6C64D2D86C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_6A => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6C86F09A684ACBD66CCFFFDFDC840846244",
      INIT_6B => X"C6A6426A860022247766B5DFDF9768F9AC40A6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_6C => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_6D => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_6E => X"0042444464442288A86442C6C8C684C6C6C6C6C6C6A6A6C6C6C6C6C6C6C6A6C8",
      INIT_6F => X"6F0BA6C6C6C6C6A6A6C6C6C6C6C6C6C6A6A6C6C6C6C6C6C6C66222CA86226422",
      INIT_70 => X"C6C6C6A6A6A6A66F6D0920CAFF300084B9998972EA4284221379FFD942C6A6C8",
      INIT_71 => X"6462848464627588604086C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6C6C6C6C6",
      INIT_72 => X"C6C6C6A6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6C6C6428A42226262",
      INIT_73 => X"A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6C6C6C6C6C6C6C6A6A6C6C6C6C6",
      INIT_74 => X"A8A84262C6C684C6C6C6C8C6E80808C6C6C8C6C8C6E6080AA6C6C6C6C6C6C6A6",
      INIT_75 => X"08E8C6C8C6C6C6C60808E8C6C6C6C6A6844264A8424442860E226666644442A8",
      INIT_76 => X"2DA664EEFF0E004E53AB87972E84A66244D9FFFD22C608A66F2D86C6C6C6C608",
      INIT_77 => X"2062A6C6C8C6C6C6C6C6C6C6C6C6C6C8C6E60808C6C6C8C6C6C6E80808C6A66F",
      INIT_78 => X"C6C6C6C6C6C6C6C6C6C6C6C8C6E80808C6C6428A4264A6A66262848484A66440",
      INIT_79 => X"C6C6C6C6C6C6C6C6C60808E8C6C8C6C6C6C60808E8C6C8C6C6C6C60808E8C6C6",
      INIT_7A => X"C6C6A6086C6C6C4A08C6C6A6E86C6C6E08E8C6C6C6C6E60808E6C6C8C6C6C6C6",
      INIT_7B => X"D5D5D3D3B18FC6A6220086442286EA725250A88664444266A886640084C884C6",
      INIT_7C => X"5387CBED95EAA4A440A8FBCA862A6C2AE92BA6C6C6C64A6C8C6C2AAF737373B3",
      INIT_7D => X"C6C6C6C6C6C6C6C6E84A6C6CF19573939393D3D5D3B1C62BA6C68450B7424292",
      INIT_7E => X"93939391B3F36C6C4AE64248424282826262624262998600004C4A08C6C6C6C6",
      INIT_7F => X"2A6C8C6C28C6C6C6C62A6C8C6C28E6C6C6C62A6C8C6C4AE8C6C6C68F73739393",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"80001FCFE3E000F87E3F0003C3047000700003048783E0000140001F87C3E000",
      INITP_01 => X"19CF47E3E0000000001FCFE3F000FC7E3F0003C3079800F00033FF07E3E00000",
      INITP_02 => X"33C000780070201804C3E3E000334E000FC703F000FC7F3F80E3E3039800F0E0",
      INITP_03 => X"606000180C060071C00C70000030000680C06000074E00038163F0007C3E1F80",
      INITP_04 => X"0000070E00804000000000000001F00380000000E0000000000000070E000000",
      INITP_05 => X"041080000040208000200008844120100804030181B060000804008000004020",
      INITP_06 => X"048A40E29008B44A10F084008048A00020008B45A120904824020881B2201088",
      INITP_07 => X"36DBEFF37DBE5F3F97C001F2F97CDE60009BC5F3F960025F2F97CFE750A05028",
      INITP_08 => X"3B3D8EC72391E8E67B3DF7FBF5DE7D769005A6DB7DFEF800BFDDEFF36000DA6D",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EC763B1D8EC72391ECE67B3D9ECF6",
      INITP_0A => X"BFFFFF7FBFFFEFF7FFDFEEFFFBFFFFF7FBFFFEFF7FFDFEEFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000007399CCE63339CCE673399CCE77399CCE673399CC673399CCE77B",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4AC6C6A6E86C6C6EAE6CE6C6C6C64A8C6C4C28C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_01 => X"842222424286EC50EC508686A886442286644242A6C884C6C6C6A6088E6C6C8E",
      INIT_02 => X"73866484C64A6E6C2AA6A6A6C6C84C6C6C6E6C773B5B5959597979777797C6A6",
      INIT_03 => X"E86C6C6CB73B5B5B595979797775A6A8A6C6C6C886200C73A9A9A987ED72A662",
      INIT_04 => X"6C28A62244442060A26282628295CA0020086C4AC6C6C6C6C6C6C6C6C6C6C6A6",
      INIT_05 => X"A62A8E6C6E6C08C6C6C64A6E6C6C8C28C6C6C6753B5B59595979797777976C6C",
      INIT_06 => X"6CAE28A6C6C64C8E6C6E6CE6A6C6C6C6C6C6C6C6C6C6C6C64A6E6C6E6CE6A6C6",
      INIT_07 => X"7200A6A8A886422242426484C6C884C6C6C6C6084A6C6C6C8E2AA6C6084A6C6E",
      INIT_08 => X"6C2A2AC6A6E6284C6C6C6CB53B5B5B57577979777795A6A6A6C6422222642286",
      INIT_09 => X"59597979797793D1C6C6082A62EAFBDF77BBB9BB57FFB772ECE884A6E8284A6C",
      INIT_0A => X"A46282826222FB104040866C2AC6C6C6C6C6C6C6C6C6C6C6084A4C6CB73B5B5B",
      INIT_0B => X"A6E8284A6C6C6C6CE8C6C6733B5B5B59DB99797777956C6C6C6CE800444688C8",
      INIT_0C => X"6C6C6E4AC6C6C6C6C6C6C6C6C6C6C6E8284A6C6C6E4AC6A6E8284A6C6C6E6CE8",
      INIT_0D => X"6464C6A6A6C684C6C6C6C6084A4A6C6C8E4AA6C6084A4A6C084A08C6C6E84A4C",
      INIT_0E => X"4A6C6CB73B5B5B0A087979777795A6A6C6E8A6A6220044CA84CA666420000042",
      INIT_0F => X"E6A6E84A28C8EE31320ECCCC9753970EE86CE6A6E8284A4C6C6C6CE8A6C8284A",
      INIT_10 => X"2642C86C4AC6C6C6C6C6C6C6C6C6C6C6084A4A4CB73B5BB7858585D5797797D3",
      INIT_11 => X"28A6C6733B5B5BFBDFFF5D7777954A6C6C8E082244647599A6808262424076DC",
      INIT_12 => X"C6C6C6C6C6C6C6E828284A6C6E6CE8A6E8284A4C6C6C8C08A6E828284A6C6C8E",
      INIT_13 => X"C6C6C6C828282A4A4A08C6C6C608284AC6A6A6C6C6E84A4A6C6C6E6CE8A6C6C6",
      INIT_14 => X"025179777795A684A6A6280864CC757286D984220C2E0C62C6C6C6C684A684C6",
      INIT_15 => X"86206442842ECA004A28C8C6C6E828284A4A4AE8C6C60808284A4A953B5B5B0A",
      INIT_16 => X"C6C6C6C6C6C6C6C6C6082828953B5B5B59594BD5797797D3C6C6C60808C62284",
      INIT_17 => X"59B9DF5B7795282A4A4AE84244622222226262C2E2C2206264524C4828C6C6C6",
      INIT_18 => X"E828284A4A2AE8C6C6E828284A4A4AE8C6C6E828284A4A4A08C6C6733B5B5B59",
      INIT_19 => X"08C6C6C6C8E8E808C64A2AC6C6C60828284A4A28E8C6C6C6C6C6C6C6C6C6C6C6",
      INIT_1A => X"A6E6E8A6AAFFFF75642CE842FFFFFD44C6C6C6C684C6C6A6C6C6C6E8E8E80828",
      INIT_1B => X"08C6C6C6C6E8E8E80828E8C6C6C6E8E8E80828953B5B5B0A310277797795C6A6",
      INIT_1C => X"C8E8E8E8953B5B5B59D56911797797B1C6C6C8E8E88464A8A864C684CA500E44",
      INIT_1D => X"2808C6C6420080A0800000E2222222C6E8082808C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_1E => X"C6E8E8E80828E8C6C6C6E8E8E80828E8C6C6C6733B5B5B59FB5D9DBF7795E808",
      INIT_1F => X"E64A6CE8C6C6E8E8E80828E6C6C6C6C6C6C6C6C6C6C6C6C6E8E8E80828E8C6C6",
      INIT_20 => X"42C6C664D3F5B042C6C6C6C6A6A6A6A6A6C6C6C6C6C6C6C8C6A6C8C6C6C6C6C8",
      INIT_21 => X"C6C6A6C6C8C6C6C6C6C6C8733B5B5B0A552F06777795C6C6C6C6C684A6F3F56E",
      INIT_22 => X"856B2FF379779791C6C8C6C6C66464AAAA64A664ECCAEC64A6A6C6C6C6C6C6C6",
      INIT_23 => X"22220000A466C440A6C6C8C6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6733B5B99",
      INIT_24 => X"C8C6C6C8C6C6C8A6C6C8C6733B5B5B3DFF5DFFDF7795C6C6C8A6C6C8C6420222",
      INIT_25 => X"C6C6C6A6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6C6C6C6C6C6C6C6C6A6C6",
      INIT_26 => X"C6C6C6C6C6A684E808C6C6C6C6C6C6C6E808C6C6C6C6C6C8C6C6C6C6C8C6C6C6",
      INIT_27 => X"C6C6A6953B5B2F02080800517795C6C6C6C6C6868266660442C6C66246662462",
      INIT_28 => X"E8C6C6C6C66464C6A664866462A68442A608E8C6C6C6C6C6C6C608E8C6C6C6C6",
      INIT_29 => X"A6C6C6E808C8C6C6C6C6C6C6C808C6C6C6C6C6C6733B5BF34B597979797797B1",
      INIT_2A => X"08C6C6753B5B5B9F5D795BBF7795C6C6A60808C6C68602A486C44264E284C262",
      INIT_2B => X"C6C6C6C608E8C6C6C6C6C6C6C608E8C6C6C6C6C6C6C60808C6C6C6C6C6C6A608",
      INIT_2C => X"08C6C6C8C608E8A6C608A6C6C6C6E808C6C608C8C6C6C6C6C6C6C608E8C6C6C6",
      INIT_2D => X"315555777795A6C8C6C608A644A8C88642C6C642A8C8A642A6C6C6C608E8A6E6",
      INIT_2E => X"6262A68662626264A608C6A6C8C6C8E8C6A608E8A6C8C6E808C6A6953B5B3708",
      INIT_2F => X"C6E8E8A6C608C6C6C8C6E808733B5BD569977997797797B1C6C6C8C6E8E66462",
      INIT_30 => X"9F999D5D779508E8A6E808A6C66622E084E26008644244A608E8A6C608C6C6C8",
      INIT_31 => X"C6C808C8A608E8A6C8C6C8E8C6A608E8A6C8C6C808C8A6E808A6C6753B5B5B5D",
      INIT_32 => X"0AC608C8C6A6E808A6C608C6C6C8C6E808C6C608E8A6C8C6E808C6A608E8C6C8",
      INIT_33 => X"C6A608C68464626484C6C6846284648408C8C6A608E60808C608C8C6A608E608",
      INIT_34 => X"28C6E8E8C6A6C6E8E62AC6E608C6A6C608C628753B5B5B2F577979797795E8C6",
      INIT_35 => X"C6A6E608953B5B5B2F6785117977979108E8C6A6E608C68464C6E8C8646284E6",
      INIT_36 => X"08E8C608C8864264626464A608C8C6A608E60808C608E8C6A608E8E62AC608C8",
      INIT_37 => X"C6C6C6E8E62AC8E608C6A6C608C628E8C608C8733B5B5BBB9FFF9D99779508E6",
      INIT_38 => X"E62AC608E8C6A6E808E62AC6E6E8C6A6E608C62AC8E6E8C6A6C608C628C6E6E8",
      INIT_39 => X"A6C608E84AB04C6C6CA6C62AE82AB06C4C8EC6A42A0808B06E4C6EA6A6280A0A",
      INIT_3A => X"6EB04C8E0A86E82AE86CB0773B5B5B595959797977772AA6C62AE82AB04C8E4C",
      INIT_3B => X"59595979797797D3AEE8A4080AE86EB04C8EE8A6E82AE86E8E4CAE08A6E62A0A",
      INIT_3C => X"2AB04C4C8EC6A42AE80AB06E4CAEC8A42A0AE88E8E6E8EC6A6080AE8D73B3B5B",
      INIT_3D => X"2AA6E62AE84CB04C6C4CA6573B5B5B59595979797777E80AB04C6C6CA6C608E8",
      INIT_3E => X"E88E8E4CAE0AA4082AE86CB04C8E0AA6E62AE84C8E4CAE0AA6C62A0A4CB04C8E",
      INIT_3F => X"E8C66C90E88EB2E82C0AC64CB0E84CD20A2A0AC64AB00A2A908E4CAEE8A4080A",
      INIT_40 => X"E8D26EB1977393D5D593F5D5B3D3C8E86C90E88E90E84CE8E66C6EE8B090E84C",
      INIT_41 => X"2CA62AB02A08D24C084CC608B04CE8D26C0A2CC6088E6E2AD24C084CC6E8AE4C",
      INIT_42 => X"E86CD2082C2CC64AB0082AD22A2C0AC62AB02A083775959573B3F7B3B3F7D3CF",
      INIT_43 => X"4CE8E613B793D7D793B59393D315E86C90E84CE8C64C8EE88EB2E84C0AC66CB0",
      INIT_44 => X"2C08D24EE84EC808AE4EE6D04C084CC6E88E6E2AD26EE84CC8088E6EE6B090E8",
      INIT_45 => X"C4084A6E0AC62808A6C6284A6E0AC62AF40A0A2CA608B02A08F22C0A4CC60AB0",
      INIT_46 => X"C6E628E8A6C6284A6EE8E628E8A4E6284A6E0AE628E8A6C6084A6EE8E62808A6",
      INIT_47 => X"A4E6286C4CC60828C6A406286C4EC60628C6A4E6286C4CC60828E8A4E6286C4E",
      INIT_48 => X"0AC62808C6C6084A6E2CC62808A6C406486C0AC62808C6A406286E2CC60828C6",
      INIT_49 => X"A6C6284A6EE8E628E8A6C6284A6E0AE62808A6C6084A6EE8C62808A6C4064A6E",
      INIT_4A => X"4CC60628C6A4E6286C6EE80628C6A4E6286C4EC60628E8A6C6284A6EE8E628E8",
      INIT_4B => X"6C6C6E2A08086C8E08C6C406286C2AC62828C6A4E6286C4CC60828C6A4E6286C",
      INIT_4C => X"08288E4C286C6C6E2808088E4A286C4C8E2A08288E4A086C4A6E4A08088E6C08",
      INIT_4D => X"4A4C8E6C06084A8E284A4C6C6E08084A8E2A2A6C6C8E2808288E2A286C6E6C08",
      INIT_4E => X"08086C6E286C4A6E4C06086C6C086C4A6E6C06084A8E284C4C6C4A08084A8E28",
      INIT_4F => X"286C6C6E2808088E4A286C4A8E4A08088E4C086C4A6E4C08086C6C084C4A6E4A",
      INIT_50 => X"06082A8E2A4A6C6C6E08082A8E2A2A6C6C8E2808288E4A286C6E6E2808088E4C",
      INIT_51 => X"086C4A8E4C06086C6E084C4A6C6C06084A8E284A6C6C4A08082A8E2A2A4C6C6C",
      INIT_52 => X"E448D0F22806D0F28E0668D0F448E4AED2AE0646AEF46AE48CF28EE646AEF4AE",
      INIT_53 => X"0448D0F04AE48AF2D00628D0F26C046AD2F22806D0F24AE468D0F44826D0F26C",
      INIT_54 => X"0804ACF48CE48CD0D028048CF4AE044AD0D008048AF2D00648D0D02AE46AF2D0",
      INIT_55 => X"4804AED28E0648B0F46AE4AED0AE2826AEF48CE48CD0AEE6268CF48E048CD0B0",
      INIT_56 => X"4CE48AD2F22626D0F26C0668D0F42804CEF24CE468D0F46A26D0F26CE448AEF4",
      INIT_57 => X"AEE46AD0D04A048CF2D00648D0D008048AF2F20648F0D02AE46AD2D00628D0F2",
      INIT_58 => X"0AA8E84C4EC8C80A4E2CA8E82C4EE8A80A4E2CA8C82A4E0AE48CD0D008E48CF4",
      INIT_59 => X"2CA8C82C6EEAA80A4E4CC8C82C4EEAA8E84C4EC8C82C4E0AA8E84C4CC8C82A6E",
      INIT_5A => X"4EC8C82A4E0AA8EA4C4EC8C80A4E2CA8C84E4EC8A80A4E2CA8EA4C4EE8A80A4E",
      INIT_5B => X"4EE8A80A4E4CA8C82C4EEAA80A6E2CA8C82A6E0AA80A4E4CA8C82A6E0AA8EA4E",
      INIT_5C => X"6E0AA8E84E4EC8C82A4E0AA8E82C4EE8C82A6E0AA8E82C4EC8C80A4E2CA8E82C",
      INIT_5D => X"4E2CA8EA2C4ECAA80A4E2CA8EA4C4EC8A8E84E2CA8EA2C4EEAA80A4E2CC8C82C",
      INIT_5E => X"57575957575757575757577957575577A80A4E4EC8A80A6E0AA8EA4C4EC8C80A",
      INIT_5F => X"5757595757575757575757575757575757575757595757555759575757575757",
      INIT_60 => X"5757575757575759575757775757575759575757575757575759575757575757",
      INIT_61 => X"5755575757575779575755575757575779575755575757575757575755575957",
      INIT_62 => X"5757575757575757575755575957575757575757575957575757575757575957",
      INIT_63 => X"5757575957575757575757575957575757575757575957575757575757575757",
      INIT_64 => X"5959595959595979595757577757575557595757575757575757595757575757",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_66 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_67 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_68 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_69 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6B => X"5757575757575757575757575757575757575757575757575757575757575779",
      INIT_6C => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_6D => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_6E => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_6F => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_70 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_71 => X"5757575757575757575757575757575757575757575757795757575757575757",
      INIT_72 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_73 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_74 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_75 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_76 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_77 => X"5757575757575757575757575757577957575757575757575757575757575757",
      INIT_78 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_79 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7A => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7B => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7C => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7D => X"5757575757575779575757575757575757575757575757575757575757575757",
      INIT_7E => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_7F => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_01 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_02 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_03 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_04 => X"5757575757575757575757575757575757575757575757575757575757575779",
      INIT_05 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_06 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_07 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_08 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_09 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0A => X"5757575757575757575757575757575757575757575757795757575757575757",
      INIT_0B => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0C => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0D => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0E => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_0F => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_10 => X"5757575757575757575757575757577957575757575757575757575757575757",
      INIT_11 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_12 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_13 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_14 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_15 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_16 => X"5757575757575779575757575757575757575757575757575757575757575757",
      INIT_17 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_18 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_19 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_1A => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_1B => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_1C => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_1D => X"5757575757575757575757575757575757575757575757575757575757575779",
      INIT_1E => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_1F => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_20 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_21 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_22 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_23 => X"7979797979797979797979797979797979797979797957995757575757575757",
      INIT_24 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_25 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_26 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_27 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_28 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_29 => X"0000000000000000000000000000000057797979797979797979797979797979",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_select_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_select_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_select_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_select_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_select_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(5) => ena_array(6),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_select_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[10]_2\(7) => \ramloop[10].ram.r_n_0\,
      \douta[10]_2\(6) => \ramloop[10].ram.r_n_1\,
      \douta[10]_2\(5) => \ramloop[10].ram.r_n_2\,
      \douta[10]_2\(4) => \ramloop[10].ram.r_n_3\,
      \douta[10]_2\(3) => \ramloop[10].ram.r_n_4\,
      \douta[10]_2\(2) => \ramloop[10].ram.r_n_5\,
      \douta[10]_2\(1) => \ramloop[10].ram.r_n_6\,
      \douta[10]_2\(0) => \ramloop[10].ram.r_n_7\,
      \douta[10]_3\(7) => \ramloop[9].ram.r_n_0\,
      \douta[10]_3\(6) => \ramloop[9].ram.r_n_1\,
      \douta[10]_3\(5) => \ramloop[9].ram.r_n_2\,
      \douta[10]_3\(4) => \ramloop[9].ram.r_n_3\,
      \douta[10]_3\(3) => \ramloop[9].ram.r_n_4\,
      \douta[10]_3\(2) => \ramloop[9].ram.r_n_5\,
      \douta[10]_3\(1) => \ramloop[9].ram.r_n_6\,
      \douta[10]_3\(0) => \ramloop[9].ram.r_n_7\,
      \douta[10]_4\(7) => \ramloop[8].ram.r_n_0\,
      \douta[10]_4\(6) => \ramloop[8].ram.r_n_1\,
      \douta[10]_4\(5) => \ramloop[8].ram.r_n_2\,
      \douta[10]_4\(4) => \ramloop[8].ram.r_n_3\,
      \douta[10]_4\(3) => \ramloop[8].ram.r_n_4\,
      \douta[10]_4\(2) => \ramloop[8].ram.r_n_5\,
      \douta[10]_4\(1) => \ramloop[8].ram.r_n_6\,
      \douta[10]_4\(0) => \ramloop[8].ram.r_n_7\,
      \douta[10]_5\(7) => \ramloop[7].ram.r_n_0\,
      \douta[10]_5\(6) => \ramloop[7].ram.r_n_1\,
      \douta[10]_5\(5) => \ramloop[7].ram.r_n_2\,
      \douta[10]_5\(4) => \ramloop[7].ram.r_n_3\,
      \douta[10]_5\(3) => \ramloop[7].ram.r_n_4\,
      \douta[10]_5\(2) => \ramloop[7].ram.r_n_5\,
      \douta[10]_5\(1) => \ramloop[7].ram.r_n_6\,
      \douta[10]_5\(0) => \ramloop[7].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[11]_2\(0) => \ramloop[10].ram.r_n_8\,
      \douta[11]_3\(0) => \ramloop[9].ram.r_n_8\,
      \douta[11]_4\(0) => \ramloop[8].ram.r_n_8\,
      \douta[11]_5\(0) => \ramloop[7].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_select_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(1)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_select_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_select_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_select_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_select_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_select_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_select.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_select.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_select_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_select_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_select_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_select_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_select is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_select : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_select : entity is "blk_mem_gen_select,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_select : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_select : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end blk_mem_gen_select;

architecture STRUCTURE of blk_mem_gen_select is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_select.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_select.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_select_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
