Magic 271485
Revision Verdi_P-2019.06-SP2-12

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 1920 435 216 144

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 0.000000 1525.100000
cursor 890.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 3
; marker line index
markerPos 19

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "Datapath"
activeDirFile "" "/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/wave.fsdb"
addSignal -h 15 /cpu_tb/CPU/icpu/clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/PC[31:0]
addSignal -h 15 /cpu_tb/CPU/imem_inst[31:0]
addSignal -h 15 -holdScope data_addr[13:2]
addSignal -h 15 -holdScope data_we
addSignal -h 15 -holdScope write_data[31:0]
addSignal -h 15 -UNSIGNED -BIN -holdScope ByteEnable[3:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/WriteData_M[31:0]
addSignal -h 15 -holdScope ALUResult_M[31:0]
addSignal -h 15 -holdScope ALUResult_W[1:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/u_be_logic/BE_WD[31:0]
addSignal -h 15 -holdScope WD[31:0]
addSignal -h 15 -holdScope addr_last2[1:0]
addSignal -h 15 -UNSIGNED -BIN -holdScope funct3_M[2:0]
addSignal -c ID_ORANGE5 -ls solid -lw 1 -h 15 -holdScope Byte_Enable[3:0]
addSignal -h 15 /cpu_tb/CPU/icpu/Instr[31:0]
addGroup "G5"
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/u_be_logic/addr_last2[1:0]
addGroup "G3"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"

SCOPE_LIST_BEGIN
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/icpu/u_controller"
"/cpu_tb/CPU/imem"
"/cpu_tb/CPU/u_flopr_instrD"
"/cpu_tb/CPU/icpu/i_datapath/rf"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


