#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 24 20:58:56 2020
# Process ID: 17152
# Current directory: E:/study/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16660 E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
run 10 us
current_wave_config {Untitled 1}
add_wave {{/tb/teach_soc_top_u/cpu/dataMem}} 
relaunch_sim
run 10 us
relaunch_sim
run 10 us
run 10 us
run all
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_pll E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.xci
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset data_ram E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram.xci
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_ram E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram.xci
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
current_wave_config {Untitled 2}
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
add_files -norecurse E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
run 10 us
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/dataMem}} 
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/tube_n}} 
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/anode_n}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/show}} 
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/flag2}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/clkdiv}} 
current_wave_config {Untitled 3}
add_wave {{/testbench/cpu/led/_count}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
place_ports addbtn R15
set_property IOSTANDARD LVCMOS33 [get_ports [list addbtn]]
save_constraints
place_ports rst P15
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports {anode_n[1]} C2
place_ports {anode_n[0]} G2
set_property IOSTANDARD LVCMOS33 [get_ports [list {anode_n[1]} {anode_n[0]}]]
save_constraints
place_ports {tube_n[7]} D5
place_ports {tube_n[6]} B2
place_ports {tube_n[5]} B3
place_ports {tube_n[4]} A1
place_ports {tube_n[3]} B1
place_ports {tube_n[2]} A3
place_ports {tube_n[1]} A4
place_ports {tube_n[0]} B4
set_property IOSTANDARD LVCMOS33 [get_ports [list {tube_n[7]} {tube_n[6]} {tube_n[5]} {tube_n[4]} {tube_n[3]} {tube_n[2]} {tube_n[1]} {tube_n[0]}]]
save_constraints
close_design
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 4}
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 4}
add_wave {{/testbench/cpu/getinst/imem}} 
relaunch_sim
run 10 us
run 10 us
run all
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
run 10 us
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu/register/gpr}} 
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu/BLOCKA/_inst}} 
relaunch_sim
relaunch_sim
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu/getinst/jp/pause_flag}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu/getinst/rawpause/pause_flag}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
