// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/03/2022 12:49:04"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP (
	clock,
	resetn,
	IO_WRITE,
	IO_CYCLE,
	IO_ADDR,
	IO_DATA,
	dbg_FETCH,
	dbg_AC,
	dbg_PC,
	dbg_MA,
	dbg_MD,
	dbg_IR);
input 	clock;
input 	resetn;
output 	IO_WRITE;
output 	IO_CYCLE;
output 	[10:0] IO_ADDR;
output 	[15:0] IO_DATA;
output 	dbg_FETCH;
output 	[15:0] dbg_AC;
output 	[10:0] dbg_PC;
output 	[10:0] dbg_MA;
output 	[15:0] dbg_MD;
output 	[15:0] dbg_IR;

// Design Ports Information
// IO_WRITE	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_CYCLE	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[0]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[3]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[4]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[5]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[6]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[7]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[9]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[10]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_FETCH	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[0]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[1]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[2]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[3]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[4]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[6]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[8]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[9]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[10]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[11]	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[12]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[13]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[14]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[15]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[1]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[2]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[3]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[5]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[6]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[7]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[8]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[9]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[10]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[0]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[1]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[2]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[3]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[4]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[6]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[7]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[8]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[9]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[10]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[1]	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[3]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[4]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[5]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[6]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[7]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[8]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[9]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[10]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[11]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[12]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[13]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[14]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[15]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[0]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[2]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[3]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[4]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[6]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[7]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[8]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[9]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[10]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[11]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[12]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[13]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[14]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[15]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[0]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[2]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[3]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[4]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[5]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[6]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[7]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[8]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[9]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[10]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[11]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[12]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[13]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[14]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[15]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clock	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \resetn~input_o ;
wire \state.decode~q ;
wire \state.ex_istore2~DUPLICATE_q ;
wire \state~49_combout ;
wire \state.ex_call~q ;
wire \PC_stack[9][0]~1_combout ;
wire \PC_stack[9][6]~q ;
wire \PC_stack[8][6]~feeder_combout ;
wire \PC_stack[0][0]~0_combout ;
wire \PC_stack[8][6]~q ;
wire \PC_stack[7][6]~feeder_combout ;
wire \PC_stack[7][6]~q ;
wire \PC_stack[6][6]~feeder_combout ;
wire \PC_stack[6][6]~q ;
wire \PC_stack[5][6]~feeder_combout ;
wire \PC_stack[5][6]~q ;
wire \PC_stack[4][6]~feeder_combout ;
wire \PC_stack[4][6]~q ;
wire \PC_stack[3][6]~feeder_combout ;
wire \PC_stack[3][6]~q ;
wire \PC_stack[2][6]~feeder_combout ;
wire \PC_stack[2][6]~q ;
wire \PC_stack[1][6]~feeder_combout ;
wire \PC_stack[1][6]~q ;
wire \PC_stack[0][6]~feeder_combout ;
wire \PC_stack[0][6]~q ;
wire \PC_stack[9][2]~q ;
wire \PC_stack[8][2]~feeder_combout ;
wire \PC_stack[8][2]~q ;
wire \PC_stack[7][2]~feeder_combout ;
wire \PC_stack[7][2]~q ;
wire \PC_stack[6][2]~feeder_combout ;
wire \PC_stack[6][2]~q ;
wire \PC_stack[5][2]~feeder_combout ;
wire \PC_stack[5][2]~q ;
wire \PC_stack[4][2]~feeder_combout ;
wire \PC_stack[4][2]~q ;
wire \PC_stack[3][2]~feeder_combout ;
wire \PC_stack[3][2]~q ;
wire \PC_stack[2][2]~feeder_combout ;
wire \PC_stack[2][2]~q ;
wire \PC_stack[1][2]~feeder_combout ;
wire \PC_stack[1][2]~q ;
wire \PC_stack[0][2]~feeder_combout ;
wire \PC_stack[0][2]~q ;
wire \PC_stack[9][1]~q ;
wire \PC_stack[8][1]~feeder_combout ;
wire \PC_stack[8][1]~q ;
wire \PC_stack[7][1]~feeder_combout ;
wire \PC_stack[7][1]~q ;
wire \PC_stack[6][1]~feeder_combout ;
wire \PC_stack[6][1]~q ;
wire \PC_stack[5][1]~feeder_combout ;
wire \PC_stack[5][1]~q ;
wire \PC_stack[4][1]~feeder_combout ;
wire \PC_stack[4][1]~q ;
wire \PC_stack[3][1]~feeder_combout ;
wire \PC_stack[3][1]~q ;
wire \PC_stack[2][1]~feeder_combout ;
wire \PC_stack[2][1]~q ;
wire \PC_stack[1][1]~feeder_combout ;
wire \PC_stack[1][1]~q ;
wire \PC_stack[0][1]~feeder_combout ;
wire \PC_stack[0][1]~q ;
wire \Add0~1_sumout ;
wire \PC_stack[9][0]~q ;
wire \PC_stack[8][0]~feeder_combout ;
wire \PC_stack[8][0]~q ;
wire \PC_stack[7][0]~feeder_combout ;
wire \PC_stack[7][0]~q ;
wire \PC_stack[6][0]~feeder_combout ;
wire \PC_stack[6][0]~q ;
wire \PC_stack[5][0]~feeder_combout ;
wire \PC_stack[5][0]~q ;
wire \PC_stack[4][0]~feeder_combout ;
wire \PC_stack[4][0]~q ;
wire \PC_stack[3][0]~feeder_combout ;
wire \PC_stack[3][0]~q ;
wire \PC_stack[2][0]~feeder_combout ;
wire \PC_stack[2][0]~q ;
wire \PC_stack[1][0]~feeder_combout ;
wire \PC_stack[1][0]~q ;
wire \PC_stack[0][0]~feeder_combout ;
wire \PC_stack[0][0]~q ;
wire \state.ex_istore2~q ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \state.init~feeder_combout ;
wire \state.init~q ;
wire \state~46_combout ;
wire \state~47_combout ;
wire \state.ex_jneg~q ;
wire \state~38_combout ;
wire \state~48_combout ;
wire \state.ex_jzero~q ;
wire \state~50_combout ;
wire \state.ex_jump~q ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \state~39_combout ;
wire \state.ex_and~q ;
wire \state~44_combout ;
wire \state.ex_addi~q ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \state.ex_load~q ;
wire \state~40_combout ;
wire \state.ex_or~q ;
wire \WideOr3~1_combout ;
wire \state.ex_and~DUPLICATE_q ;
wire \state~42_combout ;
wire \state.ex_xor~DUPLICATE_q ;
wire \state~41_combout ;
wire \state.ex_loadi~DUPLICATE_q ;
wire \state~37_combout ;
wire \state.ex_shift~q ;
wire \state~34_combout ;
wire \state.ex_in~q ;
wire \state.ex_in2~q ;
wire \WideOr3~0_combout ;
wire \Selector16~0_combout ;
wire \PC_stack[9][8]~q ;
wire \PC_stack[8][8]~feeder_combout ;
wire \PC_stack[8][8]~q ;
wire \PC_stack[7][8]~feeder_combout ;
wire \PC_stack[7][8]~q ;
wire \PC_stack[6][8]~feeder_combout ;
wire \PC_stack[6][8]~q ;
wire \PC_stack[5][8]~feeder_combout ;
wire \PC_stack[5][8]~q ;
wire \PC_stack[4][8]~feeder_combout ;
wire \PC_stack[4][8]~q ;
wire \PC_stack[3][8]~feeder_combout ;
wire \PC_stack[3][8]~q ;
wire \PC_stack[2][8]~feeder_combout ;
wire \PC_stack[2][8]~q ;
wire \PC_stack[1][8]~feeder_combout ;
wire \PC_stack[1][8]~q ;
wire \PC_stack[0][8]~feeder_combout ;
wire \PC_stack[0][8]~q ;
wire \shifter|auto_generated|sbit_w[25]~12_combout ;
wire \shifter|auto_generated|sbit_w[61]~37_combout ;
wire \shifter|auto_generated|sbit_w[29]~16_combout ;
wire \shifter|auto_generated|sbit_w[27]~13_combout ;
wire \shifter|auto_generated|sbit_w[61]~38_combout ;
wire \Selector14~0_combout ;
wire \WideOr3~3_combout ;
wire \Selector27~5_combout ;
wire \state.ex_loadi~q ;
wire \Selector16~2_combout ;
wire \state.ex_xor~q ;
wire \IO_DATA[13]~input_o ;
wire \Selector14~2_combout ;
wire \Selector14~3_combout ;
wire \Selector16~1_combout ;
wire \shifter|auto_generated|sbit_w[53]~39_combout ;
wire \IO_DATA[7]~input_o ;
wire \Selector20~4_combout ;
wire \Selector20~1_combout ;
wire \shifter|auto_generated|sbit_w[55]~44_combout ;
wire \Selector25~1_combout ;
wire \shifter|auto_generated|sbit_w[46]~26_combout ;
wire \IO_DATA[3]~input_o ;
wire \Selector24~3_combout ;
wire \Selector24~4_combout ;
wire \Selector24~1_combout ;
wire \shifter|auto_generated|sbit_w[39]~33_combout ;
wire \Selector24~2_combout ;
wire \Selector27~0_combout ;
wire \shifter|auto_generated|sbit_w[43]~30_combout ;
wire \shifter|auto_generated|sbit_w[43]~29_combout ;
wire \shifter|auto_generated|sbit_w[43]~31_combout ;
wire \Selector24~0_combout ;
wire \Selector26~3_combout ;
wire \shifter|auto_generated|sbit_w[45]~17_combout ;
wire \Selector21~2_combout ;
wire \Selector21~4_combout ;
wire \shifter|auto_generated|sbit_w[18]~8_combout ;
wire \shifter|auto_generated|sbit_w[34]~28_combout ;
wire \shifter|auto_generated|sbit_w[26]~1_combout ;
wire \shifter|auto_generated|sbit_w[42]~25_combout ;
wire \shifter|auto_generated|sbit_w[54]~42_combout ;
wire \IR[4]~0_combout ;
wire \IO_DATA[6]~input_o ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Selector21~3_combout ;
wire \shifter|auto_generated|sbit_w[37]~18_combout ;
wire \shifter|auto_generated|sbit_w[37]~20_combout ;
wire \shifter|auto_generated|sbit_w[37]~21_combout ;
wire \Selector26~1_combout ;
wire \IO_DATA[1]~input_o ;
wire \Selector26~4_combout ;
wire \Selector26~5_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \shifter|auto_generated|sbit_w[17]~23_combout ;
wire \shifter|auto_generated|sbit_w[49]~24_combout ;
wire \Selector26~2_combout ;
wire \Selector26~6_combout ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Selector24~5_combout ;
wire \shifter|auto_generated|sbit_w[20]~7_combout ;
wire \shifter|auto_generated|sbit_w[22]~2_combout ;
wire \shifter|auto_generated|sbit_w[38]~27_combout ;
wire \Selector25~0_combout ;
wire \Selector25~2_combout ;
wire \IO_DATA[2]~input_o ;
wire \Selector25~3_combout ;
wire \Selector25~4_combout ;
wire \Add1~9_sumout ;
wire \Selector25~5_combout ;
wire \shifter|auto_generated|sbit_w[19]~22_combout ;
wire \shifter|auto_generated|sbit_w[55]~46_combout ;
wire \shifter|auto_generated|sbit_w[55]~45_combout ;
wire \Selector20~3_combout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Selector20~0_combout ;
wire \Selector20~2_combout ;
wire \shifter|auto_generated|sbit_w[37]~19_combout ;
wire \shifter|auto_generated|sbit_w[53]~40_combout ;
wire \shifter|auto_generated|sbit_w[53]~41_combout ;
wire \Selector14~1_combout ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Selector14~4_combout ;
wire \PC_stack[9][10]~q ;
wire \PC_stack[8][10]~feeder_combout ;
wire \PC_stack[8][10]~q ;
wire \PC_stack[7][10]~feeder_combout ;
wire \PC_stack[7][10]~q ;
wire \PC_stack[6][10]~feeder_combout ;
wire \PC_stack[6][10]~q ;
wire \PC_stack[5][10]~feeder_combout ;
wire \PC_stack[5][10]~q ;
wire \PC_stack[4][10]~feeder_combout ;
wire \PC_stack[4][10]~q ;
wire \PC_stack[3][10]~feeder_combout ;
wire \PC_stack[3][10]~q ;
wire \PC_stack[2][10]~feeder_combout ;
wire \PC_stack[2][10]~q ;
wire \PC_stack[1][10]~feeder_combout ;
wire \PC_stack[1][10]~q ;
wire \PC_stack[0][10]~feeder_combout ;
wire \PC_stack[0][10]~q ;
wire \Selector2~0_combout ;
wire \PC_stack[9][7]~q ;
wire \PC_stack[8][7]~feeder_combout ;
wire \PC_stack[8][7]~q ;
wire \PC_stack[7][7]~feeder_combout ;
wire \PC_stack[7][7]~q ;
wire \PC_stack[6][7]~feeder_combout ;
wire \PC_stack[6][7]~q ;
wire \PC_stack[5][7]~feeder_combout ;
wire \PC_stack[5][7]~q ;
wire \PC_stack[4][7]~feeder_combout ;
wire \PC_stack[4][7]~q ;
wire \PC_stack[3][7]~feeder_combout ;
wire \PC_stack[3][7]~q ;
wire \PC_stack[2][7]~feeder_combout ;
wire \PC_stack[2][7]~q ;
wire \PC_stack[1][7]~feeder_combout ;
wire \PC_stack[1][7]~q ;
wire \PC_stack[0][7]~feeder_combout ;
wire \PC_stack[0][7]~q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \PC_stack[9][9]~q ;
wire \PC_stack[8][9]~feeder_combout ;
wire \PC_stack[8][9]~q ;
wire \PC_stack[7][9]~feeder_combout ;
wire \PC_stack[7][9]~q ;
wire \PC_stack[6][9]~feeder_combout ;
wire \PC_stack[6][9]~q ;
wire \PC_stack[5][9]~feeder_combout ;
wire \PC_stack[5][9]~q ;
wire \PC_stack[4][9]~feeder_combout ;
wire \PC_stack[4][9]~q ;
wire \PC_stack[3][9]~feeder_combout ;
wire \PC_stack[3][9]~q ;
wire \PC_stack[2][9]~feeder_combout ;
wire \PC_stack[2][9]~q ;
wire \PC_stack[1][9]~feeder_combout ;
wire \PC_stack[1][9]~q ;
wire \PC_stack[0][9]~feeder_combout ;
wire \PC_stack[0][9]~q ;
wire \Selector2~1_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \next_mem_addr[10]~10_combout ;
wire \next_mem_addr[9]~9_combout ;
wire \Selector3~0_combout ;
wire \Add0~33_sumout ;
wire \Selector3~1_combout ;
wire \next_mem_addr[8]~8_combout ;
wire \next_mem_addr[7]~7_combout ;
wire \Selector22~0_combout ;
wire \IO_DATA[5]~input_o ;
wire \Selector22~1_combout ;
wire \Selector22~3_combout ;
wire \Add1~21_sumout ;
wire \Selector22~2_combout ;
wire \Selector22~4_combout ;
wire \shifter|auto_generated|sbit_w[21]~32_combout ;
wire \shifter|auto_generated|sbit_w[35]~34_combout ;
wire \IO_DATA[11]~input_o ;
wire \Selector16~3_combout ;
wire \Selector16~4_combout ;
wire \Add1~45_sumout ;
wire \shifter|auto_generated|sbit_w[59]~48_combout ;
wire \Selector16~5_combout ;
wire \shifter|auto_generated|sbit_w[28]~4_combout ;
wire \shifter|auto_generated|sbit_w[62]~43_combout ;
wire \Selector13~0_combout ;
wire \IO_DATA[14]~input_o ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Selector13~3_combout ;
wire \shifter|auto_generated|sbit_w[30]~5_combout ;
wire \shifter|auto_generated|sbit_w[56]~6_combout ;
wire \shifter|auto_generated|sbit_w[56]~9_combout ;
wire \shifter|auto_generated|sbit_w[32]~11_combout ;
wire \Selector19~3_combout ;
wire \shifter|auto_generated|sbit_w[56]~3_combout ;
wire \Selector19~4_combout ;
wire \Selector19~2_combout ;
wire \IO_DATA[8]~input_o ;
wire \Selector19~1_combout ;
wire \Selector19~0_combout ;
wire \Add1~33_sumout ;
wire \Selector19~5_combout ;
wire \shifter|auto_generated|sbit_w[23]~14_combout ;
wire \shifter|auto_generated|sbit_w[41]~15_combout ;
wire \Selector18~0_combout ;
wire \Selector27~4_combout ;
wire \Selector18~2_combout ;
wire \Selector18~1_combout ;
wire \IO_DATA[9]~input_o ;
wire \Selector18~3_combout ;
wire \Selector18~4_combout ;
wire \Add1~37_sumout ;
wire \Selector18~5_combout ;
wire \shifter|auto_generated|sbit_w[24]~0_combout ;
wire \shifter|auto_generated|sbit_w[40]~35_combout ;
wire \shifter|auto_generated|sbit_w[44]~36_combout ;
wire \Selector23~0_combout ;
wire \Selector23~2_combout ;
wire \IO_DATA[4]~input_o ;
wire \Selector23~3_combout ;
wire \Selector23~4_combout ;
wire \shifter|auto_generated|sbit_w[36]~10_combout ;
wire \Selector23~1_combout ;
wire \Add1~17_sumout ;
wire \Selector23~5_combout ;
wire \PC[0]~0_combout ;
wire \PC[0]~1_combout ;
wire \PC[0]~2_combout ;
wire \PC[0]~3_combout ;
wire \PC[0]~4_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \PC_stack[9][5]~q ;
wire \PC_stack[8][5]~feeder_combout ;
wire \PC_stack[8][5]~q ;
wire \PC_stack[7][5]~feeder_combout ;
wire \PC_stack[7][5]~q ;
wire \PC_stack[6][5]~feeder_combout ;
wire \PC_stack[6][5]~q ;
wire \PC_stack[5][5]~feeder_combout ;
wire \PC_stack[5][5]~q ;
wire \PC_stack[4][5]~feeder_combout ;
wire \PC_stack[4][5]~q ;
wire \PC_stack[3][5]~feeder_combout ;
wire \PC_stack[3][5]~q ;
wire \PC_stack[2][5]~feeder_combout ;
wire \PC_stack[2][5]~q ;
wire \PC_stack[1][5]~feeder_combout ;
wire \PC_stack[1][5]~q ;
wire \PC_stack[0][5]~feeder_combout ;
wire \PC_stack[0][5]~q ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \next_mem_addr[6]~6_combout ;
wire \state~31_combout ;
wire \state~32_combout ;
wire \state.ex_iload~DUPLICATE_q ;
wire \WideNor0~combout ;
wire \next_mem_addr[5]~5_combout ;
wire \shifter|auto_generated|sbit_w[52]~49_combout ;
wire \IO_DATA[12]~input_o ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \Selector15~0_combout ;
wire \Add1~49_sumout ;
wire \Selector15~3_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Selector12~5_combout ;
wire \IO_DATA[15]~input_o ;
wire \Selector12~6_combout ;
wire \Selector12~7_combout ;
wire \Selector12~3_combout ;
wire \Selector12~4_combout ;
wire \Selector12~8_combout ;
wire \Selector12~0_combout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Selector12~9_combout ;
wire \state~33_combout ;
wire \state~45_combout ;
wire \state.ex_return~q ;
wire \Selector7~0_combout ;
wire \PC_stack[9][4]~q ;
wire \PC_stack[8][4]~feeder_combout ;
wire \PC_stack[8][4]~q ;
wire \PC_stack[7][4]~feeder_combout ;
wire \PC_stack[7][4]~q ;
wire \PC_stack[6][4]~feeder_combout ;
wire \PC_stack[6][4]~q ;
wire \PC_stack[5][4]~feeder_combout ;
wire \PC_stack[5][4]~q ;
wire \PC_stack[4][4]~feeder_combout ;
wire \PC_stack[4][4]~q ;
wire \PC_stack[3][4]~feeder_combout ;
wire \PC_stack[3][4]~q ;
wire \PC_stack[2][4]~feeder_combout ;
wire \PC_stack[2][4]~q ;
wire \PC_stack[1][4]~feeder_combout ;
wire \PC_stack[1][4]~q ;
wire \PC_stack[0][4]~feeder_combout ;
wire \PC_stack[0][4]~q ;
wire \Add0~17_sumout ;
wire \Selector7~1_combout ;
wire \next_mem_addr[4]~4_combout ;
wire \state~30_combout ;
wire \state.ex_out~q ;
wire \state~35_combout ;
wire \state.ex_store~q ;
wire \state.ex_iload~q ;
wire \WideOr5~0_combout ;
wire \WideOr5~combout ;
wire \state.fetch~DUPLICATE_q ;
wire \Add0~13_sumout ;
wire \PC_stack[9][3]~q ;
wire \PC_stack[8][3]~feeder_combout ;
wire \PC_stack[8][3]~q ;
wire \PC_stack[7][3]~feeder_combout ;
wire \PC_stack[7][3]~q ;
wire \PC_stack[6][3]~feeder_combout ;
wire \PC_stack[6][3]~q ;
wire \PC_stack[5][3]~feeder_combout ;
wire \PC_stack[5][3]~q ;
wire \PC_stack[4][3]~feeder_combout ;
wire \PC_stack[4][3]~q ;
wire \PC_stack[3][3]~feeder_combout ;
wire \PC_stack[3][3]~q ;
wire \PC_stack[2][3]~feeder_combout ;
wire \PC_stack[2][3]~q ;
wire \PC_stack[1][3]~feeder_combout ;
wire \PC_stack[1][3]~q ;
wire \PC_stack[0][3]~feeder_combout ;
wire \PC_stack[0][3]~q ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \next_mem_addr[3]~3_combout ;
wire \IR[2]~feeder_combout ;
wire \next_mem_addr[2]~2_combout ;
wire \IR[1]~feeder_combout ;
wire \next_mem_addr[1]~1_combout ;
wire \next_mem_addr[0]~0_combout ;
wire \IR[3]~feeder_combout ;
wire \Selector26~0_combout ;
wire \shifter|auto_generated|sbit_w[58]~47_combout ;
wire \Selector17~0_combout ;
wire \Add1~41_sumout ;
wire \IO_DATA[10]~input_o ;
wire \Selector17~1_combout ;
wire \Selector17~2_combout ;
wire \Selector17~3_combout ;
wire \Selector17~4_combout ;
wire \state~36_combout ;
wire \state.ex_istore~q ;
wire \state.ex_store2~q ;
wire \Selector0~0_combout ;
wire \MW~q ;
wire \state~43_combout ;
wire \state.ex_add~q ;
wire \WideOr3~2_combout ;
wire \IO_DATA[0]~input_o ;
wire \Selector27~6_combout ;
wire \Selector27~1_combout ;
wire \Selector27~8_combout ;
wire \Selector27~7_combout ;
wire \Selector27~2_combout ;
wire \Add1~1_sumout ;
wire \Selector27~3_combout ;
wire \state.fetch~q ;
wire \Selector28~0_combout ;
wire \IO_WRITE_int~q ;
wire \state.ex_in~DUPLICATE_q ;
wire \state.ex_out2~q ;
wire \Selector129~0_combout ;
wire \IO_CYCLE~reg0_q ;
wire \IR[11]~feeder_combout ;
wire \IR[14]~feeder_combout ;
wire [10:0] PC;
wire [15:0] \altsyncram_component|auto_generated|q_a ;
wire [15:0] IR;
wire [15:0] AC;

wire [4:0] \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \altsyncram_component|auto_generated|q_a [0] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [1] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [2] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [3] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [4] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [5] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [6] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [7] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [8] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [9] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [10] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [11] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [12] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [13] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [14] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [15] = \altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \IO_WRITE~output (
	.i(\IO_WRITE_int~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_WRITE),
	.obar());
// synopsys translate_off
defparam \IO_WRITE~output .bus_hold = "false";
defparam \IO_WRITE~output .open_drain_output = "false";
defparam \IO_WRITE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \IO_CYCLE~output (
	.i(\IO_CYCLE~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_CYCLE),
	.obar());
// synopsys translate_off
defparam \IO_CYCLE~output .bus_hold = "false";
defparam \IO_CYCLE~output .open_drain_output = "false";
defparam \IO_CYCLE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \IO_ADDR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[0]~output .bus_hold = "false";
defparam \IO_ADDR[0]~output .open_drain_output = "false";
defparam \IO_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \IO_ADDR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[1]~output .bus_hold = "false";
defparam \IO_ADDR[1]~output .open_drain_output = "false";
defparam \IO_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \IO_ADDR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[2]~output .bus_hold = "false";
defparam \IO_ADDR[2]~output .open_drain_output = "false";
defparam \IO_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \IO_ADDR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[3]~output .bus_hold = "false";
defparam \IO_ADDR[3]~output .open_drain_output = "false";
defparam \IO_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \IO_ADDR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[4]~output .bus_hold = "false";
defparam \IO_ADDR[4]~output .open_drain_output = "false";
defparam \IO_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \IO_ADDR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[5]~output .bus_hold = "false";
defparam \IO_ADDR[5]~output .open_drain_output = "false";
defparam \IO_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \IO_ADDR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[6]~output .bus_hold = "false";
defparam \IO_ADDR[6]~output .open_drain_output = "false";
defparam \IO_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \IO_ADDR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[7]~output .bus_hold = "false";
defparam \IO_ADDR[7]~output .open_drain_output = "false";
defparam \IO_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \IO_ADDR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[8]~output .bus_hold = "false";
defparam \IO_ADDR[8]~output .open_drain_output = "false";
defparam \IO_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \IO_ADDR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[9]~output .bus_hold = "false";
defparam \IO_ADDR[9]~output .open_drain_output = "false";
defparam \IO_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \IO_ADDR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[10]~output .bus_hold = "false";
defparam \IO_ADDR[10]~output .open_drain_output = "false";
defparam \IO_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \dbg_FETCH~output (
	.i(\state.fetch~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_FETCH),
	.obar());
// synopsys translate_off
defparam \dbg_FETCH~output .bus_hold = "false";
defparam \dbg_FETCH~output .open_drain_output = "false";
defparam \dbg_FETCH~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \dbg_AC[0]~output (
	.i(AC[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[0]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[0]~output .bus_hold = "false";
defparam \dbg_AC[0]~output .open_drain_output = "false";
defparam \dbg_AC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \dbg_AC[1]~output (
	.i(AC[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[1]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[1]~output .bus_hold = "false";
defparam \dbg_AC[1]~output .open_drain_output = "false";
defparam \dbg_AC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \dbg_AC[2]~output (
	.i(AC[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[2]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[2]~output .bus_hold = "false";
defparam \dbg_AC[2]~output .open_drain_output = "false";
defparam \dbg_AC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \dbg_AC[3]~output (
	.i(AC[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[3]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[3]~output .bus_hold = "false";
defparam \dbg_AC[3]~output .open_drain_output = "false";
defparam \dbg_AC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \dbg_AC[4]~output (
	.i(AC[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[4]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[4]~output .bus_hold = "false";
defparam \dbg_AC[4]~output .open_drain_output = "false";
defparam \dbg_AC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \dbg_AC[5]~output (
	.i(AC[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[5]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[5]~output .bus_hold = "false";
defparam \dbg_AC[5]~output .open_drain_output = "false";
defparam \dbg_AC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \dbg_AC[6]~output (
	.i(AC[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[6]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[6]~output .bus_hold = "false";
defparam \dbg_AC[6]~output .open_drain_output = "false";
defparam \dbg_AC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \dbg_AC[7]~output (
	.i(AC[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[7]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[7]~output .bus_hold = "false";
defparam \dbg_AC[7]~output .open_drain_output = "false";
defparam \dbg_AC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \dbg_AC[8]~output (
	.i(AC[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[8]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[8]~output .bus_hold = "false";
defparam \dbg_AC[8]~output .open_drain_output = "false";
defparam \dbg_AC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \dbg_AC[9]~output (
	.i(AC[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[9]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[9]~output .bus_hold = "false";
defparam \dbg_AC[9]~output .open_drain_output = "false";
defparam \dbg_AC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \dbg_AC[10]~output (
	.i(AC[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[10]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[10]~output .bus_hold = "false";
defparam \dbg_AC[10]~output .open_drain_output = "false";
defparam \dbg_AC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \dbg_AC[11]~output (
	.i(AC[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[11]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[11]~output .bus_hold = "false";
defparam \dbg_AC[11]~output .open_drain_output = "false";
defparam \dbg_AC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \dbg_AC[12]~output (
	.i(AC[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[12]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[12]~output .bus_hold = "false";
defparam \dbg_AC[12]~output .open_drain_output = "false";
defparam \dbg_AC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \dbg_AC[13]~output (
	.i(AC[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[13]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[13]~output .bus_hold = "false";
defparam \dbg_AC[13]~output .open_drain_output = "false";
defparam \dbg_AC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \dbg_AC[14]~output (
	.i(AC[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[14]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[14]~output .bus_hold = "false";
defparam \dbg_AC[14]~output .open_drain_output = "false";
defparam \dbg_AC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \dbg_AC[15]~output (
	.i(AC[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[15]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[15]~output .bus_hold = "false";
defparam \dbg_AC[15]~output .open_drain_output = "false";
defparam \dbg_AC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \dbg_PC[0]~output (
	.i(PC[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[0]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[0]~output .bus_hold = "false";
defparam \dbg_PC[0]~output .open_drain_output = "false";
defparam \dbg_PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \dbg_PC[1]~output (
	.i(PC[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[1]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[1]~output .bus_hold = "false";
defparam \dbg_PC[1]~output .open_drain_output = "false";
defparam \dbg_PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \dbg_PC[2]~output (
	.i(PC[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[2]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[2]~output .bus_hold = "false";
defparam \dbg_PC[2]~output .open_drain_output = "false";
defparam \dbg_PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \dbg_PC[3]~output (
	.i(PC[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[3]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[3]~output .bus_hold = "false";
defparam \dbg_PC[3]~output .open_drain_output = "false";
defparam \dbg_PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \dbg_PC[4]~output (
	.i(PC[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[4]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[4]~output .bus_hold = "false";
defparam \dbg_PC[4]~output .open_drain_output = "false";
defparam \dbg_PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \dbg_PC[5]~output (
	.i(PC[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[5]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[5]~output .bus_hold = "false";
defparam \dbg_PC[5]~output .open_drain_output = "false";
defparam \dbg_PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \dbg_PC[6]~output (
	.i(PC[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[6]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[6]~output .bus_hold = "false";
defparam \dbg_PC[6]~output .open_drain_output = "false";
defparam \dbg_PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \dbg_PC[7]~output (
	.i(PC[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[7]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[7]~output .bus_hold = "false";
defparam \dbg_PC[7]~output .open_drain_output = "false";
defparam \dbg_PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \dbg_PC[8]~output (
	.i(PC[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[8]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[8]~output .bus_hold = "false";
defparam \dbg_PC[8]~output .open_drain_output = "false";
defparam \dbg_PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \dbg_PC[9]~output (
	.i(PC[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[9]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[9]~output .bus_hold = "false";
defparam \dbg_PC[9]~output .open_drain_output = "false";
defparam \dbg_PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \dbg_PC[10]~output (
	.i(PC[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[10]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[10]~output .bus_hold = "false";
defparam \dbg_PC[10]~output .open_drain_output = "false";
defparam \dbg_PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \dbg_MA[0]~output (
	.i(\next_mem_addr[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[0]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[0]~output .bus_hold = "false";
defparam \dbg_MA[0]~output .open_drain_output = "false";
defparam \dbg_MA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \dbg_MA[1]~output (
	.i(\next_mem_addr[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[1]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[1]~output .bus_hold = "false";
defparam \dbg_MA[1]~output .open_drain_output = "false";
defparam \dbg_MA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \dbg_MA[2]~output (
	.i(\next_mem_addr[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[2]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[2]~output .bus_hold = "false";
defparam \dbg_MA[2]~output .open_drain_output = "false";
defparam \dbg_MA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \dbg_MA[3]~output (
	.i(\next_mem_addr[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[3]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[3]~output .bus_hold = "false";
defparam \dbg_MA[3]~output .open_drain_output = "false";
defparam \dbg_MA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \dbg_MA[4]~output (
	.i(\next_mem_addr[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[4]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[4]~output .bus_hold = "false";
defparam \dbg_MA[4]~output .open_drain_output = "false";
defparam \dbg_MA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \dbg_MA[5]~output (
	.i(\next_mem_addr[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[5]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[5]~output .bus_hold = "false";
defparam \dbg_MA[5]~output .open_drain_output = "false";
defparam \dbg_MA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \dbg_MA[6]~output (
	.i(\next_mem_addr[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[6]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[6]~output .bus_hold = "false";
defparam \dbg_MA[6]~output .open_drain_output = "false";
defparam \dbg_MA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \dbg_MA[7]~output (
	.i(\next_mem_addr[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[7]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[7]~output .bus_hold = "false";
defparam \dbg_MA[7]~output .open_drain_output = "false";
defparam \dbg_MA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \dbg_MA[8]~output (
	.i(\next_mem_addr[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[8]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[8]~output .bus_hold = "false";
defparam \dbg_MA[8]~output .open_drain_output = "false";
defparam \dbg_MA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \dbg_MA[9]~output (
	.i(\next_mem_addr[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[9]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[9]~output .bus_hold = "false";
defparam \dbg_MA[9]~output .open_drain_output = "false";
defparam \dbg_MA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \dbg_MA[10]~output (
	.i(\next_mem_addr[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[10]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[10]~output .bus_hold = "false";
defparam \dbg_MA[10]~output .open_drain_output = "false";
defparam \dbg_MA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \dbg_MD[0]~output (
	.i(\altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[0]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[0]~output .bus_hold = "false";
defparam \dbg_MD[0]~output .open_drain_output = "false";
defparam \dbg_MD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \dbg_MD[1]~output (
	.i(\altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[1]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[1]~output .bus_hold = "false";
defparam \dbg_MD[1]~output .open_drain_output = "false";
defparam \dbg_MD[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \dbg_MD[2]~output (
	.i(\altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[2]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[2]~output .bus_hold = "false";
defparam \dbg_MD[2]~output .open_drain_output = "false";
defparam \dbg_MD[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \dbg_MD[3]~output (
	.i(\altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[3]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[3]~output .bus_hold = "false";
defparam \dbg_MD[3]~output .open_drain_output = "false";
defparam \dbg_MD[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \dbg_MD[4]~output (
	.i(\altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[4]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[4]~output .bus_hold = "false";
defparam \dbg_MD[4]~output .open_drain_output = "false";
defparam \dbg_MD[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \dbg_MD[5]~output (
	.i(\altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[5]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[5]~output .bus_hold = "false";
defparam \dbg_MD[5]~output .open_drain_output = "false";
defparam \dbg_MD[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \dbg_MD[6]~output (
	.i(\altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[6]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[6]~output .bus_hold = "false";
defparam \dbg_MD[6]~output .open_drain_output = "false";
defparam \dbg_MD[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \dbg_MD[7]~output (
	.i(\altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[7]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[7]~output .bus_hold = "false";
defparam \dbg_MD[7]~output .open_drain_output = "false";
defparam \dbg_MD[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \dbg_MD[8]~output (
	.i(\altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[8]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[8]~output .bus_hold = "false";
defparam \dbg_MD[8]~output .open_drain_output = "false";
defparam \dbg_MD[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \dbg_MD[9]~output (
	.i(\altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[9]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[9]~output .bus_hold = "false";
defparam \dbg_MD[9]~output .open_drain_output = "false";
defparam \dbg_MD[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \dbg_MD[10]~output (
	.i(\altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[10]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[10]~output .bus_hold = "false";
defparam \dbg_MD[10]~output .open_drain_output = "false";
defparam \dbg_MD[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \dbg_MD[11]~output (
	.i(\altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[11]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[11]~output .bus_hold = "false";
defparam \dbg_MD[11]~output .open_drain_output = "false";
defparam \dbg_MD[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \dbg_MD[12]~output (
	.i(\altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[12]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[12]~output .bus_hold = "false";
defparam \dbg_MD[12]~output .open_drain_output = "false";
defparam \dbg_MD[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \dbg_MD[13]~output (
	.i(\altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[13]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[13]~output .bus_hold = "false";
defparam \dbg_MD[13]~output .open_drain_output = "false";
defparam \dbg_MD[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \dbg_MD[14]~output (
	.i(\altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[14]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[14]~output .bus_hold = "false";
defparam \dbg_MD[14]~output .open_drain_output = "false";
defparam \dbg_MD[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \dbg_MD[15]~output (
	.i(\altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[15]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[15]~output .bus_hold = "false";
defparam \dbg_MD[15]~output .open_drain_output = "false";
defparam \dbg_MD[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \dbg_IR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[0]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[0]~output .bus_hold = "false";
defparam \dbg_IR[0]~output .open_drain_output = "false";
defparam \dbg_IR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \dbg_IR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[1]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[1]~output .bus_hold = "false";
defparam \dbg_IR[1]~output .open_drain_output = "false";
defparam \dbg_IR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \dbg_IR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[2]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[2]~output .bus_hold = "false";
defparam \dbg_IR[2]~output .open_drain_output = "false";
defparam \dbg_IR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \dbg_IR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[3]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[3]~output .bus_hold = "false";
defparam \dbg_IR[3]~output .open_drain_output = "false";
defparam \dbg_IR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \dbg_IR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[4]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[4]~output .bus_hold = "false";
defparam \dbg_IR[4]~output .open_drain_output = "false";
defparam \dbg_IR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \dbg_IR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[5]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[5]~output .bus_hold = "false";
defparam \dbg_IR[5]~output .open_drain_output = "false";
defparam \dbg_IR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \dbg_IR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[6]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[6]~output .bus_hold = "false";
defparam \dbg_IR[6]~output .open_drain_output = "false";
defparam \dbg_IR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \dbg_IR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[7]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[7]~output .bus_hold = "false";
defparam \dbg_IR[7]~output .open_drain_output = "false";
defparam \dbg_IR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \dbg_IR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[8]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[8]~output .bus_hold = "false";
defparam \dbg_IR[8]~output .open_drain_output = "false";
defparam \dbg_IR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \dbg_IR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[9]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[9]~output .bus_hold = "false";
defparam \dbg_IR[9]~output .open_drain_output = "false";
defparam \dbg_IR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \dbg_IR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[10]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[10]~output .bus_hold = "false";
defparam \dbg_IR[10]~output .open_drain_output = "false";
defparam \dbg_IR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \dbg_IR[11]~output (
	.i(IR[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[11]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[11]~output .bus_hold = "false";
defparam \dbg_IR[11]~output .open_drain_output = "false";
defparam \dbg_IR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \dbg_IR[12]~output (
	.i(IR[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[12]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[12]~output .bus_hold = "false";
defparam \dbg_IR[12]~output .open_drain_output = "false";
defparam \dbg_IR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \dbg_IR[13]~output (
	.i(IR[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[13]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[13]~output .bus_hold = "false";
defparam \dbg_IR[13]~output .open_drain_output = "false";
defparam \dbg_IR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \dbg_IR[14]~output (
	.i(IR[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[14]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[14]~output .bus_hold = "false";
defparam \dbg_IR[14]~output .open_drain_output = "false";
defparam \dbg_IR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \dbg_IR[15]~output (
	.i(IR[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[15]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[15]~output .bus_hold = "false";
defparam \dbg_IR[15]~output .open_drain_output = "false";
defparam \dbg_IR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \IO_DATA[0]~output (
	.i(AC[0]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[0]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[0]~output .bus_hold = "false";
defparam \IO_DATA[0]~output .open_drain_output = "false";
defparam \IO_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \IO_DATA[1]~output (
	.i(AC[1]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[1]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[1]~output .bus_hold = "false";
defparam \IO_DATA[1]~output .open_drain_output = "false";
defparam \IO_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \IO_DATA[2]~output (
	.i(AC[2]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[2]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[2]~output .bus_hold = "false";
defparam \IO_DATA[2]~output .open_drain_output = "false";
defparam \IO_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \IO_DATA[3]~output (
	.i(AC[3]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[3]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[3]~output .bus_hold = "false";
defparam \IO_DATA[3]~output .open_drain_output = "false";
defparam \IO_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \IO_DATA[4]~output (
	.i(AC[4]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[4]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[4]~output .bus_hold = "false";
defparam \IO_DATA[4]~output .open_drain_output = "false";
defparam \IO_DATA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \IO_DATA[5]~output (
	.i(AC[5]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[5]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[5]~output .bus_hold = "false";
defparam \IO_DATA[5]~output .open_drain_output = "false";
defparam \IO_DATA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \IO_DATA[6]~output (
	.i(AC[6]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[6]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[6]~output .bus_hold = "false";
defparam \IO_DATA[6]~output .open_drain_output = "false";
defparam \IO_DATA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \IO_DATA[7]~output (
	.i(AC[7]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[7]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[7]~output .bus_hold = "false";
defparam \IO_DATA[7]~output .open_drain_output = "false";
defparam \IO_DATA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \IO_DATA[8]~output (
	.i(AC[8]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[8]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[8]~output .bus_hold = "false";
defparam \IO_DATA[8]~output .open_drain_output = "false";
defparam \IO_DATA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \IO_DATA[9]~output (
	.i(AC[9]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[9]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[9]~output .bus_hold = "false";
defparam \IO_DATA[9]~output .open_drain_output = "false";
defparam \IO_DATA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \IO_DATA[10]~output (
	.i(AC[10]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[10]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[10]~output .bus_hold = "false";
defparam \IO_DATA[10]~output .open_drain_output = "false";
defparam \IO_DATA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \IO_DATA[11]~output (
	.i(AC[11]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[11]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[11]~output .bus_hold = "false";
defparam \IO_DATA[11]~output .open_drain_output = "false";
defparam \IO_DATA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \IO_DATA[12]~output (
	.i(AC[12]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[12]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[12]~output .bus_hold = "false";
defparam \IO_DATA[12]~output .open_drain_output = "false";
defparam \IO_DATA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \IO_DATA[13]~output (
	.i(AC[13]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[13]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[13]~output .bus_hold = "false";
defparam \IO_DATA[13]~output .open_drain_output = "false";
defparam \IO_DATA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \IO_DATA[14]~output (
	.i(AC[14]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[14]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[14]~output .bus_hold = "false";
defparam \IO_DATA[14]~output .open_drain_output = "false";
defparam \IO_DATA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \IO_DATA[15]~output (
	.i(AC[15]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[15]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[15]~output .bus_hold = "false";
defparam \IO_DATA[15]~output .open_drain_output = "false";
defparam \IO_DATA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y7_N41
dffeas \state.decode (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.fetch~DUPLICATE_q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.decode .is_wysiwyg = "true";
defparam \state.decode .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \state.ex_istore2~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_istore~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore2~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_istore2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \state~49 (
// Equation(s):
// \state~49_combout  = ( !\altsyncram_component|auto_generated|q_a [12] & ( (!\altsyncram_component|auto_generated|q_a [11] & \state~33_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [11]),
	.datad(!\state~33_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~49 .extended_lut = "off";
defparam \state~49 .lut_mask = 64'h00F000F000000000;
defparam \state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \state.ex_call (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_call .is_wysiwyg = "true";
defparam \state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N21
cyclonev_lcell_comb \PC_stack[9][0]~1 (
// Equation(s):
// \PC_stack[9][0]~1_combout  = ( \resetn~input_o  & ( \state.ex_call~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.ex_call~q ),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][0]~1 .extended_lut = "off";
defparam \PC_stack[9][0]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N17
dffeas \PC_stack[9][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][6] .is_wysiwyg = "true";
defparam \PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \PC_stack[8][6]~feeder (
// Equation(s):
// \PC_stack[8][6]~feeder_combout  = \PC_stack[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][6]~feeder .extended_lut = "off";
defparam \PC_stack[8][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \PC_stack[0][0]~0 (
// Equation(s):
// \PC_stack[0][0]~0_combout  = ( \resetn~input_o  & ( (\state.ex_call~q ) # (\state.ex_return~q ) ) )

	.dataa(!\state.ex_return~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.ex_call~q ),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][0]~0 .extended_lut = "off";
defparam \PC_stack[0][0]~0 .lut_mask = 64'h0000000055FF55FF;
defparam \PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \PC_stack[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][6]~feeder_combout ),
	.asdata(\PC_stack[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][6] .is_wysiwyg = "true";
defparam \PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \PC_stack[7][6]~feeder (
// Equation(s):
// \PC_stack[7][6]~feeder_combout  = \PC_stack[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][6]~feeder .extended_lut = "off";
defparam \PC_stack[7][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \PC_stack[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][6]~feeder_combout ),
	.asdata(\PC_stack[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][6] .is_wysiwyg = "true";
defparam \PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \PC_stack[6][6]~feeder (
// Equation(s):
// \PC_stack[6][6]~feeder_combout  = \PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][6]~feeder .extended_lut = "off";
defparam \PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N47
dffeas \PC_stack[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][6]~feeder_combout ),
	.asdata(\PC_stack[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][6] .is_wysiwyg = "true";
defparam \PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \PC_stack[5][6]~feeder (
// Equation(s):
// \PC_stack[5][6]~feeder_combout  = \PC_stack[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][6]~feeder .extended_lut = "off";
defparam \PC_stack[5][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N41
dffeas \PC_stack[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][6]~feeder_combout ),
	.asdata(\PC_stack[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][6] .is_wysiwyg = "true";
defparam \PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \PC_stack[4][6]~feeder (
// Equation(s):
// \PC_stack[4][6]~feeder_combout  = \PC_stack[5][6]~q 

	.dataa(gnd),
	.datab(!\PC_stack[5][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][6]~feeder .extended_lut = "off";
defparam \PC_stack[4][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \PC_stack[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][6]~feeder_combout ),
	.asdata(\PC_stack[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][6] .is_wysiwyg = "true";
defparam \PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \PC_stack[3][6]~feeder (
// Equation(s):
// \PC_stack[3][6]~feeder_combout  = \PC_stack[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][6]~feeder .extended_lut = "off";
defparam \PC_stack[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N11
dffeas \PC_stack[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][6]~feeder_combout ),
	.asdata(\PC_stack[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][6] .is_wysiwyg = "true";
defparam \PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \PC_stack[2][6]~feeder (
// Equation(s):
// \PC_stack[2][6]~feeder_combout  = \PC_stack[3][6]~q 

	.dataa(gnd),
	.datab(!\PC_stack[3][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][6]~feeder .extended_lut = "off";
defparam \PC_stack[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \PC_stack[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][6]~feeder_combout ),
	.asdata(\PC_stack[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][6] .is_wysiwyg = "true";
defparam \PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \PC_stack[1][6]~feeder (
// Equation(s):
// \PC_stack[1][6]~feeder_combout  = \PC_stack[2][6]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][6]~feeder .extended_lut = "off";
defparam \PC_stack[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N8
dffeas \PC_stack[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][6]~feeder_combout ),
	.asdata(\PC_stack[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][6] .is_wysiwyg = "true";
defparam \PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \PC_stack[0][6]~feeder (
// Equation(s):
// \PC_stack[0][6]~feeder_combout  = \PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][6]~feeder .extended_lut = "off";
defparam \PC_stack[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \PC_stack[0][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][6]~feeder_combout ),
	.asdata(PC[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][6] .is_wysiwyg = "true";
defparam \PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \PC_stack[9][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][2] .is_wysiwyg = "true";
defparam \PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \PC_stack[8][2]~feeder (
// Equation(s):
// \PC_stack[8][2]~feeder_combout  = ( \PC_stack[9][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][2]~feeder .extended_lut = "off";
defparam \PC_stack[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N59
dffeas \PC_stack[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][2]~feeder_combout ),
	.asdata(\PC_stack[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][2] .is_wysiwyg = "true";
defparam \PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \PC_stack[7][2]~feeder (
// Equation(s):
// \PC_stack[7][2]~feeder_combout  = \PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][2]~feeder .extended_lut = "off";
defparam \PC_stack[7][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N5
dffeas \PC_stack[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][2]~feeder_combout ),
	.asdata(\PC_stack[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][2] .is_wysiwyg = "true";
defparam \PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \PC_stack[6][2]~feeder (
// Equation(s):
// \PC_stack[6][2]~feeder_combout  = \PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][2]~feeder .extended_lut = "off";
defparam \PC_stack[6][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \PC_stack[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][2]~feeder_combout ),
	.asdata(\PC_stack[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][2] .is_wysiwyg = "true";
defparam \PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \PC_stack[5][2]~feeder (
// Equation(s):
// \PC_stack[5][2]~feeder_combout  = \PC_stack[6][2]~q 

	.dataa(!\PC_stack[6][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][2]~feeder .extended_lut = "off";
defparam \PC_stack[5][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N47
dffeas \PC_stack[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][2]~feeder_combout ),
	.asdata(\PC_stack[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][2] .is_wysiwyg = "true";
defparam \PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \PC_stack[4][2]~feeder (
// Equation(s):
// \PC_stack[4][2]~feeder_combout  = \PC_stack[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][2]~feeder .extended_lut = "off";
defparam \PC_stack[4][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N41
dffeas \PC_stack[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][2]~feeder_combout ),
	.asdata(\PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][2] .is_wysiwyg = "true";
defparam \PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \PC_stack[3][2]~feeder (
// Equation(s):
// \PC_stack[3][2]~feeder_combout  = \PC_stack[4][2]~q 

	.dataa(gnd),
	.datab(!\PC_stack[4][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][2]~feeder .extended_lut = "off";
defparam \PC_stack[3][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \PC_stack[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][2]~feeder_combout ),
	.asdata(\PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][2] .is_wysiwyg = "true";
defparam \PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \PC_stack[2][2]~feeder (
// Equation(s):
// \PC_stack[2][2]~feeder_combout  = \PC_stack[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][2]~feeder .extended_lut = "off";
defparam \PC_stack[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \PC_stack[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][2]~feeder_combout ),
	.asdata(\PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][2] .is_wysiwyg = "true";
defparam \PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \PC_stack[1][2]~feeder (
// Equation(s):
// \PC_stack[1][2]~feeder_combout  = \PC_stack[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][2]~feeder .extended_lut = "off";
defparam \PC_stack[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N26
dffeas \PC_stack[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][2]~feeder_combout ),
	.asdata(\PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][2] .is_wysiwyg = "true";
defparam \PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \PC_stack[0][2]~feeder (
// Equation(s):
// \PC_stack[0][2]~feeder_combout  = \PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][2]~feeder .extended_lut = "off";
defparam \PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N2
dffeas \PC_stack[0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][2]~feeder_combout ),
	.asdata(PC[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][2] .is_wysiwyg = "true";
defparam \PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \PC_stack[9][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][1] .is_wysiwyg = "true";
defparam \PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \PC_stack[8][1]~feeder (
// Equation(s):
// \PC_stack[8][1]~feeder_combout  = \PC_stack[9][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][1]~feeder .extended_lut = "off";
defparam \PC_stack[8][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \PC_stack[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][1]~feeder_combout ),
	.asdata(\PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][1] .is_wysiwyg = "true";
defparam \PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \PC_stack[7][1]~feeder (
// Equation(s):
// \PC_stack[7][1]~feeder_combout  = \PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][1]~feeder .extended_lut = "off";
defparam \PC_stack[7][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \PC_stack[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][1]~feeder_combout ),
	.asdata(\PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][1] .is_wysiwyg = "true";
defparam \PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \PC_stack[6][1]~feeder (
// Equation(s):
// \PC_stack[6][1]~feeder_combout  = \PC_stack[7][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][1]~feeder .extended_lut = "off";
defparam \PC_stack[6][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \PC_stack[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][1]~feeder_combout ),
	.asdata(\PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][1] .is_wysiwyg = "true";
defparam \PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \PC_stack[5][1]~feeder (
// Equation(s):
// \PC_stack[5][1]~feeder_combout  = \PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][1]~feeder .extended_lut = "off";
defparam \PC_stack[5][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \PC_stack[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][1]~feeder_combout ),
	.asdata(\PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][1] .is_wysiwyg = "true";
defparam \PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \PC_stack[4][1]~feeder (
// Equation(s):
// \PC_stack[4][1]~feeder_combout  = \PC_stack[5][1]~q 

	.dataa(gnd),
	.datab(!\PC_stack[5][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][1]~feeder .extended_lut = "off";
defparam \PC_stack[4][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \PC_stack[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][1]~feeder_combout ),
	.asdata(\PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][1] .is_wysiwyg = "true";
defparam \PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \PC_stack[3][1]~feeder (
// Equation(s):
// \PC_stack[3][1]~feeder_combout  = \PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][1]~feeder .extended_lut = "off";
defparam \PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \PC_stack[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][1]~feeder_combout ),
	.asdata(\PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][1] .is_wysiwyg = "true";
defparam \PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \PC_stack[2][1]~feeder (
// Equation(s):
// \PC_stack[2][1]~feeder_combout  = \PC_stack[3][1]~q 

	.dataa(!\PC_stack[3][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][1]~feeder .extended_lut = "off";
defparam \PC_stack[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \PC_stack[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][1]~feeder_combout ),
	.asdata(\PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][1] .is_wysiwyg = "true";
defparam \PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \PC_stack[1][1]~feeder (
// Equation(s):
// \PC_stack[1][1]~feeder_combout  = \PC_stack[2][1]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][1]~feeder .extended_lut = "off";
defparam \PC_stack[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N20
dffeas \PC_stack[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][1]~feeder_combout ),
	.asdata(\PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][1] .is_wysiwyg = "true";
defparam \PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \PC_stack[0][1]~feeder (
// Equation(s):
// \PC_stack[0][1]~feeder_combout  = \PC_stack[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][1]~feeder .extended_lut = "off";
defparam \PC_stack[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \PC_stack[0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][1]~feeder_combout ),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][1] .is_wysiwyg = "true";
defparam \PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \PC_stack[9][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][0] .is_wysiwyg = "true";
defparam \PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \PC_stack[8][0]~feeder (
// Equation(s):
// \PC_stack[8][0]~feeder_combout  = \PC_stack[9][0]~q 

	.dataa(!\PC_stack[9][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][0]~feeder .extended_lut = "off";
defparam \PC_stack[8][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N5
dffeas \PC_stack[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][0]~feeder_combout ),
	.asdata(\PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][0] .is_wysiwyg = "true";
defparam \PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \PC_stack[7][0]~feeder (
// Equation(s):
// \PC_stack[7][0]~feeder_combout  = \PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][0]~feeder .extended_lut = "off";
defparam \PC_stack[7][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \PC_stack[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][0]~feeder_combout ),
	.asdata(\PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][0] .is_wysiwyg = "true";
defparam \PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \PC_stack[6][0]~feeder (
// Equation(s):
// \PC_stack[6][0]~feeder_combout  = \PC_stack[7][0]~q 

	.dataa(!\PC_stack[7][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][0]~feeder .extended_lut = "off";
defparam \PC_stack[6][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N53
dffeas \PC_stack[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][0]~feeder_combout ),
	.asdata(\PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][0] .is_wysiwyg = "true";
defparam \PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \PC_stack[5][0]~feeder (
// Equation(s):
// \PC_stack[5][0]~feeder_combout  = \PC_stack[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][0]~feeder .extended_lut = "off";
defparam \PC_stack[5][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \PC_stack[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][0]~feeder_combout ),
	.asdata(\PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][0] .is_wysiwyg = "true";
defparam \PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \PC_stack[4][0]~feeder (
// Equation(s):
// \PC_stack[4][0]~feeder_combout  = \PC_stack[5][0]~q 

	.dataa(!\PC_stack[5][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][0]~feeder .extended_lut = "off";
defparam \PC_stack[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \PC_stack[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][0]~feeder_combout ),
	.asdata(\PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][0] .is_wysiwyg = "true";
defparam \PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \PC_stack[3][0]~feeder (
// Equation(s):
// \PC_stack[3][0]~feeder_combout  = \PC_stack[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][0]~feeder .extended_lut = "off";
defparam \PC_stack[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \PC_stack[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][0]~feeder_combout ),
	.asdata(\PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][0] .is_wysiwyg = "true";
defparam \PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \PC_stack[2][0]~feeder (
// Equation(s):
// \PC_stack[2][0]~feeder_combout  = \PC_stack[3][0]~q 

	.dataa(!\PC_stack[3][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][0]~feeder .extended_lut = "off";
defparam \PC_stack[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \PC_stack[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][0]~feeder_combout ),
	.asdata(\PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][0] .is_wysiwyg = "true";
defparam \PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \PC_stack[1][0]~feeder (
// Equation(s):
// \PC_stack[1][0]~feeder_combout  = \PC_stack[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][0]~feeder .extended_lut = "off";
defparam \PC_stack[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \PC_stack[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][0]~feeder_combout ),
	.asdata(\PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][0] .is_wysiwyg = "true";
defparam \PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \PC_stack[0][0]~feeder (
// Equation(s):
// \PC_stack[0][0]~feeder_combout  = \PC_stack[1][0]~q 

	.dataa(!\PC_stack[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][0]~feeder .extended_lut = "off";
defparam \PC_stack[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \PC_stack[0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][0]~feeder_combout ),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][0] .is_wysiwyg = "true";
defparam \PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N2
dffeas \state.ex_istore2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_istore~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore2 .is_wysiwyg = "true";
defparam \state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \state.ex_istore2~q  & ( \altsyncram_component|auto_generated|q_a [0] ) ) # ( !\state.ex_istore2~q  & ( (!\state.ex_iload~DUPLICATE_q  & ((!\state.decode~q  & (IR[0])) # (\state.decode~q  & 
// ((\altsyncram_component|auto_generated|q_a [0]))))) # (\state.ex_iload~DUPLICATE_q  & (((\altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!IR[0]),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!\state.decode~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [0]),
	.datae(!\state.ex_istore2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h407F00FF407F00FF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Selector11~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~1_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][0]~q )))) ) ) # ( !\Selector11~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & (\Add0~1_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][0]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\Add0~1_sumout ),
	.datad(!\PC_stack[0][0]~q ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \state.init~feeder (
// Equation(s):
// \state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.init~feeder .extended_lut = "off";
defparam \state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \state.init (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.init .is_wysiwyg = "true";
defparam \state.init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = ( !\altsyncram_component|auto_generated|q_a [14] & ( (\state.decode~q  & (\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~46 .extended_lut = "off";
defparam \state~46 .lut_mask = 64'h0500050000000000;
defparam \state~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \state~47 (
// Equation(s):
// \state~47_combout  = ( \state~46_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~47 .extended_lut = "off";
defparam \state~47 .lut_mask = 64'h000000000F000F00;
defparam \state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N16
dffeas \state.ex_jneg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jneg .is_wysiwyg = "true";
defparam \state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = ( \altsyncram_component|auto_generated|q_a [14] & ( !\altsyncram_component|auto_generated|q_a [15] & ( (!\altsyncram_component|auto_generated|q_a [13] & \state.decode~q ) ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(!\state.decode~q ),
	.datae(!\altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~38 .extended_lut = "off";
defparam \state~38 .lut_mask = 64'h000000CC00000000;
defparam \state~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \state~48 (
// Equation(s):
// \state~48_combout  = ( !\altsyncram_component|auto_generated|q_a [11] & ( (!\altsyncram_component|auto_generated|q_a [12] & \state~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\state~38_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~48 .extended_lut = "off";
defparam \state~48 .lut_mask = 64'h00F000F000000000;
defparam \state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \state.ex_jzero (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jzero .is_wysiwyg = "true";
defparam \state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \state~50 (
// Equation(s):
// \state~50_combout  = ( \state~46_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~50 .extended_lut = "off";
defparam \state~50 .lut_mask = 64'h0000000000CC00CC;
defparam \state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \state.ex_jump (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jump .is_wysiwyg = "true";
defparam \state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( !\state.ex_jzero~q  & ( (!\state.ex_jneg~q  & (!\state.ex_jump~q  & \state.init~q )) ) )

	.dataa(!\state.ex_jneg~q ),
	.datab(gnd),
	.datac(!\state.ex_jump~q ),
	.datad(!\state.init~q ),
	.datae(gnd),
	.dataf(!\state.ex_jzero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h00A000A000000000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ( !\state.fetch~DUPLICATE_q  & ( (\WideOr2~0_combout  & (!\state.ex_return~q  & !\state.ex_call~q )) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\state.ex_return~q ),
	.datad(!\state.ex_call~q ),
	.datae(gnd),
	.dataf(!\state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~1 .extended_lut = "off";
defparam \WideOr2~1 .lut_mask = 64'h3000300000000000;
defparam \WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = ( \state~38_combout  & ( \altsyncram_component|auto_generated|q_a [11] & ( !\altsyncram_component|auto_generated|q_a [12] ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state~38_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~39 .extended_lut = "off";
defparam \state~39 .lut_mask = 64'h000000000000AAAA;
defparam \state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N34
dffeas \state.ex_and (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_and .is_wysiwyg = "true";
defparam \state.ex_and .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = ( \state~31_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~44 .extended_lut = "off";
defparam \state~44 .lut_mask = 64'h0000000000F000F0;
defparam \state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N22
dffeas \state.ex_addi (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_addi .is_wysiwyg = "true";
defparam \state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( !\altsyncram_component|auto_generated|q_a [14] & ( (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h5000500000000000;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector29~0_combout  & ( ((!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [11])) # (\state.ex_iload~DUPLICATE_q ) ) ) # ( !\Selector29~0_combout  & ( \state.ex_iload~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [12]),
	.datac(!\state.ex_iload~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0F0F0F0F0FCF0FCF;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N22
dffeas \state.ex_load (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_load .is_wysiwyg = "true";
defparam \state.ex_load .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = ( !\altsyncram_component|auto_generated|q_a [11] & ( (\altsyncram_component|auto_generated|q_a [12] & \state~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\state~38_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~40 .extended_lut = "off";
defparam \state~40 .lut_mask = 64'h000F000F00000000;
defparam \state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N49
dffeas \state.ex_or (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_or .is_wysiwyg = "true";
defparam \state.ex_or .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \WideOr3~1 (
// Equation(s):
// \WideOr3~1_combout  = ( !\state.ex_or~q  & ( (!\state.ex_addi~q  & (!\state.ex_load~q  & !\state.ex_add~q )) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(gnd),
	.datac(!\state.ex_load~q ),
	.datad(!\state.ex_add~q ),
	.datae(gnd),
	.dataf(!\state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~1 .extended_lut = "off";
defparam \WideOr3~1 .lut_mask = 64'hA000A00000000000;
defparam \WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \state.ex_and~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_and~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_and~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_and~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( (\altsyncram_component|auto_generated|q_a [12] & \state~38_combout ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state~38_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~42 .extended_lut = "off";
defparam \state~42 .lut_mask = 64'h0000000000550055;
defparam \state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N59
dffeas \state.ex_xor~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_xor~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_xor~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_xor~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = ( \state.decode~q  & ( \altsyncram_component|auto_generated|q_a [12] & ( (!\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [11] & (\altsyncram_component|auto_generated|q_a [13] & 
// \altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [14]),
	.datab(!\altsyncram_component|auto_generated|q_a [11]),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(!\state.decode~q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~41 .extended_lut = "off";
defparam \state~41 .lut_mask = 64'h0000000000000002;
defparam \state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \state.ex_loadi~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_loadi~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_loadi~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_loadi~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = ( !\altsyncram_component|auto_generated|q_a [11] & ( \state~31_combout  & ( !\altsyncram_component|auto_generated|q_a [12] ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\state~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~37 .extended_lut = "off";
defparam \state~37 .lut_mask = 64'h00000000CCCC0000;
defparam \state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N43
dffeas \state.ex_shift (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_shift .is_wysiwyg = "true";
defparam \state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = ( \altsyncram_component|auto_generated|q_a [12] & ( (!\altsyncram_component|auto_generated|q_a [11] & \state~33_combout ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(!\state~33_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~34 .extended_lut = "off";
defparam \state~34 .lut_mask = 64'h0000000000CC00CC;
defparam \state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \state.ex_in (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in .is_wysiwyg = "true";
defparam \state.ex_in .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \state.ex_in2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_in~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in2 .is_wysiwyg = "true";
defparam \state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( !\state.ex_shift~q  & ( !\state.ex_in2~q  & ( (!\state.ex_and~DUPLICATE_q  & (\state.init~q  & (!\state.ex_xor~DUPLICATE_q  & !\state.ex_loadi~DUPLICATE_q ))) ) ) )

	.dataa(!\state.ex_and~DUPLICATE_q ),
	.datab(!\state.init~q ),
	.datac(!\state.ex_xor~DUPLICATE_q ),
	.datad(!\state.ex_loadi~DUPLICATE_q ),
	.datae(!\state.ex_shift~q ),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h2000000000000000;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( \WideOr3~0_combout  & ( (AC[11] & (((\state.ex_or~q ) # (\WideOr3~1_combout )) # (\state.ex_and~q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [11] & ( 
// \WideOr3~0_combout  & ( (AC[11] & ((\state.ex_or~q ) # (\WideOr3~1_combout ))) ) ) ) # ( \altsyncram_component|auto_generated|q_a [11] & ( !\WideOr3~0_combout  & ( (AC[11] & ((\state.ex_or~q ) # (\state.ex_and~q ))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|q_a [11] & ( !\WideOr3~0_combout  & ( (\state.ex_or~q  & AC[11]) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\WideOr3~1_combout ),
	.datac(!\state.ex_or~q ),
	.datad(!AC[11]),
	.datae(!\altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000F005F003F007F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N35
dffeas \PC_stack[9][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][8] .is_wysiwyg = "true";
defparam \PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \PC_stack[8][8]~feeder (
// Equation(s):
// \PC_stack[8][8]~feeder_combout  = \PC_stack[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][8]~feeder .extended_lut = "off";
defparam \PC_stack[8][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N26
dffeas \PC_stack[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][8]~feeder_combout ),
	.asdata(\PC_stack[7][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][8] .is_wysiwyg = "true";
defparam \PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N9
cyclonev_lcell_comb \PC_stack[7][8]~feeder (
// Equation(s):
// \PC_stack[7][8]~feeder_combout  = \PC_stack[8][8]~q 

	.dataa(!\PC_stack[8][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][8]~feeder .extended_lut = "off";
defparam \PC_stack[7][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \PC_stack[7][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][8]~feeder_combout ),
	.asdata(\PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][8] .is_wysiwyg = "true";
defparam \PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \PC_stack[6][8]~feeder (
// Equation(s):
// \PC_stack[6][8]~feeder_combout  = \PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[7][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][8]~feeder .extended_lut = "off";
defparam \PC_stack[6][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N8
dffeas \PC_stack[6][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][8]~feeder_combout ),
	.asdata(\PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][8] .is_wysiwyg = "true";
defparam \PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N15
cyclonev_lcell_comb \PC_stack[5][8]~feeder (
// Equation(s):
// \PC_stack[5][8]~feeder_combout  = \PC_stack[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][8]~feeder .extended_lut = "off";
defparam \PC_stack[5][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N17
dffeas \PC_stack[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][8]~feeder_combout ),
	.asdata(\PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][8] .is_wysiwyg = "true";
defparam \PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \PC_stack[4][8]~feeder (
// Equation(s):
// \PC_stack[4][8]~feeder_combout  = \PC_stack[5][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[5][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][8]~feeder .extended_lut = "off";
defparam \PC_stack[4][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N14
dffeas \PC_stack[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][8]~feeder_combout ),
	.asdata(\PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][8] .is_wysiwyg = "true";
defparam \PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \PC_stack[3][8]~feeder (
// Equation(s):
// \PC_stack[3][8]~feeder_combout  = \PC_stack[4][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][8]~feeder .extended_lut = "off";
defparam \PC_stack[3][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N23
dffeas \PC_stack[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][8]~feeder_combout ),
	.asdata(\PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][8] .is_wysiwyg = "true";
defparam \PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \PC_stack[2][8]~feeder (
// Equation(s):
// \PC_stack[2][8]~feeder_combout  = \PC_stack[3][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][8]~feeder .extended_lut = "off";
defparam \PC_stack[2][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N20
dffeas \PC_stack[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][8]~feeder_combout ),
	.asdata(\PC_stack[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][8] .is_wysiwyg = "true";
defparam \PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \PC_stack[1][8]~feeder (
// Equation(s):
// \PC_stack[1][8]~feeder_combout  = \PC_stack[2][8]~q 

	.dataa(!\PC_stack[2][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][8]~feeder .extended_lut = "off";
defparam \PC_stack[1][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N41
dffeas \PC_stack[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][8]~feeder_combout ),
	.asdata(\PC_stack[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][8] .is_wysiwyg = "true";
defparam \PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N36
cyclonev_lcell_comb \PC_stack[0][8]~feeder (
// Equation(s):
// \PC_stack[0][8]~feeder_combout  = \PC_stack[1][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][8]~feeder .extended_lut = "off";
defparam \PC_stack[0][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N38
dffeas \PC_stack[0][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][8]~feeder_combout ),
	.asdata(PC[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][8] .is_wysiwyg = "true";
defparam \PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[25]~12 (
// Equation(s):
// \shifter|auto_generated|sbit_w[25]~12_combout  = ( AC[10] & ( (!IR[0] & (AC[9])) # (IR[0] & (((AC[8]) # (IR[4])))) ) ) # ( !AC[10] & ( (!IR[0] & (AC[9])) # (IR[0] & (((!IR[4] & AC[8])))) ) )

	.dataa(!AC[9]),
	.datab(!IR[4]),
	.datac(!IR[0]),
	.datad(!AC[8]),
	.datae(gnd),
	.dataf(!AC[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[25]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[25]~12 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[25]~12 .lut_mask = 64'h505C505C535F535F;
defparam \shifter|auto_generated|sbit_w[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[61]~37 (
// Equation(s):
// \shifter|auto_generated|sbit_w[61]~37_combout  = ( \shifter|auto_generated|sbit_w[25]~12_combout  & ( (!IR[4] & (IR[2] & ((!IR[1]) # (\shifter|auto_generated|sbit_w[23]~14_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[25]~12_combout  & ( (IR[1] & 
// (!IR[4] & (IR[2] & \shifter|auto_generated|sbit_w[23]~14_combout ))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!IR[2]),
	.datad(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[61]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[61]~37 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[61]~37 .lut_mask = 64'h00040004080C080C;
defparam \shifter|auto_generated|sbit_w[61]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[29]~16 (
// Equation(s):
// \shifter|auto_generated|sbit_w[29]~16_combout  = ( IR[0] & ( (!IR[4] & (AC[12])) # (IR[4] & ((AC[14]))) ) ) # ( !IR[0] & ( AC[13] ) )

	.dataa(!AC[12]),
	.datab(!AC[14]),
	.datac(!AC[13]),
	.datad(!IR[4]),
	.datae(!IR[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[29]~16 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[29]~16 .lut_mask = 64'h0F0F55330F0F5533;
defparam \shifter|auto_generated|sbit_w[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[27]~13 (
// Equation(s):
// \shifter|auto_generated|sbit_w[27]~13_combout  = ( AC[12] & ( (!IR[0] & (((AC[11])))) # (IR[0] & (((AC[10])) # (IR[4]))) ) ) # ( !AC[12] & ( (!IR[0] & (((AC[11])))) # (IR[0] & (!IR[4] & (AC[10]))) ) )

	.dataa(!IR[4]),
	.datab(!AC[10]),
	.datac(!AC[11]),
	.datad(!IR[0]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[27]~13 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[27]~13 .lut_mask = 64'h0F220F220F770F77;
defparam \shifter|auto_generated|sbit_w[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[61]~38 (
// Equation(s):
// \shifter|auto_generated|sbit_w[61]~38_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (AC[15] & IR[4]) ) ) ) # ( !IR[2] & ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (!IR[1] & 
// (((\shifter|auto_generated|sbit_w[29]~16_combout )))) # (IR[1] & (((!IR[4])) # (AC[15]))) ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (AC[15] & IR[4]) ) ) ) # ( !IR[2] & ( !\shifter|auto_generated|sbit_w[27]~13_combout  & ( 
// (!IR[1] & (((\shifter|auto_generated|sbit_w[29]~16_combout )))) # (IR[1] & (AC[15] & (IR[4]))) ) ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!IR[1]),
	.datad(!\shifter|auto_generated|sbit_w[29]~16_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[61]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[61]~38 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[61]~38 .lut_mask = 64'h01F111110DFD1111;
defparam \shifter|auto_generated|sbit_w[61]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \shifter|auto_generated|sbit_w[61]~38_combout  & ( \Selector26~0_combout  ) ) # ( !\shifter|auto_generated|sbit_w[61]~38_combout  & ( (\shifter|auto_generated|sbit_w[61]~37_combout  & \Selector26~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shifter|auto_generated|sbit_w[61]~37_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[61]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \WideOr3~3 (
// Equation(s):
// \WideOr3~3_combout  = ( !\state.ex_load~q  & ( !\state.ex_or~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.ex_or~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~3 .extended_lut = "off";
defparam \WideOr3~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \WideOr3~1_combout  & ( (!\state.ex_or~q  & !\WideOr3~0_combout ) ) ) # ( !\WideOr3~1_combout  & ( !\state.ex_or~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.ex_or~q ),
	.datad(!\WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \state.ex_loadi (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_loadi .is_wysiwyg = "true";
defparam \state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( IR[10] & ( \state.ex_shift~q  & ( ((IR[4] & (AC[15] & IR[3]))) # (\state.ex_loadi~q ) ) ) ) # ( !IR[10] & ( \state.ex_shift~q  & ( (IR[4] & (AC[15] & IR[3])) ) ) ) # ( IR[10] & ( !\state.ex_shift~q  & ( \state.ex_loadi~q  ) ) )

	.dataa(!IR[4]),
	.datab(!AC[15]),
	.datac(!IR[3]),
	.datad(!\state.ex_loadi~q ),
	.datae(!IR[10]),
	.dataf(!\state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h000000FF010101FF;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N58
dffeas \state.ex_xor (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_xor .is_wysiwyg = "true";
defparam \state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \IO_DATA[13]~input (
	.i(IO_DATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[13]~input_o ));
// synopsys translate_off
defparam \IO_DATA[13]~input .bus_hold = "false";
defparam \IO_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \altsyncram_component|auto_generated|q_a [13] & ( AC[13] & ( (!\Selector16~2_combout  & ((!\state.ex_in2~q ) # (!\IO_DATA[13]~input_o ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [13] & ( AC[13] & ( 
// (!\Selector16~2_combout  & (!\state.ex_xor~q  & ((!\state.ex_in2~q ) # (!\IO_DATA[13]~input_o )))) ) ) ) # ( \altsyncram_component|auto_generated|q_a [13] & ( !AC[13] & ( (!\Selector16~2_combout  & (!\state.ex_xor~q  & ((!\state.ex_in2~q ) # 
// (!\IO_DATA[13]~input_o )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [13] & ( !AC[13] & ( (!\Selector16~2_combout  & ((!\state.ex_in2~q ) # (!\IO_DATA[13]~input_o ))) ) ) )

	.dataa(!\Selector16~2_combout ),
	.datab(!\state.ex_in2~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!\IO_DATA[13]~input_o ),
	.datae(!\altsyncram_component|auto_generated|q_a [13]),
	.dataf(!AC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'hAA88A080A080AA88;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = ( \altsyncram_component|auto_generated|q_a [13] & ( \Selector14~2_combout  & ( (\WideOr3~3_combout  & ((!AC[13]) # ((!\state.ex_and~q  & \Selector27~5_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [13] & ( 
// \Selector14~2_combout  & ( (!AC[13]) # (\Selector27~5_combout ) ) ) )

	.dataa(!AC[13]),
	.datab(!\WideOr3~3_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\Selector27~5_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~3 .extended_lut = "off";
defparam \Selector14~3 .lut_mask = 64'h00000000AAFF2232;
defparam \Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( !IR[4] & ( (IR[3] & \state.ex_shift~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h000F000F00000000;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[53]~39 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~39_combout  = ( \shifter|auto_generated|sbit_w[25]~12_combout  & ( (IR[4] & (IR[2] & ((!IR[1]) # (\shifter|auto_generated|sbit_w[27]~13_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[25]~12_combout  & ( (IR[4] & 
// (IR[2] & (\shifter|auto_generated|sbit_w[27]~13_combout  & IR[1]))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datad(!IR[1]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~39 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[53]~39 .lut_mask = 64'h0001000111011101;
defparam \shifter|auto_generated|sbit_w[53]~39 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \IO_DATA[7]~input (
	.i(IO_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[7]~input_o ));
// synopsys translate_off
defparam \IO_DATA[7]~input .bus_hold = "false";
defparam \IO_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = ( \state.ex_shift~q  & ( IR[4] & ( (!\state.ex_in2~q  & (AC[15] & (IR[3]))) # (\state.ex_in2~q  & (((AC[15] & IR[3])) # (\IO_DATA[7]~input_o ))) ) ) ) # ( !\state.ex_shift~q  & ( IR[4] & ( (\state.ex_in2~q  & \IO_DATA[7]~input_o ) 
// ) ) ) # ( \state.ex_shift~q  & ( !IR[4] & ( (\state.ex_in2~q  & \IO_DATA[7]~input_o ) ) ) ) # ( !\state.ex_shift~q  & ( !IR[4] & ( (\state.ex_in2~q  & \IO_DATA[7]~input_o ) ) ) )

	.dataa(!\state.ex_in2~q ),
	.datab(!AC[15]),
	.datac(!IR[3]),
	.datad(!\IO_DATA[7]~input_o ),
	.datae(!\state.ex_shift~q ),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~4 .extended_lut = "off";
defparam \Selector20~4 .lut_mask = 64'h0055005500550357;
defparam \Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \state.ex_xor~DUPLICATE_q  & ( (!\altsyncram_component|auto_generated|q_a [7] & (((!AC[7])))) # (\altsyncram_component|auto_generated|q_a [7] & (!\state.ex_or~q  & (!\state.ex_load~q  & AC[7]))) ) ) # ( 
// !\state.ex_xor~DUPLICATE_q  & ( (!\altsyncram_component|auto_generated|q_a [7]) # ((!\state.ex_or~q  & !\state.ex_load~q )) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!\state.ex_load~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [7]),
	.datad(!AC[7]),
	.datae(gnd),
	.dataf(!\state.ex_xor~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'hF8F8F8F8F008F008;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~44 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~44_combout  = ( \shifter|auto_generated|sbit_w[25]~12_combout  & ( \shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[2] & ((\shifter|auto_generated|sbit_w[23]~14_combout ) # (IR[1]))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[25]~12_combout  & ( \shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[2] & ((!IR[1] & ((\shifter|auto_generated|sbit_w[23]~14_combout ))) # (IR[1] & (!IR[4])))) ) ) ) # ( \shifter|auto_generated|sbit_w[25]~12_combout  
// & ( !\shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[2] & ((!IR[1] & ((\shifter|auto_generated|sbit_w[23]~14_combout ))) # (IR[1] & (IR[4])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[25]~12_combout  & ( 
// !\shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[2] & (!IR[1] & \shifter|auto_generated|sbit_w[23]~14_combout )) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!IR[1]),
	.datad(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datae(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~44 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~44 .lut_mask = 64'h00A002A208A80AAA;
defparam \shifter|auto_generated|sbit_w[55]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \WideOr3~0_combout  & ( \altsyncram_component|auto_generated|q_a [2] & ( (AC[2] & (((\state.ex_or~q ) # (\state.ex_and~q )) # (\WideOr3~1_combout ))) ) ) ) # ( !\WideOr3~0_combout  & ( \altsyncram_component|auto_generated|q_a 
// [2] & ( (AC[2] & ((\state.ex_or~q ) # (\state.ex_and~q ))) ) ) ) # ( \WideOr3~0_combout  & ( !\altsyncram_component|auto_generated|q_a [2] & ( (AC[2] & ((\state.ex_or~q ) # (\WideOr3~1_combout ))) ) ) ) # ( !\WideOr3~0_combout  & ( 
// !\altsyncram_component|auto_generated|q_a [2] & ( (AC[2] & \state.ex_or~q ) ) ) )

	.dataa(!AC[2]),
	.datab(!\WideOr3~1_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\state.ex_or~q ),
	.datae(!\WideOr3~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h0055115505551555;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[46]~26 (
// Equation(s):
// \shifter|auto_generated|sbit_w[46]~26_combout  = ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[1] & ((!IR[4]) # ((AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[28]~4_combout  
// & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[1] & (IR[4] & ((AC[15])))) ) )

	.dataa(!IR[4]),
	.datab(!IR[1]),
	.datac(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[46]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[46]~26 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[46]~26 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \shifter|auto_generated|sbit_w[46]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \IO_DATA[3]~input (
	.i(IO_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[3]~input_o ));
// synopsys translate_off
defparam \IO_DATA[3]~input .bus_hold = "false";
defparam \IO_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \state.ex_in2~q  & ( ((\state.ex_loadi~DUPLICATE_q  & IR[3])) # (\IO_DATA[3]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (\state.ex_loadi~DUPLICATE_q  & IR[3]) ) )

	.dataa(!\state.ex_loadi~DUPLICATE_q ),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(!\IO_DATA[3]~input_o ),
	.datae(!\state.ex_in2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h050505FF050505FF;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( (!\Selector24~3_combout  & (\WideOr3~3_combout  & ((!\state.ex_xor~DUPLICATE_q ) # (AC[3])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( (!\Selector24~3_combout  & 
// ((!\state.ex_xor~DUPLICATE_q ) # (!AC[3]))) ) )

	.dataa(!\state.ex_xor~DUPLICATE_q ),
	.datab(!AC[3]),
	.datac(!\Selector24~3_combout ),
	.datad(!\WideOr3~3_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'hE0E0E0E000B000B0;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( AC[3] & ( \altsyncram_component|auto_generated|q_a [3] & ( (((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( AC[3] & ( !\altsyncram_component|auto_generated|q_a [3] & ( 
// ((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_and~q ),
	.datad(!\WideOr3~1_combout ),
	.datae(!AC[3]),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h0000337700003F7F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[39]~33 (
// Equation(s):
// \shifter|auto_generated|sbit_w[39]~33_combout  = ( \shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[23]~14_combout )))) # (IR[1] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[25]~12_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[21]~32_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[23]~14_combout )))) # (IR[1] & (IR[4] & ((\shifter|auto_generated|sbit_w[25]~12_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datad(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[39]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[39]~33 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[39]~33 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \shifter|auto_generated|sbit_w[39]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( IR[2] & ( (IR[4] & (\shifter|auto_generated|sbit_w[39]~33_combout  & \Selector26~0_combout )) ) ) # ( !IR[2] & ( (\Selector26~0_combout  & \shifter|auto_generated|sbit_w[35]~34_combout ) ) )

	.dataa(!IR[4]),
	.datab(!\shifter|auto_generated|sbit_w[39]~33_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(!\shifter|auto_generated|sbit_w[35]~34_combout ),
	.datae(gnd),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h000F000F01010101;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( IR[3] & ( (IR[4] & \state.ex_shift~q ) ) )

	.dataa(!IR[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0000000000550055;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~30 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~30_combout  = ( IR[1] & ( (!IR[4] & ((!IR[0] & ((AC[9]))) # (IR[0] & (AC[8])))) ) )

	.dataa(!AC[8]),
	.datab(!IR[4]),
	.datac(!AC[9]),
	.datad(!IR[0]),
	.datae(!IR[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~30 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~30 .lut_mask = 64'h00000C4400000C44;
defparam \shifter|auto_generated|sbit_w[43]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~29 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~29_combout  = ( IR[0] & ( (IR[1] & (IR[4] & AC[14])) ) ) # ( !IR[0] & ( (IR[1] & (IR[4] & AC[13])) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!AC[14]),
	.datad(!AC[13]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~29 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~29 .lut_mask = 64'h0011001101010101;
defparam \shifter|auto_generated|sbit_w[43]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~31 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~31_combout  = ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (IR[1] & (!\shifter|auto_generated|sbit_w[43]~30_combout  & !\shifter|auto_generated|sbit_w[43]~29_combout )) ) ) # ( 
// !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\shifter|auto_generated|sbit_w[43]~30_combout  & !\shifter|auto_generated|sbit_w[43]~29_combout ) ) )

	.dataa(!IR[1]),
	.datab(gnd),
	.datac(!\shifter|auto_generated|sbit_w[43]~30_combout ),
	.datad(!\shifter|auto_generated|sbit_w[43]~29_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~31 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~31 .lut_mask = 64'hF000F00050005000;
defparam \shifter|auto_generated|sbit_w[43]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \shifter|auto_generated|sbit_w[39]~33_combout  & ( \shifter|auto_generated|sbit_w[43]~31_combout  & ( (\Selector27~0_combout  & (IR[2] & ((!IR[4]) # (AC[15])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[39]~33_combout  & ( 
// \shifter|auto_generated|sbit_w[43]~31_combout  & ( (IR[4] & (AC[15] & (\Selector27~0_combout  & IR[2]))) ) ) ) # ( \shifter|auto_generated|sbit_w[39]~33_combout  & ( !\shifter|auto_generated|sbit_w[43]~31_combout  & ( (\Selector27~0_combout  & ((!IR[4]) # 
// ((!IR[2]) # (AC[15])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[39]~33_combout  & ( !\shifter|auto_generated|sbit_w[43]~31_combout  & ( (\Selector27~0_combout  & ((!IR[2]) # ((IR[4] & AC[15])))) ) ) )

	.dataa(!IR[4]),
	.datab(!AC[15]),
	.datac(!\Selector27~0_combout ),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[39]~33_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[43]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0F010F0B0001000B;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( AC[1] & ( \altsyncram_component|auto_generated|q_a [1] & ( (((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( AC[1] & ( !\altsyncram_component|auto_generated|q_a [1] & ( 
// ((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\state.ex_or~q ),
	.datac(!\WideOr3~1_combout ),
	.datad(!\state.ex_and~q ),
	.datae(!AC[1]),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h00003737000037FF;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[45]~17 (
// Equation(s):
// \shifter|auto_generated|sbit_w[45]~17_combout  = ( IR[1] & ( (!IR[4] & ((\shifter|auto_generated|sbit_w[27]~13_combout ))) # (IR[4] & (AC[15])) ) ) # ( !IR[1] & ( \shifter|auto_generated|sbit_w[29]~16_combout  ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datad(!\shifter|auto_generated|sbit_w[29]~16_combout ),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[45]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[45]~17 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[45]~17 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \shifter|auto_generated|sbit_w[45]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[9],AC[8],AC[7],AC[6],AC[5]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_7p24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E700000FFFE0000013E40000000F80E000000004210043F00400";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \WideOr3~1_combout  & ( \altsyncram_component|auto_generated|q_a [6] & ( (AC[6] & (((\WideOr3~0_combout ) # (\state.ex_and~q )) # (\state.ex_or~q ))) ) ) ) # ( !\WideOr3~1_combout  & ( \altsyncram_component|auto_generated|q_a 
// [6] & ( (AC[6] & ((\state.ex_and~q ) # (\state.ex_or~q ))) ) ) ) # ( \WideOr3~1_combout  & ( !\altsyncram_component|auto_generated|q_a [6] & ( (AC[6] & ((\WideOr3~0_combout ) # (\state.ex_or~q ))) ) ) ) # ( !\WideOr3~1_combout  & ( 
// !\altsyncram_component|auto_generated|q_a [6] & ( (AC[6] & \state.ex_or~q ) ) ) )

	.dataa(!AC[6]),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_and~q ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\WideOr3~1_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h1111115515151555;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( IR[3] & ( !\Selector21~2_combout  & ( (!IR[4]) # ((!\state.ex_shift~q ) # (!\shifter|auto_generated|sbit_w[62]~43_combout )) ) ) ) # ( !IR[3] & ( !\Selector21~2_combout  ) )

	.dataa(!IR[4]),
	.datab(!\state.ex_shift~q ),
	.datac(!\shifter|auto_generated|sbit_w[62]~43_combout ),
	.datad(gnd),
	.datae(!IR[3]),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'hFFFFFEFE00000000;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \shifter|auto_generated|sbit_w[18]~8_combout  = ( AC[2] & ( (!IR[0]) # ((!IR[4] & (AC[1])) # (IR[4] & ((AC[3])))) ) ) # ( !AC[2] & ( (IR[0] & ((!IR[4] & (AC[1])) # (IR[4] & ((AC[3]))))) ) )

	.dataa(!AC[1]),
	.datab(!IR[4]),
	.datac(!IR[0]),
	.datad(!AC[3]),
	.datae(gnd),
	.dataf(!AC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h04070407F4F7F4F7;
defparam \shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[34]~28 (
// Equation(s):
// \shifter|auto_generated|sbit_w[34]~28_combout  = ( \shifter|auto_generated|sbit_w[20]~7_combout  & ( IR[4] & ( (IR[1]) # (\shifter|auto_generated|sbit_w[18]~8_combout ) ) ) ) # ( !\shifter|auto_generated|sbit_w[20]~7_combout  & ( IR[4] & ( 
// (\shifter|auto_generated|sbit_w[18]~8_combout  & !IR[1]) ) ) ) # ( \shifter|auto_generated|sbit_w[20]~7_combout  & ( !IR[4] & ( (!IR[1] & (\shifter|auto_generated|sbit_w[18]~8_combout )) # (IR[1] & (((AC[0] & !IR[0])))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[20]~7_combout  & ( !IR[4] & ( (!IR[1] & (\shifter|auto_generated|sbit_w[18]~8_combout )) # (IR[1] & (((AC[0] & !IR[0])))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datab(!AC[0]),
	.datac(!IR[0]),
	.datad(!IR[1]),
	.datae(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[34]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[34]~28 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[34]~28 .lut_mask = 64'h55305530550055FF;
defparam \shifter|auto_generated|sbit_w[34]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \shifter|auto_generated|sbit_w[26]~1_combout  = ( AC[9] & ( (!IR[0] & (((AC[10])))) # (IR[0] & ((!IR[4]) # ((AC[11])))) ) ) # ( !AC[9] & ( (!IR[0] & (((AC[10])))) # (IR[0] & (IR[4] & ((AC[11])))) ) )

	.dataa(!IR[4]),
	.datab(!AC[10]),
	.datac(!IR[0]),
	.datad(!AC[11]),
	.datae(gnd),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h303530353A3F3A3F;
defparam \shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[42]~25 (
// Equation(s):
// \shifter|auto_generated|sbit_w[42]~25_combout  = ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( ((!IR[1]) # (\shifter|auto_generated|sbit_w[24]~0_combout )) # (IR[4]) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[26]~1_combout  & ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (IR[1] & ((\shifter|auto_generated|sbit_w[24]~0_combout ) # (IR[4]))) ) ) ) # ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( 
// !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[1]) # ((!IR[4] & \shifter|auto_generated|sbit_w[24]~0_combout )) ) ) ) # ( !\shifter|auto_generated|sbit_w[26]~1_combout  & ( !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[4] & 
// (\shifter|auto_generated|sbit_w[24]~0_combout  & IR[1])) ) ) )

	.dataa(gnd),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datad(!IR[1]),
	.datae(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[42]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[42]~25 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[42]~25 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \shifter|auto_generated|sbit_w[42]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[54]~42 (
// Equation(s):
// \shifter|auto_generated|sbit_w[54]~42_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[42]~25_combout  & ( (IR[4]) # (\shifter|auto_generated|sbit_w[34]~28_combout ) ) ) ) # ( !IR[2] & ( \shifter|auto_generated|sbit_w[42]~25_combout  & ( 
// \shifter|auto_generated|sbit_w[38]~27_combout  ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[42]~25_combout  & ( (\shifter|auto_generated|sbit_w[34]~28_combout  & !IR[4]) ) ) ) # ( !IR[2] & ( !\shifter|auto_generated|sbit_w[42]~25_combout  & ( 
// \shifter|auto_generated|sbit_w[38]~27_combout  ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datab(!IR[4]),
	.datac(gnd),
	.datad(!\shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[42]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[54]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[54]~42 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[54]~42 .lut_mask = 64'h00FF444400FF7777;
defparam \shifter|auto_generated|sbit_w[54]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \IR[4]~0 (
// Equation(s):
// \IR[4]~0_combout  = ( \state.decode~q  & ( \resetn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resetn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[4]~0 .extended_lut = "off";
defparam \IR[4]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \IR[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \IR[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \IO_DATA[6]~input (
	.i(IO_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[6]~input_o ));
// synopsys translate_off
defparam \IO_DATA[6]~input .bus_hold = "false";
defparam \IO_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \IO_DATA[6]~input_o  & ( ((IR[6] & \state.ex_loadi~DUPLICATE_q )) # (\state.ex_in2~q ) ) ) # ( !\IO_DATA[6]~input_o  & ( (IR[6] & \state.ex_loadi~DUPLICATE_q ) ) )

	.dataa(!\state.ex_in2~q ),
	.datab(!IR[6]),
	.datac(!\state.ex_loadi~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0303030357575757;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \WideOr3~3_combout  & ( \altsyncram_component|auto_generated|q_a [6] & ( (!\Selector21~0_combout  & ((!\state.ex_xor~DUPLICATE_q ) # (AC[6]))) ) ) ) # ( \WideOr3~3_combout  & ( !\altsyncram_component|auto_generated|q_a [6] & ( 
// (!\Selector21~0_combout  & ((!AC[6]) # (!\state.ex_xor~DUPLICATE_q ))) ) ) ) # ( !\WideOr3~3_combout  & ( !\altsyncram_component|auto_generated|q_a [6] & ( (!\Selector21~0_combout  & ((!AC[6]) # (!\state.ex_xor~DUPLICATE_q ))) ) ) )

	.dataa(!AC[6]),
	.datab(!\state.ex_xor~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Selector21~0_combout ),
	.datae(!\WideOr3~3_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'hEE00EE000000DD00;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N47
dffeas \IR[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\state.ex_add~q  & (IR[3])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [3]))) ) + ( AC[3] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!\state.ex_add~q  & (IR[3])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [3]))) ) + ( AC[3] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\state.ex_add~q ),
	.datac(!IR[3]),
	.datad(!\altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\state.ex_add~q  & (IR[4])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [4]))) ) + ( AC[4] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( (!\state.ex_add~q  & (IR[4])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [4]))) ) + ( AC[4] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\state.ex_add~q ),
	.datac(!IR[4]),
	.datad(!\altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!AC[4]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\state.ex_add~q  & ((IR[5]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [5])) ) + ( AC[5] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( (!\state.ex_add~q  & ((IR[5]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [5])) ) + ( AC[5] ) + ( \Add1~18  ))

	.dataa(!\altsyncram_component|auto_generated|q_a [5]),
	.datab(!\state.ex_add~q ),
	.datac(!AC[5]),
	.datad(!IR[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( AC[6] ) + ( (!\state.ex_add~q  & ((IR[6]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [6])) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( AC[6] ) + ( (!\state.ex_add~q  & ((IR[6]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [6])) ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [6]),
	.datac(!\state.ex_add~q ),
	.datad(!AC[6]),
	.datae(gnd),
	.dataf(!IR[6]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FC0C000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \Selector21~1_combout  & ( \Add1~25_sumout  & ( (!\Selector21~4_combout ) # ((!\WideOr3~2_combout ) # ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[54]~42_combout ))) ) ) ) # ( !\Selector21~1_combout  & ( 
// \Add1~25_sumout  ) ) # ( \Selector21~1_combout  & ( !\Add1~25_sumout  & ( (!\Selector21~4_combout ) # ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[54]~42_combout )) ) ) ) # ( !\Selector21~1_combout  & ( !\Add1~25_sumout  ) )

	.dataa(!\Selector21~4_combout ),
	.datab(!\Selector26~0_combout ),
	.datac(!\WideOr3~2_combout ),
	.datad(!\shifter|auto_generated|sbit_w[54]~42_combout ),
	.datae(!\Selector21~1_combout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'hFFFFAABBFFFFFAFB;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \AC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[6] .is_wysiwyg = "true";
defparam \AC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[37]~18 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~18_combout  = ( !IR[1] & ( AC[5] & ( (!IR[0]) # ((!IR[4] & (AC[4])) # (IR[4] & ((AC[6])))) ) ) ) # ( !IR[1] & ( !AC[5] & ( (IR[0] & ((!IR[4] & (AC[4])) # (IR[4] & ((AC[6]))))) ) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[4]),
	.datad(!AC[6]),
	.datae(!IR[1]),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~18 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[37]~18 .lut_mask = 64'h04150000AEBF0000;
defparam \shifter|auto_generated|sbit_w[37]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[37]~20 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~20_combout  = ( IR[0] & ( (IR[1] & (!IR[4] & AC[2])) ) ) # ( !IR[0] & ( (IR[1] & (!IR[4] & AC[3])) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!AC[2]),
	.datad(!AC[3]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~20 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[37]~20 .lut_mask = 64'h0044004404040404;
defparam \shifter|auto_generated|sbit_w[37]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[37]~21 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~21_combout  = ( !\shifter|auto_generated|sbit_w[37]~20_combout  & ( (!\shifter|auto_generated|sbit_w[37]~18_combout  & !\shifter|auto_generated|sbit_w[37]~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shifter|auto_generated|sbit_w[37]~18_combout ),
	.datad(!\shifter|auto_generated|sbit_w[37]~19_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~21 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[37]~21 .lut_mask = 64'hF000F00000000000;
defparam \shifter|auto_generated|sbit_w[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \shifter|auto_generated|sbit_w[37]~21_combout  & ( \Selector27~0_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & (IR[4] & ((\shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[37]~21_combout  & ( \Selector27~0_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) )

	.dataa(!IR[4]),
	.datab(!\shifter|auto_generated|sbit_w[41]~15_combout ),
	.datac(!IR[2]),
	.datad(!\shifter|auto_generated|sbit_w[45]~17_combout ),
	.datae(!\shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h000000003A3F3035;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \IO_DATA[1]~input (
	.i(IO_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[1]~input_o ));
// synopsys translate_off
defparam \IO_DATA[1]~input .bus_hold = "false";
defparam \IO_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( \state.ex_in2~q  & ( \IO_DATA[1]~input_o  ) ) # ( !\state.ex_in2~q  & ( \IO_DATA[1]~input_o  & ( (IR[1] & \state.ex_loadi~DUPLICATE_q ) ) ) ) # ( \state.ex_in2~q  & ( !\IO_DATA[1]~input_o  & ( (IR[1] & 
// \state.ex_loadi~DUPLICATE_q ) ) ) ) # ( !\state.ex_in2~q  & ( !\IO_DATA[1]~input_o  & ( (IR[1] & \state.ex_loadi~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!IR[1]),
	.datac(!\state.ex_loadi~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\state.ex_in2~q ),
	.dataf(!\IO_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "off";
defparam \Selector26~4 .lut_mask = 64'h030303030303FFFF;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = ( \altsyncram_component|auto_generated|q_a [1] & ( (\WideOr3~3_combout  & (!\Selector26~4_combout  & ((!\state.ex_xor~DUPLICATE_q ) # (AC[1])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [1] & ( (!\Selector26~4_combout  & 
// ((!AC[1]) # (!\state.ex_xor~DUPLICATE_q ))) ) )

	.dataa(!AC[1]),
	.datab(!\WideOr3~3_combout ),
	.datac(!\state.ex_xor~DUPLICATE_q ),
	.datad(!\Selector26~4_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~5 .extended_lut = "off";
defparam \Selector26~5 .lut_mask = 64'hFA00FA0031003100;
defparam \Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\state.ex_add~q  & (IR[0])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [0]))) ) + ( AC[0] ) + ( !VCC ))
// \Add1~2  = CARRY(( (!\state.ex_add~q  & (IR[0])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [0]))) ) + ( AC[0] ) + ( !VCC ))

	.dataa(!\state.ex_add~q ),
	.datab(gnd),
	.datac(!IR[0]),
	.datad(!\altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!AC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\state.ex_add~q  & (IR[1])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [1]))) ) + ( AC[1] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( (!\state.ex_add~q  & (IR[1])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [1]))) ) + ( AC[1] ) + ( \Add1~2  ))

	.dataa(!\state.ex_add~q ),
	.datab(!IR[1]),
	.datac(!\altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AC[1]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF0000002727;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[17]~23 (
// Equation(s):
// \shifter|auto_generated|sbit_w[17]~23_combout  = ( AC[1] & ( (!IR[0]) # ((!IR[4] & ((AC[0]))) # (IR[4] & (AC[2]))) ) ) # ( !AC[1] & ( (IR[0] & ((!IR[4] & ((AC[0]))) # (IR[4] & (AC[2])))) ) )

	.dataa(!AC[2]),
	.datab(!IR[4]),
	.datac(!AC[0]),
	.datad(!IR[0]),
	.datae(gnd),
	.dataf(!AC[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[17]~23 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[17]~23 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \shifter|auto_generated|sbit_w[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[49]~24 (
// Equation(s):
// \shifter|auto_generated|sbit_w[49]~24_combout  = ( \shifter|auto_generated|sbit_w[19]~22_combout  & ( (!IR[1] & ((\shifter|auto_generated|sbit_w[17]~23_combout ))) # (IR[1] & (IR[4])) ) ) # ( !\shifter|auto_generated|sbit_w[19]~22_combout  & ( (!IR[1] & 
// \shifter|auto_generated|sbit_w[17]~23_combout ) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(gnd),
	.datad(!\shifter|auto_generated|sbit_w[17]~23_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[19]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[49]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[49]~24 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[49]~24 .lut_mask = 64'h00AA00AA11BB11BB;
defparam \shifter|auto_generated|sbit_w[49]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \shifter|auto_generated|sbit_w[49]~24_combout  & ( (\Selector26~0_combout  & ((!IR[2]) # ((IR[4] & !\shifter|auto_generated|sbit_w[37]~21_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[49]~24_combout  & ( (IR[4] & (IR[2] & 
// (\Selector26~0_combout  & !\shifter|auto_generated|sbit_w[37]~21_combout ))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\Selector26~0_combout ),
	.datad(!\shifter|auto_generated|sbit_w[37]~21_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[49]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h010001000D0C0D0C;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \Selector26~6 (
// Equation(s):
// \Selector26~6_combout  = ( \Add1~5_sumout  & ( \Selector26~2_combout  ) ) # ( !\Add1~5_sumout  & ( \Selector26~2_combout  ) ) # ( \Add1~5_sumout  & ( !\Selector26~2_combout  & ( (((!\WideOr3~2_combout ) # (!\Selector26~5_combout )) # 
// (\Selector26~1_combout )) # (\Selector26~3_combout ) ) ) ) # ( !\Add1~5_sumout  & ( !\Selector26~2_combout  & ( ((!\Selector26~5_combout ) # (\Selector26~1_combout )) # (\Selector26~3_combout ) ) ) )

	.dataa(!\Selector26~3_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!\WideOr3~2_combout ),
	.datad(!\Selector26~5_combout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~6 .extended_lut = "off";
defparam \Selector26~6 .lut_mask = 64'hFF77FFF7FFFFFFFF;
defparam \Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \AC[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[1] .is_wysiwyg = "true";
defparam \AC[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\state.ex_add~q  & (IR[2])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [2]))) ) + ( AC[2] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( (!\state.ex_add~q  & (IR[2])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [2]))) ) + ( AC[2] ) + ( \Add1~6  ))

	.dataa(!IR[2]),
	.datab(!\state.ex_add~q ),
	.datac(!AC[2]),
	.datad(!\altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000004477;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = ( \Selector24~0_combout  & ( \Add1~13_sumout  ) ) # ( !\Selector24~0_combout  & ( \Add1~13_sumout  & ( (!\Selector24~4_combout ) # ((!\WideOr3~2_combout ) # ((\Selector24~2_combout ) # (\Selector24~1_combout ))) ) ) ) # ( 
// \Selector24~0_combout  & ( !\Add1~13_sumout  ) ) # ( !\Selector24~0_combout  & ( !\Add1~13_sumout  & ( (!\Selector24~4_combout ) # ((\Selector24~2_combout ) # (\Selector24~1_combout )) ) ) )

	.dataa(!\Selector24~4_combout ),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector24~1_combout ),
	.datad(!\Selector24~2_combout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~5 .extended_lut = "off";
defparam \Selector24~5 .lut_mask = 64'hAFFFFFFFEFFFFFFF;
defparam \Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \AC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector24~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[3] .is_wysiwyg = "true";
defparam \AC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N57
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \shifter|auto_generated|sbit_w[20]~7_combout  = ( AC[4] & ( IR[4] & ( (!IR[0]) # (AC[5]) ) ) ) # ( !AC[4] & ( IR[4] & ( (IR[0] & AC[5]) ) ) ) # ( AC[4] & ( !IR[4] & ( (!IR[0]) # (AC[3]) ) ) ) # ( !AC[4] & ( !IR[4] & ( (IR[0] & AC[3]) ) ) )

	.dataa(!IR[0]),
	.datab(gnd),
	.datac(!AC[5]),
	.datad(!AC[3]),
	.datae(!AC[4]),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h0055AAFF0505AFAF;
defparam \shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \shifter|auto_generated|sbit_w[22]~2_combout  = ( AC[7] & ( (!IR[0] & (((AC[6])))) # (IR[0] & (((AC[5])) # (IR[4]))) ) ) # ( !AC[7] & ( (!IR[0] & (((AC[6])))) # (IR[0] & (!IR[4] & ((AC[5])))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[6]),
	.datad(!AC[5]),
	.datae(gnd),
	.dataf(!AC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[38]~27 (
// Equation(s):
// \shifter|auto_generated|sbit_w[38]~27_combout  = ( \shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[1]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[20]~7_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[24]~0_combout ))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[22]~2_combout  & ( (IR[1] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[20]~7_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[24]~0_combout )))) ) )

	.dataa(!IR[4]),
	.datab(!IR[1]),
	.datac(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datad(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[38]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[38]~27 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[38]~27 .lut_mask = 64'h01230123CDEFCDEF;
defparam \shifter|auto_generated|sbit_w[38]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N30
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \Selector27~0_combout  & ( \shifter|auto_generated|sbit_w[42]~25_combout  & ( (!IR[2]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[38]~27_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[46]~26_combout ))) ) ) ) # ( 
// \Selector27~0_combout  & ( !\shifter|auto_generated|sbit_w[42]~25_combout  & ( (IR[2] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[38]~27_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[46]~26_combout )))) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[46]~26_combout ),
	.datad(!\shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[42]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h000001450000ABEF;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \shifter|auto_generated|sbit_w[38]~27_combout  & ( (\Selector26~0_combout  & ((!IR[2] & (\shifter|auto_generated|sbit_w[34]~28_combout )) # (IR[2] & ((IR[4]))))) ) ) # ( !\shifter|auto_generated|sbit_w[38]~27_combout  & ( 
// (\shifter|auto_generated|sbit_w[34]~28_combout  & (!IR[2] & \Selector26~0_combout )) ) )

	.dataa(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datab(!IR[2]),
	.datac(!\Selector26~0_combout ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[38]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h0404040404070407;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \IO_DATA[2]~input (
	.i(IO_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[2]~input_o ));
// synopsys translate_off
defparam \IO_DATA[2]~input .bus_hold = "false";
defparam \IO_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( IR[2] & ( \state.ex_in2~q  & ( (\IO_DATA[2]~input_o ) # (\state.ex_loadi~DUPLICATE_q ) ) ) ) # ( !IR[2] & ( \state.ex_in2~q  & ( \IO_DATA[2]~input_o  ) ) ) # ( IR[2] & ( !\state.ex_in2~q  & ( \state.ex_loadi~DUPLICATE_q  ) ) )

	.dataa(!\state.ex_loadi~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IO_DATA[2]~input_o ),
	.datad(gnd),
	.datae(!IR[2]),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( AC[2] & ( \altsyncram_component|auto_generated|q_a [2] & ( (!\Selector25~3_combout  & \WideOr3~3_combout ) ) ) ) # ( !AC[2] & ( \altsyncram_component|auto_generated|q_a [2] & ( (!\state.ex_xor~q  & (!\Selector25~3_combout  & 
// \WideOr3~3_combout )) ) ) ) # ( AC[2] & ( !\altsyncram_component|auto_generated|q_a [2] & ( (!\state.ex_xor~q  & !\Selector25~3_combout ) ) ) ) # ( !AC[2] & ( !\altsyncram_component|auto_generated|q_a [2] & ( !\Selector25~3_combout  ) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(gnd),
	.datac(!\Selector25~3_combout ),
	.datad(!\WideOr3~3_combout ),
	.datae(!AC[2]),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'hF0F0A0A000A000F0;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( \Selector25~4_combout  & ( \Add1~9_sumout  & ( (((!\WideOr3~2_combout ) # (\Selector25~2_combout )) # (\Selector25~0_combout )) # (\Selector25~1_combout ) ) ) ) # ( !\Selector25~4_combout  & ( \Add1~9_sumout  ) ) # ( 
// \Selector25~4_combout  & ( !\Add1~9_sumout  & ( ((\Selector25~2_combout ) # (\Selector25~0_combout )) # (\Selector25~1_combout ) ) ) ) # ( !\Selector25~4_combout  & ( !\Add1~9_sumout  ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!\Selector25~0_combout ),
	.datac(!\Selector25~2_combout ),
	.datad(!\WideOr3~2_combout ),
	.datae(!\Selector25~4_combout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'hFFFF7F7FFFFFFF7F;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \AC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[2] .is_wysiwyg = "true";
defparam \AC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[19]~22 (
// Equation(s):
// \shifter|auto_generated|sbit_w[19]~22_combout  = ( AC[3] & ( (!IR[0]) # ((!IR[4] & (AC[2])) # (IR[4] & ((AC[4])))) ) ) # ( !AC[3] & ( (IR[0] & ((!IR[4] & (AC[2])) # (IR[4] & ((AC[4]))))) ) )

	.dataa(!AC[2]),
	.datab(!IR[4]),
	.datac(!AC[4]),
	.datad(!IR[0]),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[19]~22 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[19]~22 .lut_mask = 64'h00470047FF47FF47;
defparam \shifter|auto_generated|sbit_w[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~46 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~46_combout  = ( \shifter|auto_generated|sbit_w[17]~23_combout  & ( (IR[2] & (!IR[4] & ((IR[1]) # (\shifter|auto_generated|sbit_w[19]~22_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[17]~23_combout  & ( (IR[2] & 
// (!IR[4] & (\shifter|auto_generated|sbit_w[19]~22_combout  & !IR[1]))) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[19]~22_combout ),
	.datad(!IR[1]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[17]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~46 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~46 .lut_mask = 64'h0400040004440444;
defparam \shifter|auto_generated|sbit_w[55]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~45 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~45_combout  = ( \shifter|auto_generated|sbit_w[29]~16_combout  & ( (IR[4] & (IR[2] & ((\shifter|auto_generated|sbit_w[27]~13_combout ) # (IR[1])))) ) ) # ( !\shifter|auto_generated|sbit_w[29]~16_combout  & ( (!IR[1] & 
// (IR[4] & (\shifter|auto_generated|sbit_w[27]~13_combout  & IR[2]))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~45 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~45 .lut_mask = 64'h0002000200130013;
defparam \shifter|auto_generated|sbit_w[55]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = ( IR[7] & ( \shifter|auto_generated|sbit_w[55]~45_combout  & ( (!\state.ex_loadi~q  & !\Selector26~0_combout ) ) ) ) # ( !IR[7] & ( \shifter|auto_generated|sbit_w[55]~45_combout  & ( !\Selector26~0_combout  ) ) ) # ( IR[7] & ( 
// !\shifter|auto_generated|sbit_w[55]~45_combout  & ( (!\state.ex_loadi~q  & ((!\Selector26~0_combout ) # ((!\shifter|auto_generated|sbit_w[55]~44_combout  & !\shifter|auto_generated|sbit_w[55]~46_combout )))) ) ) ) # ( !IR[7] & ( 
// !\shifter|auto_generated|sbit_w[55]~45_combout  & ( (!\Selector26~0_combout ) # ((!\shifter|auto_generated|sbit_w[55]~44_combout  & !\shifter|auto_generated|sbit_w[55]~46_combout )) ) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(!\shifter|auto_generated|sbit_w[55]~44_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(!\shifter|auto_generated|sbit_w[55]~46_combout ),
	.datae(!IR[7]),
	.dataf(!\shifter|auto_generated|sbit_w[55]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~3 .extended_lut = "off";
defparam \Selector20~3 .lut_mask = 64'hFCF0A8A0F0F0A0A0;
defparam \Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( AC[7] ) + ( (!\state.ex_add~q  & ((IR[7]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [7])) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( AC[7] ) + ( (!\state.ex_add~q  & ((IR[7]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [7])) ) + ( \Add1~26  ))

	.dataa(!\altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\state.ex_add~q ),
	.datad(!AC[7]),
	.datae(gnd),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FA0A000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \altsyncram_component|auto_generated|q_a [7] & ( \WideOr3~0_combout  & ( (AC[7] & (((\WideOr3~1_combout ) # (\state.ex_or~q )) # (\state.ex_and~q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [7] & ( \WideOr3~0_combout 
//  & ( (AC[7] & ((\WideOr3~1_combout ) # (\state.ex_or~q ))) ) ) ) # ( \altsyncram_component|auto_generated|q_a [7] & ( !\WideOr3~0_combout  & ( (AC[7] & ((\state.ex_or~q ) # (\state.ex_and~q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [7] & ( 
// !\WideOr3~0_combout  & ( (\state.ex_or~q  & AC[7]) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[7]),
	.datad(!\WideOr3~1_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h03030707030F070F;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Add1~29_sumout  & ( \Selector20~0_combout  ) ) # ( !\Add1~29_sumout  & ( \Selector20~0_combout  ) ) # ( \Add1~29_sumout  & ( !\Selector20~0_combout  & ( ((!\Selector20~1_combout ) # ((!\WideOr3~2_combout ) # 
// (!\Selector20~3_combout ))) # (\Selector20~4_combout ) ) ) ) # ( !\Add1~29_sumout  & ( !\Selector20~0_combout  & ( ((!\Selector20~1_combout ) # (!\Selector20~3_combout )) # (\Selector20~4_combout ) ) ) )

	.dataa(!\Selector20~4_combout ),
	.datab(!\Selector20~1_combout ),
	.datac(!\WideOr3~2_combout ),
	.datad(!\Selector20~3_combout ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'hFFDDFFFDFFFFFFFF;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \AC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[7] .is_wysiwyg = "true";
defparam \AC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[37]~19 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~19_combout  = ( IR[0] & ( (IR[1] & (IR[4] & AC[8])) ) ) # ( !IR[0] & ( (IR[1] & (IR[4] & AC[7])) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!AC[8]),
	.datad(!AC[7]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~19 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[37]~19 .lut_mask = 64'h0011001101010101;
defparam \shifter|auto_generated|sbit_w[37]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[53]~40 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~40_combout  = ( IR[0] & ( AC[2] & ( (!IR[1] & ((IR[4]) # (AC[0]))) ) ) ) # ( !IR[0] & ( AC[2] & ( (!IR[1] & AC[1]) ) ) ) # ( IR[0] & ( !AC[2] & ( (!IR[1] & (AC[0] & !IR[4])) ) ) ) # ( !IR[0] & ( !AC[2] & ( (!IR[1] & 
// AC[1]) ) ) )

	.dataa(!IR[1]),
	.datab(!AC[0]),
	.datac(!AC[1]),
	.datad(!IR[4]),
	.datae(!IR[0]),
	.dataf(!AC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~40 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[53]~40 .lut_mask = 64'h0A0A22000A0A22AA;
defparam \shifter|auto_generated|sbit_w[53]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[53]~41 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~41_combout  = ( \shifter|auto_generated|sbit_w[53]~40_combout  & ( \shifter|auto_generated|sbit_w[37]~18_combout  & ( (IR[4] & IR[2]) ) ) ) # ( !\shifter|auto_generated|sbit_w[53]~40_combout  & ( 
// \shifter|auto_generated|sbit_w[37]~18_combout  & ( IR[2] ) ) ) # ( \shifter|auto_generated|sbit_w[53]~40_combout  & ( !\shifter|auto_generated|sbit_w[37]~18_combout  & ( (!IR[2] & (!\shifter|auto_generated|sbit_w[37]~19_combout  & 
// ((!\shifter|auto_generated|sbit_w[37]~20_combout )))) # (IR[2] & (((IR[4])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[53]~40_combout  & ( !\shifter|auto_generated|sbit_w[37]~18_combout  & ( ((!\shifter|auto_generated|sbit_w[37]~19_combout  & 
// !\shifter|auto_generated|sbit_w[37]~20_combout )) # (IR[2]) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[37]~19_combout ),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[53]~40_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[37]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~41 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[53]~41 .lut_mask = 64'hA0FFA03300FF0033;
defparam \shifter|auto_generated|sbit_w[53]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \shifter|auto_generated|sbit_w[53]~41_combout  & ( (\Selector16~1_combout  & \shifter|auto_generated|sbit_w[53]~39_combout ) ) ) # ( !\shifter|auto_generated|sbit_w[53]~41_combout  & ( \Selector16~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector16~1_combout ),
	.datad(!\shifter|auto_generated|sbit_w[53]~39_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[53]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( AC[8] ) + ( (!\state.ex_add~q  & ((IR[8]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [8])) ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( AC[8] ) + ( (!\state.ex_add~q  & ((IR[8]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [8])) ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [8]),
	.datad(!AC[8]),
	.datae(gnd),
	.dataf(!IR[8]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\state.ex_add~q  & ((IR[9]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [9])) ) + ( AC[9] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!\state.ex_add~q  & ((IR[9]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [9])) ) + ( AC[9] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [9]),
	.datad(!IR[9]),
	.datae(gnd),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [10]))) ) + ( AC[10] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [10]))) ) + ( AC[10] ) + ( \Add1~38  ))

	.dataa(!IR[10]),
	.datab(!\state.ex_add~q ),
	.datac(!AC[10]),
	.datad(!\altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F000004477;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [11]))) ) + ( AC[11] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [11]))) ) + ( AC[11] ) + ( \Add1~42  ))

	.dataa(!IR[10]),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AC[11]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF0000004747;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( AC[12] ) + ( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [12]))) ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( AC[12] ) + ( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [12]))) ) + ( \Add1~46  ))

	.dataa(!IR[10]),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!AC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [13]))) ) + ( AC[13] ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( (!\state.ex_add~q  & (IR[10])) # (\state.ex_add~q  & ((\altsyncram_component|auto_generated|q_a [13]))) ) + ( AC[13] ) + ( \Add1~50  ))

	.dataa(!IR[10]),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AC[13]),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000004747;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = ( \Add1~53_sumout  & ( ((!\WideOr3~2_combout ) # ((!\Selector14~3_combout ) # (\Selector14~1_combout ))) # (\Selector14~0_combout ) ) ) # ( !\Add1~53_sumout  & ( ((!\Selector14~3_combout ) # (\Selector14~1_combout )) # 
// (\Selector14~0_combout ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector14~3_combout ),
	.datad(!\Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~4 .extended_lut = "off";
defparam \Selector14~4 .lut_mask = 64'hF5FFF5FFFDFFFDFF;
defparam \Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N41
dffeas \AC[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[13] .is_wysiwyg = "true";
defparam \AC[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[14],AC[13],AC[12],AC[11],AC[10]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_7p24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000FFFE000142A394E739CE7A9D0639D8C5A547211BD18C2";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \IR[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N47
dffeas \PC_stack[9][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][10] .is_wysiwyg = "true";
defparam \PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \PC_stack[8][10]~feeder (
// Equation(s):
// \PC_stack[8][10]~feeder_combout  = \PC_stack[9][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[9][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][10]~feeder .extended_lut = "off";
defparam \PC_stack[8][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N2
dffeas \PC_stack[8][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][10]~feeder_combout ),
	.asdata(\PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][10] .is_wysiwyg = "true";
defparam \PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \PC_stack[7][10]~feeder (
// Equation(s):
// \PC_stack[7][10]~feeder_combout  = \PC_stack[8][10]~q 

	.dataa(!\PC_stack[8][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][10]~feeder .extended_lut = "off";
defparam \PC_stack[7][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \PC_stack[7][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][10]~feeder_combout ),
	.asdata(\PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][10] .is_wysiwyg = "true";
defparam \PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \PC_stack[6][10]~feeder (
// Equation(s):
// \PC_stack[6][10]~feeder_combout  = \PC_stack[7][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[7][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][10]~feeder .extended_lut = "off";
defparam \PC_stack[6][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \PC_stack[6][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][10]~feeder_combout ),
	.asdata(\PC_stack[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][10] .is_wysiwyg = "true";
defparam \PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N21
cyclonev_lcell_comb \PC_stack[5][10]~feeder (
// Equation(s):
// \PC_stack[5][10]~feeder_combout  = \PC_stack[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][10]~feeder .extended_lut = "off";
defparam \PC_stack[5][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \PC_stack[5][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][10]~feeder_combout ),
	.asdata(\PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][10] .is_wysiwyg = "true";
defparam \PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \PC_stack[4][10]~feeder (
// Equation(s):
// \PC_stack[4][10]~feeder_combout  = \PC_stack[5][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][10]~feeder .extended_lut = "off";
defparam \PC_stack[4][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \PC_stack[4][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][10]~feeder_combout ),
	.asdata(\PC_stack[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][10] .is_wysiwyg = "true";
defparam \PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \PC_stack[3][10]~feeder (
// Equation(s):
// \PC_stack[3][10]~feeder_combout  = \PC_stack[4][10]~q 

	.dataa(!\PC_stack[4][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][10]~feeder .extended_lut = "off";
defparam \PC_stack[3][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \PC_stack[3][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][10]~feeder_combout ),
	.asdata(\PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][10] .is_wysiwyg = "true";
defparam \PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \PC_stack[2][10]~feeder (
// Equation(s):
// \PC_stack[2][10]~feeder_combout  = \PC_stack[3][10]~q 

	.dataa(!\PC_stack[3][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][10]~feeder .extended_lut = "off";
defparam \PC_stack[2][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N59
dffeas \PC_stack[2][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][10]~feeder_combout ),
	.asdata(\PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][10] .is_wysiwyg = "true";
defparam \PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \PC_stack[1][10]~feeder (
// Equation(s):
// \PC_stack[1][10]~feeder_combout  = \PC_stack[2][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][10]~feeder .extended_lut = "off";
defparam \PC_stack[1][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \PC_stack[1][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][10]~feeder_combout ),
	.asdata(\PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][10] .is_wysiwyg = "true";
defparam \PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \PC_stack[0][10]~feeder (
// Equation(s):
// \PC_stack[0][10]~feeder_combout  = \PC_stack[1][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][10]~feeder .extended_lut = "off";
defparam \PC_stack[0][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \PC_stack[0][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][10]~feeder_combout ),
	.asdata(PC[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][10] .is_wysiwyg = "true";
defparam \PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.decode~q  & ( \altsyncram_component|auto_generated|q_a [9] ) ) # ( !\state.decode~q  & ( (!\state.ex_iload~DUPLICATE_q  & ((!\state.ex_istore2~DUPLICATE_q  & (IR[9])) # (\state.ex_istore2~DUPLICATE_q  & 
// ((\altsyncram_component|auto_generated|q_a [9]))))) # (\state.ex_iload~DUPLICATE_q  & (((\altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.ex_istore2~DUPLICATE_q ),
	.datac(!IR[9]),
	.datad(!\altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N58
dffeas \PC_stack[9][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][7] .is_wysiwyg = "true";
defparam \PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \PC_stack[8][7]~feeder (
// Equation(s):
// \PC_stack[8][7]~feeder_combout  = ( \PC_stack[9][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][7]~feeder .extended_lut = "off";
defparam \PC_stack[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \PC_stack[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][7]~feeder_combout ),
	.asdata(\PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][7] .is_wysiwyg = "true";
defparam \PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \PC_stack[7][7]~feeder (
// Equation(s):
// \PC_stack[7][7]~feeder_combout  = \PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][7]~feeder .extended_lut = "off";
defparam \PC_stack[7][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N35
dffeas \PC_stack[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][7]~feeder_combout ),
	.asdata(\PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][7] .is_wysiwyg = "true";
defparam \PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \PC_stack[6][7]~feeder (
// Equation(s):
// \PC_stack[6][7]~feeder_combout  = \PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][7]~feeder .extended_lut = "off";
defparam \PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \PC_stack[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][7]~feeder_combout ),
	.asdata(\PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][7] .is_wysiwyg = "true";
defparam \PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \PC_stack[5][7]~feeder (
// Equation(s):
// \PC_stack[5][7]~feeder_combout  = \PC_stack[6][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][7]~feeder .extended_lut = "off";
defparam \PC_stack[5][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \PC_stack[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][7]~feeder_combout ),
	.asdata(\PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][7] .is_wysiwyg = "true";
defparam \PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \PC_stack[4][7]~feeder (
// Equation(s):
// \PC_stack[4][7]~feeder_combout  = \PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][7]~feeder .extended_lut = "off";
defparam \PC_stack[4][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \PC_stack[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][7]~feeder_combout ),
	.asdata(\PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][7] .is_wysiwyg = "true";
defparam \PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \PC_stack[3][7]~feeder (
// Equation(s):
// \PC_stack[3][7]~feeder_combout  = \PC_stack[4][7]~q 

	.dataa(!\PC_stack[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][7]~feeder .extended_lut = "off";
defparam \PC_stack[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \PC_stack[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][7]~feeder_combout ),
	.asdata(\PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][7] .is_wysiwyg = "true";
defparam \PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \PC_stack[2][7]~feeder (
// Equation(s):
// \PC_stack[2][7]~feeder_combout  = \PC_stack[3][7]~q 

	.dataa(!\PC_stack[3][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][7]~feeder .extended_lut = "off";
defparam \PC_stack[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \PC_stack[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][7]~feeder_combout ),
	.asdata(\PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][7] .is_wysiwyg = "true";
defparam \PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \PC_stack[1][7]~feeder (
// Equation(s):
// \PC_stack[1][7]~feeder_combout  = \PC_stack[2][7]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][7]~feeder .extended_lut = "off";
defparam \PC_stack[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \PC_stack[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][7]~feeder_combout ),
	.asdata(\PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][7] .is_wysiwyg = "true";
defparam \PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \PC_stack[0][7]~feeder (
// Equation(s):
// \PC_stack[0][7]~feeder_combout  = \PC_stack[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][7]~feeder .extended_lut = "off";
defparam \PC_stack[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N14
dffeas \PC_stack[0][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][7]~feeder_combout ),
	.asdata(PC[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][7] .is_wysiwyg = "true";
defparam \PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( IR[7] & ( \altsyncram_component|auto_generated|q_a [7] ) ) # ( !IR[7] & ( \altsyncram_component|auto_generated|q_a [7] & ( ((\state.decode~q ) # (\state.ex_istore2~DUPLICATE_q )) # (\state.ex_iload~DUPLICATE_q ) ) ) ) # ( IR[7] & 
// ( !\altsyncram_component|auto_generated|q_a [7] & ( (!\state.ex_iload~DUPLICATE_q  & (!\state.ex_istore2~DUPLICATE_q  & !\state.decode~q )) ) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.ex_istore2~DUPLICATE_q ),
	.datac(!\state.decode~q ),
	.datad(gnd),
	.datae(!IR[7]),
	.dataf(!\altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000080807F7FFFFF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Selector4~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~29_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][7]~q )))) ) ) # ( !\Selector4~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & ((\Add0~29_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][7]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\PC_stack[0][7]~q ),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N53
dffeas \PC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \PC_stack[9][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][9] .is_wysiwyg = "true";
defparam \PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \PC_stack[8][9]~feeder (
// Equation(s):
// \PC_stack[8][9]~feeder_combout  = \PC_stack[9][9]~q 

	.dataa(!\PC_stack[9][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][9]~feeder .extended_lut = "off";
defparam \PC_stack[8][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \PC_stack[8][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][9]~feeder_combout ),
	.asdata(\PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][9] .is_wysiwyg = "true";
defparam \PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \PC_stack[7][9]~feeder (
// Equation(s):
// \PC_stack[7][9]~feeder_combout  = \PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][9]~feeder .extended_lut = "off";
defparam \PC_stack[7][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \PC_stack[7][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][9]~feeder_combout ),
	.asdata(\PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][9] .is_wysiwyg = "true";
defparam \PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \PC_stack[6][9]~feeder (
// Equation(s):
// \PC_stack[6][9]~feeder_combout  = \PC_stack[7][9]~q 

	.dataa(!\PC_stack[7][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][9]~feeder .extended_lut = "off";
defparam \PC_stack[6][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \PC_stack[6][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][9]~feeder_combout ),
	.asdata(\PC_stack[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][9] .is_wysiwyg = "true";
defparam \PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \PC_stack[5][9]~feeder (
// Equation(s):
// \PC_stack[5][9]~feeder_combout  = \PC_stack[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][9]~feeder .extended_lut = "off";
defparam \PC_stack[5][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \PC_stack[5][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][9]~feeder_combout ),
	.asdata(\PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][9] .is_wysiwyg = "true";
defparam \PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \PC_stack[4][9]~feeder (
// Equation(s):
// \PC_stack[4][9]~feeder_combout  = \PC_stack[5][9]~q 

	.dataa(!\PC_stack[5][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][9]~feeder .extended_lut = "off";
defparam \PC_stack[4][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N41
dffeas \PC_stack[4][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][9]~feeder_combout ),
	.asdata(\PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][9] .is_wysiwyg = "true";
defparam \PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \PC_stack[3][9]~feeder (
// Equation(s):
// \PC_stack[3][9]~feeder_combout  = \PC_stack[4][9]~q 

	.dataa(gnd),
	.datab(!\PC_stack[4][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][9]~feeder .extended_lut = "off";
defparam \PC_stack[3][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \PC_stack[3][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][9]~feeder_combout ),
	.asdata(\PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][9] .is_wysiwyg = "true";
defparam \PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \PC_stack[2][9]~feeder (
// Equation(s):
// \PC_stack[2][9]~feeder_combout  = \PC_stack[3][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][9]~feeder .extended_lut = "off";
defparam \PC_stack[2][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \PC_stack[2][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][9]~feeder_combout ),
	.asdata(\PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][9] .is_wysiwyg = "true";
defparam \PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \PC_stack[1][9]~feeder (
// Equation(s):
// \PC_stack[1][9]~feeder_combout  = \PC_stack[2][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][9]~feeder .extended_lut = "off";
defparam \PC_stack[1][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N47
dffeas \PC_stack[1][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][9]~feeder_combout ),
	.asdata(\PC_stack[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][9] .is_wysiwyg = "true";
defparam \PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \PC_stack[0][9]~feeder (
// Equation(s):
// \PC_stack[0][9]~feeder_combout  = \PC_stack[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][9]~feeder .extended_lut = "off";
defparam \PC_stack[0][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \PC_stack[0][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][9]~feeder_combout ),
	.asdata(PC[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][9] .is_wysiwyg = "true";
defparam \PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \PC_stack[0][9]~q  & ( \state.ex_return~q  ) ) # ( \PC_stack[0][9]~q  & ( !\state.ex_return~q  & ( (!\state.fetch~DUPLICATE_q  & (\Selector2~0_combout )) # (\state.fetch~DUPLICATE_q  & ((\Add0~37_sumout ))) ) ) ) # ( 
// !\PC_stack[0][9]~q  & ( !\state.ex_return~q  & ( (!\state.fetch~DUPLICATE_q  & (\Selector2~0_combout )) # (\state.fetch~DUPLICATE_q  & ((\Add0~37_sumout ))) ) ) )

	.dataa(!\Selector2~0_combout ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\Add0~37_sumout ),
	.datad(gnd),
	.datae(!\PC_stack[0][9]~q ),
	.dataf(!\state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h474747470000FFFF;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N20
dffeas \PC[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( (((\state.ex_istore2~q ) # (IR[10])) # (\state.ex_iload~DUPLICATE_q )) # (\state.decode~q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( (!\state.decode~q  & 
// (!\state.ex_iload~DUPLICATE_q  & (IR[10] & !\state.ex_istore2~q ))) ) )

	.dataa(!\state.decode~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!IR[10]),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Selector1~0_combout  & ( (!\state.ex_return~q  & (((!\state.fetch~DUPLICATE_q ) # (\Add0~41_sumout )))) # (\state.ex_return~q  & (\PC_stack[0][10]~q )) ) ) # ( !\Selector1~0_combout  & ( (!\state.ex_return~q  & 
// (((\state.fetch~DUPLICATE_q  & \Add0~41_sumout )))) # (\state.ex_return~q  & (\PC_stack[0][10]~q )) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\PC_stack[0][10]~q ),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(!\Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N59
dffeas \PC[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \next_mem_addr[10]~10 (
// Equation(s):
// \next_mem_addr[10]~10_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( (!\state.fetch~DUPLICATE_q  & (((!\WideNor0~combout )) # (IR[10]))) # (\state.fetch~DUPLICATE_q  & (((PC[10])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & 
// ( (!\state.fetch~DUPLICATE_q  & (IR[10] & (\WideNor0~combout ))) # (\state.fetch~DUPLICATE_q  & (((PC[10])))) ) )

	.dataa(!IR[10]),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\WideNor0~combout ),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[10]~10 .extended_lut = "off";
defparam \next_mem_addr[10]~10 .lut_mask = 64'h04370437C4F7C4F7;
defparam \next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \IR[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \next_mem_addr[9]~9 (
// Equation(s):
// \next_mem_addr[9]~9_combout  = ( \altsyncram_component|auto_generated|q_a [9] & ( PC[9] & ( ((!\WideNor0~combout ) # (IR[9])) # (\state.fetch~DUPLICATE_q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( PC[9] & ( ((\WideNor0~combout  & 
// IR[9])) # (\state.fetch~DUPLICATE_q ) ) ) ) # ( \altsyncram_component|auto_generated|q_a [9] & ( !PC[9] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # (IR[9]))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( !PC[9] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & IR[9])) ) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\WideNor0~combout ),
	.datad(!IR[9]),
	.datae(!\altsyncram_component|auto_generated|q_a [9]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[9]~9 .extended_lut = "off";
defparam \next_mem_addr[9]~9 .lut_mask = 64'h000AA0AA555FF5FF;
defparam \next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N43
dffeas \IR[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \state.decode~q  & ( \altsyncram_component|auto_generated|q_a [8] ) ) # ( !\state.decode~q  & ( (!\state.ex_iload~DUPLICATE_q  & ((!\state.ex_istore2~DUPLICATE_q  & (IR[8])) # (\state.ex_istore2~DUPLICATE_q  & 
// ((\altsyncram_component|auto_generated|q_a [8]))))) # (\state.ex_iload~DUPLICATE_q  & (((\altsyncram_component|auto_generated|q_a [8])))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.ex_istore2~DUPLICATE_q ),
	.datac(!IR[8]),
	.datad(!\altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Add0~33_sumout  & ( \state.ex_return~q  & ( \PC_stack[0][8]~q  ) ) ) # ( !\Add0~33_sumout  & ( \state.ex_return~q  & ( \PC_stack[0][8]~q  ) ) ) # ( \Add0~33_sumout  & ( !\state.ex_return~q  & ( (\state.fetch~DUPLICATE_q ) # 
// (\Selector3~0_combout ) ) ) ) # ( !\Add0~33_sumout  & ( !\state.ex_return~q  & ( (\Selector3~0_combout  & !\state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\PC_stack[0][8]~q ),
	.datab(!\Selector3~0_combout ),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Add0~33_sumout ),
	.dataf(!\state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h30303F3F55555555;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \PC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \next_mem_addr[8]~8 (
// Equation(s):
// \next_mem_addr[8]~8_combout  = ( IR[8] & ( (!\state.fetch~DUPLICATE_q  & (((\altsyncram_component|auto_generated|q_a [8])) # (\WideNor0~combout ))) # (\state.fetch~DUPLICATE_q  & (((PC[8])))) ) ) # ( !IR[8] & ( (!\state.fetch~DUPLICATE_q  & 
// (!\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [8])))) # (\state.fetch~DUPLICATE_q  & (((PC[8])))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!PC[8]),
	.datad(!\altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!IR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[8]~8 .extended_lut = "off";
defparam \next_mem_addr[8]~8 .lut_mask = 64'h038B038B47CF47CF;
defparam \next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \IR[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \next_mem_addr[7]~7 (
// Equation(s):
// \next_mem_addr[7]~7_combout  = ( \altsyncram_component|auto_generated|q_a [7] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # ((IR[7])))) # (\state.fetch~DUPLICATE_q  & (((PC[7])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [7] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & (IR[7]))) # (\state.fetch~DUPLICATE_q  & (((PC[7])))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!IR[7]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[7]~7 .extended_lut = "off";
defparam \next_mem_addr[7]~7 .lut_mask = 64'h043704378CBF8CBF;
defparam \next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( AC[5] & ( (((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( AC[5] & ( 
// ((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_and~q ),
	.datad(!\WideOr3~1_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [5]),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0000000033773F7F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \IO_DATA[5]~input (
	.i(IO_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[5]~input_o ));
// synopsys translate_off
defparam \IO_DATA[5]~input .bus_hold = "false";
defparam \IO_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \state.ex_in2~q  & ( ((IR[5] & \state.ex_loadi~q )) # (\IO_DATA[5]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (IR[5] & \state.ex_loadi~q ) ) )

	.dataa(gnd),
	.datab(!IR[5]),
	.datac(!\IO_DATA[5]~input_o ),
	.datad(!\state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \shifter|auto_generated|sbit_w[61]~37_combout  & ( \shifter|auto_generated|sbit_w[61]~38_combout  & ( (!\Selector27~0_combout  & ((!\Selector26~0_combout ) # ((\shifter|auto_generated|sbit_w[53]~41_combout  & 
// !\shifter|auto_generated|sbit_w[53]~39_combout )))) ) ) ) # ( !\shifter|auto_generated|sbit_w[61]~37_combout  & ( \shifter|auto_generated|sbit_w[61]~38_combout  & ( (!\Selector27~0_combout  & ((!\Selector26~0_combout ) # 
// ((\shifter|auto_generated|sbit_w[53]~41_combout  & !\shifter|auto_generated|sbit_w[53]~39_combout )))) ) ) ) # ( \shifter|auto_generated|sbit_w[61]~37_combout  & ( !\shifter|auto_generated|sbit_w[61]~38_combout  & ( (!\Selector27~0_combout  & 
// ((!\Selector26~0_combout ) # ((\shifter|auto_generated|sbit_w[53]~41_combout  & !\shifter|auto_generated|sbit_w[53]~39_combout )))) ) ) ) # ( !\shifter|auto_generated|sbit_w[61]~37_combout  & ( !\shifter|auto_generated|sbit_w[61]~38_combout  & ( 
// (!\Selector26~0_combout ) # ((\shifter|auto_generated|sbit_w[53]~41_combout  & !\shifter|auto_generated|sbit_w[53]~39_combout )) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\shifter|auto_generated|sbit_w[53]~41_combout ),
	.datac(!\shifter|auto_generated|sbit_w[53]~39_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\shifter|auto_generated|sbit_w[61]~37_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[61]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'hFF30AA20AA20AA20;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( AC[5] & ( (!\state.ex_or~q  & !\state.ex_load~q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( AC[5] & ( !\state.ex_xor~q  ) ) ) # ( 
// \altsyncram_component|auto_generated|q_a [5] & ( !AC[5] & ( (!\state.ex_xor~q  & (!\state.ex_or~q  & !\state.ex_load~q )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( !AC[5] ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\state.ex_or~q ),
	.datac(gnd),
	.datad(!\state.ex_load~q ),
	.datae(!\altsyncram_component|auto_generated|q_a [5]),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'hFFFF8800AAAACC00;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( \Add1~21_sumout  & ( \Selector22~2_combout  & ( ((!\WideOr3~2_combout ) # ((!\Selector22~3_combout ) # (\Selector22~1_combout ))) # (\Selector22~0_combout ) ) ) ) # ( !\Add1~21_sumout  & ( \Selector22~2_combout  & ( 
// ((!\Selector22~3_combout ) # (\Selector22~1_combout )) # (\Selector22~0_combout ) ) ) ) # ( \Add1~21_sumout  & ( !\Selector22~2_combout  ) ) # ( !\Add1~21_sumout  & ( !\Selector22~2_combout  ) )

	.dataa(!\Selector22~0_combout ),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector22~1_combout ),
	.datad(!\Selector22~3_combout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'hFFFFFFFFFF5FFFDF;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N20
dffeas \AC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[5] .is_wysiwyg = "true";
defparam \AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[21]~32 (
// Equation(s):
// \shifter|auto_generated|sbit_w[21]~32_combout  = ( AC[6] & ( (!IR[0] & (((AC[5])))) # (IR[0] & (((AC[4])) # (IR[4]))) ) ) # ( !AC[6] & ( (!IR[0] & (((AC[5])))) # (IR[0] & (!IR[4] & ((AC[4])))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[5]),
	.datad(!AC[4]),
	.datae(gnd),
	.dataf(!AC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[21]~32 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[21]~32 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \shifter|auto_generated|sbit_w[21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[35]~34 (
// Equation(s):
// \shifter|auto_generated|sbit_w[35]~34_combout  = ( \shifter|auto_generated|sbit_w[19]~22_combout  & ( (!IR[1]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[17]~23_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[21]~32_combout ))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[19]~22_combout  & ( (IR[1] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[17]~23_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[21]~32_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[21]~32_combout ),
	.datad(!\shifter|auto_generated|sbit_w[17]~23_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[19]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[35]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[35]~34 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[35]~34 .lut_mask = 64'h01450145ABEFABEF;
defparam \shifter|auto_generated|sbit_w[35]~34 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \IO_DATA[11]~input (
	.i(IO_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[11]~input_o ));
// synopsys translate_off
defparam \IO_DATA[11]~input .bus_hold = "false";
defparam \IO_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( \IO_DATA[11]~input_o  & ( \altsyncram_component|auto_generated|q_a [11] & ( (!\Selector16~2_combout  & (!\state.ex_in2~q  & ((!\state.ex_xor~q ) # (AC[11])))) ) ) ) # ( !\IO_DATA[11]~input_o  & ( 
// \altsyncram_component|auto_generated|q_a [11] & ( (!\Selector16~2_combout  & ((!\state.ex_xor~q ) # (AC[11]))) ) ) ) # ( \IO_DATA[11]~input_o  & ( !\altsyncram_component|auto_generated|q_a [11] & ( (!\Selector16~2_combout  & (!\state.ex_in2~q  & 
// ((!\state.ex_xor~q ) # (!AC[11])))) ) ) ) # ( !\IO_DATA[11]~input_o  & ( !\altsyncram_component|auto_generated|q_a [11] & ( (!\Selector16~2_combout  & ((!\state.ex_xor~q ) # (!AC[11]))) ) ) )

	.dataa(!\Selector16~2_combout ),
	.datab(!\state.ex_xor~q ),
	.datac(!AC[11]),
	.datad(!\state.ex_in2~q ),
	.datae(!\IO_DATA[11]~input_o ),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'hA8A8A8008A8A8A00;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = ( \WideOr3~3_combout  & ( \Selector16~3_combout  & ( ((!\shifter|auto_generated|sbit_w[35]~34_combout ) # (!\Selector16~1_combout )) # (IR[2]) ) ) ) # ( !\WideOr3~3_combout  & ( \Selector16~3_combout  & ( 
// (!\altsyncram_component|auto_generated|q_a [11] & (((!\shifter|auto_generated|sbit_w[35]~34_combout ) # (!\Selector16~1_combout )) # (IR[2]))) ) ) )

	.dataa(!IR[2]),
	.datab(!\shifter|auto_generated|sbit_w[35]~34_combout ),
	.datac(!\Selector16~1_combout ),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(!\WideOr3~3_combout ),
	.dataf(!\Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~4 .extended_lut = "off";
defparam \Selector16~4 .lut_mask = 64'h00000000FD00FDFD;
defparam \Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[59]~48 (
// Equation(s):
// \shifter|auto_generated|sbit_w[59]~48_combout  = ( \shifter|auto_generated|sbit_w[43]~31_combout  & ( (IR[2] & ((!IR[4] & (\shifter|auto_generated|sbit_w[39]~33_combout )) # (IR[4] & ((AC[15]))))) ) ) # ( !\shifter|auto_generated|sbit_w[43]~31_combout  & 
// ( (!IR[2]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[39]~33_combout )) # (IR[4] & ((AC[15])))) ) )

	.dataa(!IR[4]),
	.datab(!\shifter|auto_generated|sbit_w[39]~33_combout ),
	.datac(!IR[2]),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[43]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[59]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[59]~48 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[59]~48 .lut_mask = 64'hF2F7F2F702070207;
defparam \shifter|auto_generated|sbit_w[59]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ( \Add1~45_sumout  & ( \shifter|auto_generated|sbit_w[59]~48_combout  & ( ((!\WideOr3~2_combout ) # ((!\Selector16~4_combout ) # (\Selector16~0_combout ))) # (\Selector26~0_combout ) ) ) ) # ( !\Add1~45_sumout  & ( 
// \shifter|auto_generated|sbit_w[59]~48_combout  & ( ((!\Selector16~4_combout ) # (\Selector16~0_combout )) # (\Selector26~0_combout ) ) ) ) # ( \Add1~45_sumout  & ( !\shifter|auto_generated|sbit_w[59]~48_combout  & ( (!\WideOr3~2_combout ) # 
// ((!\Selector16~4_combout ) # (\Selector16~0_combout )) ) ) ) # ( !\Add1~45_sumout  & ( !\shifter|auto_generated|sbit_w[59]~48_combout  & ( (!\Selector16~4_combout ) # (\Selector16~0_combout ) ) ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector16~0_combout ),
	.datad(!\Selector16~4_combout ),
	.datae(!\Add1~45_sumout ),
	.dataf(!\shifter|auto_generated|sbit_w[59]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~5 .extended_lut = "off";
defparam \Selector16~5 .lut_mask = 64'hFF0FFFCFFF5FFFDF;
defparam \Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \AC[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[11] .is_wysiwyg = "true";
defparam \AC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \shifter|auto_generated|sbit_w[28]~4_combout  = ( AC[12] & ( (!IR[0]) # ((!IR[4] & (AC[11])) # (IR[4] & ((AC[13])))) ) ) # ( !AC[12] & ( (IR[0] & ((!IR[4] & (AC[11])) # (IR[4] & ((AC[13]))))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[11]),
	.datad(!AC[13]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h02130213CEDFCEDF;
defparam \shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[62]~43 (
// Equation(s):
// \shifter|auto_generated|sbit_w[62]~43_combout  = ( IR[1] & ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[4] & ((!IR[2]))) # (IR[4] & (AC[15])) ) ) ) # ( !IR[1] & ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[2] & 
// (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[2] & (AC[15] & ((IR[4])))) ) ) ) # ( IR[1] & ( !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (AC[15] & IR[4]) ) ) ) # ( !IR[1] & ( !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[2] & 
// (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[2] & (AC[15] & ((IR[4])))) ) ) )

	.dataa(!AC[15]),
	.datab(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datac(!IR[4]),
	.datad(!IR[2]),
	.datae(!IR[1]),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[62]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[62]~43 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[62]~43 .lut_mask = 64'h330505053305F505;
defparam \shifter|auto_generated|sbit_w[62]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \shifter|auto_generated|sbit_w[42]~25_combout  & ( (\Selector26~0_combout  & (((!IR[4] & IR[2])) # (\shifter|auto_generated|sbit_w[62]~43_combout ))) ) ) # ( !\shifter|auto_generated|sbit_w[42]~25_combout  & ( 
// (\shifter|auto_generated|sbit_w[62]~43_combout  & \Selector26~0_combout ) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[62]~43_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[42]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h000F000F002F002F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \IO_DATA[14]~input (
	.i(IO_DATA[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[14]~input_o ));
// synopsys translate_off
defparam \IO_DATA[14]~input .bus_hold = "false";
defparam \IO_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \state.ex_xor~q  & ( \altsyncram_component|auto_generated|q_a [14] & ( (!\Selector16~2_combout  & (AC[14] & ((!\state.ex_in2~q ) # (!\IO_DATA[14]~input_o )))) ) ) ) # ( !\state.ex_xor~q  & ( 
// \altsyncram_component|auto_generated|q_a [14] & ( (!\Selector16~2_combout  & ((!\state.ex_in2~q ) # (!\IO_DATA[14]~input_o ))) ) ) ) # ( \state.ex_xor~q  & ( !\altsyncram_component|auto_generated|q_a [14] & ( (!\Selector16~2_combout  & (!AC[14] & 
// ((!\state.ex_in2~q ) # (!\IO_DATA[14]~input_o )))) ) ) ) # ( !\state.ex_xor~q  & ( !\altsyncram_component|auto_generated|q_a [14] & ( (!\Selector16~2_combout  & ((!\state.ex_in2~q ) # (!\IO_DATA[14]~input_o ))) ) ) )

	.dataa(!\Selector16~2_combout ),
	.datab(!\state.ex_in2~q ),
	.datac(!AC[14]),
	.datad(!\IO_DATA[14]~input_o ),
	.datae(!\state.ex_xor~q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'hAA88A080AA880A08;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \altsyncram_component|auto_generated|q_a [14] & ( \Selector13~1_combout  & ( (\WideOr3~3_combout  & ((!AC[14]) # ((!\state.ex_and~q  & \Selector27~5_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [14] & ( 
// \Selector13~1_combout  & ( (!AC[14]) # (\Selector27~5_combout ) ) ) )

	.dataa(!AC[14]),
	.datab(!\WideOr3~3_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\Selector27~5_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h00000000AAFF2232;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\state.ex_add~q  & ((IR[10]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [14])) ) + ( AC[14] ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( (!\state.ex_add~q  & ((IR[10]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [14])) ) + ( AC[14] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [14]),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!AC[14]),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( \Selector13~2_combout  & ( \Add1~57_sumout  & ( ((!\WideOr3~2_combout ) # ((\Selector16~1_combout  & \shifter|auto_generated|sbit_w[54]~42_combout ))) # (\Selector13~0_combout ) ) ) ) # ( !\Selector13~2_combout  & ( 
// \Add1~57_sumout  ) ) # ( \Selector13~2_combout  & ( !\Add1~57_sumout  & ( ((\Selector16~1_combout  & \shifter|auto_generated|sbit_w[54]~42_combout )) # (\Selector13~0_combout ) ) ) ) # ( !\Selector13~2_combout  & ( !\Add1~57_sumout  ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector16~1_combout ),
	.datad(!\shifter|auto_generated|sbit_w[54]~42_combout ),
	.datae(!\Selector13~2_combout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'hFFFF555FFFFFDDDF;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \AC[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[14] .is_wysiwyg = "true";
defparam \AC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \shifter|auto_generated|sbit_w[30]~5_combout  = ( IR[0] & ( (!IR[4] & ((AC[13]))) # (IR[4] & (AC[15])) ) ) # ( !IR[0] & ( AC[14] ) )

	.dataa(!AC[14]),
	.datab(!AC[15]),
	.datac(!IR[4]),
	.datad(!AC[13]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h5555555503F303F3;
defparam \shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[56]~6 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~6_combout  = ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (IR[2] & (IR[4] & ((!IR[1]) # (\shifter|auto_generated|sbit_w[30]~5_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (IR[2] & (IR[1] 
// & (\shifter|auto_generated|sbit_w[30]~5_combout  & IR[4]))) ) )

	.dataa(!IR[2]),
	.datab(!IR[1]),
	.datac(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~6 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[56]~6 .lut_mask = 64'h0001000100450045;
defparam \shifter|auto_generated|sbit_w[56]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[56]~9 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~9_combout  = ( \shifter|auto_generated|sbit_w[18]~8_combout  & ( (IR[2] & (!IR[4] & ((\shifter|auto_generated|sbit_w[20]~7_combout ) # (IR[1])))) ) ) # ( !\shifter|auto_generated|sbit_w[18]~8_combout  & ( (IR[2] & 
// (!IR[1] & (!IR[4] & \shifter|auto_generated|sbit_w[20]~7_combout ))) ) )

	.dataa(!IR[2]),
	.datab(!IR[1]),
	.datac(!IR[4]),
	.datad(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~9 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[56]~9 .lut_mask = 64'h0040004010501050;
defparam \shifter|auto_generated|sbit_w[56]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[32]~11 (
// Equation(s):
// \shifter|auto_generated|sbit_w[32]~11_combout  = ( !IR[1] & ( (!IR[0] & (((AC[0])))) # (IR[0] & (AC[1] & (IR[4]))) ) )

	.dataa(!AC[1]),
	.datab(!IR[4]),
	.datac(!AC[0]),
	.datad(!IR[0]),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[32]~11 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[32]~11 .lut_mask = 64'h0F110F1100000000;
defparam \shifter|auto_generated|sbit_w[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ( AC[15] & ( ((!IR[2] & \shifter|auto_generated|sbit_w[32]~11_combout )) # (IR[4]) ) ) # ( !AC[15] & ( (!IR[2] & (!IR[4] & \shifter|auto_generated|sbit_w[32]~11_combout )) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[32]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AC[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~3 .extended_lut = "off";
defparam \Selector19~3 .lut_mask = 64'h080808083B3B3B3B;
defparam \Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[56]~3 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~3_combout  = ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( \shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[2] & ((IR[1]) # (\shifter|auto_generated|sbit_w[24]~0_combout ))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[26]~1_combout  & ( \shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[2] & ((!IR[1] & (\shifter|auto_generated|sbit_w[24]~0_combout )) # (IR[1] & ((!IR[4]))))) ) ) ) # ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( 
// !\shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[2] & ((!IR[1] & (\shifter|auto_generated|sbit_w[24]~0_combout )) # (IR[1] & ((IR[4]))))) ) ) ) # ( !\shifter|auto_generated|sbit_w[26]~1_combout  & ( !\shifter|auto_generated|sbit_w[22]~2_combout  & 
// ( (\shifter|auto_generated|sbit_w[24]~0_combout  & (!IR[1] & !IR[2])) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datab(!IR[1]),
	.datac(!IR[4]),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~3 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[56]~3 .lut_mask = 64'h4400470074007700;
defparam \shifter|auto_generated|sbit_w[56]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = ( \Selector19~3_combout  & ( \shifter|auto_generated|sbit_w[56]~3_combout  & ( \state.ex_shift~q  ) ) ) # ( !\Selector19~3_combout  & ( \shifter|auto_generated|sbit_w[56]~3_combout  & ( (!IR[3] & \state.ex_shift~q ) ) ) ) # ( 
// \Selector19~3_combout  & ( !\shifter|auto_generated|sbit_w[56]~3_combout  & ( (\state.ex_shift~q  & (((\shifter|auto_generated|sbit_w[56]~9_combout ) # (IR[3])) # (\shifter|auto_generated|sbit_w[56]~6_combout ))) ) ) ) # ( !\Selector19~3_combout  & ( 
// !\shifter|auto_generated|sbit_w[56]~3_combout  & ( (!IR[3] & (\state.ex_shift~q  & ((\shifter|auto_generated|sbit_w[56]~9_combout ) # (\shifter|auto_generated|sbit_w[56]~6_combout )))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[56]~6_combout ),
	.datab(!IR[3]),
	.datac(!\state.ex_shift~q ),
	.datad(!\shifter|auto_generated|sbit_w[56]~9_combout ),
	.datae(!\Selector19~3_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[56]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~4 .extended_lut = "off";
defparam \Selector19~4 .lut_mask = 64'h040C070F0C0C0F0F;
defparam \Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( !\state.ex_load~q  & ( \altsyncram_component|auto_generated|q_a [8] & ( (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[8]))) ) ) ) # ( \state.ex_load~q  & ( !\altsyncram_component|auto_generated|q_a [8] & ( (!\state.ex_xor~q ) # 
// (!AC[8]) ) ) ) # ( !\state.ex_load~q  & ( !\altsyncram_component|auto_generated|q_a [8] & ( (!\state.ex_xor~q ) # (!AC[8]) ) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[8]),
	.datad(gnd),
	.datae(!\state.ex_load~q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'hFAFAFAFA8C8C0000;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \IO_DATA[8]~input (
	.i(IO_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[8]~input_o ));
// synopsys translate_off
defparam \IO_DATA[8]~input .bus_hold = "false";
defparam \IO_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \IO_DATA[8]~input_o  & ( ((IR[8] & \state.ex_loadi~DUPLICATE_q )) # (\state.ex_in2~q ) ) ) # ( !\IO_DATA[8]~input_o  & ( (IR[8] & \state.ex_loadi~DUPLICATE_q ) ) )

	.dataa(!\state.ex_in2~q ),
	.datab(gnd),
	.datac(!IR[8]),
	.datad(!\state.ex_loadi~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IO_DATA[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h000F000F555F555F;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( AC[8] & ( \altsyncram_component|auto_generated|q_a [8] & ( (((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( AC[8] & ( !\altsyncram_component|auto_generated|q_a [8] & ( 
// ((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\WideOr3~1_combout ),
	.datad(!\state.ex_and~q ),
	.datae(!AC[8]),
	.dataf(!\altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00005757000057FF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \Selector19~5 (
// Equation(s):
// \Selector19~5_combout  = ( \Selector19~0_combout  & ( \Add1~33_sumout  ) ) # ( !\Selector19~0_combout  & ( \Add1~33_sumout  & ( ((!\Selector19~2_combout ) # ((!\WideOr3~2_combout ) # (\Selector19~1_combout ))) # (\Selector19~4_combout ) ) ) ) # ( 
// \Selector19~0_combout  & ( !\Add1~33_sumout  ) ) # ( !\Selector19~0_combout  & ( !\Add1~33_sumout  & ( ((!\Selector19~2_combout ) # (\Selector19~1_combout )) # (\Selector19~4_combout ) ) ) )

	.dataa(!\Selector19~4_combout ),
	.datab(!\Selector19~2_combout ),
	.datac(!\WideOr3~2_combout ),
	.datad(!\Selector19~1_combout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~5 .extended_lut = "off";
defparam \Selector19~5 .lut_mask = 64'hDDFFFFFFFDFFFFFF;
defparam \Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \AC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector19~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[8] .is_wysiwyg = "true";
defparam \AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[23]~14 (
// Equation(s):
// \shifter|auto_generated|sbit_w[23]~14_combout  = ( AC[6] & ( (!IR[0] & (((AC[7])))) # (IR[0] & (((!IR[4])) # (AC[8]))) ) ) # ( !AC[6] & ( (!IR[0] & (((AC[7])))) # (IR[0] & (AC[8] & (IR[4]))) ) )

	.dataa(!AC[8]),
	.datab(!IR[0]),
	.datac(!IR[4]),
	.datad(!AC[7]),
	.datae(gnd),
	.dataf(!AC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[23]~14 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[23]~14 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \shifter|auto_generated|sbit_w[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[41]~15 (
// Equation(s):
// \shifter|auto_generated|sbit_w[41]~15_combout  = ( \shifter|auto_generated|sbit_w[25]~12_combout  & ( (!IR[1]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[23]~14_combout )) # (IR[4] & ((\shifter|auto_generated|sbit_w[27]~13_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[25]~12_combout  & ( (IR[1] & ((!IR[4] & (\shifter|auto_generated|sbit_w[23]~14_combout )) # (IR[4] & ((\shifter|auto_generated|sbit_w[27]~13_combout ))))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datad(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[41]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[41]~15 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[41]~15 .lut_mask = 64'h04150415AEBFAEBF;
defparam \shifter|auto_generated|sbit_w[41]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \shifter|auto_generated|sbit_w[37]~21_combout  & ( \Selector26~0_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & (IR[4] & ((\shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[37]~21_combout  & ( \Selector26~0_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) )

	.dataa(!IR[4]),
	.datab(!\shifter|auto_generated|sbit_w[41]~15_combout ),
	.datac(!\shifter|auto_generated|sbit_w[45]~17_combout ),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000000033AF3305;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( IR[3] & ( \state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \shifter|auto_generated|sbit_w[49]~24_combout  & ( (\Selector27~4_combout  & ((!IR[4] & ((!IR[2]))) # (IR[4] & (AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[49]~24_combout  & ( (AC[15] & (IR[4] & \Selector27~4_combout )) ) 
// )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!IR[2]),
	.datad(!\Selector27~4_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[49]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h0011001100D100D1;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N15
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \altsyncram_component|auto_generated|q_a [9] & ( AC[9] & ( (((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( AC[9] & ( 
// ((\WideOr3~0_combout  & \WideOr3~1_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\WideOr3~1_combout ),
	.datac(!\state.ex_or~q ),
	.datad(!\state.ex_and~q ),
	.datae(!\altsyncram_component|auto_generated|q_a [9]),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h000000001F1F1FFF;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \IO_DATA[9]~input (
	.i(IO_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[9]~input_o ));
// synopsys translate_off
defparam \IO_DATA[9]~input .bus_hold = "false";
defparam \IO_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ( \state.ex_in2~q  & ( ((IR[9] & \state.ex_loadi~DUPLICATE_q )) # (\IO_DATA[9]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (IR[9] & \state.ex_loadi~DUPLICATE_q ) ) )

	.dataa(!\IO_DATA[9]~input_o ),
	.datab(gnd),
	.datac(!IR[9]),
	.datad(!\state.ex_loadi~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~3 .extended_lut = "off";
defparam \Selector18~3 .lut_mask = 64'h000F000F555F555F;
defparam \Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = ( \altsyncram_component|auto_generated|q_a [9] & ( AC[9] & ( (\WideOr3~3_combout  & !\Selector18~3_combout ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( AC[9] & ( (!\state.ex_xor~q  & !\Selector18~3_combout ) ) ) ) 
// # ( \altsyncram_component|auto_generated|q_a [9] & ( !AC[9] & ( (!\state.ex_xor~q  & (\WideOr3~3_combout  & !\Selector18~3_combout )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( !AC[9] & ( !\Selector18~3_combout  ) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\WideOr3~3_combout ),
	.datac(!\Selector18~3_combout ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [9]),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~4 .extended_lut = "off";
defparam \Selector18~4 .lut_mask = 64'hF0F02020A0A03030;
defparam \Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = ( \Selector18~4_combout  & ( \Add1~37_sumout  & ( (!\WideOr3~2_combout ) # (((\Selector18~1_combout ) # (\Selector18~2_combout )) # (\Selector18~0_combout )) ) ) ) # ( !\Selector18~4_combout  & ( \Add1~37_sumout  ) ) # ( 
// \Selector18~4_combout  & ( !\Add1~37_sumout  & ( ((\Selector18~1_combout ) # (\Selector18~2_combout )) # (\Selector18~0_combout ) ) ) ) # ( !\Selector18~4_combout  & ( !\Add1~37_sumout  ) )

	.dataa(!\WideOr3~2_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\Selector18~2_combout ),
	.datad(!\Selector18~1_combout ),
	.datae(!\Selector18~4_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~5 .extended_lut = "off";
defparam \Selector18~5 .lut_mask = 64'hFFFF3FFFFFFFBFFF;
defparam \Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \AC[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector18~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[9] .is_wysiwyg = "true";
defparam \AC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \shifter|auto_generated|sbit_w[24]~0_combout  = ( AC[8] & ( AC[7] & ( (!IR[4]) # ((!IR[0]) # (AC[9])) ) ) ) # ( !AC[8] & ( AC[7] & ( (IR[0] & ((!IR[4]) # (AC[9]))) ) ) ) # ( AC[8] & ( !AC[7] & ( (!IR[0]) # ((IR[4] & AC[9])) ) ) ) # ( !AC[8] & ( !AC[7] & ( 
// (IR[4] & (IR[0] & AC[9])) ) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(gnd),
	.datad(!AC[9]),
	.datae(!AC[8]),
	.dataf(!AC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h0011CCDD2233EEFF;
defparam \shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[40]~35 (
// Equation(s):
// \shifter|auto_generated|sbit_w[40]~35_combout  = ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[24]~0_combout )) # (IR[1] & (((IR[4]) # (\shifter|auto_generated|sbit_w[22]~2_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[24]~0_combout )) # (IR[1] & (((\shifter|auto_generated|sbit_w[22]~2_combout  & !IR[4])))) ) )

	.dataa(!IR[1]),
	.datab(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[40]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[40]~35 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[40]~35 .lut_mask = 64'h2722272227772777;
defparam \shifter|auto_generated|sbit_w[40]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[44]~36 (
// Equation(s):
// \shifter|auto_generated|sbit_w[44]~36_combout  = ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[28]~4_combout )))) # (IR[1] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[30]~5_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[28]~4_combout )))) # (IR[1] & (IR[4] & ((\shifter|auto_generated|sbit_w[30]~5_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datad(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[44]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[44]~36 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[44]~36 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \shifter|auto_generated|sbit_w[44]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \shifter|auto_generated|sbit_w[44]~36_combout  & ( \Selector27~0_combout  & ( (!IR[2]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[40]~35_combout )) # (IR[4] & ((AC[15])))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[44]~36_combout  & ( \Selector27~0_combout  & ( (IR[2] & ((!IR[4] & (\shifter|auto_generated|sbit_w[40]~35_combout )) # (IR[4] & ((AC[15]))))) ) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[40]~35_combout ),
	.datad(!AC[15]),
	.datae(!\shifter|auto_generated|sbit_w[44]~36_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000000213CEDF;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( AC[4] & ( \altsyncram_component|auto_generated|q_a [4] & ( (((\WideOr3~1_combout  & \WideOr3~0_combout )) # (\state.ex_and~q )) # (\state.ex_or~q ) ) ) ) # ( AC[4] & ( !\altsyncram_component|auto_generated|q_a [4] & ( 
// ((\WideOr3~1_combout  & \WideOr3~0_combout )) # (\state.ex_or~q ) ) ) )

	.dataa(!\WideOr3~1_combout ),
	.datab(!\state.ex_or~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\state.ex_and~q ),
	.datae(!AC[4]),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h00003737000037FF;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \IO_DATA[4]~input (
	.i(IO_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[4]~input_o ));
// synopsys translate_off
defparam \IO_DATA[4]~input .bus_hold = "false";
defparam \IO_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( \state.ex_in2~q  & ( IR[4] & ( (\IO_DATA[4]~input_o ) # (\state.ex_loadi~DUPLICATE_q ) ) ) ) # ( !\state.ex_in2~q  & ( IR[4] & ( \state.ex_loadi~DUPLICATE_q  ) ) ) # ( \state.ex_in2~q  & ( !IR[4] & ( \IO_DATA[4]~input_o  ) ) )

	.dataa(!\state.ex_loadi~DUPLICATE_q ),
	.datab(!\IO_DATA[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state.ex_in2~q ),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h0000333355557777;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = ( \state.ex_xor~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [4] & ( (!\Selector23~3_combout  & (\WideOr3~3_combout  & AC[4])) ) ) ) # ( !\state.ex_xor~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [4] & ( 
// (!\Selector23~3_combout  & \WideOr3~3_combout ) ) ) ) # ( \state.ex_xor~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [4] & ( (!\Selector23~3_combout  & !AC[4]) ) ) ) # ( !\state.ex_xor~DUPLICATE_q  & ( 
// !\altsyncram_component|auto_generated|q_a [4] & ( !\Selector23~3_combout  ) ) )

	.dataa(!\Selector23~3_combout ),
	.datab(!\WideOr3~3_combout ),
	.datac(!AC[4]),
	.datad(gnd),
	.datae(!\state.ex_xor~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~4 .extended_lut = "off";
defparam \Selector23~4 .lut_mask = 64'hAAAAA0A022220202;
defparam \Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[36]~10 (
// Equation(s):
// \shifter|auto_generated|sbit_w[36]~10_combout  = ( \shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[20]~7_combout )))) # (IR[1] & (((\shifter|auto_generated|sbit_w[18]~8_combout )) # (IR[4]))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[22]~2_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[20]~7_combout )))) # (IR[1] & (!IR[4] & ((\shifter|auto_generated|sbit_w[18]~8_combout )))) ) )

	.dataa(!IR[4]),
	.datab(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datac(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!IR[1]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[36]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[36]~10 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[36]~10 .lut_mask = 64'h330A330A335F335F;
defparam \shifter|auto_generated|sbit_w[36]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \shifter|auto_generated|sbit_w[36]~10_combout  & ( \shifter|auto_generated|sbit_w[40]~35_combout  & ( (\Selector26~0_combout  & ((!IR[2]) # ((IR[4]) # (\shifter|auto_generated|sbit_w[32]~11_combout )))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[36]~10_combout  & ( \shifter|auto_generated|sbit_w[40]~35_combout  & ( (\Selector26~0_combout  & (IR[2] & ((IR[4]) # (\shifter|auto_generated|sbit_w[32]~11_combout )))) ) ) ) # ( 
// \shifter|auto_generated|sbit_w[36]~10_combout  & ( !\shifter|auto_generated|sbit_w[40]~35_combout  & ( (\Selector26~0_combout  & ((!IR[2]) # ((\shifter|auto_generated|sbit_w[32]~11_combout  & !IR[4])))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[36]~10_combout  & ( !\shifter|auto_generated|sbit_w[40]~35_combout  & ( (\Selector26~0_combout  & (IR[2] & (\shifter|auto_generated|sbit_w[32]~11_combout  & !IR[4]))) ) ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[32]~11_combout ),
	.datad(!IR[4]),
	.datae(!\shifter|auto_generated|sbit_w[36]~10_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[40]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0100454401114555;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = ( \Selector23~1_combout  & ( \Add1~17_sumout  ) ) # ( !\Selector23~1_combout  & ( \Add1~17_sumout  & ( (!\WideOr3~2_combout ) # (((!\Selector23~4_combout ) # (\Selector23~2_combout )) # (\Selector23~0_combout )) ) ) ) # ( 
// \Selector23~1_combout  & ( !\Add1~17_sumout  ) ) # ( !\Selector23~1_combout  & ( !\Add1~17_sumout  & ( ((!\Selector23~4_combout ) # (\Selector23~2_combout )) # (\Selector23~0_combout ) ) ) )

	.dataa(!\WideOr3~2_combout ),
	.datab(!\Selector23~0_combout ),
	.datac(!\Selector23~2_combout ),
	.datad(!\Selector23~4_combout ),
	.datae(!\Selector23~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~5 .extended_lut = "off";
defparam \Selector23~5 .lut_mask = 64'hFF3FFFFFFFBFFFFF;
defparam \Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \AC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector23~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[4] .is_wysiwyg = "true";
defparam \AC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \PC[0]~0 (
// Equation(s):
// \PC[0]~0_combout  = ( !AC[2] & ( (!AC[3] & (!AC[1] & !AC[0])) ) )

	.dataa(gnd),
	.datab(!AC[3]),
	.datac(!AC[1]),
	.datad(!AC[0]),
	.datae(!AC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~0 .extended_lut = "off";
defparam \PC[0]~0 .lut_mask = 64'hC0000000C0000000;
defparam \PC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \PC[0]~1 (
// Equation(s):
// \PC[0]~1_combout  = ( !AC[12] & ( (!AC[14] & (!AC[15] & (!AC[13] & !AC[11]))) ) )

	.dataa(!AC[14]),
	.datab(!AC[15]),
	.datac(!AC[13]),
	.datad(!AC[11]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~1 .extended_lut = "off";
defparam \PC[0]~1 .lut_mask = 64'h8000800000000000;
defparam \PC[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \PC[0]~2 (
// Equation(s):
// \PC[0]~2_combout  = ( !AC[9] & ( (!AC[8] & (!AC[5] & (!AC[7] & !AC[6]))) ) )

	.dataa(!AC[8]),
	.datab(!AC[5]),
	.datac(!AC[7]),
	.datad(!AC[6]),
	.datae(gnd),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~2 .extended_lut = "off";
defparam \PC[0]~2 .lut_mask = 64'h8000800000000000;
defparam \PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \PC[0]~3 (
// Equation(s):
// \PC[0]~3_combout  = ( \PC[0]~2_combout  & ( (!AC[10] & (!AC[4] & (\PC[0]~0_combout  & \PC[0]~1_combout ))) ) )

	.dataa(!AC[10]),
	.datab(!AC[4]),
	.datac(!\PC[0]~0_combout ),
	.datad(!\PC[0]~1_combout ),
	.datae(gnd),
	.dataf(!\PC[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~3 .extended_lut = "off";
defparam \PC[0]~3 .lut_mask = 64'h0000000000080008;
defparam \PC[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \PC[0]~4 (
// Equation(s):
// \PC[0]~4_combout  = ( !\WideOr2~1_combout  & ( \PC[0]~3_combout  & ( (\resetn~input_o  & ((!\state.ex_jneg~q ) # (AC[15]))) ) ) ) # ( !\WideOr2~1_combout  & ( !\PC[0]~3_combout  & ( (\resetn~input_o  & (!\state.ex_jzero~q  & ((!\state.ex_jneg~q ) # 
// (AC[15])))) ) ) )

	.dataa(!\state.ex_jneg~q ),
	.datab(!\resetn~input_o ),
	.datac(!\state.ex_jzero~q ),
	.datad(!AC[15]),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\PC[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~4 .extended_lut = "off";
defparam \PC[0]~4 .lut_mask = 64'h2030000022330000;
defparam \PC[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \PC[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( PC[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \altsyncram_component|auto_generated|q_a [1] & ( (((\state.ex_istore2~q ) # (IR[1])) # (\state.ex_iload~DUPLICATE_q )) # (\state.decode~q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [1] & ( (!\state.decode~q  & 
// (!\state.ex_iload~DUPLICATE_q  & (IR[1] & !\state.ex_istore2~q ))) ) )

	.dataa(!\state.decode~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!IR[1]),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \Selector10~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~5_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][1]~q )))) ) ) # ( !\Selector10~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & ((\Add0~5_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][1]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\PC_stack[0][1]~q ),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \PC[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N39
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \altsyncram_component|auto_generated|q_a [2] & ( (((\state.ex_istore2~q ) # (\state.ex_iload~DUPLICATE_q )) # (IR[2])) # (\state.decode~q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [2] & ( (!\state.decode~q  & (IR[2] & 
// (!\state.ex_iload~DUPLICATE_q  & !\state.ex_istore2~q ))) ) )

	.dataa(!\state.decode~q ),
	.datab(!IR[2]),
	.datac(!\state.ex_iload~DUPLICATE_q ),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h200020007FFF7FFF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector9~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~9_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][2]~q )))) ) ) # ( !\Selector9~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & ((\Add0~9_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][2]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][2]~q ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N26
dffeas \PC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \PC_stack[9][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][5] .is_wysiwyg = "true";
defparam \PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \PC_stack[8][5]~feeder (
// Equation(s):
// \PC_stack[8][5]~feeder_combout  = \PC_stack[9][5]~q 

	.dataa(gnd),
	.datab(!\PC_stack[9][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][5]~feeder .extended_lut = "off";
defparam \PC_stack[8][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \PC_stack[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][5]~feeder_combout ),
	.asdata(\PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][5] .is_wysiwyg = "true";
defparam \PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \PC_stack[7][5]~feeder (
// Equation(s):
// \PC_stack[7][5]~feeder_combout  = \PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][5]~feeder .extended_lut = "off";
defparam \PC_stack[7][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N11
dffeas \PC_stack[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][5]~feeder_combout ),
	.asdata(\PC_stack[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][5] .is_wysiwyg = "true";
defparam \PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \PC_stack[6][5]~feeder (
// Equation(s):
// \PC_stack[6][5]~feeder_combout  = \PC_stack[7][5]~q 

	.dataa(gnd),
	.datab(!\PC_stack[7][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][5]~feeder .extended_lut = "off";
defparam \PC_stack[6][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N26
dffeas \PC_stack[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][5]~feeder_combout ),
	.asdata(\PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][5] .is_wysiwyg = "true";
defparam \PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \PC_stack[5][5]~feeder (
// Equation(s):
// \PC_stack[5][5]~feeder_combout  = \PC_stack[6][5]~q 

	.dataa(gnd),
	.datab(!\PC_stack[6][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][5]~feeder .extended_lut = "off";
defparam \PC_stack[5][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \PC_stack[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][5]~feeder_combout ),
	.asdata(\PC_stack[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][5] .is_wysiwyg = "true";
defparam \PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \PC_stack[4][5]~feeder (
// Equation(s):
// \PC_stack[4][5]~feeder_combout  = \PC_stack[5][5]~q 

	.dataa(!\PC_stack[5][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][5]~feeder .extended_lut = "off";
defparam \PC_stack[4][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \PC_stack[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][5]~feeder_combout ),
	.asdata(\PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][5] .is_wysiwyg = "true";
defparam \PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \PC_stack[3][5]~feeder (
// Equation(s):
// \PC_stack[3][5]~feeder_combout  = \PC_stack[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][5]~feeder .extended_lut = "off";
defparam \PC_stack[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \PC_stack[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][5]~feeder_combout ),
	.asdata(\PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][5] .is_wysiwyg = "true";
defparam \PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \PC_stack[2][5]~feeder (
// Equation(s):
// \PC_stack[2][5]~feeder_combout  = \PC_stack[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][5]~feeder .extended_lut = "off";
defparam \PC_stack[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \PC_stack[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][5]~feeder_combout ),
	.asdata(\PC_stack[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][5] .is_wysiwyg = "true";
defparam \PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N51
cyclonev_lcell_comb \PC_stack[1][5]~feeder (
// Equation(s):
// \PC_stack[1][5]~feeder_combout  = \PC_stack[2][5]~q 

	.dataa(!\PC_stack[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][5]~feeder .extended_lut = "off";
defparam \PC_stack[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N53
dffeas \PC_stack[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][5]~feeder_combout ),
	.asdata(\PC_stack[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][5] .is_wysiwyg = "true";
defparam \PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \PC_stack[0][5]~feeder (
// Equation(s):
// \PC_stack[0][5]~feeder_combout  = \PC_stack[1][5]~q 

	.dataa(!\PC_stack[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][5]~feeder .extended_lut = "off";
defparam \PC_stack[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N5
dffeas \PC_stack[0][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][5]~feeder_combout ),
	.asdata(PC[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][5] .is_wysiwyg = "true";
defparam \PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( (((IR[5]) # (\state.decode~q )) # (\state.ex_istore2~DUPLICATE_q )) # (\state.ex_iload~DUPLICATE_q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( 
// (!\state.ex_iload~DUPLICATE_q  & (!\state.ex_istore2~DUPLICATE_q  & (!\state.decode~q  & IR[5]))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.ex_istore2~DUPLICATE_q ),
	.datac(!\state.decode~q ),
	.datad(!IR[5]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h008000807FFF7FFF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \state.fetch~DUPLICATE_q  & ( \Selector6~0_combout  & ( (!\state.ex_return~q  & (\Add0~21_sumout )) # (\state.ex_return~q  & ((\PC_stack[0][5]~q ))) ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( \Selector6~0_combout  & ( 
// (!\state.ex_return~q ) # (\PC_stack[0][5]~q ) ) ) ) # ( \state.fetch~DUPLICATE_q  & ( !\Selector6~0_combout  & ( (!\state.ex_return~q  & (\Add0~21_sumout )) # (\state.ex_return~q  & ((\PC_stack[0][5]~q ))) ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( 
// !\Selector6~0_combout  & ( (\PC_stack[0][5]~q  & \state.ex_return~q ) ) ) )

	.dataa(gnd),
	.datab(!\Add0~21_sumout ),
	.datac(!\PC_stack[0][5]~q ),
	.datad(!\state.ex_return~q ),
	.datae(!\state.fetch~DUPLICATE_q ),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h000F330FFF0F330F;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \PC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N3
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \altsyncram_component|auto_generated|q_a [6] & ( IR[6] ) ) # ( !\altsyncram_component|auto_generated|q_a [6] & ( IR[6] & ( (!\state.ex_istore2~q  & (!\state.ex_iload~DUPLICATE_q  & !\state.decode~q )) ) ) ) # ( 
// \altsyncram_component|auto_generated|q_a [6] & ( !IR[6] & ( ((\state.decode~q ) # (\state.ex_iload~DUPLICATE_q )) # (\state.ex_istore2~q ) ) ) )

	.dataa(!\state.ex_istore2~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\state.decode~q ),
	.datae(!\altsyncram_component|auto_generated|q_a [6]),
	.dataf(!IR[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h000077FF8800FFFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~25_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][6]~q )))) ) ) # ( !\Selector5~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & ((\Add0~25_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][6]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\PC_stack[0][6]~q ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \PC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \next_mem_addr[6]~6 (
// Equation(s):
// \next_mem_addr[6]~6_combout  = ( \altsyncram_component|auto_generated|q_a [6] & ( \state.fetch~DUPLICATE_q  & ( PC[6] ) ) ) # ( !\altsyncram_component|auto_generated|q_a [6] & ( \state.fetch~DUPLICATE_q  & ( PC[6] ) ) ) # ( 
// \altsyncram_component|auto_generated|q_a [6] & ( !\state.fetch~DUPLICATE_q  & ( (!\WideNor0~combout ) # (IR[6]) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [6] & ( !\state.fetch~DUPLICATE_q  & ( (\WideNor0~combout  & IR[6]) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!PC[6]),
	.datac(!IR[6]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[6]~6 .extended_lut = "off";
defparam \next_mem_addr[6]~6 .lut_mask = 64'h0505AFAF33333333;
defparam \next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \state~31 (
// Equation(s):
// \state~31_combout  = ( \altsyncram_component|auto_generated|q_a [14] & ( (\state.decode~q  & (\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~31 .extended_lut = "off";
defparam \state~31 .lut_mask = 64'h0000000005000500;
defparam \state~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = ( \state~31_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~32 .extended_lut = "off";
defparam \state~32 .lut_mask = 64'h000000000F000F00;
defparam \state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N8
dffeas \state.ex_iload~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_iload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_iload~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_iload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N21
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( !\state.decode~q  & ( (!\state.ex_istore2~DUPLICATE_q  & !\state.ex_iload~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\state.ex_istore2~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\state.ex_iload~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hCC00CC0000000000;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \next_mem_addr[5]~5 (
// Equation(s):
// \next_mem_addr[5]~5_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # ((IR[5])))) # (\state.fetch~DUPLICATE_q  & (((PC[5])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & (IR[5]))) # (\state.fetch~DUPLICATE_q  & (((PC[5])))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!IR[5]),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[5]~5 .extended_lut = "off";
defparam \next_mem_addr[5]~5 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[4],AC[3],AC[2],AC[1],AC[0]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_7p24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DF41041EFBE310789FDE3A44411C45D38C414220C800C1B28BFE";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \IR[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[52]~49 (
// Equation(s):
// \shifter|auto_generated|sbit_w[52]~49_combout  = ( \shifter|auto_generated|sbit_w[36]~10_combout  & ( (!IR[2]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[32]~11_combout )) # (IR[4] & ((\shifter|auto_generated|sbit_w[40]~35_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[36]~10_combout  & ( (IR[2] & ((!IR[4] & (\shifter|auto_generated|sbit_w[32]~11_combout )) # (IR[4] & ((\shifter|auto_generated|sbit_w[40]~35_combout ))))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[32]~11_combout ),
	.datad(!\shifter|auto_generated|sbit_w[40]~35_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[36]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[52]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[52]~49 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[52]~49 .lut_mask = 64'h02130213CEDFCEDF;
defparam \shifter|auto_generated|sbit_w[52]~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \IO_DATA[12]~input (
	.i(IO_DATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[12]~input_o ));
// synopsys translate_off
defparam \IO_DATA[12]~input .bus_hold = "false";
defparam \IO_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \state.ex_in2~q  & ( \altsyncram_component|auto_generated|q_a [12] & ( (!\Selector16~2_combout  & (!\IO_DATA[12]~input_o  & ((!\state.ex_xor~q ) # (AC[12])))) ) ) ) # ( !\state.ex_in2~q  & ( 
// \altsyncram_component|auto_generated|q_a [12] & ( (!\Selector16~2_combout  & ((!\state.ex_xor~q ) # (AC[12]))) ) ) ) # ( \state.ex_in2~q  & ( !\altsyncram_component|auto_generated|q_a [12] & ( (!\Selector16~2_combout  & (!\IO_DATA[12]~input_o  & 
// ((!\state.ex_xor~q ) # (!AC[12])))) ) ) ) # ( !\state.ex_in2~q  & ( !\altsyncram_component|auto_generated|q_a [12] & ( (!\Selector16~2_combout  & ((!\state.ex_xor~q ) # (!AC[12]))) ) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\Selector16~2_combout ),
	.datac(!\IO_DATA[12]~input_o ),
	.datad(!AC[12]),
	.datae(!\state.ex_in2~q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'hCC88C08088CC80C0;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \Selector15~1_combout  & ( \Selector27~5_combout  & ( (!\altsyncram_component|auto_generated|q_a [12]) # ((\WideOr3~3_combout  & ((!\state.ex_and~q ) # (!AC[12])))) ) ) ) # ( \Selector15~1_combout  & ( !\Selector27~5_combout  & 
// ( (!AC[12] & ((!\altsyncram_component|auto_generated|q_a [12]) # (\WideOr3~3_combout ))) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!AC[12]),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\WideOr3~3_combout ),
	.datae(!\Selector15~1_combout ),
	.dataf(!\Selector27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h0000C0CC0000F0FE;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \shifter|auto_generated|sbit_w[44]~36_combout  & ( \Selector26~0_combout  & ( (!IR[2]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[40]~35_combout ))) # (IR[4] & (AC[15]))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[44]~36_combout  & ( \Selector26~0_combout  & ( (IR[2] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[40]~35_combout ))) # (IR[4] & (AC[15])))) ) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!AC[15]),
	.datad(!\shifter|auto_generated|sbit_w[40]~35_combout ),
	.datae(!\shifter|auto_generated|sbit_w[44]~36_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h000000000123CDEF;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( \Selector15~0_combout  & ( \Add1~49_sumout  ) ) # ( !\Selector15~0_combout  & ( \Add1~49_sumout  & ( (!\Selector15~2_combout ) # ((!\WideOr3~2_combout ) # ((\shifter|auto_generated|sbit_w[52]~49_combout  & \Selector16~1_combout 
// ))) ) ) ) # ( \Selector15~0_combout  & ( !\Add1~49_sumout  ) ) # ( !\Selector15~0_combout  & ( !\Add1~49_sumout  & ( (!\Selector15~2_combout ) # ((\shifter|auto_generated|sbit_w[52]~49_combout  & \Selector16~1_combout )) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[52]~49_combout ),
	.datab(!\Selector15~2_combout ),
	.datac(!\Selector16~1_combout ),
	.datad(!\WideOr3~2_combout ),
	.datae(!\Selector15~0_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'hCDCDFFFFFFCDFFFF;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \AC[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[12] .is_wysiwyg = "true";
defparam \AC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( IR[4] & ( AC[14] & ( ((AC[13] & IR[1])) # (IR[0]) ) ) ) # ( !IR[4] & ( AC[14] & ( (!IR[1] & (((IR[0])))) # (IR[1] & ((!IR[0] & ((AC[13]))) # (IR[0] & (AC[12])))) ) ) ) # ( IR[4] & ( !AC[14] & ( (AC[13] & (IR[1] & !IR[0])) ) ) ) 
// # ( !IR[4] & ( !AC[14] & ( (IR[1] & ((!IR[0] & ((AC[13]))) # (IR[0] & (AC[12])))) ) ) )

	.dataa(!AC[12]),
	.datab(!AC[13]),
	.datac(!IR[1]),
	.datad(!IR[0]),
	.datae(!IR[4]),
	.dataf(!AC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h0305030003F503FF;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( \shifter|auto_generated|sbit_w[43]~29_combout  & ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\Selector12~1_combout  & !IR[2]) ) ) ) # ( !\shifter|auto_generated|sbit_w[43]~29_combout  & ( 
// \shifter|auto_generated|sbit_w[27]~13_combout  & ( (!IR[2] & (!\Selector12~1_combout )) # (IR[2] & (((IR[1] & !\shifter|auto_generated|sbit_w[43]~30_combout )))) ) ) ) # ( \shifter|auto_generated|sbit_w[43]~29_combout  & ( 
// !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\Selector12~1_combout  & !IR[2]) ) ) ) # ( !\shifter|auto_generated|sbit_w[43]~29_combout  & ( !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (!IR[2] & (!\Selector12~1_combout )) # (IR[2] & 
// ((!\shifter|auto_generated|sbit_w[43]~30_combout ))) ) ) )

	.dataa(!\Selector12~1_combout ),
	.datab(!IR[2]),
	.datac(!IR[1]),
	.datad(!\shifter|auto_generated|sbit_w[43]~30_combout ),
	.datae(!\shifter|auto_generated|sbit_w[43]~29_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'hBB8888888B888888;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = ( !IR[4] & ( (\state.ex_shift~q  & !IR[3]) ) )

	.dataa(!\state.ex_shift~q ),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5 .extended_lut = "off";
defparam \Selector12~5 .lut_mask = 64'h5050505000000000;
defparam \Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \IO_DATA[15]~input (
	.i(IO_DATA[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[15]~input_o ));
// synopsys translate_off
defparam \IO_DATA[15]~input .bus_hold = "false";
defparam \IO_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[15]))))

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_xor~q ),
	.datac(!AC[15]),
	.datad(!\state.ex_or~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~6 .extended_lut = "off";
defparam \Selector12~6 .lut_mask = 64'h8A008A008A008A00;
defparam \Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = ( IR[10] & ( \altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_loadi~q  & (\Selector12~6_combout  & ((!\IO_DATA[15]~input_o ) # (!\state.ex_in2~q )))) ) ) ) # ( !IR[10] & ( \altsyncram_component|auto_generated|q_a [15] 
// & ( (\Selector12~6_combout  & ((!\IO_DATA[15]~input_o ) # (!\state.ex_in2~q ))) ) ) ) # ( IR[10] & ( !\altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_loadi~q  & ((!\IO_DATA[15]~input_o ) # (!\state.ex_in2~q ))) ) ) ) # ( !IR[10] & ( 
// !\altsyncram_component|auto_generated|q_a [15] & ( (!\IO_DATA[15]~input_o ) # (!\state.ex_in2~q ) ) ) )

	.dataa(!\IO_DATA[15]~input_o ),
	.datab(!\state.ex_loadi~q ),
	.datac(!\state.ex_in2~q ),
	.datad(!\Selector12~6_combout ),
	.datae(!IR[10]),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~7 .extended_lut = "off";
defparam \Selector12~7 .lut_mask = 64'hFAFAC8C800FA00C8;
defparam \Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = ( IR[2] & ( !IR[4] ) ) # ( !IR[2] & ( (!IR[4] & (((IR[3]) # (IR[1])) # (IR[0]))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!IR[3]),
	.datae(gnd),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~3 .extended_lut = "off";
defparam \Selector12~3 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = ( \altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_and~q  & ((!\state.ex_shift~q ) # (\Selector12~3_combout ))) ) ) # ( !\altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_xor~q  & ((!\state.ex_shift~q ) # 
// (\Selector12~3_combout ))) ) )

	.dataa(!\state.ex_shift~q ),
	.datab(!\Selector12~3_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~4 .extended_lut = "off";
defparam \Selector12~4 .lut_mask = 64'hBB00BB00B0B0B0B0;
defparam \Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = ( \Selector12~7_combout  & ( \Selector12~4_combout  & ( (!\Selector12~2_combout  & (!\Selector12~5_combout  & ((!AC[15]) # (\Selector27~5_combout )))) # (\Selector12~2_combout  & (((!AC[15])) # (\Selector27~5_combout ))) ) ) ) # ( 
// \Selector12~7_combout  & ( !\Selector12~4_combout  & ( (!AC[15] & ((!\Selector12~5_combout ) # (\Selector12~2_combout ))) ) ) )

	.dataa(!\Selector12~2_combout ),
	.datab(!\Selector27~5_combout ),
	.datac(!\Selector12~5_combout ),
	.datad(!AC[15]),
	.datae(!\Selector12~7_combout ),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~8 .extended_lut = "off";
defparam \Selector12~8 .lut_mask = 64'h0000F5000000F531;
defparam \Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \shifter|auto_generated|sbit_w[55]~44_combout  & ( \Selector16~1_combout  ) ) # ( !\shifter|auto_generated|sbit_w[55]~44_combout  & ( (\Selector16~1_combout  & ((\shifter|auto_generated|sbit_w[55]~45_combout ) # 
// (\shifter|auto_generated|sbit_w[55]~46_combout ))) ) )

	.dataa(gnd),
	.datab(!\shifter|auto_generated|sbit_w[55]~46_combout ),
	.datac(!\shifter|auto_generated|sbit_w[55]~45_combout ),
	.datad(!\Selector16~1_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[55]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\state.ex_add~q  & ((IR[10]))) # (\state.ex_add~q  & (\altsyncram_component|auto_generated|q_a [15])) ) + ( AC[15] ) + ( \Add1~58  ))

	.dataa(!AC[15]),
	.datab(!\state.ex_add~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [15]),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \Selector12~9 (
// Equation(s):
// \Selector12~9_combout  = ( \Add1~61_sumout  & ( (!\WideOr3~2_combout ) # ((!\Selector12~8_combout ) # (\Selector12~0_combout )) ) ) # ( !\Add1~61_sumout  & ( (!\Selector12~8_combout ) # (\Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr3~2_combout ),
	.datac(!\Selector12~8_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~9 .extended_lut = "off";
defparam \Selector12~9 .lut_mask = 64'hF0FFF0FFFCFFFCFF;
defparam \Selector12~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \AC[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector12~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[15] .is_wysiwyg = "true";
defparam \AC[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,AC[15]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_7p24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000084200000000400080200802000020000000800000000";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = ( !\altsyncram_component|auto_generated|q_a [14] & ( (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [13] & \altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~33 .extended_lut = "off";
defparam \state~33 .lut_mask = 64'h0050005000000000;
defparam \state~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = ( !\altsyncram_component|auto_generated|q_a [12] & ( \state~33_combout  & ( \altsyncram_component|auto_generated|q_a [11] ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\state~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~45 .extended_lut = "off";
defparam \state~45 .lut_mask = 64'h0000000055550000;
defparam \state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \state.ex_return (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_return .is_wysiwyg = "true";
defparam \state.ex_return .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \state.ex_istore2~q  & ( \altsyncram_component|auto_generated|q_a [4] ) ) # ( !\state.ex_istore2~q  & ( \altsyncram_component|auto_generated|q_a [4] & ( ((IR[4]) # (\state.ex_iload~DUPLICATE_q )) # (\state.decode~q ) ) ) ) # ( 
// !\state.ex_istore2~q  & ( !\altsyncram_component|auto_generated|q_a [4] & ( (!\state.decode~q  & (!\state.ex_iload~DUPLICATE_q  & IR[4])) ) ) )

	.dataa(!\state.decode~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!IR[4]),
	.datad(gnd),
	.datae(!\state.ex_istore2~q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h080800007F7FFFFF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \PC_stack[9][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][4] .is_wysiwyg = "true";
defparam \PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \PC_stack[8][4]~feeder (
// Equation(s):
// \PC_stack[8][4]~feeder_combout  = \PC_stack[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][4]~feeder .extended_lut = "off";
defparam \PC_stack[8][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \PC_stack[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][4]~feeder_combout ),
	.asdata(\PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][4] .is_wysiwyg = "true";
defparam \PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \PC_stack[7][4]~feeder (
// Equation(s):
// \PC_stack[7][4]~feeder_combout  = \PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][4]~feeder .extended_lut = "off";
defparam \PC_stack[7][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \PC_stack[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][4]~feeder_combout ),
	.asdata(\PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][4] .is_wysiwyg = "true";
defparam \PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \PC_stack[6][4]~feeder (
// Equation(s):
// \PC_stack[6][4]~feeder_combout  = \PC_stack[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][4]~feeder .extended_lut = "off";
defparam \PC_stack[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \PC_stack[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][4]~feeder_combout ),
	.asdata(\PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][4] .is_wysiwyg = "true";
defparam \PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \PC_stack[5][4]~feeder (
// Equation(s):
// \PC_stack[5][4]~feeder_combout  = \PC_stack[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][4]~feeder .extended_lut = "off";
defparam \PC_stack[5][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N47
dffeas \PC_stack[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][4]~feeder_combout ),
	.asdata(\PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][4] .is_wysiwyg = "true";
defparam \PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \PC_stack[4][4]~feeder (
// Equation(s):
// \PC_stack[4][4]~feeder_combout  = \PC_stack[5][4]~q 

	.dataa(gnd),
	.datab(!\PC_stack[5][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][4]~feeder .extended_lut = "off";
defparam \PC_stack[4][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \PC_stack[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][4]~feeder_combout ),
	.asdata(\PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][4] .is_wysiwyg = "true";
defparam \PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \PC_stack[3][4]~feeder (
// Equation(s):
// \PC_stack[3][4]~feeder_combout  = \PC_stack[4][4]~q 

	.dataa(!\PC_stack[4][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][4]~feeder .extended_lut = "off";
defparam \PC_stack[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \PC_stack[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][4]~feeder_combout ),
	.asdata(\PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][4] .is_wysiwyg = "true";
defparam \PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \PC_stack[2][4]~feeder (
// Equation(s):
// \PC_stack[2][4]~feeder_combout  = \PC_stack[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][4]~feeder .extended_lut = "off";
defparam \PC_stack[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \PC_stack[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][4]~feeder_combout ),
	.asdata(\PC_stack[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][4] .is_wysiwyg = "true";
defparam \PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \PC_stack[1][4]~feeder (
// Equation(s):
// \PC_stack[1][4]~feeder_combout  = \PC_stack[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][4]~feeder .extended_lut = "off";
defparam \PC_stack[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \PC_stack[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][4]~feeder_combout ),
	.asdata(\PC_stack[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][4] .is_wysiwyg = "true";
defparam \PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \PC_stack[0][4]~feeder (
// Equation(s):
// \PC_stack[0][4]~feeder_combout  = \PC_stack[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][4]~feeder .extended_lut = "off";
defparam \PC_stack[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \PC_stack[0][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][4]~feeder_combout ),
	.asdata(PC[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][4] .is_wysiwyg = "true";
defparam \PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \Add0~17_sumout  & ( (!\state.ex_return~q  & (((\Selector7~0_combout )) # (\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (((\PC_stack[0][4]~q )))) ) ) # ( !\Add0~17_sumout  & ( (!\state.ex_return~q  & 
// (!\state.fetch~DUPLICATE_q  & (\Selector7~0_combout ))) # (\state.ex_return~q  & (((\PC_stack[0][4]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\Selector7~0_combout ),
	.datad(!\PC_stack[0][4]~q ),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \PC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \next_mem_addr[4]~4 (
// Equation(s):
// \next_mem_addr[4]~4_combout  = ( \WideNor0~combout  & ( \altsyncram_component|auto_generated|q_a [4] & ( (!\state.fetch~DUPLICATE_q  & ((IR[4]))) # (\state.fetch~DUPLICATE_q  & (PC[4])) ) ) ) # ( !\WideNor0~combout  & ( 
// \altsyncram_component|auto_generated|q_a [4] & ( (!\state.fetch~DUPLICATE_q ) # (PC[4]) ) ) ) # ( \WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a [4] & ( (!\state.fetch~DUPLICATE_q  & ((IR[4]))) # (\state.fetch~DUPLICATE_q  & (PC[4])) ) ) 
// ) # ( !\WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a [4] & ( (PC[4] & \state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!PC[4]),
	.datab(gnd),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(!IR[4]),
	.datae(!\WideNor0~combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[4]~4 .extended_lut = "off";
defparam \next_mem_addr[4]~4 .lut_mask = 64'h050505F5F5F505F5;
defparam \next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \state~30 (
// Equation(s):
// \state~30_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( \altsyncram_component|auto_generated|q_a [12] & ( (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [13] & (!\altsyncram_component|auto_generated|q_a [14] & 
// \altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\state.decode~q ),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(!\altsyncram_component|auto_generated|q_a [14]),
	.datad(!\altsyncram_component|auto_generated|q_a [15]),
	.datae(!\altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~30 .extended_lut = "off";
defparam \state~30 .lut_mask = 64'h0000000000000040;
defparam \state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N38
dffeas \state.ex_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out .is_wysiwyg = "true";
defparam \state.ex_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N33
cyclonev_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = ( \Selector29~0_combout  & ( (!\altsyncram_component|auto_generated|q_a [11] & \altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [11]),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~35 .extended_lut = "off";
defparam \state~35 .lut_mask = 64'h0000000000F000F0;
defparam \state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N34
dffeas \state.ex_store (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store .is_wysiwyg = "true";
defparam \state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \state.ex_iload (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_iload .is_wysiwyg = "true";
defparam \state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (!\state.fetch~DUPLICATE_q  & (!\state.ex_iload~q  & !\state.decode~q ))

	.dataa(gnd),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\state.ex_iload~q ),
	.datad(!\state.decode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'hC000C000C000C000;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb WideOr5(
// Equation(s):
// \WideOr5~combout  = ( !\state.ex_in~q  & ( (!\state.ex_out~q  & (!\state.ex_store~q  & (\WideOr5~0_combout  & !\state.ex_istore~q ))) ) )

	.dataa(!\state.ex_out~q ),
	.datab(!\state.ex_store~q ),
	.datac(!\WideOr5~0_combout ),
	.datad(!\state.ex_istore~q ),
	.datae(gnd),
	.dataf(!\state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr5.extended_lut = "off";
defparam WideOr5.lut_mask = 64'h0800080000000000;
defparam WideOr5.shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N10
dffeas \state.fetch~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\WideOr5~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.fetch~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.fetch~DUPLICATE .is_wysiwyg = "true";
defparam \state.fetch~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N23
dffeas \PC_stack[9][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][3] .is_wysiwyg = "true";
defparam \PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \PC_stack[8][3]~feeder (
// Equation(s):
// \PC_stack[8][3]~feeder_combout  = \PC_stack[9][3]~q 

	.dataa(!\PC_stack[9][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][3]~feeder .extended_lut = "off";
defparam \PC_stack[8][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N5
dffeas \PC_stack[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][3]~feeder_combout ),
	.asdata(\PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][3] .is_wysiwyg = "true";
defparam \PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \PC_stack[7][3]~feeder (
// Equation(s):
// \PC_stack[7][3]~feeder_combout  = \PC_stack[8][3]~q 

	.dataa(!\PC_stack[8][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][3]~feeder .extended_lut = "off";
defparam \PC_stack[7][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N35
dffeas \PC_stack[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][3]~feeder_combout ),
	.asdata(\PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][3] .is_wysiwyg = "true";
defparam \PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \PC_stack[6][3]~feeder (
// Equation(s):
// \PC_stack[6][3]~feeder_combout  = \PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][3]~feeder .extended_lut = "off";
defparam \PC_stack[6][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N32
dffeas \PC_stack[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][3]~feeder_combout ),
	.asdata(\PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][3] .is_wysiwyg = "true";
defparam \PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \PC_stack[5][3]~feeder (
// Equation(s):
// \PC_stack[5][3]~feeder_combout  = \PC_stack[6][3]~q 

	.dataa(gnd),
	.datab(!\PC_stack[6][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][3]~feeder .extended_lut = "off";
defparam \PC_stack[5][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N50
dffeas \PC_stack[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][3]~feeder_combout ),
	.asdata(\PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][3] .is_wysiwyg = "true";
defparam \PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \PC_stack[4][3]~feeder (
// Equation(s):
// \PC_stack[4][3]~feeder_combout  = \PC_stack[5][3]~q 

	.dataa(!\PC_stack[5][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][3]~feeder .extended_lut = "off";
defparam \PC_stack[4][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N53
dffeas \PC_stack[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][3]~feeder_combout ),
	.asdata(\PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][3] .is_wysiwyg = "true";
defparam \PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \PC_stack[3][3]~feeder (
// Equation(s):
// \PC_stack[3][3]~feeder_combout  = \PC_stack[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][3]~feeder .extended_lut = "off";
defparam \PC_stack[3][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N56
dffeas \PC_stack[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][3]~feeder_combout ),
	.asdata(\PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][3] .is_wysiwyg = "true";
defparam \PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \PC_stack[2][3]~feeder (
// Equation(s):
// \PC_stack[2][3]~feeder_combout  = \PC_stack[3][3]~q 

	.dataa(!\PC_stack[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][3]~feeder .extended_lut = "off";
defparam \PC_stack[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N59
dffeas \PC_stack[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][3]~feeder_combout ),
	.asdata(\PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][3] .is_wysiwyg = "true";
defparam \PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \PC_stack[1][3]~feeder (
// Equation(s):
// \PC_stack[1][3]~feeder_combout  = \PC_stack[2][3]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][3]~feeder .extended_lut = "off";
defparam \PC_stack[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N38
dffeas \PC_stack[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][3]~feeder_combout ),
	.asdata(\PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][3] .is_wysiwyg = "true";
defparam \PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \PC_stack[0][3]~feeder (
// Equation(s):
// \PC_stack[0][3]~feeder_combout  = \PC_stack[1][3]~q 

	.dataa(!\PC_stack[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][3]~feeder .extended_lut = "off";
defparam \PC_stack[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N41
dffeas \PC_stack[0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][3]~feeder_combout ),
	.asdata(PC[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][3] .is_wysiwyg = "true";
defparam \PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( (((\state.ex_istore2~q ) # (\state.decode~q )) # (\state.ex_iload~DUPLICATE_q )) # (IR[3]) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( (IR[3] & 
// (!\state.ex_iload~DUPLICATE_q  & (!\state.decode~q  & !\state.ex_istore2~q ))) ) )

	.dataa(!IR[3]),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!\state.decode~q ),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h400040007FFF7FFF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Selector8~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~13_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][3]~q )))) ) ) # ( !\Selector8~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & (\Add0~13_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][3]~q )))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\state.ex_return~q ),
	.datac(!\Add0~13_sumout ),
	.datad(!\PC_stack[0][3]~q ),
	.datae(gnd),
	.dataf(!\Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N59
dffeas \PC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \next_mem_addr[3]~3 (
// Equation(s):
// \next_mem_addr[3]~3_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( \WideNor0~combout  & ( (!\state.fetch~DUPLICATE_q  & (IR[3])) # (\state.fetch~DUPLICATE_q  & ((PC[3]))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( 
// \WideNor0~combout  & ( (!\state.fetch~DUPLICATE_q  & (IR[3])) # (\state.fetch~DUPLICATE_q  & ((PC[3]))) ) ) ) # ( \altsyncram_component|auto_generated|q_a [3] & ( !\WideNor0~combout  & ( (!\state.fetch~DUPLICATE_q ) # (PC[3]) ) ) ) # ( 
// !\altsyncram_component|auto_generated|q_a [3] & ( !\WideNor0~combout  & ( (PC[3] & \state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!IR[3]),
	.datab(!PC[3]),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[3]~3 .extended_lut = "off";
defparam \next_mem_addr[3]~3 .lut_mask = 64'h0303F3F353535353;
defparam \next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \IR[2]~feeder (
// Equation(s):
// \IR[2]~feeder_combout  = \altsyncram_component|auto_generated|q_a [2]

	.dataa(!\altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[2]~feeder .extended_lut = "off";
defparam \IR[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \IR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \IR[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\IR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \next_mem_addr[2]~2 (
// Equation(s):
// \next_mem_addr[2]~2_combout  = ( PC[2] & ( \altsyncram_component|auto_generated|q_a [2] & ( ((!\WideNor0~combout ) # (\state.fetch~DUPLICATE_q )) # (IR[2]) ) ) ) # ( !PC[2] & ( \altsyncram_component|auto_generated|q_a [2] & ( (!\state.fetch~DUPLICATE_q  & 
// ((!\WideNor0~combout ) # (IR[2]))) ) ) ) # ( PC[2] & ( !\altsyncram_component|auto_generated|q_a [2] & ( ((IR[2] & \WideNor0~combout )) # (\state.fetch~DUPLICATE_q ) ) ) ) # ( !PC[2] & ( !\altsyncram_component|auto_generated|q_a [2] & ( (IR[2] & 
// (\WideNor0~combout  & !\state.fetch~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!IR[2]),
	.datac(!\WideNor0~combout ),
	.datad(!\state.fetch~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[2]~2 .extended_lut = "off";
defparam \next_mem_addr[2]~2 .lut_mask = 64'h030003FFF300F3FF;
defparam \next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \IR[1]~feeder (
// Equation(s):
// \IR[1]~feeder_combout  = ( \altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[1]~feeder .extended_lut = "off";
defparam \IR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \IR[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\IR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \next_mem_addr[1]~1 (
// Equation(s):
// \next_mem_addr[1]~1_combout  = ( \state.fetch~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [1] & ( PC[1] ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [1] & ( (!\WideNor0~combout ) # (IR[1]) ) ) ) # ( 
// \state.fetch~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [1] & ( PC[1] ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [1] & ( (IR[1] & \WideNor0~combout ) ) ) )

	.dataa(!IR[1]),
	.datab(!\WideNor0~combout ),
	.datac(!PC[1]),
	.datad(gnd),
	.datae(!\state.fetch~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[1]~1 .extended_lut = "off";
defparam \next_mem_addr[1]~1 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \IR[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \next_mem_addr[0]~0 (
// Equation(s):
// \next_mem_addr[0]~0_combout  = ( \state.fetch~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [0] & ( PC[0] ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [0] & ( (!\WideNor0~combout ) # (IR[0]) ) ) ) # ( 
// \state.fetch~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [0] & ( PC[0] ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [0] & ( (IR[0] & \WideNor0~combout ) ) ) )

	.dataa(!IR[0]),
	.datab(!PC[0]),
	.datac(!\WideNor0~combout ),
	.datad(gnd),
	.datae(!\state.fetch~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[0]~0 .extended_lut = "off";
defparam \next_mem_addr[0]~0 .lut_mask = 64'h05053333F5F53333;
defparam \next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \IR[3]~feeder (
// Equation(s):
// \IR[3]~feeder_combout  = \altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[3]~feeder .extended_lut = "off";
defparam \IR[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \IR[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\IR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \state.ex_shift~q  & ( !IR[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[3]),
	.datae(gnd),
	.dataf(!\state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[58]~47 (
// Equation(s):
// \shifter|auto_generated|sbit_w[58]~47_combout  = ( \shifter|auto_generated|sbit_w[46]~26_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[42]~25_combout )))) # (IR[2] & (((\shifter|auto_generated|sbit_w[38]~27_combout )) # (IR[4]))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[46]~26_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[42]~25_combout )))) # (IR[2] & (!IR[4] & ((\shifter|auto_generated|sbit_w[38]~27_combout )))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[42]~25_combout ),
	.datad(!\shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[46]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[58]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[58]~47 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[58]~47 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \shifter|auto_generated|sbit_w[58]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \shifter|auto_generated|sbit_w[34]~28_combout  & ( (\Selector27~4_combout  & ((!IR[4] & (!IR[2])) # (IR[4] & ((AC[15]))))) ) ) # ( !\shifter|auto_generated|sbit_w[34]~28_combout  & ( (IR[4] & (\Selector27~4_combout  & AC[15])) ) 
// )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\Selector27~4_combout ),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h00050005080D080D;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \IO_DATA[10]~input (
	.i(IO_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[10]~input_o ));
// synopsys translate_off
defparam \IO_DATA[10]~input .bus_hold = "false";
defparam \IO_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( IR[10] & ( ((\IO_DATA[10]~input_o  & \state.ex_in2~q )) # (\state.ex_loadi~q ) ) ) # ( !IR[10] & ( (\IO_DATA[10]~input_o  & \state.ex_in2~q ) ) )

	.dataa(gnd),
	.datab(!\IO_DATA[10]~input_o ),
	.datac(!\state.ex_loadi~q ),
	.datad(!\state.ex_in2~q ),
	.datae(gnd),
	.dataf(!IR[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( \state.ex_xor~q  & ( (!\state.ex_or~q  & (AC[10] & !\state.ex_load~q )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( \state.ex_xor~q  & ( !AC[10] ) ) ) # ( 
// \altsyncram_component|auto_generated|q_a [10] & ( !\state.ex_xor~q  & ( (!\state.ex_or~q  & !\state.ex_load~q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( !\state.ex_xor~q  ) )

	.dataa(!\state.ex_or~q ),
	.datab(!AC[10]),
	.datac(!\state.ex_load~q ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'hFFFFA0A0CCCC2020;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( \Selector17~2_combout  & ( (!\Selector17~1_combout  & ((!AC[10]) # ((!\state.ex_and~q  & \Selector27~5_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( 
// \Selector17~2_combout  & ( (!\Selector17~1_combout  & ((!AC[10]) # (\Selector27~5_combout ))) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector27~5_combout ),
	.datac(!\Selector17~1_combout ),
	.datad(!AC[10]),
	.datae(!\altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'h00000000F030F020;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = ( \Add1~41_sumout  & ( \Selector17~3_combout  & ( (!\WideOr3~2_combout ) # (((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[58]~47_combout )) # (\Selector17~0_combout )) ) ) ) # ( !\Add1~41_sumout  & ( 
// \Selector17~3_combout  & ( ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[58]~47_combout )) # (\Selector17~0_combout ) ) ) ) # ( \Add1~41_sumout  & ( !\Selector17~3_combout  ) ) # ( !\Add1~41_sumout  & ( !\Selector17~3_combout  ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!\shifter|auto_generated|sbit_w[58]~47_combout ),
	.datac(!\WideOr3~2_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Add1~41_sumout ),
	.dataf(!\Selector17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~4 .extended_lut = "off";
defparam \Selector17~4 .lut_mask = 64'hFFFFFFFF11FFF1FF;
defparam \Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \AC[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[10] .is_wysiwyg = "true";
defparam \AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = ( \state~31_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~36 .extended_lut = "off";
defparam \state~36 .lut_mask = 64'h00000000000F000F;
defparam \state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N5
dffeas \state.ex_istore (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore .is_wysiwyg = "true";
defparam \state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N47
dffeas \state.ex_store2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_store~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store2 .is_wysiwyg = "true";
defparam \state.ex_store2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \MW~q  & ( \state.ex_store~q  ) ) # ( !\MW~q  & ( \state.ex_store~q  ) ) # ( \MW~q  & ( !\state.ex_store~q  & ( ((\state.init~q  & (!\state.ex_istore2~q  & !\state.ex_store2~q ))) # (\state.ex_istore~q ) ) ) ) # ( !\MW~q  & ( 
// !\state.ex_store~q  & ( \state.ex_istore~q  ) ) )

	.dataa(!\state.ex_istore~q ),
	.datab(!\state.init~q ),
	.datac(!\state.ex_istore2~q ),
	.datad(!\state.ex_store2~q ),
	.datae(!\MW~q ),
	.dataf(!\state.ex_store~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h55557555FFFFFFFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas MW(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam MW.is_wysiwyg = "true";
defparam MW.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = ( \Selector29~0_combout  & ( (\altsyncram_component|auto_generated|q_a [11] & \altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [11]),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~43 .extended_lut = "off";
defparam \state~43 .lut_mask = 64'h0000000003030303;
defparam \state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N58
dffeas \state.ex_add (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_add .is_wysiwyg = "true";
defparam \state.ex_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \WideOr3~2 (
// Equation(s):
// \WideOr3~2_combout  = ( !\state.ex_addi~q  & ( !\state.ex_add~q  ) )

	.dataa(!\state.ex_add~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~2 .extended_lut = "off";
defparam \WideOr3~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \IO_DATA[0]~input (
	.i(IO_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[0]~input_o ));
// synopsys translate_off
defparam \IO_DATA[0]~input .bus_hold = "false";
defparam \IO_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \WideOr3~1_combout  & ( \WideOr3~0_combout  & ( ((IR[0] & \state.ex_loadi~q )) # (AC[0]) ) ) ) # ( !\WideOr3~1_combout  & ( \WideOr3~0_combout  & ( (!IR[0] & (AC[0] & ((\state.ex_or~q )))) # (IR[0] & (((AC[0] & \state.ex_or~q )) 
// # (\state.ex_loadi~q ))) ) ) ) # ( \WideOr3~1_combout  & ( !\WideOr3~0_combout  & ( (!IR[0] & (AC[0] & ((\state.ex_or~q )))) # (IR[0] & (((AC[0] & \state.ex_or~q )) # (\state.ex_loadi~q ))) ) ) ) # ( !\WideOr3~1_combout  & ( !\WideOr3~0_combout  & ( 
// (!IR[0] & (AC[0] & ((\state.ex_or~q )))) # (IR[0] & (((AC[0] & \state.ex_or~q )) # (\state.ex_loadi~q ))) ) ) )

	.dataa(!IR[0]),
	.datab(!AC[0]),
	.datac(!\state.ex_loadi~q ),
	.datad(!\state.ex_or~q ),
	.datae(!\WideOr3~1_combout ),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h0537053705373737;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \shifter|auto_generated|sbit_w[56]~3_combout  & ( \Selector27~0_combout  ) ) # ( !\shifter|auto_generated|sbit_w[56]~3_combout  & ( (\Selector27~0_combout  & ((\shifter|auto_generated|sbit_w[56]~6_combout ) # 
// (\shifter|auto_generated|sbit_w[56]~9_combout ))) ) )

	.dataa(!\shifter|auto_generated|sbit_w[56]~9_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\shifter|auto_generated|sbit_w[56]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[56]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h1313131333333333;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \Selector27~8 (
// Equation(s):
// \Selector27~8_combout  = ( !IR[2] & ( (\Selector26~0_combout  & (((\shifter|auto_generated|sbit_w[18]~8_combout  & (IR[1] & IR[4]))) # (\shifter|auto_generated|sbit_w[32]~11_combout ))) ) ) # ( IR[2] & ( (((\shifter|auto_generated|sbit_w[36]~10_combout  & 
// (IR[4] & \Selector26~0_combout )))) ) )

	.dataa(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datab(!IR[1]),
	.datac(!\shifter|auto_generated|sbit_w[36]~10_combout ),
	.datad(!IR[4]),
	.datae(!IR[2]),
	.dataf(!\Selector26~0_combout ),
	.datag(!\shifter|auto_generated|sbit_w[32]~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~8 .extended_lut = "on";
defparam \Selector27~8 .lut_mask = 64'h000000000F1F000F;
defparam \Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = ( !\Selector27~1_combout  & ( !\Selector27~8_combout  & ( (!\Selector27~6_combout  & ((!\state.ex_and~q ) # ((!AC[0]) # (!\altsyncram_component|auto_generated|q_a [0])))) ) ) )

	.dataa(!\Selector27~6_combout ),
	.datab(!\state.ex_and~q ),
	.datac(!AC[0]),
	.datad(!\altsyncram_component|auto_generated|q_a [0]),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~7 .extended_lut = "off";
defparam \Selector27~7 .lut_mask = 64'hAAA8000000000000;
defparam \Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \altsyncram_component|auto_generated|q_a [0] & ( AC[0] & ( (!\state.ex_load~q  & !\state.ex_or~q ) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [0] & ( AC[0] & ( !\state.ex_xor~q  ) ) ) # ( 
// \altsyncram_component|auto_generated|q_a [0] & ( !AC[0] & ( (!\state.ex_load~q  & (!\state.ex_xor~q  & !\state.ex_or~q )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [0] & ( !AC[0] ) )

	.dataa(gnd),
	.datab(!\state.ex_load~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!\state.ex_or~q ),
	.datae(!\altsyncram_component|auto_generated|q_a [0]),
	.dataf(!AC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'hFFFFC000F0F0CC00;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \Selector27~2_combout  & ( \Add1~1_sumout  & ( (!\WideOr3~2_combout ) # ((!\Selector27~7_combout ) # ((\IO_DATA[0]~input_o  & \state.ex_in2~q ))) ) ) ) # ( !\Selector27~2_combout  & ( \Add1~1_sumout  ) ) # ( 
// \Selector27~2_combout  & ( !\Add1~1_sumout  & ( (!\Selector27~7_combout ) # ((\IO_DATA[0]~input_o  & \state.ex_in2~q )) ) ) ) # ( !\Selector27~2_combout  & ( !\Add1~1_sumout  ) )

	.dataa(!\WideOr3~2_combout ),
	.datab(!\IO_DATA[0]~input_o ),
	.datac(!\state.ex_in2~q ),
	.datad(!\Selector27~7_combout ),
	.datae(!\Selector27~2_combout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'hFFFFFF03FFFFFFAB;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \AC[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[0] .is_wysiwyg = "true";
defparam \AC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \state.fetch (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\WideOr5~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.fetch .is_wysiwyg = "true";
defparam \state.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \state~30_combout  ) # ( !\state~30_combout  & ( (\IO_WRITE_int~q  & (((!\state.fetch~q  & \state.init~q )) # (\state.decode~q ))) ) )

	.dataa(!\state.decode~q ),
	.datab(!\state.fetch~q ),
	.datac(!\state.init~q ),
	.datad(!\IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\state~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h005D005DFFFFFFFF;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N50
dffeas IO_WRITE_int(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam IO_WRITE_int.is_wysiwyg = "true";
defparam IO_WRITE_int.power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N55
dffeas \state.ex_in~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_in~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N22
dffeas \state.ex_out2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_out~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out2 .is_wysiwyg = "true";
defparam \state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = ( \IO_CYCLE~reg0_q  & ( \state.ex_out2~q  & ( (\state.ex_out~q ) # (\state.ex_in~DUPLICATE_q ) ) ) ) # ( !\IO_CYCLE~reg0_q  & ( \state.ex_out2~q  & ( (\state.ex_out~q ) # (\state.ex_in~DUPLICATE_q ) ) ) ) # ( \IO_CYCLE~reg0_q  & 
// ( !\state.ex_out2~q  & ( (!\state.ex_in2~q ) # ((\state.ex_out~q ) # (\state.ex_in~DUPLICATE_q )) ) ) ) # ( !\IO_CYCLE~reg0_q  & ( !\state.ex_out2~q  & ( (\state.ex_out~q ) # (\state.ex_in~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\state.ex_in2~q ),
	.datac(!\state.ex_in~DUPLICATE_q ),
	.datad(!\state.ex_out~q ),
	.datae(!\IO_CYCLE~reg0_q ),
	.dataf(!\state.ex_out2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector129~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector129~0 .extended_lut = "off";
defparam \Selector129~0 .lut_mask = 64'h0FFFCFFF0FFF0FFF;
defparam \Selector129~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \IO_CYCLE~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_CYCLE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IO_CYCLE~reg0 .is_wysiwyg = "true";
defparam \IO_CYCLE~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \IR[11]~feeder (
// Equation(s):
// \IR[11]~feeder_combout  = ( \altsyncram_component|auto_generated|q_a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[11]~feeder .extended_lut = "off";
defparam \IR[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IR[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \IR[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\IR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \IR[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N4
dffeas \IR[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \IR[14]~feeder (
// Equation(s):
// \IR[14]~feeder_combout  = ( \altsyncram_component|auto_generated|q_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[14]~feeder .extended_lut = "off";
defparam \IR[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IR[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \IR[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\IR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N35
dffeas \IR[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
