<stg><name>add_patch9</name>


<trans_list>

<trans id="437" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="1" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="68" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="68" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="69" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="70" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="75" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="77" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="79" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="82" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="83" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="84" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="8">
<![CDATA[
:1 %empty = trunc i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln325 = zext i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln325 = icmp_eq  i8 %n_patches_read_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln325 = br i1 %icmp_ln325, void, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %sub = add i9 %zext_ln325, i9 511

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="9">
<![CDATA[
:1 %empty_113 = trunc i9 %sub

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:3 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_113, i7 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:4 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %sub, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %empty_114 = sub i12 %tmp_cast, i12 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %empty_115 = add i12 %empty_114, i12 102

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="12">
<![CDATA[
:7 %p_cast = zext i12 %empty_115

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="12">
<![CDATA[
:9 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln329 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:2 %tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %sub, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="12">
<![CDATA[
:9 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln378 = icmp_sgt  i32 %patches_parameters_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln378 = br i1 %icmp_ln378, void %.loopexit, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
.lr.ph.preheader:0 %shl_ln380_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %sub, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln380_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="18">
<![CDATA[
.lr.ph.preheader:1 %sext_ln380 = sext i18 %shl_ln380_1

]]></Node>
<StgValue><ssdm name="sext_ln380"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph.preheader:2 %sext_ln378 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln378"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:3 %br_ln378 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i8 %i_14, void, i8 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph:2 %zext_ln378 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln378_1 = icmp_slt  i32 %zext_ln378, i32 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="icmp_ln378_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:4 %i_14 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln378 = br i1 %icmp_ln378_1, void %.loopexit.loopexit, void %.split24

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split24:1 %tmp_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split24:2 %or_ln874 = or i13 %tmp_32, i13 1

]]></Node>
<StgValue><ssdm name="or_ln874"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split24:3 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:4 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split24:5 %or_ln874_1 = or i13 %tmp_32, i13 31

]]></Node>
<StgValue><ssdm name="or_ln874_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split24:6 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:7 %wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split24:8 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="15">
<![CDATA[
.split24:9 %zext_ln380 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split24:10 %add_ln380_1 = add i17 %sext_ln378, i17 %zext_ln380

]]></Node>
<StgValue><ssdm name="add_ln380_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="17">
<![CDATA[
.split24:11 %sext_ln380_1 = sext i17 %add_ln380_1

]]></Node>
<StgValue><ssdm name="sext_ln380_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split24:12 %add_ln380 = add i19 %sext_ln380_1, i19 %sext_ln380

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:21 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %add_ln380, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="57" op_0_bw="12">
<![CDATA[
.split24:22 %sext_ln380_3 = sext i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln380_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="61" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.split24:30 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="19">
<![CDATA[
.split24:13 %sext_ln380_2 = sext i19 %add_ln380

]]></Node>
<StgValue><ssdm name="sext_ln380_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="129" op_0_bw="64">
<![CDATA[
.split24:14 %zext_ln380_1 = zext i64 %sext_ln380_2

]]></Node>
<StgValue><ssdm name="zext_ln380_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split24:15 %mul_ln380 = mul i129 %zext_ln380_1, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln380"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="60" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.split24:30 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split24:15 %mul_ln380 = mul i129 %zext_ln380_1, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln380"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="55" op_0_bw="55" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:16 %tmp_50 = partselect i55 @_ssdm_op_PartSelect.i55.i129.i32.i32, i129 %mul_ln380, i32 74, i32 128

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="59" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="58" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="57" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="141" st_id="8" stage="56" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="142" st_id="9" stage="55" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="54" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="53" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="52" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="51" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="50" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="49" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="149" st_id="16" stage="48" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="47" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="46" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="45" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="153" st_id="20" stage="44" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="154" st_id="21" stage="43" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="155" st_id="22" stage="42" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="41" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="157" st_id="24" stage="40" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="158" st_id="25" stage="39" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="159" st_id="26" stage="38" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="160" st_id="27" stage="37" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="161" st_id="28" stage="36" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="162" st_id="29" stage="35" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="163" st_id="30" stage="34" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="164" st_id="31" stage="33" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="165" st_id="32" stage="32" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="166" st_id="33" stage="31" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="167" st_id="34" stage="30" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="168" st_id="35" stage="29" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="169" st_id="36" stage="28" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="170" st_id="37" stage="27" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="171" st_id="38" stage="26" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="172" st_id="39" stage="25" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="173" st_id="40" stage="24" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="174" st_id="41" stage="23" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="175" st_id="42" stage="22" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="176" st_id="43" stage="21" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="177" st_id="44" stage="20" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="178" st_id="45" stage="19" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="179" st_id="46" stage="18" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="180" st_id="47" stage="17" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="181" st_id="48" stage="16" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="182" st_id="49" stage="15" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="183" st_id="50" stage="14" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="184" st_id="51" stage="13" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="185" st_id="52" stage="12" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="186" st_id="53" stage="11" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="187" st_id="54" stage="10" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="188" st_id="55" stage="9" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="189" st_id="56" stage="8" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="190" st_id="57" stage="7" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="191" st_id="58" stage="6" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="192" st_id="59" stage="5" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="193" st_id="60" stage="4" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="194" st_id="61" stage="3" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="195" st_id="62" stage="2" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="196" st_id="63" stage="1" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split24:23 %urem_ln380 = urem i57 %sext_ln380_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln380"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="197" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="60" op_0_bw="55">
<![CDATA[
.split24:17 %zext_ln380_2 = zext i55 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln380_2"/></StgValue>
</operation>

<operation id="198" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="57" op_0_bw="57" op_1_bw="55" op_2_bw="2">
<![CDATA[
.split24:18 %tmp_51 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i55.i2, i55 %tmp_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="199" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="60" op_0_bw="57">
<![CDATA[
.split24:19 %zext_ln380_3 = zext i57 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln380_3"/></StgValue>
</operation>

<operation id="200" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.split24:20 %add_ln380_2 = add i60 %zext_ln380_3, i60 %zext_ln380_2

]]></Node>
<StgValue><ssdm name="add_ln380_2"/></StgValue>
</operation>

<operation id="201" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="60" op_0_bw="57">
<![CDATA[
.split24:24 %zext_ln380_4 = zext i57 %urem_ln380

]]></Node>
<StgValue><ssdm name="zext_ln380_4"/></StgValue>
</operation>

<operation id="202" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.split24:25 %add_ln380_3 = add i60 %add_ln380_2, i60 %zext_ln380_4

]]></Node>
<StgValue><ssdm name="add_ln380_3"/></StgValue>
</operation>

<operation id="203" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split24:26 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %add_ln380_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="204" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:27 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="205" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
.split24:28 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="206" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="207" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
.split24:28 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="208" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
.split24:29 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="209" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:31 %icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="210" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24:32 %br_ln380 = br i1 %icmp_ln874, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="211" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0 %or_ln381 = or i19 %add_ln380, i19 120

]]></Node>
<StgValue><ssdm name="or_ln381"/></StgValue>
</operation>

<operation id="212" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="19">
<![CDATA[
:1 %sext_ln381 = sext i19 %or_ln381

]]></Node>
<StgValue><ssdm name="sext_ln381"/></StgValue>
</operation>

<operation id="213" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="129" op_0_bw="64">
<![CDATA[
:2 %zext_ln381 = zext i64 %sext_ln381

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="214" st_id="65" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:3 %mul_ln381 = mul i129 %zext_ln381, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln381"/></StgValue>
</operation>

<operation id="215" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="57">
<![CDATA[
:8 %trunc_ln381 = trunc i57 %urem_ln380

]]></Node>
<StgValue><ssdm name="trunc_ln381"/></StgValue>
</operation>

<operation id="216" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
:16 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="217" st_id="66" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:3 %mul_ln381 = mul i129 %zext_ln381, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln381"/></StgValue>
</operation>

<operation id="218" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %udiv_ln3_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln381, i32 74, i32 81

]]></Node>
<StgValue><ssdm name="udiv_ln3_cast"/></StgValue>
</operation>

<operation id="219" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln381, i32 74, i32 79

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="220" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
:16 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="221" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:6 %p_shl5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_54, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="222" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln381 = add i8 %p_shl5_cast, i8 %udiv_ln3_cast

]]></Node>
<StgValue><ssdm name="add_ln381"/></StgValue>
</operation>

<operation id="223" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %add_ln381_1 = add i8 %add_ln381, i8 %trunc_ln381

]]></Node>
<StgValue><ssdm name="add_ln381_1"/></StgValue>
</operation>

<operation id="224" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:10 %tmp_125_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln381_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="225" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %or_ln381_1 = or i12 %tmp_125_cast, i12 15

]]></Node>
<StgValue><ssdm name="or_ln381_1"/></StgValue>
</operation>

<operation id="226" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
:12 %zext_ln381_1 = zext i12 %or_ln381_1

]]></Node>
<StgValue><ssdm name="zext_ln381_1"/></StgValue>
</operation>

<operation id="227" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_6"/></StgValue>
</operation>

<operation id="228" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
:14 %packedCoordinates_V_3 = load i12 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="229" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
:14 %packedCoordinates_V_3 = load i12 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_3"/></StgValue>
</operation>

<operation id="230" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
:15 %trunc_ln69_2 = trunc i64 %packedCoordinates_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="231" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln874_4"/></StgValue>
</operation>

<operation id="232" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln380 = br i1 %icmp_ln874_4, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="233" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="234" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_55 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_4, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="235" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge:1 %icmp_ln391 = icmp_eq  i3 %tmp_55, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="236" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln391 = br i1 %icmp_ln391, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="237" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="8">
<![CDATA[
:0 %zext_ln405 = zext i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="238" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:1 %tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="239" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="10">
<![CDATA[
:2 %zext_ln405_1 = zext i10 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln405_1"/></StgValue>
</operation>

<operation id="240" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln405 = add i11 %zext_ln405_1, i11 %zext_ln405

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="241" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln394 = br void

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="242" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten29 = phi i7 0, void, i7 %add_ln394_1, void %.split22

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="243" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a_4 = phi i3 0, void, i3 %select_ln394_1, void %.split22

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="244" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %b_6 = phi i5 0, void, i5 %add_ln400, void %.split22

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="245" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln394_1 = add i7 %indvar_flatten29, i7 1

]]></Node>
<StgValue><ssdm name="add_ln394_1"/></StgValue>
</operation>

<operation id="246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="247" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln394 = icmp_eq  i7 %indvar_flatten29, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="248" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln394 = br i1 %icmp_ln394, void %.split22, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="249" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split22:0 %add_ln394 = add i3 %a_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="250" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split22:3 %icmp_ln400 = icmp_eq  i5 %b_6, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="251" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split22:4 %select_ln394 = select i1 %icmp_ln400, i5 0, i5 %b_6

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="252" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split22:5 %select_ln394_1 = select i1 %icmp_ln400, i3 %add_ln394, i3 %a_4

]]></Node>
<StgValue><ssdm name="select_ln394_1"/></StgValue>
</operation>

<operation id="253" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split22:10 %tmp_38 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln394_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="254" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.split22:11 %tmp_129_cast = zext i7 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="255" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
.split22:13 %zext_ln405_3 = zext i5 %select_ln394

]]></Node>
<StgValue><ssdm name="zext_ln405_3"/></StgValue>
</operation>

<operation id="256" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:18 %add_ln405_3 = add i8 %tmp_129_cast, i8 %zext_ln405_3

]]></Node>
<StgValue><ssdm name="add_ln405_3"/></StgValue>
</operation>

<operation id="257" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split22:19 %tmp_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln405_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="258" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
.split22:20 %zext_ln405_6 = zext i9 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln405_6"/></StgValue>
</operation>

<operation id="259" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:21 %shl_ln405 = shl i8 %add_ln405_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln405"/></StgValue>
</operation>

<operation id="260" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:22 %wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln405_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:23 %or_ln405 = or i8 %shl_ln405, i8 1

]]></Node>
<StgValue><ssdm name="or_ln405"/></StgValue>
</operation>

<operation id="262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
.split22:24 %zext_ln405_7 = zext i8 %or_ln405

]]></Node>
<StgValue><ssdm name="zext_ln405_7"/></StgValue>
</operation>

<operation id="263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:25 %wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln405_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_8"/></StgValue>
</operation>

<operation id="264" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
.split22:27 %wp_superpoints_load_7 = load i8 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_7"/></StgValue>
</operation>

<operation id="265" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="8">
<![CDATA[
.split22:28 %wp_superpoints_load_8 = load i8 %wp_superpoints_addr_8

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_8"/></StgValue>
</operation>

<operation id="266" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split22:31 %add_ln400 = add i5 %select_ln394, i5 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="267" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="268" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split22:2 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="269" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="11">
<![CDATA[
.split22:6 %trunc_ln405 = trunc i11 %add_ln405

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="270" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="3">
<![CDATA[
.split22:7 %zext_ln405_2 = zext i3 %select_ln394_1

]]></Node>
<StgValue><ssdm name="zext_ln405_2"/></StgValue>
</operation>

<operation id="271" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:8 %add_ln405_1 = add i8 %trunc_ln405, i8 %zext_ln405_2

]]></Node>
<StgValue><ssdm name="add_ln405_1"/></StgValue>
</operation>

<operation id="272" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split22:9 %tmp_128_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln405_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="273" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split22:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="274" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="5">
<![CDATA[
.split22:14 %zext_ln405_4 = zext i5 %select_ln394

]]></Node>
<StgValue><ssdm name="zext_ln405_4"/></StgValue>
</operation>

<operation id="275" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split22:15 %add_ln405_2 = add i12 %tmp_128_cast, i12 %zext_ln405_4

]]></Node>
<StgValue><ssdm name="add_ln405_2"/></StgValue>
</operation>

<operation id="276" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
.split22:16 %zext_ln405_5 = zext i12 %add_ln405_2

]]></Node>
<StgValue><ssdm name="zext_ln405_5"/></StgValue>
</operation>

<operation id="277" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:17 %patches_superpoints_addr_7 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln405_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_7"/></StgValue>
</operation>

<operation id="278" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:26 %specloopname_ln400 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln400"/></StgValue>
</operation>

<operation id="279" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
.split22:27 %wp_superpoints_load_7 = load i8 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_7"/></StgValue>
</operation>

<operation id="280" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="8">
<![CDATA[
.split22:28 %wp_superpoints_load_8 = load i8 %wp_superpoints_addr_8

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_8"/></StgValue>
</operation>

<operation id="281" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split22:29 %ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8

]]></Node>
<StgValue><ssdm name="ref_tmp2"/></StgValue>
</operation>

<operation id="282" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split22:30 %store_ln405 = store i64 %ref_tmp2, i12 %patches_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="283" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.split22:32 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="284" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln410 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="285" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten51 = phi i7 %add_ln410_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="286" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_5 = phi i3 %select_ln410_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="287" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten37 = phi i6 %select_ln416_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="288" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln410_1 = add i7 %indvar_flatten51, i7 1

]]></Node>
<StgValue><ssdm name="add_ln410_1"/></StgValue>
</operation>

<operation id="289" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln410 = icmp_eq  i7 %indvar_flatten51, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln410"/></StgValue>
</operation>

<operation id="290" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln410 = br i1 %icmp_ln410, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="291" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln410 = add i3 %a_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln410"/></StgValue>
</operation>

<operation id="292" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln416 = icmp_eq  i6 %indvar_flatten37, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="293" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln410_1 = select i1 %icmp_ln416, i3 %add_ln410, i3 %a_5

]]></Node>
<StgValue><ssdm name="select_ln410_1"/></StgValue>
</operation>

<operation id="294" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:47 %add_ln416_1 = add i6 %indvar_flatten37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="295" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:48 %select_ln416_2 = select i1 %icmp_ln416, i6 1, i6 %add_ln416_1

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="296" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_7 = phi i3 %select_ln416_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="297" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_4 = phi i3 %add_ln422, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="298" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln410 = select i1 %icmp_ln416, i3 0, i3 %b_7

]]></Node>
<StgValue><ssdm name="select_ln410"/></StgValue>
</operation>

<operation id="300" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="3">
<![CDATA[
.preheader:6 %zext_ln427 = zext i3 %select_ln410_1

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="301" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:7 %tmp_39 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln410_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="302" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="5">
<![CDATA[
.preheader:8 %zext_ln427_1 = zext i5 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln427_1"/></StgValue>
</operation>

<operation id="303" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:9 %add_ln427 = add i11 %add_ln405, i11 %zext_ln427

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>

<operation id="304" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader:10 %tmp_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln427, i2 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="305" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="13">
<![CDATA[
.preheader:11 %zext_ln416 = zext i13 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="306" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln410 = xor i1 %icmp_ln416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="307" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:14 %icmp_ln422 = icmp_eq  i3 %c_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="308" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln410 = and i1 %icmp_ln422, i1 %xor_ln410

]]></Node>
<StgValue><ssdm name="and_ln410"/></StgValue>
</operation>

<operation id="309" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:16 %add_ln416 = add i3 %select_ln410, i3 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="310" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln416 = or i1 %and_ln410, i1 %icmp_ln416

]]></Node>
<StgValue><ssdm name="or_ln416"/></StgValue>
</operation>

<operation id="311" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:19 %select_ln416 = select i1 %or_ln416, i3 0, i3 %c_4

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="312" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:20 %select_ln416_1 = select i1 %and_ln410, i3 %add_ln416, i3 %select_ln410

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="313" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="63" op_0_bw="3">
<![CDATA[
.preheader:21 %zext_ln427_2 = zext i3 %select_ln416_1

]]></Node>
<StgValue><ssdm name="zext_ln427_2"/></StgValue>
</operation>

<operation id="314" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="3">
<![CDATA[
.preheader:22 %zext_ln427_3 = zext i3 %select_ln416_1

]]></Node>
<StgValue><ssdm name="zext_ln427_3"/></StgValue>
</operation>

<operation id="315" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:23 %add_ln427_1 = add i6 %zext_ln427_1, i6 %zext_ln427_3

]]></Node>
<StgValue><ssdm name="add_ln427_1"/></StgValue>
</operation>

<operation id="316" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="6">
<![CDATA[
.preheader:24 %trunc_ln427 = trunc i6 %add_ln427_1

]]></Node>
<StgValue><ssdm name="trunc_ln427"/></StgValue>
</operation>

<operation id="317" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:25 %p_shl6_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln427, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="318" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:26 %p_shl7_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln427_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="319" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:27 %sub_ln427 = sub i7 %p_shl6_cast, i7 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln427"/></StgValue>
</operation>

<operation id="320" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:28 %add_ln427_2 = add i63 %zext_ln416, i63 %zext_ln427_2

]]></Node>
<StgValue><ssdm name="add_ln427_2"/></StgValue>
</operation>

<operation id="321" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="63">
<![CDATA[
.preheader:29 %trunc_ln427_1 = trunc i63 %add_ln427_2

]]></Node>
<StgValue><ssdm name="trunc_ln427_1"/></StgValue>
</operation>

<operation id="322" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:30 %p_shl9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln427_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="323" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="63">
<![CDATA[
.preheader:31 %trunc_ln427_2 = trunc i63 %add_ln427_2

]]></Node>
<StgValue><ssdm name="trunc_ln427_2"/></StgValue>
</operation>

<operation id="324" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:32 %p_shl8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln427_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="325" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:33 %sub_ln427_1 = sub i12 %p_shl9_cast, i12 %p_shl8_cast

]]></Node>
<StgValue><ssdm name="sub_ln427_1"/></StgValue>
</operation>

<operation id="326" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="3">
<![CDATA[
.preheader:35 %zext_ln427_4 = zext i3 %select_ln416

]]></Node>
<StgValue><ssdm name="zext_ln427_4"/></StgValue>
</operation>

<operation id="327" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="3">
<![CDATA[
.preheader:36 %zext_ln427_5 = zext i3 %select_ln416

]]></Node>
<StgValue><ssdm name="zext_ln427_5"/></StgValue>
</operation>

<operation id="328" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:37 %add_ln427_3 = add i7 %sub_ln427, i7 %zext_ln427_5

]]></Node>
<StgValue><ssdm name="add_ln427_3"/></StgValue>
</operation>

<operation id="329" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="7">
<![CDATA[
.preheader:38 %zext_ln427_6 = zext i7 %add_ln427_3

]]></Node>
<StgValue><ssdm name="zext_ln427_6"/></StgValue>
</operation>

<operation id="330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %wp_parameters_addr_37 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln427_6

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_37"/></StgValue>
</operation>

<operation id="331" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:40 %add_ln427_4 = add i12 %sub_ln427_1, i12 %zext_ln427_4

]]></Node>
<StgValue><ssdm name="add_ln427_4"/></StgValue>
</operation>

<operation id="332" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="7">
<![CDATA[
.preheader:44 %wp_parameters_load_16 = load i7 %wp_parameters_addr_37

]]></Node>
<StgValue><ssdm name="wp_parameters_load_16"/></StgValue>
</operation>

<operation id="333" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:46 %add_ln422 = add i3 %select_ln416, i3 1

]]></Node>
<StgValue><ssdm name="add_ln422"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="334" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="335" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="336" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="337" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="338" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:34 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="339" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
.preheader:41 %zext_ln427_7 = zext i12 %add_ln427_4

]]></Node>
<StgValue><ssdm name="zext_ln427_7"/></StgValue>
</operation>

<operation id="340" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %patches_parameters_addr_24 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln427_7

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_24"/></StgValue>
</operation>

<operation id="341" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:43 %specloopname_ln422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln422"/></StgValue>
</operation>

<operation id="342" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="7">
<![CDATA[
.preheader:44 %wp_parameters_load_16 = load i7 %wp_parameters_addr_37

]]></Node>
<StgValue><ssdm name="wp_parameters_load_16"/></StgValue>
</operation>

<operation id="343" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader:45 %store_ln427 = store i32 %wp_parameters_load_16, i12 %patches_parameters_addr_24

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="344" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.preheader:49 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="345" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln378" val="1"/>
<literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln435 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="add_ln435"/></StgValue>
</operation>

<operation id="346" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln378" val="1"/>
<literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="6">
<![CDATA[
:1 %zext_ln435 = zext i6 %add_ln435

]]></Node>
<StgValue><ssdm name="zext_ln435"/></StgValue>
</operation>

<operation id="347" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln378" val="1"/>
<literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %write_ln435 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln435

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="348" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln378" val="1"/>
<literal name="icmp_ln378_1" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln436 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>

<operation id="349" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0">
<![CDATA[
.loopexit:0 %ret_ln439 = ret

]]></Node>
<StgValue><ssdm name="ret_ln439"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="350" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="351" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten = phi i7 %add_ln329_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="352" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %a = phi i3 %select_ln329_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="353" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %b = phi i5 %add_ln335, void %.preheader2, i5 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="354" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:3 %add_ln329_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln329_1"/></StgValue>
</operation>

<operation id="355" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="356" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:5 %icmp_ln329 = icmp_eq  i7 %indvar_flatten, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="357" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:6 %br_ln329 = br i1 %icmp_ln329, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="358" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln329 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="359" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3 %icmp_ln335 = icmp_eq  i5 %b, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="360" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:4 %select_ln329 = select i1 %icmp_ln335, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>

<operation id="361" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln329_1 = select i1 %icmp_ln335, i3 %add_ln329, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln329_1"/></StgValue>
</operation>

<operation id="362" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader2:6 %tmp_31 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln329_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="363" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:7 %tmp_111_cast = zext i7 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="364" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="5">
<![CDATA[
.preheader2:9 %zext_ln340 = zext i5 %select_ln329

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="365" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:10 %add_ln340 = add i8 %tmp_111_cast, i8 %zext_ln340

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="366" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader2:13 %tmp_49 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln340, i1 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
.preheader2:14 %zext_ln340_2 = zext i9 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln340_2"/></StgValue>
</operation>

<operation id="368" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:15 %shl_ln340 = shl i8 %add_ln340, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln340"/></StgValue>
</operation>

<operation id="369" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:16 %wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln340_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_4"/></StgValue>
</operation>

<operation id="370" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:17 %or_ln340 = or i8 %shl_ln340, i8 1

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="371" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:18 %zext_ln340_3 = zext i8 %or_ln340

]]></Node>
<StgValue><ssdm name="zext_ln340_3"/></StgValue>
</operation>

<operation id="372" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:19 %wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln340_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_5"/></StgValue>
</operation>

<operation id="373" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:21 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="374" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:22 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="375" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:25 %add_ln335 = add i5 %select_ln329, i5 1

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="376" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="377" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="378" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="379" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:11 %zext_ln340_1 = zext i8 %add_ln340

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="380" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:12 %patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln340_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_5"/></StgValue>
</operation>

<operation id="381" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:20 %specloopname_ln335 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln335"/></StgValue>
</operation>

<operation id="382" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:21 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="383" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:22 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="384" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2:23 %ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_4, i32 %wp_superpoints_load_5

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="385" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.preheader2:24 %store_ln340 = store i64 %ref_tmp, i12 %patches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="386" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:26 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="387" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln345 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="388" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten21 = phi i7 %add_ln345_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="389" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten7 = phi i6 %select_ln351_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="390" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:5 %add_ln345_1 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln345_1"/></StgValue>
</operation>

<operation id="391" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:7 %icmp_ln345 = icmp_eq  i7 %indvar_flatten21, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="392" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln345 = br i1 %icmp_ln345, void %.preheader1, void

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="393" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln351 = icmp_eq  i6 %indvar_flatten7, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="394" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:34 %add_ln351_1 = add i6 %indvar_flatten7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln351_1"/></StgValue>
</operation>

<operation id="395" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:35 %select_ln351_2 = select i1 %icmp_ln351, i6 1, i6 %add_ln351_1

]]></Node>
<StgValue><ssdm name="select_ln351_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="396" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %a_3 = phi i3 %select_ln345_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="397" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %b_5 = phi i3 %select_ln351_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="398" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %c = phi i3 %add_ln357, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="399" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="400" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
<literal name="icmp_ln351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln345 = add i3 %a_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="401" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln345 = select i1 %icmp_ln351, i3 0, i3 %b_5

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>

<operation id="402" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln345_1 = select i1 %icmp_ln351, i3 %add_ln345, i3 %a_3

]]></Node>
<StgValue><ssdm name="select_ln345_1"/></StgValue>
</operation>

<operation id="403" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1:6 %tmp_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln345_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="404" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:7 %zext_ln351 = zext i5 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="405" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:9 %xor_ln345 = xor i1 %icmp_ln351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln345"/></StgValue>
</operation>

<operation id="406" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:10 %icmp_ln357 = icmp_eq  i3 %c, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln357"/></StgValue>
</operation>

<operation id="407" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:11 %and_ln345 = and i1 %icmp_ln357, i1 %xor_ln345

]]></Node>
<StgValue><ssdm name="and_ln345"/></StgValue>
</operation>

<operation id="408" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:12 %add_ln351 = add i3 %select_ln345, i3 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="409" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %or_ln351 = or i1 %and_ln345, i1 %icmp_ln351

]]></Node>
<StgValue><ssdm name="or_ln351"/></StgValue>
</operation>

<operation id="410" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:15 %select_ln351 = select i1 %or_ln351, i3 0, i3 %c

]]></Node>
<StgValue><ssdm name="select_ln351"/></StgValue>
</operation>

<operation id="411" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:16 %select_ln351_1 = select i1 %and_ln345, i3 %add_ln351, i3 %select_ln345

]]></Node>
<StgValue><ssdm name="select_ln351_1"/></StgValue>
</operation>

<operation id="412" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="3">
<![CDATA[
.preheader1:17 %zext_ln362 = zext i3 %select_ln351_1

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="413" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:18 %add_ln362 = add i6 %zext_ln351, i6 %zext_ln362

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="414" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader1:19 %tmp_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln362, i3 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="415" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="9">
<![CDATA[
.preheader1:20 %zext_ln362_1 = zext i9 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln362_1"/></StgValue>
</operation>

<operation id="416" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1:21 %tmp_53 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln362, i1 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="417" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:22 %zext_ln362_2 = zext i7 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln362_2"/></StgValue>
</operation>

<operation id="418" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:23 %sub_ln362 = sub i12 %zext_ln362_1, i12 %zext_ln362_2

]]></Node>
<StgValue><ssdm name="sub_ln362"/></StgValue>
</operation>

<operation id="419" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="3">
<![CDATA[
.preheader1:25 %zext_ln362_3 = zext i3 %select_ln351

]]></Node>
<StgValue><ssdm name="zext_ln362_3"/></StgValue>
</operation>

<operation id="420" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:26 %add_ln362_1 = add i12 %sub_ln362, i12 %zext_ln362_3

]]></Node>
<StgValue><ssdm name="add_ln362_1"/></StgValue>
</operation>

<operation id="421" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:27 %zext_ln362_4 = zext i12 %add_ln362_1

]]></Node>
<StgValue><ssdm name="zext_ln362_4"/></StgValue>
</operation>

<operation id="422" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln362_4

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="423" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
.preheader1:31 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="424" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:33 %add_ln357 = add i3 %select_ln351, i3 1

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="425" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="426" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="427" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="428" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="429" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="430" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:29 %patches_parameters_addr_23 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln362_4

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_23"/></StgValue>
</operation>

<operation id="431" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:30 %specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln357"/></StgValue>
</operation>

<operation id="432" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
.preheader1:31 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="433" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader1:32 %store_ln362 = store i32 %wp_parameters_load, i12 %patches_parameters_addr_23

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="434" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:36 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="435" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln371 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1

]]></Node>
<StgValue><ssdm name="write_ln371"/></StgValue>
</operation>

<operation id="436" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln372 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
