<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="System_Design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU_32.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_Top.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CPU_Top.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_Top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Counter_32.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MUX_BUS.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Register_32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register_32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_32.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Register_32.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_32_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_32_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="State_Machine.tfi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_manager.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="io_manager.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="io_manager.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="io_manager.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="io_manager.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="io_manager.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="io_manager.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="io_manager.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="io_manager.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="io_manager.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="io_manager.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="io_manager.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="io_manager.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="io_manager.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="io_manager.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="io_manager.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="io_manager.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="io_manager.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="io_manager.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="io_manager.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_manager.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="io_manager.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="io_manager.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="io_manager_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="io_manager_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="io_manager_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="io_manager_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="io_manager_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_manager_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_manager_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="io_manager_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="io_manager_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_manager_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="io_manager_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="io_manager_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="io_manager_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="io_manager_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="io_manager_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_manager_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529120371" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1529120371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529807319" xil_pn:in_ck="-4041477848661447644" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1529807319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_Test.v"/>
      <outfile xil_pn:name="CPU_Top.v"/>
      <outfile xil_pn:name="CPU_Top_Test.v"/>
      <outfile xil_pn:name="Counter_32.v"/>
      <outfile xil_pn:name="MUX_BUS.v"/>
      <outfile xil_pn:name="Register_32.v"/>
      <outfile xil_pn:name="Register_32_test.v"/>
      <outfile xil_pn:name="State_Machine.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="io_manager.v"/>
      <outfile xil_pn:name="io_manager_test.v"/>
      <outfile xil_pn:name="uart_rx.v"/>
      <outfile xil_pn:name="uart_tx.v"/>
    </transform>
    <transform xil_pn:end_ts="1529715157" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4644196783205967096" xil_pn:start_ts="1529715157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529715157" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1859687907902733626" xil_pn:start_ts="1529715157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529771586" xil_pn:in_ck="-8377093346363715448" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3365124133136815432" xil_pn:start_ts="1529771586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1529807319" xil_pn:in_ck="-6621015115480057532" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1529807319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_Test.v"/>
      <outfile xil_pn:name="CPU_Top.v"/>
      <outfile xil_pn:name="CPU_Top_Test.v"/>
      <outfile xil_pn:name="Counter_32.v"/>
      <outfile xil_pn:name="MUX_BUS.v"/>
      <outfile xil_pn:name="Register_32.v"/>
      <outfile xil_pn:name="Register_32_test.v"/>
      <outfile xil_pn:name="State_Machine.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="io_manager.v"/>
      <outfile xil_pn:name="io_manager_test.v"/>
      <outfile xil_pn:name="ipcore_dir/data_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_ram.v"/>
      <outfile xil_pn:name="uart_rx.v"/>
      <outfile xil_pn:name="uart_tx.v"/>
    </transform>
    <transform xil_pn:end_ts="1529807325" xil_pn:in_ck="-6621015115480057532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1843276190362677105" xil_pn:start_ts="1529807319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="io_manager_test_beh.prj"/>
      <outfile xil_pn:name="io_manager_test_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1529807325" xil_pn:in_ck="5421972499843869323" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7555255170603200942" xil_pn:start_ts="1529807325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="io_manager_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1529116135" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529116135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529742105" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3769768897704927943" xil_pn:start_ts="1529742105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529770280" xil_pn:in_ck="-8377093346363715448" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3365124133136815432" xil_pn:start_ts="1529770280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/data_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1529742105" xil_pn:in_ck="8578200303598834822" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1529742105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529742105" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3305065820164328777" xil_pn:start_ts="1529742105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529742105" xil_pn:in_ck="8578200303598834822" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1529742105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1529742105" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8576165291073555902" xil_pn:start_ts="1529742105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1529770300" xil_pn:in_ck="-5029167308245305315" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2251570134835388295" xil_pn:start_ts="1529770280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Top.ngr"/>
      <outfile xil_pn:name="Register_32.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="io_manager.lso"/>
      <outfile xil_pn:name="io_manager.ngc"/>
      <outfile xil_pn:name="io_manager.ngr"/>
      <outfile xil_pn:name="io_manager.prj"/>
      <outfile xil_pn:name="io_manager.stx"/>
      <outfile xil_pn:name="io_manager.syr"/>
      <outfile xil_pn:name="io_manager.xst"/>
      <outfile xil_pn:name="io_manager_test_beh.prj"/>
      <outfile xil_pn:name="io_manager_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529170095" xil_pn:in_ck="-7399071291787811394" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767479023432337012" xil_pn:start_ts="1529170095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1529770307" xil_pn:in_ck="7779743333415857961" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6079254303130899609" xil_pn:start_ts="1529770300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="io_manager.bld"/>
      <outfile xil_pn:name="io_manager.ngd"/>
      <outfile xil_pn:name="io_manager_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1529770338" xil_pn:in_ck="4007821132089888247" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1529770307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="io_manager.pcf"/>
      <outfile xil_pn:name="io_manager_map.map"/>
      <outfile xil_pn:name="io_manager_map.mrp"/>
      <outfile xil_pn:name="io_manager_map.ncd"/>
      <outfile xil_pn:name="io_manager_map.ngm"/>
      <outfile xil_pn:name="io_manager_map.xrpt"/>
      <outfile xil_pn:name="io_manager_summary.xml"/>
      <outfile xil_pn:name="io_manager_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529770363" xil_pn:in_ck="8421256285409391952" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1529770338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="io_manager.ncd"/>
      <outfile xil_pn:name="io_manager.pad"/>
      <outfile xil_pn:name="io_manager.par"/>
      <outfile xil_pn:name="io_manager.ptwx"/>
      <outfile xil_pn:name="io_manager.unroutes"/>
      <outfile xil_pn:name="io_manager.xpi"/>
      <outfile xil_pn:name="io_manager_pad.csv"/>
      <outfile xil_pn:name="io_manager_pad.txt"/>
      <outfile xil_pn:name="io_manager_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1529770407" xil_pn:in_ck="-7399071291787819019" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1529770363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="io_manager.bgn"/>
      <outfile xil_pn:name="io_manager.bit"/>
      <outfile xil_pn:name="io_manager.drc"/>
      <outfile xil_pn:name="io_manager.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529770363" xil_pn:in_ck="558551673450067571" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1529770356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="io_manager.twr"/>
      <outfile xil_pn:name="io_manager.twx"/>
    </transform>
  </transforms>

</generated_project>
