library IEEE;
use IEEE.std_logic_1164.all;

entity convertidor is
	port
	(
		-- Input ports
		sum : in integer range 0 to 31;
		Cin: in std_logic;
		-- Output ports
		Dec	: out integer range 0 to 9;
		Unid	: out integer range 0 to 9
	);
end convertidor;



architecture arch_Convertidor of Convertidor is

	
begin

	Dec <= sum / 10;
	Unid <= sum mod 10;
	
end arch_Convertidor;

