{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607047475435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607047475435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 19:04:35 2020 " "Processing started: Thu Dec 03 19:04:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607047475435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047475435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047475435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607047475821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607047475821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Source/tb.v" "" { Text "F:/FPGADesign/Project2/Source/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_OL.v(17) " "Verilog HDL information at i2c_OL.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607047481184 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_OL.v(35) " "Verilog HDL information at i2c_OL.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607047481184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_OL " "Found entity 1: i2c_OL" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_nsl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_nsl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_NSL " "Found entity 1: i2c_NSL" {  } { { "../Source/i2c_NSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_NSL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_csl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_csl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_CSL " "Found entity 1: i2c_CSL" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../Source/i2c.v" "" { Text "F:/FPGADesign/Project2/Source/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/synthesis/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/synthesis/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "issp/synthesis/issp.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp/synthesis/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "issp/synthesis/submodules/altsource_probe_top.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Source/clock.v" "" { Text "F:/FPGADesign/Project2/Source/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/project2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "F:/FPGADesign/Project2/Quartus/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607047481195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607047481220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project2.v(17) " "Output port \"LEDR\" at Project2.v(17) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project2.v(20) " "Output port \"HEX0\" at Project2.v(20) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project2.v(21) " "Output port \"HEX1\" at Project2.v(21) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project2.v(22) " "Output port \"HEX2\" at Project2.v(22) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project2.v(23) " "Output port \"HEX3\" at Project2.v(23) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Project2.v(24) " "Output port \"HEX4\" at Project2.v(24) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Project2.v(25) " "Output port \"HEX5\" at Project2.v(25) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Project2.v(32) " "Output port \"AUD_DACDAT\" at Project2.v(32) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607047481221 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_U0 " "Elaborating entity \"clock\" for hierarchy \"clock:clk_U0\"" {  } { { "../Source/Project2.v" "clk_U0" { Text "F:/FPGADesign/Project2/Source/Project2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock:clk_U0\|pll:PLL1 " "Elaborating entity \"pll\" for hierarchy \"clock:clk_U0\|pll:PLL1\"" {  } { { "../Source/clock.v" "PLL1" { Text "F:/FPGADesign/Project2/Source/clock.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "F:/FPGADesign/Project2/Quartus/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1607047481249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607047481250 ""}  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607047481250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c_U0 " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c_U0\"" {  } { { "../Source/Project2.v" "i2c_U0" { Text "F:/FPGADesign/Project2/Source/Project2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_CSL i2c:i2c_U0\|i2c_CSL:CSL " "Elaborating entity \"i2c_CSL\" for hierarchy \"i2c:i2c_U0\|i2c_CSL:CSL\"" {  } { { "../Source/i2c.v" "CSL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_NSL i2c:i2c_U0\|i2c_NSL:NSL " "Elaborating entity \"i2c_NSL\" for hierarchy \"i2c:i2c_U0\|i2c_NSL:NSL\"" {  } { { "../Source/i2c.v" "NSL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_OL i2c:i2c_U0\|i2c_OL:OL " "Elaborating entity \"i2c_OL\" for hierarchy \"i2c:i2c_U0\|i2c_OL:OL\"" {  } { { "../Source/i2c.v" "OL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_OL.v(30) " "Verilog HDL assignment warning at i2c_OL.v(30): truncated value with size 32 to match size of target (5)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607047481255 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address i2c_OL.v(17) " "Verilog HDL Always Construct warning at i2c_OL.v(17): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481255 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out i2c_OL.v(17) " "Verilog HDL Always Construct warning at i2c_OL.v(17): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481255 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ts i2c_OL.v(35) " "Verilog HDL Always Construct warning at i2c_OL.v(35): inferring latch(es) for variable \"ts\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481256 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sdat i2c_OL.v(35) " "Verilog HDL Always Construct warning at i2c_OL.v(35): inferring latch(es) for variable \"i2c_sdat\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481256 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sclk i2c_OL.v(35) " "Verilog HDL Always Construct warning at i2c_OL.v(35): inferring latch(es) for variable \"i2c_sclk\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481256 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out i2c_OL.v(35) " "Verilog HDL Always Construct warning at i2c_OL.v(35): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481256 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address i2c_OL.v(35) " "Verilog HDL Always Construct warning at i2c_OL.v(35): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607047481256 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] i2c_OL.v(35) " "Inferred latch for \"address\[0\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] i2c_OL.v(35) " "Inferred latch for \"address\[1\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] i2c_OL.v(35) " "Inferred latch for \"address\[2\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] i2c_OL.v(35) " "Inferred latch for \"address\[3\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] i2c_OL.v(35) " "Inferred latch for \"address\[4\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] i2c_OL.v(35) " "Inferred latch for \"address\[5\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] i2c_OL.v(35) " "Inferred latch for \"address\[6\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] i2c_OL.v(35) " "Inferred latch for \"address\[7\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] i2c_OL.v(35) " "Inferred latch for \"data_out\[0\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] i2c_OL.v(35) " "Inferred latch for \"data_out\[1\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] i2c_OL.v(35) " "Inferred latch for \"data_out\[2\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] i2c_OL.v(35) " "Inferred latch for \"data_out\[3\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] i2c_OL.v(35) " "Inferred latch for \"data_out\[4\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] i2c_OL.v(35) " "Inferred latch for \"data_out\[5\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] i2c_OL.v(35) " "Inferred latch for \"data_out\[6\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] i2c_OL.v(35) " "Inferred latch for \"data_out\[7\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] i2c_OL.v(35) " "Inferred latch for \"data_out\[8\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] i2c_OL.v(35) " "Inferred latch for \"data_out\[9\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481257 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] i2c_OL.v(35) " "Inferred latch for \"data_out\[10\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] i2c_OL.v(35) " "Inferred latch for \"data_out\[11\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] i2c_OL.v(35) " "Inferred latch for \"data_out\[12\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] i2c_OL.v(35) " "Inferred latch for \"data_out\[13\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] i2c_OL.v(35) " "Inferred latch for \"data_out\[14\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] i2c_OL.v(35) " "Inferred latch for \"data_out\[15\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sclk i2c_OL.v(35) " "Inferred latch for \"i2c_sclk\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sdat i2c_OL.v(35) " "Inferred latch for \"i2c_sdat\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ts i2c_OL.v(35) " "Inferred latch for \"ts\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] i2c_OL.v(17) " "Inferred latch for \"data_out\[0\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] i2c_OL.v(17) " "Inferred latch for \"data_out\[1\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] i2c_OL.v(17) " "Inferred latch for \"data_out\[2\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] i2c_OL.v(17) " "Inferred latch for \"data_out\[3\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] i2c_OL.v(17) " "Inferred latch for \"data_out\[4\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] i2c_OL.v(17) " "Inferred latch for \"data_out\[5\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] i2c_OL.v(17) " "Inferred latch for \"data_out\[6\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] i2c_OL.v(17) " "Inferred latch for \"data_out\[7\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] i2c_OL.v(17) " "Inferred latch for \"data_out\[8\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] i2c_OL.v(17) " "Inferred latch for \"data_out\[9\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] i2c_OL.v(17) " "Inferred latch for \"data_out\[10\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] i2c_OL.v(17) " "Inferred latch for \"data_out\[11\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481258 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] i2c_OL.v(17) " "Inferred latch for \"data_out\[12\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] i2c_OL.v(17) " "Inferred latch for \"data_out\[13\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] i2c_OL.v(17) " "Inferred latch for \"data_out\[14\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] i2c_OL.v(17) " "Inferred latch for \"data_out\[15\]\" at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] i2c_OL.v(24) " "Inferred latch for \"address\[0\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] i2c_OL.v(24) " "Inferred latch for \"address\[1\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] i2c_OL.v(24) " "Inferred latch for \"address\[2\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] i2c_OL.v(24) " "Inferred latch for \"address\[3\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] i2c_OL.v(24) " "Inferred latch for \"address\[4\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] i2c_OL.v(24) " "Inferred latch for \"address\[5\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] i2c_OL.v(24) " "Inferred latch for \"address\[6\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] i2c_OL.v(24) " "Inferred latch for \"address\[7\]\" at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481259 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[15\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[15\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "i2c_OL.v(17) " "Constant driver at i2c_OL.v(17)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[14\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[14\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[13\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[13\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[12\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[12\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[11\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[11\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[10\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[10\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[9\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[9\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[8\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[8\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[7\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[7\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[6\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[6\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[5\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[5\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[4\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[4\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[3\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[3\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[2\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[2\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[1\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[1\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[0\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"data_out\[0\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[7\] i2c_OL.v(35) " "Can't resolve multiple constant drivers for net \"address\[7\]\" at i2c_OL.v(35)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "i2c_OL.v(24) " "Constant driver at i2c_OL.v(24)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 24 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "i2c:i2c_U0\|i2c_OL:OL " "Can't elaborate user hierarchy \"i2c:i2c_U0\|i2c_OL:OL\"" {  } { { "../Source/i2c.v" "OL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607047481260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGADesign/Project2/Quartus/Project2.map.smsg " "Generated suppressed messages file F:/FPGADesign/Project2/Quartus/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607047481388 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 19:04:41 2020 " "Processing ended: Thu Dec 03 19:04:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607047481388 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607047481388 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607047481388 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047481388 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607047482001 ""}
