INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.sim/sim_1/synth/func/xsim/timing_signal_generator_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_signal_generator'
INFO: [VRFC 10-3107] analyzing entity 'vga_clock_generator_vga_clock_generator_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'vga_clock_generator'
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/timing_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_signal_generator'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'timing_signal_generator' [C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/timing_signal_generator.vhd:4]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sim_1/new/timing_signal_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_signal_generator_tb'
