{
    "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_16_7.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 51.5,
        "synthesis_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/k6_N10_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_16_7.v",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 11.7,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_16_7.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 44.3,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/no_arch": {
        "test_name": "operators/asr_16_7/no_arch",
        "verilog": "asr_16_7.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.4,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_1.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 48,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/k6_N10_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_1.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 10.5,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_1.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 46.4,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/no_arch": {
        "test_name": "operators/asr_8_1/no_arch",
        "verilog": "asr_8_1.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.8,
        "synthesis_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_2.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 50.4,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_N10_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_2.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_2.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/no_arch": {
        "test_name": "operators/asr_8_2/no_arch",
        "verilog": "asr_8_2.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 6,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_3.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_N10_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_3.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_3.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 41.8,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/no_arch": {
        "test_name": "operators/asr_8_3/no_arch",
        "verilog": "asr_8_3.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_4.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 45.7,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_N10_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_4.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 8,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_4.v",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/no_arch": {
        "test_name": "operators/asr_8_4/no_arch",
        "verilog": "asr_8_4.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_5.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_N10_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_5.v",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_5.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 41.1,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/no_arch": {
        "test_name": "operators/asr_8_5/no_arch",
        "verilog": "asr_8_5.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_6.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 39.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_N10_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_6.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_6.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/no_arch": {
        "test_name": "operators/asr_8_6/no_arch",
        "verilog": "asr_8_6.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_7.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 46.8,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_N10_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_7.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_7.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.4,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/no_arch": {
        "test_name": "operators/asr_8_7/no_arch",
        "verilog": "asr_8_7.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.3,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.9,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 40,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 47.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 38.6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.8,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.1,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 38.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 46,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 31.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 38.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 43,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.6,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_left/no_arch": {
        "test_name": "operators/binary_shift_left/no_arch",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 41.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_shift_right/no_arch": {
        "test_name": "operators/binary_shift_right/no_arch",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 41,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_left/no_arch": {
        "test_name": "operators/binary_signed_shift_left/no_arch",
        "verilog": "binary_signed_shift_left.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 37.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_signed_shift_right/no_arch": {
        "test_name": "operators/binary_signed_shift_right/no_arch",
        "verilog": "binary_signed_shift_right.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 39,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.8,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.2,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "verilog": "clog2.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 53.2,
        "synthesis_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 149,
        "Total Node": 154
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 14.3,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.5,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "verilog": "concat.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 8.7,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 129,
        "Total Node": 154
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.3,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Total Node": 6
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 32.1,
        "synthesis_time(ms)": 1,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.4,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 46.6,
        "synthesis_time(ms)": 3.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.4,
        "synthesis_time(ms)": 3.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 4.1,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 2.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 3.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 3.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 7.8,
        "synthesis_time(ms)": 2.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 3.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 52.6,
        "synthesis_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 15.5,
        "synthesis_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 46.9,
        "synthesis_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.5,
        "synthesis_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 79.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 76.8,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 52.3,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "verilog": "specparam.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 56.4,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 12.3,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 54.7,
        "synthesis_time(ms)": 11.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 13.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 53.8,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 14.8,
        "synthesis_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 50.1,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 13.3,
        "synthesis_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 45.8,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 16.5,
        "synthesis_time(ms)": 10.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 45,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "verilog": "string_test.v",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 39.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.9,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 46.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.2,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 41.6,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 37.3,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 13.7,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 96,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 105.4,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
