Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:11:31.456033] Configured Lic search path (21.01-s002): 27001@200.132.35.25

Version: 21.18-s082_1, built Tue Jul 18 09:08:41 PDT 2023
Options: -abort_on_error -lic_startup Genus_Synthesis -lic_startup_options Genus_Physical_Opt -log genus -overwrite -files /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/Square_root.tcl 
Date:    Wed Sep 10 15:11:31 2025
Host:    gmicro02 (x86_64 w/Linux 4.18.0-553.37.1.el8_10.x86_64) (16cores*32cpus*2physical cpus*Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz 16384KB) (124344320KB)
PID:     151884
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[15:11:31.013944] Periodic Lic check successful
[15:11:31.013947] Feature usage summary:
[15:11:31.013947] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).


[15:11:40.015705] Periodic Lic check successful
[15:11:40.015714] Feature usage summary:
[15:11:40.015714] Genus_Synthesis
[15:11:40.015715] Genus_Physical_Opt
Checking out license: Genus_Physical_Opt

#@ Processing -files option
@genus 1> source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/Square_root.tcl
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/Square_root.tcl
@file(Square_root.tcl) 16: set PROJECT_DIR $env(PROJECT_DIR)
@file(Square_root.tcl) 17: set TECH_DIR $env(TECH_DIR)
@file(Square_root.tcl) 18: set DESIGNS $env(DESIGNS)
@file(Square_root.tcl) 19: set HDL_NAME $env(HDL_NAME)
@file(Square_root.tcl) 20: set INTERCONNECT_MODE ple
@file(Square_root.tcl) 21: set OP_CORNER $env(OP_CORNER)
@file(Square_root.tcl) 22: set HDL_LANG $env(HDL_LANG)
@file(Square_root.tcl) 23: set USE_VCD_POWER_ANALYSIS 1
@file(Square_root.tcl) 25: set freq_mhz $env(FREQ_MHZ)
@file(Square_root.tcl) 30: set MAIN_CLOCK_NAME clk
@file(Square_root.tcl) 31: set MAIN_RST_NAME rst_n
@file(Square_root.tcl) 32: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
@file(Square_root.tcl) 33: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
@file(Square_root.tcl) 34: set period_clk [format "%.2f" [expr 1000.0 / $freq_mhz]] ;# (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
@file(Square_root.tcl) 35: set clk_uncertainty 0.05 ;# ns (“a guess”)
@file(Square_root.tcl) 36: set clk_latency 0.10 ;# ns (“a guess”)
@file(Square_root.tcl) 37: set in_delay 0.30 ;# ns
@file(Square_root.tcl) 38: set out_delay 0.30;#ns 
@file(Square_root.tcl) 39: set out_load 0.045 ;#pF 
@file(Square_root.tcl) 40: set slew "146 164 264 252" ;#minimum rise, minimum fall, maximum rise and maximum fall 
@file(Square_root.tcl) 41: set slew_min_rise 0.146 ;# ns
@file(Square_root.tcl) 42: set slew_min_fall 0.164 ;# ns
@file(Square_root.tcl) 43: set slew_max_rise 0.264 ;# ns
@file(Square_root.tcl) 44: set slew_max_fall 0.252 ;# ns
@file(Square_root.tcl) 46: set WORST_LIST {slow_vdd1v0_basicCells.lib} 
@file(Square_root.tcl) 47: set BEST_LIST {fast_vdd1v2_basicCells.lib} 
@file(Square_root.tcl) 48: set LEF_LIST {gsclib045_tech.lef gsclib045_macro.lef}
@file(Square_root.tcl) 49: set WORST_CAP_LIST ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file(Square_root.tcl) 50: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(Square_root.tcl) 57: source ${PROJECT_DIR}/Synthesis/scripts/common/path.tcl
Sourcing '/home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/path.tcl' (Wed Sep 10 15:11:40 -03 2025)...
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/path.tcl
@file(path.tcl) 5: set SYNT_DIR ${PROJECT_DIR}/Synthesis
@file(path.tcl) 6: set SCRIPT_DIR ${SYNT_DIR}/scripts
@file(path.tcl) 7: set RPT_DIR ${SYNT_DIR}/reports
@file(path.tcl) 8: set DEV_DIR ${SYNT_DIR}/deliverables
@file(path.tcl) 13: set FRONTEND_DIR ${PROJECT_DIR}/HDL
@file(path.tcl) 14: set HDL_DIR ${PROJECT_DIR}/HDL
@file(path.tcl) 15: set OTHERS ""
@file(path.tcl) 16: lappend FRONTEND_DIR $OTHERS
@file(path.tcl) 21: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
@file(path.tcl) 24: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
@file(path.tcl) 25: lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
#@ End verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/path.tcl
@file(Square_root.tcl) 62: source ${SCRIPT_DIR}/common/tech.tcl
Sourcing '/home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/tech.tcl' (Wed Sep 10 15:11:40 -03 2025)...
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/tech.tcl
@file(tech.tcl) 5: create_library_domain {worst best} 
@file(tech.tcl) 6: get_db library_domains *
@file(tech.tcl) 12: set_db lib_search_path "${LIB_DIR} ${LEF_DIR}"
  Setting attribute of root '/': 'lib_search_path' = /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/timing /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef /home/tools/design_kits/cadence/GPDK045//giolib045_v3.3/lef
@file(tech.tcl) 13: set_db [get_db library_domains worst] .library ${WORST_LIST}

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:worst'.
  Setting attribute of library_domain 'worst': 'library' = slow_vdd1v0_basicCells.lib
@file(tech.tcl) 14: set_db [get_db library_domains best] .library ${BEST_LIST}

Threads Configured:3

  Message Summary for Library fast_vdd1v2_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of library_domain 'best': 'library' = fast_vdd1v2_basicCells.lib
@file(tech.tcl) 20: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 21: set_db [get_db library_domains *worst] .operating_conditions ${WORST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'worst': 'operating_conditions' = operating_condition:ls_of_ld_worst/slow_vdd1v0/PVT_0P9V_125C
@file(tech.tcl) 22: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 24: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 25: set_db [get_db library_domains *best] .operating_conditions ${BEST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'best': 'operating_conditions' = operating_condition:ls_of_ld_best/fast_vdd1v2/PVT_1P32V_0C
@file(tech.tcl) 26: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 28: get_db [get_db library_domain *worst] .default
@file(tech.tcl) 29: get_db [get_db library_domain *best] .default 
@file(tech.tcl) 31: get_db [vfind /libraries -library_domain worst] .active_operating_conditions
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Library has 324 usable logic and 128 usable sequential lib-cells.
@file(tech.tcl) 32: get_db [vfind /libraries -library_domain best] .active_operating_conditions 
@file(tech.tcl) 44: set_db lef_library ${LEF_LIST}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
@file(tech.tcl) 52: set_db qrc_tech_file ${QRC_LIST}

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /home/tools/design_kits/cadence/GPDK045//gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(tech.tcl) 56: get_db interconnect_mode
@file(tech.tcl) 57: set_db interconnect_mode ple ;# global
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(tech.tcl) 67: get_lib_cells
@file(tech.tcl) 68: get_db lib_cells *SDFF*
@file(tech.tcl) 69: get_db base_cell:SDFFRHQX1 .dont_use
@file(tech.tcl) 70: set_db base_cell:SDFFRHQX1 .dont_use true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
@file(tech.tcl) 72: foreach lc [get_db base_cells -if {.name == "SDFF*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'SDFFHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX2': 'dont_use' = true
@file(tech.tcl) 78: foreach lc [get_db base_cells -if {.name == "TLATS*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'TLATSRX1': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX2': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX4': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRXL': 'dont_use' = true
@file(tech.tcl) 83: if { $OP_CORNER eq "WORST" } {
    puts "\n Setting WORST LIB! \n"
    set_db [get_db library_domain *worst] .default true
} else {
    puts "\n Setting BEST LIB! \n"
    set_db [get_db library_domain *best] .default true
}

 Setting WORST LIB! 

  Setting attribute of library_domain 'worst': 'default' = true
@file(tech.tcl) 96: get_db [get_db library_sets *worst] .libraries
@file(tech.tcl) 97: get_db [get_db library_sets *best] .libraries
@file(tech.tcl) 99: get_db [get_db library_sets *worst] .libraries.lib_cells
@file(tech.tcl) 100: get_db [get_db library_sets *best] .libraries.lib_cells
@file(tech.tcl) 102: get_db [get_db [get_db library_sets *worst] .libraries *slow_vdd1v0] .lib_cells
@file(tech.tcl) 103: get_db [get_db [get_db library_sets *best] .libraries *fast_vdd1v2] .lib_cells 
@file(tech.tcl) 105: get_db [get_db library_sets *worst] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 106: get_db [get_db library_sets *best] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 108: get_db [get_db [get_db library_sets *worst] .libraries.lib_cells -regexp CLKXOR2X1] .*
Object: lib_cell:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  area:                  2.736
  area_multiplier:       1.0
  async_clear_pins:      {}
  async_preset_pins:     {}
  avoid:                 false
  backup_power_pins:     {}
  base_cell:             base_cell:CLKXOR2X1
  base_name:             CLKXOR2X1
  bbox:                  {0.0 0.0 1.6 1.71}
  bit_width:             1
  bottom_padding:        0
  cell_delay_multiplier:  1.0
  cell_min_delay_multiplier:  1.0
  clock_gating_integrated_cell:  {}
  clock_pins:            {}
  combinational:         true
  congestion_avoid:      false
  constraint_multiplier:  1.0
  data_pins:             {}
  dont_touch:            false
  dont_use:              false
  escaped_name:          ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  failure_probability:   0.0
  has_lvf:               false
  has_non_seq_setup_arc:  false
  internal_power:        no_value
  is_always_on:          false
  is_black_box:          false
  is_buffer:             false
  is_clock_isolation_cell:  false
  is_combinational:      true
  is_dummy_scmr_iw_cell:  false
  is_eeq_cell:           false
  is_fall_edge_triggered:  false
  is_fixed_mask:         false
  is_flop:               false
  is_inferred_macro:     false
  is_integrated_clock_gating:  false
  is_interface_timing:   false
  is_inverter:           false
  is_isolation_cell:     false
  is_latch:              false
  is_level_shifter:      false
  is_macro:              false
  is_master_eeq_cell:    false
  is_master_slave_flop:  false
  is_master_slave_lssd_flop:  false
  is_memory:             false
  is_negative_level_sensitive:  false
  is_pad:                false
  is_pll:                false
  is_positive_level_sensitive:  false
  is_power_switch:       false
  is_retention:          false
  is_rise_edge_triggered:  false
  is_sequential:         false
  is_timing_model:       false
  is_tristate:           false
  is_usable:             true
  keep_as_physical:      false
  latch_enable:          {}
  latch_enable_pins:     {}
  leakage_power:         0.0
  leakage_scale_factor:  1.0
  lef_inconsistent:      false
  left_padding:          0
  level_shifter_direction:  {}
  level_shifter_type:    {}
  level_shifter_valid_location:  {}
  lib_arcs:              NC
  lib_pins:              NC
  liberty_attributes:    area 2.736 
  library:               library:ls_of_ld_worst/slow_vdd1v0
  master_physical_variant_cell:  {}
  max_ground_input_voltage:  0.0
  max_ground_output_voltage:  0.0
  max_input_voltage:     0.0
  max_output_voltage:    0.0
  min_ground_input_voltage:  0.0
  min_ground_output_voltage:  0.0
  min_input_voltage:     0.0
  min_output_voltage:    0.0
  mode_definition:       NC
  name:                  ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  obj_type:              lib_cell
  pg_lib_pins:           NC
  physical_variant_cells:  {}
  power_gating_cell_type:  {}
  preserve:              false
  preserve_avoid:        false
  primary_power:         {}
  required_condition:    {}
  right_padding:         0
  scan_enable_pins:      {}
  scan_in_pins:          {}
  scan_out:              {}
  scan_out_pins:         {}
  seq_functions:         NC
  sequential:            false
  short:                 {}
  std_cell_main_rail_pin:  pg_lib_pin:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1/VDD
  switch_off_enables:    {}
  switched_power:        {}
  symmetry:              xy
  sync_clear_pins:       {}
  sync_enable_pins:      {}
  sync_preset_pins:      {}
  timing_model_reason:   {}
  timing_model_type:     {}
  top_padding:           0
  tristate:              false
  type_changed_pin_names:  {}
  unusable_reason:       {}
  usable_flop:           false
  usable_latch:          false
#@ End verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/common/tech.tcl
@file(Square_root.tcl) 67: set_db init_hdl_search_path "${DEV_DIR} ${FRONTEND_DIR} ${HDL_DIR}/Described_HDLs ${HDL_DIR}/Provided_HDLs"
  Setting attribute of root '/': 'init_hdl_search_path' = /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/deliverables /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/HDL {} /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/HDL/Described_HDLs /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/HDL/Provided_HDLs
@file(Square_root.tcl) 77: read_hdl -language vhdl -f "${HDL_DIR}/filelist_Square_root_VHDL.flist"
@file(Square_root.tcl) 78: read_hdl -language v2001 -f "${HDL_DIR}/filelist_Square_root_Verilog.flist"
@file(Square_root.tcl) 85: elaborate ${HDL_NAME}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Square_root' from file '/home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/HDL/Described_HDLs/Square_root.v'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'dataflow' for entity 'mux_2_1'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'dffa'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structure' for entity 'gen_reg'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structure' for entity 'gen_reg'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structure' for entity 'gen_reg'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structure' for entity 'gen_reg'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Square_root'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: Square_root, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: Square_root, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Square_root.tcl) 86: set_top_module ${HDL_NAME}
@file(Square_root.tcl) 87: check_design -unresolved ${HDL_NAME}


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'Square_root'

No empty modules in design 'Square_root'

  Done Checking the design.
@file(Square_root.tcl) 88: get_db current_design
@file(Square_root.tcl) 89: check_library
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  03:11:45 pm
  Module:                 Square_root
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       426           0         0          0                0        
worst(0.9)       426           0         0          0                0        
------------------------------------------------------------------------------

Unusable libcells
=================
                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       157           0         0          0                0        
worst(0.9)       157           0         0          0                0        
------------------------------------------------------------------------------
@file(Square_root.tcl) 95: read_sdc ${PROJECT_DIR}/Synthesis/constraints/${HDL_NAME}.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      5 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      5 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_net"            - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Square_root.tcl) 96: report timing -lint
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  03:11:45 pm
  Module:                 Square_root
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
@file(Square_root.tcl) 101: set_db auto_ungroup both ;# (none|both) ungrouping will not be performed
  Setting attribute of root '/': 'auto_ungroup' = both
@file(Square_root.tcl) 114: syn_generic ${HDL_NAME} 

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: worst typical gate delay: 152.5 ps std_slew: 18.2 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Square_root, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Square_root' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Square_root, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: Square_root, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 9, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: Square_root, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       9 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       1 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_cmbsop_wr_input_o_54_15 
SOP DEBUG : Module= ControlPath, Cluster= ctl_54_15, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_54_15.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'Square_root':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'Square_root'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_4_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_4_0_c0 in DataPath: area: 1618460865 ,dp = 1 mux = 13 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_4_0_c1 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c2 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c3 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c4 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c5 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c6 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_4_0_c7 in DataPath: area: 2526508215 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_4_0_c6 in DataPath: area: 1442192850 ,dp = 1 mux = 13 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 1442192850.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_4_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1618460865         1442192850         1442192850         1442192850         1442192850         1442192850         1442192850         2526508215  
##>            WNS          +268.60            +268.60            +268.60            +268.60            +268.60            +268.60            +268.60            +145.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_4_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1618460865 (       )    107374451.00 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    107374451.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1618460865 (  +0.00)    214748364.70 (+107373913.70)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1618460865 (  +0.00)    214748364.70 (+107373913.70)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1618460865 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1442192850 ( -10.89)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1442192850 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1442192850 (  +0.00)      268.60 (-214748096.10)          0 (       0)                    0 (  +0.00)              
##>                                  END             1442192850 (  +0.00)      268.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_4_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_4_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'Square_root'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: Square_root, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: Square_root, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: Square_root, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.023s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        23.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                             Message Text                                                              |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |   14 |Processing multi-dimensional arrays.                                                                                                   |
| CDFG-372 |Info    |    7 |Bitwidth mismatch in assignment.                                                                                                       |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments        |
|          |        |      | present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the  |
|          |        |      | tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this    |
|          |        |      | implicit assignment.                                                                                                                  |
| CDFG-738 |Info    |    1 |Common subexpression eliminated.                                                                                                       |
| CDFG-739 |Info    |    1 |Common subexpression kept.                                                                                                             |
| CDFG-769 |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                   |
| CWD-19   |Info    |    8 |An implementation was inferred.                                                                                                        |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                             |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                        |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                  |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                             |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                          |
| DPOPT-10 |Info    |    1 |Optimized a mux chain.                                                                                                                 |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                    |
| ELAB-2   |Info    |   14 |Elaborating Subdesign.                                                                                                                 |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                               |
| ELAB-5   |Info    |    6 |Binding to architecture.                                                                                                               |
| GLO-34   |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                    |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not      |
|          |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or   |
|          |        |      | above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this            |
|          |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.         |
| GLO-51   |Info    |   17 |Hierarchical instance automatically ungrouped.                                                                                         |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set    |
|          |        |      | the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of |
|          |        |      | instances or modules to 'false'.                                                                                                      |
| LBR-9    |Warning |   40 |Library cell has no output pins defined.                                                                                               |
|          |        |      |Add the missing output pin(s)                                                                                                          |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does  |
|          |        |      | not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will   |
|          |        |      | be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for    |
|          |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The   |
|          |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in   |
|          |        |      | the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                         |
| LBR-41   |Info    |    2 |An output library pin lacks a function attribute.                                                                                      |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                        |
|          |        |      | (because one of its outputs does not have a valid function.                                                                           |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                            |
| LBR-155  |Info    | 2112 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                               |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                        |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                             |
| LBR-162  |Info    |  248 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                               |
| LBR-412  |Info    |    2 |Created nominal operating condition.                                                                                                   |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                       |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                           |
| LBR-518  |Info    |    2 |Missing a function attribute in the output pin definition.                                                                             |
| PHYS-129 |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                       |
|          |        |      |If this is the expected behavior, this message can be ignored.                                                                         |
| PHYS-279 |Warning |  188 |Physical cell not defined in library.                                                                                                  |
|          |        |      |Ensure that the proper library files are available and have been imported.                                                             |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                           |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                          |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                              |
| TUI-280  |Info    |    1 |An additional product license has been checked out.                                                                                    |
|          |        |      |The command 'license checkin' can be used to check the license back in when it is no longer needed.                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[2].dffn/sig_q_reg'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[2].dffn/sig_q_reg'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[3].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[3].dffn/sig_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[4].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[4].dffn/sig_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[5].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[5].dffn/sig_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[6].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[6].dffn/sig_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[7].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[7].dffn/sig_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[8].dffn/sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_B_high_reg/reg[8].dffn/sig_q_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 sequential instances.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_sum_low_reg_reg[1].dffn_sig_q_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE1_square2_reg_reg_array[1].RegSquare2_inst_sig_q_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'DATA_PATH/PIPELINE_STAGE1_square1_reg_reg[1].dffn_sig_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE2_sum_low_reg_reg[1].dffn_sig_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE1_square2_reg_reg_array[1].RegSquare2_inst_sig_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DATA_PATH/PIPELINE_STAGE1_square1_reg_reg[1].dffn_sig_q_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                               Message Text                                                                 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    1 |A datapath component has been ungrouped.                                                                                                    |
| GLO-12 |Info |   10 |Replacing a flip-flop with a logic constant 0.                                                                                              |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute |
|        |     |      | to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').    |
| GLO-34 |Info |    2 |Deleting instances not driving any primary outputs.                                                                                         |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any |
|        |     |      | primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the    |
|        |     |      | message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the         |
|        |     |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                    |
| GLO-45 |Info |   10 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                   |
|        |     |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute                       |
|        |     |      | 'optimize_constant_feedback_seq' controls this optimization.                                                                               |
| GLO-51 |Info |   86 |Hierarchical instance automatically ungrouped.                                                                                              |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the     |
|        |     |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of          |
|        |     |      | instances or modules to 'false'.                                                                                                           |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    57 ps
Target path end-point (Pin: DATA_PATH/PIPELINE_STAGE1_square1_reg_reg[16].dffn_sig_q_reg/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    80        100.0
Excluded from State Retention      80        100.0
    - Will not convert             80        100.0
      - Preserved                   0          0.0
      - Power intent excluded      80        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.6582169999999987
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) | 100.0(100.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) | 100.0(100.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       695      2816       412
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       577      2072       742
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Square_root' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Square_root.tcl) 119: syn_map ${HDL_NAME} 
##Generic Timing Info for library domain: worst typical gate delay: 152.5 ps std_slew: 18.2 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'Square_root' using 'high' effort.
Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) | 100.0( 80.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 20.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) | 100.0( 80.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 20.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    57 ps
Target path end-point (Pin: DATA_PATH_PIPELINE_STAGE1_square1_reg_reg[16].dffn_sig_q_reg/d)

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1849        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                57        7              2100 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:     7 ps
Target path end-point (Pin: DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg/D (DFFRHQX1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                              Message Text                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                            |
|          |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the   |
|          |     |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of        |
|          |     |      | instances or modules to 'false'.                                                                                                         |
| LBR-155  |Info |  528 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                  |
|          |     |      |The 'timing_sense' attribute will be respected.                                                                                           |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                                              |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                                        |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                                                  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1695       -3 
            Worst cost_group: clk, WNS: -3.6
            Path: DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK -->
                    DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                 7       -4      +0%     2100 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    80        100.0
Excluded from State Retention      80        100.0
    - Will not convert             80        100.0
      - Preserved                   0          0.0
      - Power intent excluded      80        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.8730110000000018
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  66.1( 66.7) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 16.7) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  33.9( 16.7) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/Square_root/fv_map.fv.json' for netlist 'fv/Square_root/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/Square_root/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/Square_root/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  56.0( 57.1) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 14.3) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  28.7( 14.3) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:01(00:00:01) |  15.3( 14.3) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0029159999999990305
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  56.0( 57.1) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 14.3) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  28.7( 14.3) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:01(00:00:01) |  15.3( 14.3) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:Square_root ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  56.0( 57.1) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 14.3) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  28.7( 14.3) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:01(00:00:01) |  15.3( 14.3) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1695       -3        -3         0        0
            Worst cost_group: clk, WNS: -3.6
            Path: DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK -->
                    DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1695       -3        -3         0        0
            Worst cost_group: clk, WNS: -3.6
            Path: DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK -->
                    DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg/D
 incr_delay                 1696        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         1  (        1 /        1 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1696        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.002856000000001302
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  56.1( 50.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 12.5) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  28.7( 12.5) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:01(00:00:01) |  15.3( 12.5) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:17) |  00:00:00(00:00:01) |  -0.0( 12.5) |   15:11:53 (Sep10) |  742.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:45 (Sep10) |  412.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:03(00:00:04) |  56.1( 50.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:49 (Sep10) |  742.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 12.5) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:50 (Sep10) |  742.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:01(00:00:01) |  28.7( 12.5) |   15:11:51 (Sep10) |  742.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:01(00:00:01) |  15.3( 12.5) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:52 (Sep10) |  742.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:17) |  00:00:00(00:00:01) |  -0.0( 12.5) |   15:11:53 (Sep10) |  742.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:11:53 (Sep10) |  742.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -       577      2072       742
##>M:Pre Cleanup                        0         -         -       577      2072       742
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       376      1271       742
##>M:Const Prop                         0        -3         3       376      1271       742
##>M:Cleanup                            1         2         0       376      1272       742
##>M:MBCI                               0         -         -       376      1272       742
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'Square_root'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Square_root.tcl) 120: get_db insts .base_cell.name -u ;# List all cell names used in the current design.
@file(Square_root.tcl) 126: report_design_rules ;# > ${RPT_DIR}/${HDL_NAME}_drc.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  03:11:53 pm
  Module:                 Square_root
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no constraints.



@file(Square_root.tcl) 127: report_area -detail > ${RPT_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}_area.rpt
@file(Square_root.tcl) 128: report_timing > ${RPT_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}_timing.rpt
@file(Square_root.tcl) 129: report_gates > ${RPT_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}_gates.rpt
@file(Square_root.tcl) 130: report_qor > ${RPT_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}_qor.rpt
@file(Square_root.tcl) 131: report_power -unit uW > ${RPT_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}_power_no_vcd.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Square_root
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/reports/477_MHz/WORST/Square_root_power_no_vcd.rpt
@file(Square_root.tcl) 149: source ../scripts/common/sdf_width_wa.etf
Sourcing '../scripts/common/sdf_width_wa.etf' (Wed Sep 10 15:11:53 -03 2025)...
@file(Square_root.tcl) 150: write_sdf -edge check_edge -setuphold merge_always -nonegchecks -recrem merge_always -version 3.0 -design ${HDL_NAME}  > ${DEV_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}.sdf
@file(Square_root.tcl) 151: write_hdl ${HDL_NAME} > ${DEV_DIR}/${freq_mhz}_MHz/${OP_CORNER}/${HDL_NAME}.v
#@ End verbose source /home/schultz/Documents/ARQIII_Works/ACTV_04_SquareRoot_SecondVersion/Synthesis/scripts/Square_root.tcl
WARNING: This version of the tool is 785 days old.
@genus:design:Square_root 2> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  03:12:05 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_Co_reg_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_Co_reg_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2100            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2200          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    1999                  
      Launch Clock:-     100                  
         Data Path:-    1897                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q  -       CK->Q R     DFFRHQX4       1  7.8    68   281     381    (-,-) 
  g7020/Y                                                -       A->Y  F     CLKINVX12      9 31.7    94    82     462    (-,-) 
  g7010/Y                                                -       A->Y  R     CLKINVX6       1  5.3    42    60     522    (-,-) 
  g6964__1617/Y                                          -       A->Y  F     NOR2X6         1  5.1    47    52     574    (-,-) 
  g6956__5115/Y                                          -       B->Y  R     NOR2X6         2  6.4    73    66     640    (-,-) 
  g6939/Y                                                -       A->Y  F     CLKINVX4       2  5.2    53    64     704    (-,-) 
  g6789__5477/S                                          -       B->S  R     ADDHX2         2  6.2    97   207     911    (-,-) 
  g6754__8246/Y                                          -       A1->Y F     AOI21X4        2  6.2   140   141    1052    (-,-) 
  g6746__2883/Y                                          -       B->Y  R     NOR2BX4        1  5.3    96   115    1168    (-,-) 
  g6732__8246/Y                                          -       B->Y  F     NOR2X6         2  7.0    66    75    1243    (-,-) 
  g6722__6260/Y                                          -       B->Y  R     NOR2X6         1  5.3    68    70    1313    (-,-) 
  g6711__2346/Y                                          -       B->Y  F     NOR2X6         2  6.2    63    60    1373    (-,-) 
  g6705__5115/Y                                          -       B->Y  R     NOR2BX4        1  3.7    70    71    1443    (-,-) 
  g6696__1705/Y                                          -       B->Y  F     NOR2X2         2  5.5   101    88    1531    (-,-) 
  g6691__8428/Y                                          -       B->Y  R     NOR2BX2        1  3.1   105   110    1641    (-,-) 
  g6682__6260/Y                                          -       B->Y  R     OR2X1          1  3.1    77   138    1778    (-,-) 
  g6677__2398/Y                                          -       B->Y  R     MX2X1          1  3.2    85   219    1997    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_Co_reg_sig_q_reg/D           <<<     -     R     DFFRHQX1       1    -     -     0    1997    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

@genus:design:Square_root 3> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  03:12:13 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
Square_root                376   1272.582   423.242     1695.824 
@genus:design:Square_root 4> report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /Square_root
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     1.28565e-08  1.38021e-04  5.38859e-05  1.91920e-04  49.23%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     2.30964e-08  6.91345e-05  1.22578e-04  1.91736e-04  49.18%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  6.17143e-06  6.17143e-06   1.58%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     3.59529e-08  2.07155e-04  1.82636e-04  3.89827e-04  99.99%
  Percentage           0.01%       53.14%       46.85%      100.00% 100.00%
  -------------------------------------------------------------------------
