\hypertarget{structALT__DMA__CFG__s}{}\section{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s Struct Reference}
\label{structALT__DMA__CFG__s}\index{ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}}


{\ttfamily \#include $<$alt\+\_\+dma.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} \mbox{\hyperlink{structALT__DMA__CFG__s_a8beb2d261a68ceb5c40d7f625245d413}{manager\+\_\+sec}}
\item 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} \mbox{\hyperlink{structALT__DMA__CFG__s_a851e738f09173bb6cfec6c6896ead152}{irq\+\_\+sec}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} \mbox{\hyperlink{structALT__DMA__CFG__s_a1968f1fbbf77ba088dc4ef9655878df4}{periph\+\_\+sec}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+t}} \mbox{\hyperlink{structALT__DMA__CFG__s_a505d1d038be5147bbca6542e68e64d29}{periph\+\_\+mux}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This type defines the structure used to specify the configuration of the security states and peripheral interface M\+UX selections for the D\+MA controller. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__DMA__CFG__s_a851e738f09173bb6cfec6c6896ead152}\label{structALT__DMA__CFG__s_a851e738f09173bb6cfec6c6896ead152}} 
\index{ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}!irq\_sec@{irq\_sec}}
\index{irq\_sec@{irq\_sec}!ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}}
\subsubsection{\texorpdfstring{irq\_sec}{irq\_sec}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s\+::irq\+\_\+sec\mbox{[}8\mbox{]}}

D\+MA interrupt output security state configurations. Security state configurations are 0-\/based index-\/aligned with the enumeration values A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 through A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 of the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t type. \mbox{\Hypertarget{structALT__DMA__CFG__s_a8beb2d261a68ceb5c40d7f625245d413}\label{structALT__DMA__CFG__s_a8beb2d261a68ceb5c40d7f625245d413}} 
\index{ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}!manager\_sec@{manager\_sec}}
\index{manager\_sec@{manager\_sec}!ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}}
\subsubsection{\texorpdfstring{manager\_sec}{manager\_sec}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s\+::manager\+\_\+sec}

D\+MA Manager security state configuration. \mbox{\Hypertarget{structALT__DMA__CFG__s_a505d1d038be5147bbca6542e68e64d29}\label{structALT__DMA__CFG__s_a505d1d038be5147bbca6542e68e64d29}} 
\index{ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}!periph\_mux@{periph\_mux}}
\index{periph\_mux@{periph\_mux}!ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}}
\subsubsection{\texorpdfstring{periph\_mux}{periph\_mux}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+t}} A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s\+::periph\+\_\+mux\mbox{[}4\mbox{]}}

D\+MA Peripheral Register Interface M\+UX Selections. M\+UX selections are 0-\/based index-\/aligned with the enumeration values A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F1 through A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F2 of the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t type. \mbox{\Hypertarget{structALT__DMA__CFG__s_a1968f1fbbf77ba088dc4ef9655878df4}\label{structALT__DMA__CFG__s_a1968f1fbbf77ba088dc4ef9655878df4}} 
\index{ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}!periph\_sec@{periph\_sec}}
\index{periph\_sec@{periph\_sec}!ALT\_DMA\_CFG\_s@{ALT\_DMA\_CFG\_s}}
\subsubsection{\texorpdfstring{periph\_sec}{periph\_sec}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s\+::periph\+\_\+sec\mbox{[}32\mbox{]}}

Peripheral request interface security state configurations. Security state configurations are 0-\/based index-\/aligned with the enumeration values of the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t type. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/\mbox{\hyperlink{alt__dma_8h}{alt\+\_\+dma.\+h}}\end{DoxyCompactItemize}
