#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14260a250 .scope module, "dff_tb" "dff_tb" 2 4;
 .timescale -9 -9;
v0x142625830_0 .var "clk", 0 0;
v0x1426258d0_0 .var "d", 0 0;
v0x142625970_0 .net "q1", 0 0, v0x142624b30_0;  1 drivers
v0x142625a20_0 .net "q2", 0 0, v0x1426250d0_0;  1 drivers
v0x142625ad0_0 .net "q3", 0 0, v0x1426256c0_0;  1 drivers
v0x142625ba0_0 .var "rst", 0 0;
S_0x14260b730 .scope module, "dut1" "dff_sync_reset" 2 38, 3 1 0, S_0x14260a250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0x14260b8a0_0 .net "clk", 0 0, v0x142625830_0;  1 drivers
v0x142624a90_0 .net "data", 0 0, v0x1426258d0_0;  1 drivers
v0x142624b30_0 .var "q", 0 0;
v0x142624be0_0 .net "reset", 0 0, v0x142625ba0_0;  1 drivers
E_0x14260faa0 .event posedge, v0x14260b8a0_0;
S_0x142624ce0 .scope module, "dut2" "dff_async_reset" 2 46, 3 21 0, S_0x14260a250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0x142624f60_0 .net "clk", 0 0, v0x142625830_0;  alias, 1 drivers
v0x142625020_0 .net "data", 0 0, v0x1426258d0_0;  alias, 1 drivers
v0x1426250d0_0 .var "q", 0 0;
v0x142625180_0 .net "reset", 0 0, v0x142625ba0_0;  alias, 1 drivers
E_0x142624f10 .event posedge, v0x142624be0_0, v0x14260b8a0_0;
S_0x142625260 .scope module, "dut3" "dlatch_reset" 2 53, 3 41 0, S_0x14260a250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0x142625500_0 .net "data", 0 0, v0x1426258d0_0;  alias, 1 drivers
v0x1426255e0_0 .net "en", 0 0, v0x142625830_0;  alias, 1 drivers
v0x1426256c0_0 .var "q", 0 0;
v0x142625750_0 .net "reset", 0 0, v0x142625ba0_0;  alias, 1 drivers
E_0x1426254a0 .event anyedge, v0x142624a90_0, v0x142624be0_0, v0x14260b8a0_0;
    .scope S_0x14260b730;
T_0 ;
    %wait E_0x14260faa0;
    %load/vec4 v0x142624be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142624b30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x142624a90_0;
    %assign/vec4 v0x142624b30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142624ce0;
T_1 ;
    %wait E_0x142624f10;
    %load/vec4 v0x142625180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1426250d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x142625020_0;
    %assign/vec4 v0x1426250d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x142625260;
T_2 ;
    %wait E_0x1426254a0;
    %load/vec4 v0x142625750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1426256c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1426255e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x142625500_0;
    %assign/vec4 v0x1426256c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14260a250;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 12 "$monitor", "time=%4t, d=%2b, clk=%2b, rst=%2b, q1=%2b, q2=%2b, q3=%2b", $time, v0x1426258d0_0, v0x142625830_0, v0x142625ba0_0, v0x142625970_0, v0x142625a20_0, v0x142625ad0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14260a250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142625830_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x14260a250;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x142625830_0;
    %inv;
    %store/vec4 v0x142625830_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14260a250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142625ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142625ba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142625ba0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142625ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142625ba0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x14260a250;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426258d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dff_tb.v";
    "./dff.v";
