Flow report for hdvb0
Mon Jan 24 10:09:50 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Elapsed Time
  5. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+--------------------------+----------------------------------------------+
; Flow Status              ; Successful - Mon Jan 24 10:09:46 2005        ;
; Quartus II Version       ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name            ; hdvb0                                        ;
; Top-level Entity Name    ; hdvb0                                        ;
; Family                   ; Cyclone II                                   ;
; Device                   ; EP2C20F484C6                                 ;
; Timing Models            ; Preliminary                                  ;
; Total logic elements     ; 1,496 / 18,752 ( 7 % )                       ;
; Total registers          ; 644                                          ;
; Total pins               ; 160 / 315 ( 50 % )                           ;
; Total memory bits        ; 0 / 239,616 ( 0 % )                          ;
; DSP block 9-bit elements ; 0 / 52 ( 0 % )                               ;
; Total PLLs               ; 0 / 4 ( 0 % )                                ;
+--------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/24/2005 10:08:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; hdvb0               ;
+-------------------+---------------------+


+-------------------------------------+
; Flow Elapsed Time                   ;
+----------------------+--------------+
; Module Name          ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:01:02     ;
; Fitter               ; 00:00:37     ;
; Assembler            ; 00:00:00     ;
; Timing Analyzer      ; 00:00:02     ;
; Total                ; 00:01:41     ;
+----------------------+--------------+


------------
; Flow Log ;
------------
quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0
quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0
quartus_asm --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0
quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only



