Library {
SavedCharacterEncoding "ISO-8859-1"
LibraryType "BlockLibrary"
EnableAccessToBaseWorkspace on
SLXCompressionType "Normal"
ScopeRefreshTime "0.035000"
OverrideScopeRefreshTime on
DisableAllScopes off
FPTRunName "Run 1"
MaxMDLFileLineLength "120"
LastSavedArchitecture "maci64"
HideAutomaticNames on
UpdateHistory "UpdateHistoryNever"
ModifiedByFormat "%<Auto>"
ModifiedDateFormat "%<Auto>"
RTWModifiedTimeStamp "446414432"
ModelVersionFormat "1.%<AutoIncrement:1>"

SampleTimeColors off
SampleTimeAnnotations off
LibraryLinkDisplay "user"
WideLines off
ShowLineDimensions off
ShowPortDataTypes off
ShowAllPropagatedSignalLabels off
PortDataTypeDisplayFormat "AliasTypeOnly"
ShowEditTimeErrors on
ShowEditTimeWarnings on
ShowEditTimeAdvisorChecks off
ShowPortUnits off
ShowDesignRanges off
ShowLoopsOnError on
IgnoreBidirectionalLines off
ShowStorageClass off
ShowTestPointIcons on
ShowSignalResolutionIcons on
ShowViewerIcons on
SortedOrder off
VariantCondition off
ShowSubsystemDomainSpec off
ExecutionContextIcon off
ShowLinearizationAnnotations on
ShowVisualizeInsertedRTB on
ShowMarkup on
BlockNameDataTip off
BlockParametersDataTip off
BlockDescriptionStringDataTip off
BlockVariantConditionDataTip off
ToolBar on
StatusBar on
BrowserShowLibraryLinks off
FunctionConnectors off
BrowserLookUnderMasks off
MultiThreadCoSim on

SimulationMode "normal"
PauseTimes "5"
NumberOfSteps "1"
SnapshotBufferSize "10"
SnapshotInterval "10"
NumberOfLastSnapshots "0"
LinearizationMsg "none"
Profile off
ParamWorkspaceSource "MATLABWorkspace"

ExtModeBatchMode off
ExtModeEnableFloating on
ExtModeTrigType "manual"
ExtModeTrigMode "normal"
ExtModeTrigPort "1"
ExtModeTrigElement "any"
ExtModeTrigDuration "1000"
ExtModeTrigDurationFloating "auto"
ExtModeTrigHoldOff "0"
ExtModeTrigDelay "0"
ExtModeTrigDirection "rising"
ExtModeTrigLevel "0"
ExtModeArchiveMode off
ExtModeAutoIncOneShot off
ExtModeIncDirWhenArm off
ExtModeAddSuffixToVar off
ExtModeWriteAllDataToWs off
ExtModeArmWhenConnect on
ExtModeSkipDownloadWhenConnect off
ExtModeLogAll on
ExtModeAutoUpdateStatusClock on

ShowModelReferenceBlockVersion off
ShowModelReferenceBlockIO off
OrderedModelArguments on

ExplicitPartitioning off

System {
Location [100, 100, 850, 750]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ReportName "simulink-default.rpt"
SIDHighWatermark "111"
SimulinkSubDomain "Simulink"
Block {
BlockType "MATLABSystem"
Name "ADI RF SOM\nReceiver"
SID "108"
Ports [0, 3]
Position [50, 175, 225, 255]
ZOrder "2383"
System "comm.SDRRxZynqRadioLibIIO"
MaskType "comm.SDRRxZynqRadioLibIIO"
MaskDisplay "disp(['SDR' char(10) 'Receiver']);\nport_label('output',1,'data');\nport_label('output',2,'data valid');\nport_label('output',3,'overflow');\n"
IPAddress "192.168.3.2"
uri "ip:10.0.0.200"
CenterFrequencySource "Dialog"
CenterFrequency "2.4e9"
GainSource "AGC Slow Attack"
Gain "10"
ChannelMapping "1"
BasebandSampleRate "1e6"
OutputDataType "int16"
SamplesPerFrame "20000"
OverflowOutputPort on
ShowAdvancedProperties off
Timeout "30"
EnableQuadratureTracking on
EnableRFDCTracking on
EnableBasebandDCTracking on
UseCustomFilter off
filtPathRates [ 737280000, 11520000, 3840000, 1920000, 960000, 240000 ]
filtCoefficients "round( fir1( 127, 0.75 )*2^15*10^1.2 )"
filtCoefficientSize "128"
filtDecimInterpFactor "4"
filtGain "-12"
filtRFBandwidth "18e6"
filterConfigStruct "struct()"
ENSMPinControlMode "None"
BISTLoopbackMode "Disabled"
}

Block {
BlockType "MATLABSystem"
Name "ADI RF SOM\nTransmitter"
SID "109"
Ports [1, 1]
Position [50, 325, 225, 405]
ZOrder "2384"
System "comm.SDRTxZynqRadioLibIIO"
MaskType "comm.SDRTxZynqRadioLibIIO"
MaskDisplay "disp(['SDR' char(10) 'Transmitter']);\nport_label('input',1,'data');\nport_label('output',1,'underflow');\n"
IPAddress "192.168.3.2"
uri "ip:10.0.0.200"
CenterFrequencySource "Dialog"
CenterFrequency "2.4e9"
GainSource "Dialog"
Gain "-10"
ChannelMapping "1"
BasebandSampleRate "1e6"
UnderflowOutputPort on
ShowAdvancedProperties off
Timeout "30"
DataSourceSelect "Input Port"
DDSTone1Freq "5e3"
DDSTone2Freq "10e3"
DDSTone1Scale "0.5"
DDSTone2Scale "0.25"
UseCustomFilter off
filtPathRates [ 737280000, 11520000, 3840000, 1920000, 960000, 240000 ]
filtCoefficients "round( fir1( 127, 0.75 )*2^15*10^1.2 )"
filtCoefficientSize "128"
filtDecimInterpFactor "4"
filtGain "-12"
filtRFBandwidth "18e6"
filterConfigStruct "struct()"
ENSMPinControlMode "None"
BISTLoopbackMode "Disabled"
}

Block {
BlockType "SubSystem"
Name "Combined TX and RX"
SID "1"
Ports [11, 2]
Position [400, 175, 550, 545]
ZOrder "2382"
ForegroundColor "magenta"
BackgroundColor "cyan"
TreatAsAtomicUnit on
RequestExecContextInheritance off
Object {
$PropName "MaskObject"
$ObjectID 2
$ClassName "Simulink.Mask"
IconOpaque "transparent"
Display "disp(sprintf('Xilinx Zynq \\nAXI Interface'));"

Type "AXI4-Lite/AXI4 Interface"
Description "This is an automatically generated subsystem block.\nThis contains the AXI interface blocks that communicate with the CombinedT_ip IPCore generated from combinedTxRx_ExternalMode/Combined TX and RX subsystem."
}

System {
Location [-6, -6, 1543, 831]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "82"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "FRLoopBw"
SID "8"
Position [-545, 518, -515, 532]
ZOrder "2391"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 3
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"100\""
}
}
}

Block {
BlockType "Inport"
Name "EQmu"
SID "9"
Position [-630, 543, -600, 557]
ZOrder "2392"
Port "2"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 4
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"104\""
}
}
}

Block {
BlockType "Inport"
Name "Scope Select"
SID "10"
Position [-545, 568, -515, 582]
ZOrder "2393"
Port "3"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 5
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"108\""
}
}
}

Block {
BlockType "Inport"
Name "DebugSelector"
SID "11"
Position [-630, 593, -600, 607]
ZOrder "3170"
Port "4"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 6
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"10C\""
}
}
}

Block {
BlockType "Inport"
Name "BypassEQ"
SID "12"
Position [-545, 618, -515, 632]
ZOrder "3175"
Port "5"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 7
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"114\""
}
}
}

Block {
BlockType "Inport"
Name "EnableDecode"
SID "13"
Position [-630, 643, -600, 657]
ZOrder "3176"
Port "6"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 8
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"118\""
}
}
}

Block {
BlockType "Inport"
Name "PDThreshold"
SID "14"
Position [-545, 668, -515, 682]
ZOrder "3194"
Port "7"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 9
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"11C\""
}
}
}

Block {
BlockType "Inport"
Name "TransmitToggle"
SID "15"
Position [-325, 78, -295, 92]
ZOrder "3213"
Port "8"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 10
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"120\""
}
}
}

Block {
BlockType "Inport"
Name "TransmitAlways"
SID "16"
Position [-325, 33, -295, 47]
ZOrder "3218"
Port "9"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 11
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"124\""
}
}
}

Block {
BlockType "Inport"
Name "Loopback"
SID "17"
Position [-485, 258, -455, 272]
ZOrder "3248"
Port "10"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 12
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"12C\""
}
}
}

Block {
BlockType "Inport"
Name "BypassCoding"
SID "18"
Position [65, 183, 95, 197]
ZOrder "3253"
Port "11"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 13
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"130\""
}
}
}

Block {
BlockType "SubSystem"
Name "AXI4LiteRead"
SID "19"
Ports [0, 2]
Position [235, 38, 355, 707]
ZOrder "3322"
Priority "10"
RequestExecContextInheritance off
System {
Location [100, 100, 600, 900]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "82"
SimulinkSubDomain "Simulink"
Block {
BlockType "Reference"
Name "AXI4Lite_Read_debugSelectionAXI"
SID "20"
Ports [0, 1]
Position [20, 610, 70, 630]
ZOrder "3320"
Priority "9"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Read"
SourceType "AXI4-Interface Read"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('140')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('140')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('140')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('140')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Read_debugSelectionAXI_DTC"
SID "21"
Position [105, 612, 130, 628]
ZOrder "3319"
OutDataTypeStr "fixdt('uint32')"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Read_payloadLenOutRx"
SID "22"
Ports [0, 1]
Position [20, 665, 70, 685]
ZOrder "3318"
Priority "8"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Read"
SourceType "AXI4-Interface Read"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('110')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('110')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('110')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('110')"
DataLength "1"
DataType "uint32"
SampleTime "-1"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted Execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Read_payloadLenOutRx_DTC"
SID "23"
Position [105, 667, 130, 683]
ZOrder "3317"
OutDataTypeStr "fixdt('uint16')"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Outport"
Name "Out7"
SID "42"
Position [175, 613, 205, 627]
ZOrder "3327"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out8"
SID "43"
Position [175, 668, 205, 682]
ZOrder "3328"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "20#out:1"
Dst "21#in:1"
}

Line {
ZOrder "2"
Src "21#out:1"
Dst "42#in:1"
}

Line {
ZOrder "3"
Src "22#out:1"
Dst "23#in:1"
}

Line {
ZOrder "4"
Src "23#out:1"
Dst "43#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "AXI4LiteWrite"
SID "44"
Ports [11]
Position [-515, 40, 225, 700]
ZOrder "3321"
Priority "1"
RequestExecContextInheritance off
System {
Location [100, 100, 600, 900]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "82"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "45"
Position [325, 23, 355, 37]
ZOrder "3305"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In3"
SID "47"
Position [325, 68, 355, 82]
ZOrder "3307"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In6"
SID "50"
Position [715, 173, 745, 187]
ZOrder "3310"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In7"
SID "51"
Position [165, 248, 195, 262]
ZOrder "3311"
Port "4"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In11"
SID "55"
Position [105, 508, 135, 522]
ZOrder "3315"
Port "5"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In12"
SID "56"
Position [20, 533, 50, 547]
ZOrder "3316"
Port "6"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In13"
SID "57"
Position [105, 558, 135, 572]
ZOrder "3317"
Port "7"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In14"
SID "58"
Position [20, 583, 50, 597]
ZOrder "3318"
Port "8"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In15"
SID "59"
Position [105, 608, 135, 622]
ZOrder "3319"
Port "9"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In16"
SID "60"
Position [20, 633, 50, 647]
ZOrder "3320"
Port "10"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In17"
SID "61"
Position [105, 658, 135, 672]
ZOrder "3321"
Port "11"
IconDisplay "Port number"
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_BypassCoding"
SID "62"
Ports [1]
Position [835, 170, 880, 190]
ZOrder "3304"
Priority "17"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('130')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('130')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('130')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('130')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_BypassCoding_DTC"
SID "63"
Position [780, 172, 805, 188]
ZOrder "3303"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_BypassEQ"
SID "64"
Ports [1]
Position [225, 605, 270, 625]
ZOrder "3292"
Priority "11"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('114')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('114')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('114')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('114')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_BypassEQ_DTC"
SID "65"
Position [170, 607, 195, 623]
ZOrder "3291"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_DebugSelector"
SID "66"
Ports [1]
Position [140, 580, 185, 600]
ZOrder "3290"
Priority "10"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('10C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('10C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('10C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('10C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_DebugSelector_DTC"
SID "67"
Position [85, 582, 110, 598]
ZOrder "3289"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_EQmu"
SID "68"
Ports [1]
Position [140, 530, 185, 550]
ZOrder "3286"
Priority "8"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('104')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('104')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('104')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('104')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_EQmu_DTC"
SID "69"
Position [85, 532, 110, 548]
ZOrder "3285"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_EnableDecode"
SID "70"
Ports [1]
Position [140, 630, 185, 650]
ZOrder "3294"
Priority "12"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('118')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('118')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('118')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('118')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_EnableDecode_DTC"
SID "71"
Position [85, 632, 110, 648]
ZOrder "3293"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_FRLoopBw"
SID "72"
Ports [1]
Position [225, 505, 270, 525]
ZOrder "3284"
Priority "7"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('100')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('100')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('100')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('100')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_FRLoopBw_DTC"
SID "73"
Position [170, 507, 195, 523]
ZOrder "3283"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_Loopback"
SID "74"
Ports [1]
Position [285, 245, 330, 265]
ZOrder "3302"
Priority "16"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('12C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('12C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('12C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('12C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_Loopback_DTC"
SID "75"
Position [230, 247, 255, 263]
ZOrder "3301"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_PDThreshold"
SID "76"
Ports [1]
Position [225, 655, 270, 675]
ZOrder "3296"
Priority "13"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('11C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('11C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('11C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('11C')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_PDThreshold_DTC"
SID "77"
Position [170, 657, 195, 673]
ZOrder "3295"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_Scope Select"
SID "78"
Ports [1]
Position [225, 555, 270, 575]
ZOrder "3288"
Priority "9"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('108')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('108')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('108')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('108')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_Scope Select_DTC"
SID "79"
Position [170, 557, 195, 573]
ZOrder "3287"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_TransmitAlways"
SID "80"
Ports [1]
Position [445, 20, 490, 40]
ZOrder "3300"
Priority "15"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('124')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('124')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('124')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('124')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_TransmitAlways_DTC"
SID "81"
Position [390, 22, 415, 38]
ZOrder "3299"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Reference"
Name "AXI4Lite_Write_TransmitToggle"
SID "82"
Ports [1]
Position [445, 65, 490, 85]
ZOrder "3298"
Priority "14"
LibraryVersion "1.73"
SourceBlock "axiinterfacelib/AXI4-Interface Write"
SourceType "AXI4-Interface Write"
SourceProductName "Embedded Coder Support Package for Xilinx Zynq Platform"
SourceProductBaseCode "ECZYNQ7000"
ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('120')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('120')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('120')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

ContentPreviewEnabled off
AXIInterfaceType "AXI4-Lite"
DeviceName "/dev/mwipcore"
RegisterOffset "hex2dec('120')"
blockPlatform "ZYNQ"
SimulateUsing "Interpreted execution"

}

Block {
BlockType "DataTypeConversion"
Name "AXI4Lite_Write_TransmitToggle_DTC"
SID "83"
Position [390, 67, 415, 83]
ZOrder "3297"
OutDataTypeStr "uint32"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Line {
ZOrder "1"
Src "73#out:1"
Dst "72#in:1"
}

Line {
ZOrder "2"
Src "55#out:1"
Dst "73#in:1"
}

Line {
ZOrder "15"
Src "63#out:1"
Dst "62#in:1"
}

Line {
ZOrder "16"
Src "50#out:1"
Dst "63#in:1"
}

Line {
ZOrder "17"
Src "75#out:1"
Dst "74#in:1"
}

Line {
ZOrder "18"
Src "81#out:1"
Dst "80#in:1"
}

Line {
ZOrder "19"
Src "45#out:1"
Dst "81#in:1"
}

Line {
ZOrder "20"
Src "51#out:1"
Dst "75#in:1"
}

Line {
ZOrder "21"
Src "83#out:1"
Dst "82#in:1"
}

Line {
ZOrder "22"
Src "47#out:1"
Dst "83#in:1"
}

Line {
ZOrder "23"
Src "77#out:1"
Dst "76#in:1"
}

Line {
ZOrder "24"
Src "60#out:1"
Dst "71#in:1"
}

Line {
ZOrder "25"
Src "61#out:1"
Dst "77#in:1"
}

Line {
ZOrder "26"
Src "71#out:1"
Dst "70#in:1"
}

Line {
ZOrder "27"
Src "65#out:1"
Dst "64#in:1"
}

Line {
ZOrder "28"
Src "59#out:1"
Dst "65#in:1"
}

Line {
ZOrder "29"
Src "58#out:1"
Dst "67#in:1"
}

Line {
ZOrder "30"
Src "67#out:1"
Dst "66#in:1"
}

Line {
ZOrder "31"
Src "79#out:1"
Dst "78#in:1"
}

Line {
ZOrder "32"
Src "57#out:1"
Dst "79#in:1"
}

Line {
ZOrder "33"
Src "56#out:1"
Dst "69#in:1"
}

Line {
ZOrder "34"
Src "69#out:1"
Dst "68#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "AXI4Reset"
SID "96"
Ports []
Position [20, 106, 104, 151]
ZOrder "3323"
BackgroundColor "magenta"
ShowName off
CopyFcn "cccopyfcn(gcb)"
OpenFcn "ccopenfcn('System Start Function')"
FontName "Times New Roman"
FontSize "12"
FontWeight "bold"
RequestExecContextInheritance off
Object {
$PropName "MaskObject"
$ObjectID 14
$ClassName "Simulink.Mask"
RunInitForIconRedraw "off"
Display "disp('System\\nStart');"

Type "System Start"
Object {
$ObjectID 15
$PropName "Parameters"
$ClassName "Simulink.MaskParameter"
Name "ShowInLibBrowser"
Type "edit"
Enabled "off"
Visible "off"
Prompt "Simulink:masks:CustCodeMaskParam1_MP"
Value "0"
}

Help "eval('feval(''rtwprivate'',''rtwhelpview'',''rtw_sys_start_block'')');"
}

System {
Location [572, 45, 771, 422]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
}

List {
ListType "RTWdata"
TLCFile "custcode"
Top "AXI4LITE_RESET_IPCORE(\"/dev/mwipcore\");\n"
Location System Start Function
}
}

Block {
BlockType "SubSystem"
Name "AXI4ResetModelSource"
SID "97"
Ports []
Position [210, 31, 294, 76]
ZOrder "3324"
BackgroundColor "cyan"
ShowName off
CopyFcn "cccopyfcn(gcb)"
OpenFcn "ccopenfcn('Model Source')"
FontName "Times New Roman"
FontSize "12"
FontWeight "bold"
RequestExecContextInheritance off
Object {
$PropName "MaskObject"
$ObjectID 16
$ClassName "Simulink.Mask"
RunInitForIconRedraw "off"
Display "disp('Model\\nSource');"

Type "Model Source"
Object {
$ObjectID 17
$PropName "Parameters"
$ClassName "Simulink.MaskParameter"
Name "ShowInLibBrowser"
Type "edit"
Enabled "off"
Visible "off"
Prompt "Simulink:masks:CustCodeMaskParam1_MP"
Value "0"
}

Help "eval('feval(''rtwprivate'',''rtwhelpview'',''rtw_model_source_block'')');"
}

System {
Location [662, 528, 845, 846]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
}

List {
ListType "RTWdata"
TLCFile "custcode"
Location Model Source
Top "#include \"axi_lct.h\"\n"
}
}

Block {
BlockType "Outport"
Name "payloadLenOutRx"
SID "104"
Position [375, 678, 405, 692]
ZOrder "2376"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 18
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"110\""
}
}
}

Block {
BlockType "Outport"
Name "debugSelectionAXI"
SID "105"
Position [375, 623, 405, 637]
ZOrder "3171"
ForegroundColor "red"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 19
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"140\""
}
}
}

Line {
ZOrder "1"
Src "19#out:2"
Dst "104#in:1"
}

Line {
ZOrder "2"
Src "19#out:1"
Dst "105#in:1"
}

Line {
ZOrder "9"
Src "14#out:1"
Points [-20, 0]
Dst "44#in:11"
}

Line {
ZOrder "10"
Src "13#out:1"
Points [1, 0; 0, -40]
Dst "44#in:10"
}

Line {
ZOrder "11"
Src "12#out:1"
Points [81, 0; 0, -75]
Dst "44#in:9"
}

Line {
ZOrder "12"
Src "11#out:1"
Points [8, 0; 0, -110]
Dst "44#in:8"
}

Line {
ZOrder "13"
Src "10#out:1"
Points [75, 0; 0, -145]
Dst "44#in:7"
}

Line {
ZOrder "14"
Src "9#out:1"
Points [22, 0; 0, -180]
Dst "44#in:6"
}

Line {
ZOrder "15"
Src "8#out:1"
Points [69, 0; 0, -215]
Dst "44#in:5"
}

Line {
ZOrder "19"
Src "17#out:1"
Points [-80, 0]
Dst "44#in:4"
}

Line {
ZOrder "20"
Src "18#out:1"
Points [9, 0; 0, 219; -558, 0; 0, -219]
Dst "44#in:3"
}

Line {
ZOrder "23"
Src "15#out:1"
Points [9, 0; 0, 98; -147, 0; 0, -53]
Dst "44#in:2"
}

Line {
ZOrder "25"
Src "16#out:1"
Points [2, 0; 0, 98; -155, 0; 0, -68]
Dst "44#in:1"
}

Annotation {
SID "107"
Name "Generated by HDL Workflow Advisor on 23-Apr-2018 20:00:28"
Position [500, 35, 777, 47]
InternalMargins [0, 0, 0, 0]
ZOrder "-1"
}

Annotation {
SID "106"
Name "Internal Packet Generation"
Position [-370, -60, 0, 205]
InternalMargins [0, 0, 0, 0]
FixedHeight on
FixedWidth on
ForegroundColor [0.901961, 0.901961, 1.000000]
BackgroundColor [0.901961, 0.901961, 1.000000]
DropShadow on
AnnotationType "area_annotation"
ZOrder "-2"
FontSize "12"
}
}

Object {
$PropName "HDLData"
$ObjectID 1
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}
}

Annotation {
SID "110"
Name "Zynq-7000 IIO Radio Software Interface Library: combinedTxRx_ExternalMode"
Position [50, 10, 645, 28]
InternalMargins [0, 0, 0, 0]
ZOrder "-1"
FontSize "16"
FontWeight "bold"
}

Annotation {
SID "111"
Name "This library contains blocks that can be used for software generation.\n\nReceive block parameters have default values\nTransmit block parameters have default values\n\nGenerated by HDL Workflow Advisor on 23-Apr-2018 20:00:32"
Position [50, 50, 417, 124]
InternalMargins [0, 0, 0, 0]
Interpreter "tex"
ZOrder "-2"
FontSize "12"
}
}

DiagnosticSuppressor on

LogicAnalyzerPlugin on

NotesPlugin on

SLCCPlugin on

WebScopes_FoundationPlugin on

Object {
$PropName "BdWindowsInfo"
$ObjectID 20
$ClassName "Simulink.BDWindowsInfo"
BDUuid "345344ed-16c2-4e61-98dd-3077638f0f00"
Object {
$PropName "WindowsInfo"
$ObjectID 21
$ClassName "Simulink.WindowInfo"
IsActive [1]
Location [100.0, 100.0, 750.0, 650.0]
WindowState "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAAAAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAADtAP///wAAAAEAAAAAAAAAAPwCAAAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZQBjAHQAbwByAAAAAAD/////AAAAYwD///8AAAczAAAFXgAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAEL/////wAAAAAAAAAA/////wEAAAHa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAKE/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
WindowUuid ""
Array {
PropName "PersistedApps"
Type "Cell"
Dimension 0
}

Object {
$PropName "ModelBrowserInfo"
$ObjectID 22
$ClassName "Simulink.ModelBrowserInfo"
Visible [0]
DockPosition "Left"
Width [50]
Height [50]
Filter [9]
Minimized "Unset"
}

Object {
$PropName "ExplorerBarInfo"
$ObjectID 23
$ClassName "Simulink.ExplorerBarInfo"
Visible [1]
}

Object {
$PropName "EditorsInfo"
$ObjectID 24
$ClassName "Simulink.EditorInfo"
IsActive [1]
IsTabbed [1]
ViewObjType "SimulinkTopLevel"
LoadSaveID "0"
Extents [1250.0, 2000.0]
ZoomFactor [1.0]
Offset [0.0, 0.0]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$PropName "DockComponentsInfo"
$ObjectID 25
$ClassName "Simulink.DockComponentInfo"
Type "GLUE2:PropertyInspector"
ID "Property Inspector"
Visible [0]
CreateCallback ""
UserData ""
Floating [0]
DockPosition "Right"
Width [256]
Height [192]
Minimized "Unset"
}
}
}

Array {
Type "Handle"
Dimension 1
Simulink.ConfigSet {
Version "19.1.1"
$ClassName "Simulink.ConfigSet"
DisabledProps []
Description ""
Name "Configuration"
CurrentDlgPage "Solver"
ConfigPrmDlgPosition [ 308, 112, 1228, 752 ]
ExtraOptions ""
Array {
PropName "Components"
Type "Handle"
Dimension 10
Simulink.SolverCC {
$ObjectID 27
Version "19.1.1"
$ClassName "Simulink.SolverCC"
DisabledProps []
Description ""
Components []
StartTime "0.0"
StopTime "10.0"
AbsTol "auto"
AutoScaleAbsTol on
FixedStep "auto"
InitialStep "auto"
MaxOrder "5"
ZcThreshold "auto"
ConsecutiveZCsStepRelTol "10*128*eps"
MaxConsecutiveZCs "1000"
ExtrapolationOrder "4"
NumberNewtonIterations "1"
MaxStep "auto"
MinStep "auto"
MaxConsecutiveMinStep "1"
RelTol "1e-3"
EnableMultiTasking off
ConcurrentTasks off
Solver "VariableStepAuto"
SolverName "VariableStepAuto"
SolverJacobianMethodControl "auto"
ShapePreserveControl "DisableAll"
ZeroCrossControl "UseLocalSettings"
ZeroCrossAlgorithm "Nonadaptive"
AlgebraicLoopSolver "TrustRegion"
SolverInfoToggleStatus off
IsAutoAppliedInSIP off
SolverResetMethod "Fast"
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint "Unconstrained"
InsertRTBMode "Whenever possible"
SampleTimeProperty []
DecoupledContinuousIntegration off
MinimalZcImpactIntegration off
SolverOrder "3"
}

Simulink.DataIOCC {
$ObjectID 28
Version "19.1.1"
$ClassName "Simulink.DataIOCC"
DisabledProps []
Description ""
Components []
Decimation "1"
ExternalInput [t, u]
FinalStateName "xFinal"
InitialState "xInitial"
LimitDataPoints off
MaxDataPoints "1000"
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveOperatingPoint off
SaveFormat "Dataset"
SignalLoggingSaveFormat "Dataset"
SaveOutput on
SaveState off
SignalLogging on
DSMLogging on
InspectSignalLogs off
VisualizeSimOutput on
StreamToWorkspace off
StreamVariableName "streamout"
SaveTime on
ReturnWorkspaceOutputs off
StateSaveName "xout"
TimeSaveName "tout"
OutputSaveName "yout"
SignalLoggingName "logsout"
DSMLoggingName "dsmout"
OutputOption "RefineOutputTimes"
OutputTimes []
ReturnWorkspaceOutputsName "out"
Refine "1"
LoggingToFile off
DatasetSignalFormat "timeseries"
LoggingFileName "out.mat"
LoggingIntervals [-inf, inf]
}

Simulink.OptimizationCC {
$ObjectID 29
Version "19.1.1"
$ClassName "Simulink.OptimizationCC"
Description ""
Components []
BlockReduction on
BooleanDataType on
ConditionallyExecuteInputs on
DefaultParameterBehavior "Tunable"
UseDivisionForNetSlopeComputation off
GainParamInheritBuiltInType off
UseFloatMulNetSlope off
DefaultUnderspecifiedDataType "double"
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
EnhancedBackFolding off
CachingGlobalReferences off
GlobalBufferReuse on
StrengthReduction off
AdvancedOptControl ""
ExpressionFolding on
BooleansAsBitfields off
BitfieldContainerType "uint_T"
EnableMemcpy on
MemcpyThreshold "64"
PassReuseOutputArgsAs "Structure reference"
PassReuseOutputArgsThreshold "12"
ExpressionDepthLimit "128"
LocalBlockOutputs on
RollThreshold "5"
StateBitsets off
DataBitsets off
ActiveStateOutputEnumStorageType "Native Integer"
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero off
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
LifeSpan "auto"
MaxStackSize "Inherit from target"
BufferReusableBoundary on
SimCompilerOptimization off
AccelVerboseBuild off
OptimizeBlockOrder off
OptimizeDataStoreBuffers on
BusAssignmentInplaceUpdate on
DifferentSizesBufferReuse off
UseRowMajorAlgorithm off
OptimizationLevel "level2"
OptimizationPriority "Balanced"
OptimizationCustomize on
LabelGuidedReuse off
MultiThreadedLoops off
DenormalBehavior "GradualUnderflow"
EfficientTunableParamExpr off
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 9
Cell "BooleansAsBitfields"
Cell "PassReuseOutputArgsAs"
Cell "PassReuseOutputArgsThreshold"
Cell "ZeroExternalMemoryAtStartup"
Cell "ZeroInternalMemoryAtStartup"
Cell "OptimizeModelRefInitCode"
Cell "NoFixptDivByZeroProtection"
Cell "UseSpecifiedMinMax"
Cell "EfficientTunableParamExpr"
}
}

Simulink.DebuggingCC {
$ObjectID 30
Version "19.1.1"
$ClassName "Simulink.DebuggingCC"
Description ""
Components []
RTPrefix "error"
ConsistencyChecking "none"
ArrayBoundsChecking "none"
SignalInfNanChecking "none"
StringTruncationChecking "error"
SignalRangeChecking "none"
ReadBeforeWriteMsg "UseLocalSettings"
WriteAfterWriteMsg "UseLocalSettings"
WriteAfterReadMsg "UseLocalSettings"
AlgebraicLoopMsg "warning"
ArtificialAlgebraicLoopMsg "warning"
SaveWithDisabledLinksMsg "warning"
SaveWithParameterizedLinksMsg "warning"
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection "Simplified"
MergeDetectMultiDrivingBlocksExec "error"
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl "UseLocalSettings"
BlockPriorityViolationMsg "warning"
MinStepSizeMsg "warning"
TimeAdjustmentMsg "none"
MaxConsecutiveZCsMsg "error"
MaskedZcDiagnostic "warning"
IgnoredZcDiagnostic "warning"
SolverPrmCheckMsg "none"
InheritedTsInSrcMsg "warning"
MultiTaskDSMMsg "error"
MultiTaskCondExecSysMsg "error"
MultiTaskRateTransMsg "error"
SingleTaskRateTransMsg "none"
TasksWithSamePriorityMsg "warning"
ExportedTasksRateTransMsg "none"
SigSpecEnsureSampleTimeMsg "warning"
CheckMatrixSingularityMsg "none"
IntegerOverflowMsg "warning"
Int32ToFloatConvMsg "warning"
ParameterDowncastMsg "error"
ParameterOverflowMsg "error"
ParameterUnderflowMsg "none"
ParameterPrecisionLossMsg "warning"
ParameterTunabilityLossMsg "warning"
FixptConstUnderflowMsg "none"
FixptConstOverflowMsg "none"
FixptConstPrecisionLossMsg "none"
UnderSpecifiedDataTypeMsg "none"
UnnecessaryDatatypeConvMsg "none"
VectorMatrixConversionMsg "none"
InvalidFcnCallConnMsg "error"
FcnCallInpInsideContextMsg "error"
SignalLabelMismatchMsg "none"
UnconnectedInputMsg "warning"
UnconnectedOutputMsg "warning"
UnconnectedLineMsg "warning"
UseOnlyExistingSharedCode "error"
SFcnCompatibilityMsg "none"
FrameProcessingCompatibilityMsg "error"
UniqueDataStoreMsg "none"
BusObjectLabelMismatch "warning"
RootOutportRequireBusObject "warning"
AssertControl "UseLocalSettings"
AllowSymbolicDim on
RowMajorDimensionSupport off
ModelReferenceIOMsg "none"
ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
ModelReferenceVersionMismatchMessage "none"
ModelReferenceIOMismatchMessage "none"
UnknownTsInhSupMsg "warning"
ModelReferenceDataLoggingMessage "warning"
ModelReferenceSymbolNameMessage "warning"
ModelReferenceExtraNoncontSigs "error"
StateNameClashWarn "none"
OperatingPointInterfaceChecksumMismatchMsg "warning"
NonCurrentReleaseOperatingPointMsg "error"
ChecksumConsistencyForSSReuse "none"
PregeneratedLibrarySubsystemCodeDiagnostic "warning"
MatchCodeGenerationContextForUpdateDiagram "none"
InitInArrayFormatMsg "warning"
StrictBusMsg "ErrorLevel1"
BusNameAdapt "WarnAndRepair"
NonBusSignalsTreatedAsBus "none"
SymbolicDimMinMaxWarning "warning"
LossOfSymbolicDimsSimulationWarning "warning"
LossOfSymbolicDimsCodeGenerationWarning "error"
SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
BlockIODiagnostic "none"
SFUnusedDataAndEventsDiag "warning"
SFUnexpectedBacktrackingDiag "error"
SFInvalidInputDataAccessInChartInitDiag "warning"
SFNoUnconditionalDefaultTransitionDiag "error"
SFTransitionOutsideNaturalParentDiag "warning"
SFUnreachableExecutionPathDiag "warning"
SFUndirectedBroadcastEventsDiag "warning"
SFTransitionActionBeforeConditionDiag "warning"
SFOutputUsedAsStateInMooreChartDiag "error"
SFTemporalDelaySmallerThanSampleTimeDiag "warning"
SFSelfTransitionDiag "warning"
SFExecutionAtInitializationDiag "warning"
SFMachineParentedDataDiag "warning"
IntegerSaturationMsg "warning"
AllowedUnitSystems "all"
UnitsInconsistencyMsg "warning"
AllowAutomaticUnitConversions on
RCSCRenamedMsg "warning"
RCSCObservableMsg "warning"
ForceCombineOutputUpdateInSim off
UnitDatabase ""
UnderSpecifiedDimensionMsg "none"
DebugExecutionForFMUViaOutOfProcess off
ArithmeticOperatorsInVariantConditions "warning"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 1
Cell "UseOnlyExistingSharedCode"
}
}

Simulink.HardwareCC {
$ObjectID 31
Version "19.1.1"
$ClassName "Simulink.HardwareCC"
DisabledProps []
Description ""
Components []
ProdBitPerChar "8"
ProdBitPerShort "16"
ProdBitPerInt "32"
ProdBitPerLong "32"
ProdBitPerLongLong "64"
ProdBitPerFloat "32"
ProdBitPerDouble "64"
ProdBitPerPointer "64"
ProdBitPerSizeT "64"
ProdBitPerPtrDiffT "64"
ProdLargestAtomicInteger "Char"
ProdLargestAtomicFloat "Float"
ProdIntDivRoundTo "Zero"
ProdEndianess "LittleEndian"
ProdWordSize "64"
ProdShiftRightIntArith on
ProdLongLongMode off
ProdHWDeviceType "Intel->x86-64 (Windows64)"
TargetBitPerChar "8"
TargetBitPerShort "16"
TargetBitPerInt "32"
TargetBitPerLong "32"
TargetBitPerLongLong "64"
TargetBitPerFloat "32"
TargetBitPerDouble "64"
TargetBitPerPointer "32"
TargetBitPerSizeT "32"
TargetBitPerPtrDiffT "32"
TargetLargestAtomicInteger "Char"
TargetLargestAtomicFloat "None"
TargetShiftRightIntArith on
TargetLongLongMode off
TargetIntDivRoundTo "Undefined"
TargetEndianess "Unspecified"
TargetWordSize "32"
TargetPreprocMaxBitsSint "32"
TargetPreprocMaxBitsUint "32"
TargetHWDeviceType "Specified"
TargetUnknown off
ProdEqTarget on
UseEmbeddedCoderFeatures on
UseSimulinkCoderFeatures on
HardwareBoardFeatureSet "EmbeddedCoderHSP"
}

Simulink.ModelReferenceCC {
$ObjectID 32
Version "19.1.1"
$ClassName "Simulink.ModelReferenceCC"
DisabledProps []
Description ""
Components []
UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
EnableRefExpFcnMdlSchedulingChecks on
CheckModelReferenceTargetMessage "error"
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit "None"
ModelReferenceNumInstancesAllowed "Multi"
PropagateVarSize "Infer from blocks in model"
ModelDependencies ""
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel on
SupportModelReferenceSimTargetCustomCode off
}

Simulink.SFSimCC {
$ObjectID 33
Version "19.1.1"
$ClassName "Simulink.SFSimCC"
DisabledProps []
Description ""
Components []
SimCustomSourceCode ""
SimCustomHeaderCode ""
SimCustomInitializer ""
SimCustomTerminator ""
SimReservedNameArray []
SimUserSources ""
SimUserIncludeDirs ""
SimUserLibraries ""
SimUserDefines ""
SimCustomCompilerFlags ""
SimCustomLinkerFlags ""
SFSimEcho on
SimCtrlC on
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimAnalyzeCustomCode off
SimBuildMode "sf_incremental_build"
SimGenImportedTypeDefs off
ModelFunctionsGlobalVisibility on
CompileTimeRecursionLimit "50"
EnableRuntimeRecursion on
MATLABDynamicMemAlloc on
MATLABDynamicMemAllocThreshold "65536"
CustomCodeFunctionArrayLayout []
DefaultCustomCodeFunctionArrayLayout "NotSpecified"
CustomCodeUndefinedFunction "UseInterfaceOnly"
}

Simulink.RTWCC {
BackupClass "Simulink.RTWCC"
$ObjectID 34
Version "19.1.1"
$ClassName "Simulink.RTWCC"
Description ""
SystemTargetFile "grt.tlc"
HardwareBoard "None"
ShowCustomHardwareApp off
ShowEmbeddedHardwareApp off
TLCOptions ""
GenCodeOnly off
MakeCommand "make_rtw"
GenerateMakefile on
PackageGeneratedCodeAndArtifacts off
PackageName ""
TemplateMakefile "grt_default_tmf"
PostCodeGenCommand ""
GenerateReport off
RTWVerbose on
RetainRTWFile off
RTWBuildHooks []
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode ""
CustomHeaderCode ""
CustomInclude ""
CustomSource ""
CustomLibrary ""
CustomDefine ""
CustomBLASCallback ""
CustomLAPACKCallback ""
CustomFFTCallback ""
CustomInitializer ""
CustomTerminator ""
Toolchain "Automatically locate an installed toolchain"
BuildConfiguration "Faster Builds"
CustomToolchainOptions []
IncludeHyperlinkInReport off
LaunchReport off
PortableWordSizes off
CreateSILPILBlock "None"
CodeExecutionProfiling off
CodeExecutionProfileVariable "executionProfile"
CodeProfilingSaveOptions "SummaryOnly"
CodeProfilingInstrumentation off
SILDebugging off
TargetLang "C"
IncludeBusHierarchyInRTWFileBlockHierarchyMap off
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml off
GenerateWebview off
GenerateCodeMetricsReport off
GenerateCodeReplacementReport off
GenerateMissedCodeReplacementReport off
RTWCompilerOptimization off
ObjectivePriorities []
RTWCustomCompilerOptimizations ""
CheckMdlBeforeBuild "Off"
SharedConstantsCachingThreshold "1024"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeHyperlinkInReport"
Cell "GenerateTraceInfo"
Cell "GenerateTraceReport"
Cell "GenerateTraceReportSl"
Cell "GenerateTraceReportSf"
Cell "GenerateTraceReportEml"
Cell "PortableWordSizes"
Cell "GenerateWebview"
Cell "GenerateCodeMetricsReport"
Cell "GenerateCodeReplacementReport"
Cell "GenerateMissedCodeReplacementReport"
Cell "GenerateErtSFunction"
Cell "CreateSILPILBlock"
Cell "CodeExecutionProfiling"
Cell "CodeProfilingSaveOptions"
Cell "CodeProfilingInstrumentation"
}

Array {
PropName "Components"
Type "Handle"
Dimension 2
Object {
$ObjectID 35
Version "19.1.1"
$ClassName "Simulink.CodeAppCC"
Description ""
Components []
Comment ""
ForceParamTrailComments off
GenerateComments on
CommentStyle "Auto"
IgnoreCustomStorageClasses on
IgnoreTestpoints off
MaxIdLength "31"
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
OperatorAnnotations off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
MangleLength "1"
SharedChecksumLength "8"
CustomSymbolStrGlobalVar "$R$N$M"
CustomSymbolStrType "$N$R$M_T"
CustomSymbolStrField "$N$M"
CustomSymbolStrFcn "$R$N$M$F"
CustomSymbolStrModelFcn "$R$N"
CustomSymbolStrFcnArg "rt$I$N$M"
CustomSymbolStrBlkIO "rtb_$N$M"
CustomSymbolStrTmpVar "$N$M"
CustomSymbolStrMacro "$R$N$M"
CustomSymbolStrUtil "$N$C"
CustomSymbolStrEmxType "emxArray_$M$N"
CustomSymbolStrEmxFcn "emx$M$N"
CustomUserTokenString ""
CustomCommentsFcn ""
DefineNamingRule "None"
DefineNamingFcn ""
ParamNamingRule "None"
ParamNamingFcn ""
SignalNamingRule "None"
SignalNamingFcn ""
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
BlockCommentType "BlockPathComment"
StateflowObjectComments off
MATLABSourceComments off
EnableCustomComments off
InternalIdentifierFile ""
InternalIdentifier "Shortened"
InlinedPrmAccess "Literals"
ReqsInCode off
UseSimReservedNames off
ReservedNameArray []
EnumMemberNameClash "error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 28
Cell "IgnoreCustomStorageClasses"
Cell "IgnoreTestpoints"
Cell "InsertBlockDesc"
Cell "InsertPolySpaceComments"
Cell "SFDataObjDesc"
Cell "MATLABFcnDesc"
Cell "SimulinkDataObjDesc"
Cell "DefineNamingRule"
Cell "SignalNamingRule"
Cell "ParamNamingRule"
Cell "InternalIdentifier"
Cell "InlinedPrmAccess"
Cell "CustomSymbolStr"
Cell "CustomSymbolStrGlobalVar"
Cell "CustomSymbolStrType"
Cell "CustomSymbolStrField"
Cell "CustomSymbolStrFcn"
Cell "CustomSymbolStrModelFcn"
Cell "CustomSymbolStrFcnArg"
Cell "CustomSymbolStrBlkIO"
Cell "CustomSymbolStrTmpVar"
Cell "CustomSymbolStrMacro"
Cell "CustomSymbolStrUtil"
Cell "CustomSymbolStrEmxType"
Cell "CustomSymbolStrEmxFcn"
Cell "CustomUserTokenString"
Cell "ReqsInCode"
Cell "BlockCommentType"
}
}

Object {
BackupClass "Simulink.TargetCC"
$ObjectID 36
Version "19.1.1"
$ClassName "Simulink.GRTTargetCC"
Description ""
Components []
TargetFcnLib "ansi_tfl_table_tmw.mat"
TargetLibSuffix ""
TargetPreCompLibLocation ""
GenFloatMathFcnCalls "NOT IN USE"
TargetLangStandard "C99 (ISO)"
CodeReplacementLibrary "None"
UtilityFuncGeneration "Auto"
MultiwordTypeDef "System defined"
MultiwordLength "2048"
DynamicStringBufferSize "256"
GenerateFullHeader on
InferredTypesCompatibility off
ExistingSharedCode ""
GenerateSampleERTMain off
GenerateTestInterfaces off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
ConcurrentExecutionCompliant on
IncludeMdlTerminateFcn on
GeneratePreprocessorConditionals "Use local settings"
CombineOutputUpdateFcns on
CombineSignalStateStructs off
GroupInternalDataByFunction off
SuppressErrorStatus off
IncludeFileDelimiter "Auto"
ERTCustomFileBanners off
SupportAbsoluteTime on
LogVarNameModifier "rt_"
MatFileLogging on
MultiInstanceERTCode off
CodeInterfacePackaging "Nonreusable function"
PurelyIntegerCode off
SupportNonFinite on
SupportComplex on
SupportContinuousTime on
SupportNonInlinedSFcns on
RemoveDisableFunc off
RemoveResetFunc off
SupportVariableSizeSignals off
ParenthesesLevel "Nominal"
CastingMode "Nominal"
PreserveStateflowLocalDataDimensions off
MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant on
AutosarCompliant off
MDXCompliant off
GRTInterface off
GenerateAllocFcn off
UseToolchainInfoCompliant on
GenerateSharedConstants on
CoderGroups []
AccessMethods []
LookupTableObjectStructAxisOrder "1,2,3,4,..."
LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
ArrayLayout "Column-major"
UnsupportedSFcnMsg "error"
ERTHeaderFileRootName "$R$E"
ERTSourceFileRootName "$R$E"
ERTDataFileRootName "$R_data"
UseMalloc off
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize "1000000"
ExtModeTransport "0"
ExtModeMexFile "ext_comm"
ExtModeMexArgs ""
ExtModeIntrfLevel "Level1"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
GenerateASAP2 off
MultiInstanceErrorCode "Error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeMdlTerminateFcn"
Cell "SuppressErrorStatus"
Cell "ERTCustomFileBanners"
Cell "GenerateSampleERTMain"
Cell "ExistingSharedCode"
Cell "GenerateTestInterfaces"
Cell "ModelStepFunctionPrototypeControlCompliant"
Cell "GenerateAllocFcn"
Cell "PurelyIntegerCode"
Cell "SupportComplex"
Cell "SupportAbsoluteTime"
Cell "SupportContinuousTime"
Cell "SupportNonInlinedSFcns"
Cell "RemoveDisableFunc"
Cell "RemoveResetFunc"
Cell "PreserveStateflowLocalDataDimensions"
}
}
}
}

SlCovCC.ConfigComp {
$ObjectID 37
Version "19.1.1"
$ClassName "SlCovCC.ConfigComp"
DisabledProps []
Description "Simulink Coverage Configuration Component"
Components []
Name "Simulink Coverage"
CovEnable off
CovScope "EntireSystem"
CovIncludeTopModel on
RecordCoverage off
CovPath "/"
CovSaveName "covdata"
CovCompData ""
CovMetricSettings "dwe"
CovFilter ""
CovHTMLOptions ""
CovNameIncrementing off
CovHtmlReporting off
CovForceBlockReductionOff on
CovEnableCumulative on
CovSaveCumulativeToWorkspaceVar off
CovSaveSingleToWorkspaceVar off
CovCumulativeVarName "covCumulativeData"
CovCumulativeReport off
CovSaveOutputData on
CovOutputDir "slcov_output/$ModelName$"
CovDataFileName "$ModelName$_cvdata"
CovShowResultsExplorer on
CovReportOnPause on
CovModelRefEnable off
CovModelRefExcluded ""
CovExternalEMLEnable on
CovSFcnEnable on
CovBoundaryAbsTol "1e-05"
CovBoundaryRelTol "0.01"
CovUseTimeInterval off
CovStartTime "0"
CovStopTime "0"
CovMcdcMode "Masking"
}

hdlcoderui.hdlcc {
$ObjectID 38
Version "19.1.1"
$ClassName "hdlcoderui.hdlcc"
DisabledProps []
Description "HDL Coder custom configuration component"
Components []
Name "HDL Coder"
HDLCActiveTab "0"
Array {
PropName "HDLConfigFile"
Type "Cell"
Dimension 1
Cell " "
}
}
}
}
}

System {
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale "1"
ShowPageBoundaries off
ModelBrowserVisibility off
ModelBrowserWidth "200"
ScreenColor "white"
ZoomFactor "100"
PortBlocksUseCompactNotation off
Open off
}

BlockDefaults {
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
ShowName on
HideAutomaticName on
BlockRotation "0"
BlockMirror off
}

AnnotationDefaults {
HorizontalAlignment "left"
VerticalAlignment "top"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
MarkupType "model"
UseDisplayTextAsClickCallback off
AnnotationType "note_annotation"
FixedHeight off
FixedWidth off
Interpreter off
}

LineDefaults {
FontName "Helvetica"
FontSize "9"
FontWeight "normal"
FontAngle "normal"
}

MaskDefaults {
SelfModifiable "off"
IconFrame "on"
IconOpaque "opaque"
RunInitForIconRedraw "analyze"
IconRotate "none"
PortRotate "default"
IconUnits "autoscale"
Display ""

}

MaskParameterDefaults {
Evaluate "on"
Tunable "on"
NeverSave "off"
Internal "off"
ReadOnly "off"
Enabled "on"
Visible "on"
ToolTip "on"
Value ""
}

BlockParameterDefaults {
Block {
BlockType "DataTypeConversion"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit via back propagation"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Inport"
Port "1"
OutputFunctionCall off
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchInputForFeedbackSignals off
Interpolate on
}

Block {
BlockType "MATLABSystem"
System "<Enter System Class Name>"
}

Block {
BlockType "Outport"
Port "1"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
EnsureOutportIsVirtual off
SourceOfInitialOutputValue "Dialog"
OutputWhenDisabled "held"
InitialOutput []
MustResolveToSignalObject off
OutputWhenUnConnected off
OutputWhenUnconnectedValue "0"
VectorParamsAs1DForOutWhenUnconnected on
}

Block {
BlockType "SubSystem"
ShowPortLabels "FromPortIcon"
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
PropExecContextOutsideSubsystem off
ScheduleAs "Sample time"
SystemSampleTime "-1"
RTWSystemCode "Auto"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
FunctionInterfaceSpec "void_void"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
Opaque off
MaskHideContents off
SFBlockType "NONE"
VariantControlMode "Expression"
Variant off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
TreatAsGroupedWhenPropagatingVariantConditions on
ContentPreviewEnabled off
IsWebBlock off
IsObserver off
Latency "0"
AutoFrameSizeCalculation off
IsWebBlockPanel off
}
}
}

