[{"commit":{"message":"fix temp registers; move code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"543c8635a7fa5f36bdb0135fd66e7c4a61c2fade"},{"commit":{"message":"blank lines"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"eaa34661a47d461b1e7edad2bb56d5700adf2731"},{"commit":{"message":"simplify"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"cbb7c2e5eca1e487477a4fac647e0f9f49b07315"},{"commit":{"message":"clean"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"df9f427cba90597c5c3f7146afa27ef6d98906ed"},{"commit":{"message":"merge UL and LU"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"d4aa96a649d734055ed161bd311757b04a876045"},{"commit":{"message":"move to functions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"33c2648e2cf55e11bdd9cbc89836ed93c9a8dd8d"},{"commit":{"message":"move alignment code of LL&UU down from common code path"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"09acdacebe56d1e93f2d0b0f1d84e385889e0d2c"},{"commit":{"message":"initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c4ca005b5ebfe2c6a6bd05f98113a860ca3d9571"}]