// Seed: 3233349184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  input id_10;
  inout id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_12;
  initial begin
    id_7 <= 1;
  end
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  inout id_13;
  output id_12;
  output id_11;
  output id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  `define pp_14 0
  logic id_15 = id_14 + 1, id_16;
endmodule
