digraph "CFG for '_Z11vector_log2iPKfiiPfii' function" {
	label="CFG for '_Z11vector_log2iPKfiiPfii' function";

	Node0x4e86450 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %34\l|{<s0>T|<s1>F}}"];
	Node0x4e86450:s0 -> Node0x4e88380;
	Node0x4e86450:s1 -> Node0x4e88410;
	Node0x4e88380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = tail call i1 @llvm.amdgcn.class.f32(float %23, i32 144)\l  %25 = select i1 %24, float 0x41F0000000000000, float 1.000000e+00\l  %26 = fmul float %23, %25\l  %27 = tail call float @llvm.log2.f32(float %26)\l  %28 = select i1 %24, float 3.200000e+01, float 0.000000e+00\l  %29 = fsub float %27, %28\l  %30 = mul nsw i32 %16, %6\l  %31 = add nsw i32 %30, %5\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %4, i64 %32\l  store float %29, float addrspace(1)* %33, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x4e88380 -> Node0x4e88410;
	Node0x4e88410 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  ret void\l}"];
}
