

================================================================
== Vitis HLS Report for 'lc3'
================================================================
* Date:           Sat Apr 19 08:23:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lc3_isa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        9|  60.000 ns|  90.000 ns|    7|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    698|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     404|    584|    -|
|Memory           |       64|    -|      32|      2|    0|
|Multiplexer      |        -|    -|       -|    750|    -|
|Register         |        -|    -|     441|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    0|     877|   2034|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  404|  584|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  404|  584|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |memory_U  |memory_RAM_AUTO_1R1W  |       64|   0|   0|    0|  65536|   16|     1|      1048576|
    |reg_r_U   |reg_r_RAM_AUTO_1R1W   |        0|  32|   2|    0|      8|   16|     1|          128|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total     |                      |       64|  32|   2|    0|  65544|   32|     2|      1048704|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_1357_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln125_fu_1347_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln146_1_fu_1215_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln146_fu_1205_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln168_fu_1196_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln189_fu_1140_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln210_1_fu_1127_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln210_fu_1117_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln217_1_fu_1094_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln217_fu_1084_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln225_fu_1066_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln272_1_fu_1044_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln272_fu_1036_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln52_fu_1502_p2      |         +|   0|  0|  23|          16|          16|
    |grp_fu_807_p2            |         +|   0|  0|  23|          16|           1|
    |grp_fu_838_p2            |         +|   0|  0|  23|          16|           1|
    |and_ln248_fu_975_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln249_fu_989_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln250_fu_1003_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_1472_p2      |       and|   0|  0|  16|          16|          16|
    |grp_fu_843_p2            |      icmp|   0|  0|  23|          16|           1|
    |grp_fu_849_p2            |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln106_fu_1407_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln110_fu_1413_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln191_fu_1151_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln195_fu_1157_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1_1_fu_1322_p2    |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln1_2_fu_1333_p2    |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln1_fu_1317_p2      |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln57_fu_1537_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln61_fu_1542_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln85_fu_1509_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln89_fu_1514_p2     |      icmp|   0|  0|  23|          16|           1|
    |or_ln1_1_fu_1338_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln1_fu_1327_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln251_1_fu_1019_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln251_fu_1013_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln272_fu_1025_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln51_fu_1494_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln79_fu_1464_p3   |    select|   0|  0|  16|           1|          16|
    |xor_ln104_fu_1395_p2     |       xor|   0|  0|  16|          16|           2|
    |xor_ln110_fu_1425_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln131_fu_1385_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln152_fu_1287_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln174_fu_1263_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_1169_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_fu_1553_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_1525_p2      |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 698|         453|         266|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |PC_assign_10_reg_749                   |   53|         10|   16|        160|
    |ap_NS_fsm                              |  172|         39|    1|         39|
    |ap_phi_mux_storemerge12_phi_fu_584_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge14_phi_fu_573_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge17_phi_fu_606_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge19_phi_fu_595_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_788_p4    |   14|          3|   16|         48|
    |memory_address0                        |   48|          9|   16|        144|
    |memory_d0                              |   14|          3|   16|         48|
    |n_r                                    |   37|          7|    1|          7|
    |p_r                                    |   37|          7|    1|          7|
    |phi_ln272_reg_701                      |   20|          4|   16|         64|
    |reg_861                                |    9|          2|   16|         32|
    |reg_868                                |    9|          2|   16|         32|
    |reg_r_address0                         |   65|         16|    3|         48|
    |reg_r_address1                         |   65|         13|    3|         39|
    |reg_r_d0                               |   25|          5|   16|         80|
    |reg_r_d1                               |   20|          4|   16|         64|
    |storemerge12_reg_580                   |    9|          2|    1|          2|
    |storemerge14_reg_569                   |    9|          2|    1|          2|
    |storemerge17_reg_602                   |    9|          2|    1|          2|
    |storemerge19_reg_591                   |    9|          2|    1|          2|
    |storemerge22_reg_624                   |    9|          2|    1|          2|
    |storemerge24_reg_613                   |    9|          2|    1|          2|
    |storemerge28_reg_646                   |    9|          2|    1|          2|
    |storemerge30_reg_635                   |    9|          2|    1|          2|
    |storemerge34_reg_668                   |    9|          2|    1|          2|
    |storemerge36_reg_657                   |    9|          2|    1|          2|
    |storemerge41_reg_690                   |    9|          2|    1|          2|
    |storemerge43_reg_679                   |    9|          2|    1|          2|
    |storemerge7_reg_558                    |    9|          2|    1|          2|
    |storemerge9_reg_547                    |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  750|        160|  171|        848|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |IR_read_reg_1602      |  16|   0|   16|          0|
    |PC_assign_10_reg_749  |  16|   0|   16|          0|
    |PC_read_reg_1589      |  16|   0|   16|          0|
    |add_ln101_reg_1857    |  16|   0|   16|          0|
    |add_ln164_reg_1804    |  16|   0|   16|          0|
    |add_ln168_reg_1784    |  16|   0|   16|          0|
    |add_ln186_reg_1765    |  16|   0|   16|          0|
    |add_ln207_reg_1754    |  16|   0|   16|          0|
    |add_ln214_reg_1738    |  16|   0|   16|          0|
    |add_ln225_reg_1728    |  16|   0|   16|          0|
    |add_ln52_reg_1881     |  16|   0|   16|          0|
    |and_ln80_reg_1875     |  16|   0|   16|          0|
    |ap_CS_fsm             |  38|   0|   38|          0|
    |icmp_ln131_reg_1841   |   1|   0|    1|          0|
    |icmp_ln148_reg_1819   |   1|   0|    1|          0|
    |icmp_ln152_reg_1823   |   1|   0|    1|          0|
    |icmp_ln170_reg_1809   |   1|   0|    1|          0|
    |icmp_ln174_reg_1813   |   1|   0|    1|          0|
    |n_r                   |   1|   0|    1|          0|
    |or_ln1_1_reg_1829     |   1|   0|    1|          0|
    |p_r                   |   1|   0|    1|          0|
    |pc_offset6_reg_1618   |   6|   0|    6|          0|
    |pc_offset9_reg_1624   |   9|   0|    9|          0|
    |phi_ln272_reg_701     |  16|   0|   16|          0|
    |reg_855               |  16|   0|   16|          0|
    |reg_861               |  16|   0|   16|          0|
    |reg_868               |  16|   0|   16|          0|
    |reg_875               |   3|   0|    3|          0|
    |reg_879               |  16|   0|   16|          0|
    |reg_load_14_reg_1913  |  16|   0|   16|          0|
    |reg_load_15_reg_1918  |  16|   0|   16|          0|
    |reg_load_16_reg_1923  |  16|   0|   16|          0|
    |reg_load_17_reg_1928  |  16|   0|   16|          0|
    |storemerge12_reg_580  |   1|   0|    1|          0|
    |storemerge14_reg_569  |   1|   0|    1|          0|
    |storemerge17_reg_602  |   1|   0|    1|          0|
    |storemerge19_reg_591  |   1|   0|    1|          0|
    |storemerge22_reg_624  |   1|   0|    1|          0|
    |storemerge24_reg_613  |   1|   0|    1|          0|
    |storemerge28_reg_646  |   1|   0|    1|          0|
    |storemerge30_reg_635  |   1|   0|    1|          0|
    |storemerge34_reg_668  |   1|   0|    1|          0|
    |storemerge36_reg_657  |   1|   0|    1|          0|
    |storemerge41_reg_690  |   1|   0|    1|          0|
    |storemerge43_reg_679  |   1|   0|    1|          0|
    |storemerge7_reg_558   |   1|   0|    1|          0|
    |storemerge9_reg_547   |   1|   0|    1|          0|
    |tmp_3_reg_1677        |   1|   0|    1|          0|
    |tmp_4_reg_1683        |   1|   0|    1|          0|
    |tmp_5_reg_1689        |   1|   0|    1|          0|
    |trunc_ln17_reg_1700   |   3|   0|    3|          0|
    |trunc_ln1_1_reg_1613  |  11|   0|   11|          0|
    |trunc_ln1_5_reg_1634  |   5|   0|    5|          0|
    |trunc_ln_reg_1640     |   4|   0|    4|          0|
    |z_r                   |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 441|   0|  441|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    9|         s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    9|         s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|           lc3|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|           lc3|  return value|
+-----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 7 9 12 15 17 20 23 24 27 30 
2 --> 3 
3 --> 23 
4 --> 5 23 
5 --> 6 
6 --> 23 
7 --> 8 
8 --> 23 
9 --> 10 
10 --> 11 
11 --> 23 
12 --> 13 
13 --> 14 
14 --> 23 
15 --> 16 
16 --> 23 
17 --> 18 
18 --> 19 
19 --> 23 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 34 
24 --> 25 
25 --> 26 23 
26 --> 23 
27 --> 28 
28 --> 29 
29 --> 23 
30 --> 31 
31 --> 32 33 
32 --> 23 
33 --> 23 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%PC_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %PC" [lc3.cpp:1]   --->   Operation 39 'read' 'PC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%IR_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %IR" [lc3.cpp:1]   --->   Operation 40 'read' 'IR_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1_1 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 41 'trunc' 'trunc_ln1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pc_offset6 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 42 'trunc' 'pc_offset6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1_3 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 43 'trunc' 'trunc_ln1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pc_offset9 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 44 'trunc' 'pc_offset9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1_5 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 45 'trunc' 'trunc_ln1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [lc3.cpp:1]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln1 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [lc3.cpp:1]   --->   Operation 47 'specinterface' 'specinterface_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IR"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IR, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IR, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %PC"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %PC_out"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R2"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R3"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R4"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R5"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R5, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R6"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R7"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R7, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %N"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Z"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Z, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Z, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n1"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p1"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %z1"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %z1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %z1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %IR_read, i32 12, i32 15" [lc3.cpp:43]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.66ns)   --->   "%switch_ln43 = switch i4 %trunc_ln, void %sw.epilog, i4 1, void %sw.bb_ifconv, i4 5, void %sw.bb45_ifconv, i4 9, void %sw.bb97, i4 2, void %sw.bb127, i4 10, void %sw.bb157, i4 6, void %sw.bb189, i4 14, void %sw.bb223, i4 3, void %sw.bb251, i4 11, void %sw.bb267, i4 7, void %sw.bb285, i4 12, void %sw.bb305, i4 4, void %sw.bb312, i4 0, void %sw.bb330" [lc3.cpp:43]   --->   Operation 100 'switch' 'switch_ln43' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:223]   --->   Operation 101 'partselect' 'trunc_ln15' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i3 %trunc_ln15" [lc3.cpp:225]   --->   Operation 102 'zext' 'zext_ln225_1' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%reg_addr_14 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln225_1" [lc3.cpp:225]   --->   Operation 103 'getelementptr' 'reg_addr_14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%reg_load_7 = load i3 %reg_addr_14" [lc3.cpp:225]   --->   Operation 104 'load' 'reg_load_7' <Predicate = (trunc_ln == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:166]   --->   Operation 105 'partselect' 'trunc_ln10' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %trunc_ln10" [lc3.cpp:168]   --->   Operation 106 'zext' 'zext_ln168' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%reg_addr_8 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln168" [lc3.cpp:168]   --->   Operation 107 'getelementptr' 'reg_addr_8' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%reg_load_3 = load i3 %reg_addr_8" [lc3.cpp:168]   --->   Operation 108 'load' 'reg_load_3' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (2.07ns)   --->   "%add_ln143 = add i16 %PC_read, i16 1" [lc3.cpp:143]   --->   Operation 109 'add' 'add_ln143' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (2.07ns)   --->   "%add_ln122 = add i16 %PC_read, i16 1" [lc3.cpp:122]   --->   Operation 110 'add' 'add_ln122' <Predicate = (trunc_ln == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:76]   --->   Operation 111 'partselect' 'trunc_ln4' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %trunc_ln4" [lc3.cpp:80]   --->   Operation 112 'zext' 'zext_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%reg_addr_2 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln80" [lc3.cpp:80]   --->   Operation 113 'getelementptr' 'reg_addr_2' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%reg_load_1 = load i3 %reg_addr_2" [lc3.cpp:80]   --->   Operation 114 'load' 'reg_load_1' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %trunc_ln1_3" [lc3.cpp:83]   --->   Operation 115 'zext' 'zext_ln83' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%reg_addr_17 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln83" [lc3.cpp:83]   --->   Operation 116 'getelementptr' 'reg_addr_17' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%reg_load_10 = load i3 %reg_addr_17" [lc3.cpp:83]   --->   Operation 117 'load' 'reg_load_10' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:48]   --->   Operation 118 'partselect' 'trunc_ln2' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %trunc_ln2" [lc3.cpp:52]   --->   Operation 119 'zext' 'zext_ln52' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%reg_addr = getelementptr i16 %reg_r, i64 0, i64 %zext_ln52" [lc3.cpp:52]   --->   Operation 120 'getelementptr' 'reg_addr' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%reg_load = load i3 %reg_addr" [lc3.cpp:52]   --->   Operation 121 'load' 'reg_load' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %trunc_ln1_3" [lc3.cpp:55]   --->   Operation 122 'zext' 'zext_ln55' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%reg_addr_16 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln55" [lc3.cpp:55]   --->   Operation 123 'getelementptr' 'reg_addr_16' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%reg_load_9 = load i3 %reg_addr_16" [lc3.cpp:55]   --->   Operation 124 'load' 'reg_load_9' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 2> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 11" [lc3.cpp:245]   --->   Operation 125 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 10" [lc3.cpp:246]   --->   Operation 126 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 9" [lc3.cpp:247]   --->   Operation 127 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 3> <Delay = 5.71>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i1 %tmp_3" [lc3.cpp:245]   --->   Operation 128 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.00ns)   --->   "%write_ln245 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %n1, i16 %zext_ln245" [lc3.cpp:245]   --->   Operation 129 'write' 'write_ln245' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i1 %tmp_4" [lc3.cpp:246]   --->   Operation 130 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %z1, i16 %zext_ln246" [lc3.cpp:246]   --->   Operation 131 'write' 'write_ln246' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i1 %tmp_5" [lc3.cpp:247]   --->   Operation 132 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.00ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %p1, i16 %zext_ln247" [lc3.cpp:247]   --->   Operation 133 'write' 'write_ln247' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%n_load = load i1 %n_r"   --->   Operation 134 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln248 = and i1 %tmp_3, i1 %n_load" [lc3.cpp:248]   --->   Operation 135 'and' 'and_ln248' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i1 %and_ln248" [lc3.cpp:248]   --->   Operation 136 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %N, i16 %zext_ln248" [lc3.cpp:248]   --->   Operation 137 'write' 'write_ln248' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_load = load i1 %p_r"   --->   Operation 138 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln249 = and i1 %tmp_5, i1 %p_load" [lc3.cpp:249]   --->   Operation 139 'and' 'and_ln249' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i1 %and_ln249" [lc3.cpp:249]   --->   Operation 140 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %P, i16 %zext_ln249" [lc3.cpp:249]   --->   Operation 141 'write' 'write_ln249' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%z_load = load i1 %z_r"   --->   Operation 142 'load' 'z_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.97ns)   --->   "%and_ln250 = and i1 %tmp_4, i1 %z_load" [lc3.cpp:250]   --->   Operation 143 'and' 'and_ln250' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i1 %and_ln250" [lc3.cpp:250]   --->   Operation 144 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.00ns)   --->   "%write_ln250 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %Z, i16 %zext_ln250" [lc3.cpp:250]   --->   Operation 145 'write' 'write_ln250' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%or_ln251 = or i1 %and_ln249, i1 %and_ln250" [lc3.cpp:251]   --->   Operation 146 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%or_ln251_1 = or i1 %or_ln251, i1 %and_ln248" [lc3.cpp:251]   --->   Operation 147 'or' 'or_ln251_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%select_ln272 = select i1 %or_ln251_1, i9 %pc_offset9, i9 1" [lc3.cpp:272]   --->   Operation 148 'select' 'select_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%zext_ln272 = zext i9 %select_ln272" [lc3.cpp:272]   --->   Operation 149 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln272 = add i16 %zext_ln272, i16 %PC_read" [lc3.cpp:272]   --->   Operation 150 'add' 'add_ln272' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (2.66ns)   --->   "%br_ln255 = br void %sw.epilog" [lc3.cpp:255]   --->   Operation 151 'br' 'br_ln255' <Predicate = true> <Delay = 2.66>

State 4 <SV = 1> <Delay = 4.73>
ST_4 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln233 = store i16 %PC_read, i16 7" [lc3.cpp:233]   --->   Operation 152 'store' 'store_ln233' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:234]   --->   Operation 153 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i11 %trunc_ln1_1" [lc3.cpp:237]   --->   Operation 154 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 11" [lc3.cpp:237]   --->   Operation 155 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %tmp_2, void %if.else325, void %if.then322" [lc3.cpp:237]   --->   Operation 156 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.07ns)   --->   "%add_ln272_1 = add i16 %zext_ln237, i16 %PC_read" [lc3.cpp:272]   --->   Operation 157 'add' 'add_ln272_1' <Predicate = (tmp_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (2.66ns)   --->   "%br_ln238 = br void %sw.epilog" [lc3.cpp:238]   --->   Operation 158 'br' 'br_ln238' <Predicate = (tmp_2)> <Delay = 2.66>

State 5 <SV = 2> <Delay = 2.32>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i3 %trunc_ln17" [lc3.cpp:240]   --->   Operation 159 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%reg_addr_18 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln240" [lc3.cpp:240]   --->   Operation 160 'getelementptr' 'reg_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (2.32ns)   --->   "%reg_load_11 = load i3 %reg_addr_18" [lc3.cpp:240]   --->   Operation 161 'load' 'reg_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 3> <Delay = 4.98>
ST_6 : Operation 162 [1/2] (2.32ns)   --->   "%reg_load_11 = load i3 %reg_addr_18" [lc3.cpp:240]   --->   Operation 162 'load' 'reg_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 163 [1/1] (2.66ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 2.66>

State 7 <SV = 2> <Delay = 2.32>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:229]   --->   Operation 164 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i3 %trunc_ln16" [lc3.cpp:230]   --->   Operation 165 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%reg_addr_15 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln230" [lc3.cpp:230]   --->   Operation 166 'getelementptr' 'reg_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.32ns)   --->   "%reg_load_8 = load i3 %reg_addr_15" [lc3.cpp:230]   --->   Operation 167 'load' 'reg_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 3> <Delay = 4.98>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%reg_load_8 = load i3 %reg_addr_15" [lc3.cpp:230]   --->   Operation 168 'load' 'reg_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 169 [1/1] (2.66ns)   --->   "%br_ln231 = br void %sw.epilog" [lc3.cpp:231]   --->   Operation 169 'br' 'br_ln231' <Predicate = true> <Delay = 2.66>

State 9 <SV = 1> <Delay = 4.39>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:222]   --->   Operation 170 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i6 %pc_offset6" [lc3.cpp:34]   --->   Operation 171 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i3 %trunc_ln14" [lc3.cpp:225]   --->   Operation 172 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%reg_addr_13 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln225" [lc3.cpp:225]   --->   Operation 173 'getelementptr' 'reg_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (2.32ns)   --->   "%reg_load_6 = load i3 %reg_addr_13" [lc3.cpp:225]   --->   Operation 174 'load' 'reg_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 175 [1/2] (2.32ns)   --->   "%reg_load_7 = load i3 %reg_addr_14" [lc3.cpp:225]   --->   Operation 175 'load' 'reg_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 176 [1/1] (2.07ns)   --->   "%add_ln225 = add i16 %reg_load_7, i16 %zext_ln34_1" [lc3.cpp:225]   --->   Operation 176 'add' 'add_ln225' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 2> <Delay = 5.57>
ST_10 : Operation 177 [1/2] (2.32ns)   --->   "%reg_load_6 = load i3 %reg_addr_13" [lc3.cpp:225]   --->   Operation 177 'load' 'reg_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i16 %add_ln225" [lc3.cpp:225]   --->   Operation 178 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%memory_addr_7 = getelementptr i16 %memory, i64 0, i64 %zext_ln225_2" [lc3.cpp:225]   --->   Operation 179 'getelementptr' 'memory_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln225 = store i16 %reg_load_6, i16 %memory_addr_7" [lc3.cpp:225]   --->   Operation 180 'store' 'store_ln225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 11 <SV = 3> <Delay = 4.73>
ST_11 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln221 = add i16 %PC_read, i16 1" [lc3.cpp:221]   --->   Operation 181 'add' 'add_ln221' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (2.66ns)   --->   "%br_ln227 = br void %sw.epilog" [lc3.cpp:227]   --->   Operation 182 'br' 'br_ln227' <Predicate = true> <Delay = 2.66>

State 12 <SV = 1> <Delay = 2.07>
ST_12 : Operation 183 [1/1] (2.07ns)   --->   "%add_ln214 = add i16 %PC_read, i16 1" [lc3.cpp:214]   --->   Operation 183 'add' 'add_ln214' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 2> <Delay = 7.15>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:215]   --->   Operation 184 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 185 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %trunc_ln13" [lc3.cpp:217]   --->   Operation 186 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%reg_addr_12 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln217" [lc3.cpp:217]   --->   Operation 187 'getelementptr' 'reg_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [2/2] (2.32ns)   --->   "%reg_load_5 = load i3 %reg_addr_12" [lc3.cpp:217]   --->   Operation 188 'load' 'reg_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 189 [1/1] (1.82ns)   --->   "%add_ln217 = add i10 %zext_ln32_3, i10 1" [lc3.cpp:217]   --->   Operation 189 'add' 'add_ln217' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i10 %add_ln217" [lc3.cpp:217]   --->   Operation 190 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (2.07ns)   --->   "%add_ln217_1 = add i16 %zext_ln217_1, i16 %add_ln214" [lc3.cpp:217]   --->   Operation 191 'add' 'add_ln217_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i16 %add_ln217_1" [lc3.cpp:217]   --->   Operation 192 'zext' 'zext_ln217_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%memory_addr_5 = getelementptr i16 %memory, i64 0, i64 %zext_ln217_2" [lc3.cpp:217]   --->   Operation 193 'getelementptr' 'memory_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (3.25ns)   --->   "%memory_load_4 = load i16 %memory_addr_5" [lc3.cpp:217]   --->   Operation 194 'load' 'memory_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 14 <SV = 3> <Delay = 6.50>
ST_14 : Operation 195 [1/2] (2.32ns)   --->   "%reg_load_5 = load i3 %reg_addr_12" [lc3.cpp:217]   --->   Operation 195 'load' 'reg_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 196 [1/2] (3.25ns)   --->   "%memory_load_4 = load i16 %memory_addr_5" [lc3.cpp:217]   --->   Operation 196 'load' 'memory_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i16 %memory_load_4" [lc3.cpp:217]   --->   Operation 197 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%memory_addr_6 = getelementptr i16 %memory, i64 0, i64 %sext_ln217" [lc3.cpp:217]   --->   Operation 198 'getelementptr' 'memory_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln217 = store i16 %reg_load_5, i16 %memory_addr_6" [lc3.cpp:217]   --->   Operation 199 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_14 : Operation 200 [1/1] (2.66ns)   --->   "%br_ln219 = br void %sw.epilog" [lc3.cpp:219]   --->   Operation 200 'br' 'br_ln219' <Predicate = true> <Delay = 2.66>

State 15 <SV = 2> <Delay = 2.32>
ST_15 : Operation 201 [1/1] (2.07ns)   --->   "%add_ln207 = add i16 %PC_read, i16 1" [lc3.cpp:207]   --->   Operation 201 'add' 'add_ln207' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:208]   --->   Operation 202 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i3 %trunc_ln12" [lc3.cpp:210]   --->   Operation 203 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%reg_addr_11 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln210" [lc3.cpp:210]   --->   Operation 204 'getelementptr' 'reg_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [2/2] (2.32ns)   --->   "%reg_load_4 = load i3 %reg_addr_11" [lc3.cpp:210]   --->   Operation 205 'load' 'reg_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 16 <SV = 3> <Delay = 7.15>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 206 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/2] (2.32ns)   --->   "%reg_load_4 = load i3 %reg_addr_11" [lc3.cpp:210]   --->   Operation 207 'load' 'reg_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln210 = add i10 %zext_ln32_2, i10 1" [lc3.cpp:210]   --->   Operation 208 'add' 'add_ln210' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i10 %add_ln210" [lc3.cpp:210]   --->   Operation 209 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (2.07ns)   --->   "%add_ln210_1 = add i16 %zext_ln210_1, i16 %add_ln207" [lc3.cpp:210]   --->   Operation 210 'add' 'add_ln210_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i16 %add_ln210_1" [lc3.cpp:210]   --->   Operation 211 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%memory_addr_4 = getelementptr i16 %memory, i64 0, i64 %zext_ln210_2" [lc3.cpp:210]   --->   Operation 212 'getelementptr' 'memory_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln210 = store i16 %reg_load_4, i16 %memory_addr_4" [lc3.cpp:210]   --->   Operation 213 'store' 'store_ln210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_16 : Operation 214 [1/1] (2.66ns)   --->   "%br_ln212 = br void %sw.epilog" [lc3.cpp:212]   --->   Operation 214 'br' 'br_ln212' <Predicate = true> <Delay = 2.66>

State 17 <SV = 1> <Delay = 2.07>
ST_17 : Operation 215 [1/1] (2.07ns)   --->   "%add_ln186 = add i16 %PC_read, i16 1" [lc3.cpp:186]   --->   Operation 215 'add' 'add_ln186' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 2> <Delay = 6.72>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:187]   --->   Operation 216 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i9 %pc_offset9" [lc3.cpp:189]   --->   Operation 217 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (2.07ns)   --->   "%add_ln189 = add i16 %add_ln186, i16 %zext_ln189_1" [lc3.cpp:189]   --->   Operation 218 'add' 'add_ln189' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %trunc_ln11" [lc3.cpp:189]   --->   Operation 219 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%reg_addr_10 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln189" [lc3.cpp:189]   --->   Operation 220 'getelementptr' 'reg_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (2.32ns)   --->   "%store_ln189 = store i16 %add_ln189, i3 %reg_addr_10" [lc3.cpp:189]   --->   Operation 221 'store' 'store_ln189' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 222 [1/1] (2.07ns)   --->   "%icmp_ln191 = icmp_eq  i16 %add_ln189, i16 0" [lc3.cpp:191]   --->   Operation 222 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %if.else242, void %if.then241" [lc3.cpp:191]   --->   Operation 223 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (2.07ns)   --->   "%icmp_ln195 = icmp_sgt  i16 %add_ln189, i16 0" [lc3.cpp:195]   --->   Operation 224 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln191)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 226 [1/1] (0.97ns)   --->   "%xor_ln195 = xor i1 %icmp_ln195, i1 1" [lc3.cpp:195]   --->   Operation 226 'xor' 'xor_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end250"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 228 'store' 'store_ln0' <Predicate = (icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln195 = br void %if.end250" [lc3.cpp:195]   --->   Operation 229 'br' 'br_ln195' <Predicate = (icmp_ln191)> <Delay = 1.58>

State 19 <SV = 3> <Delay = 2.66>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%storemerge9 = phi i1 %xor_ln195, void %if.else242, i1 0, void %if.then241" [lc3.cpp:195]   --->   Operation 230 'phi' 'storemerge9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%storemerge7 = phi i1 %icmp_ln195, void %if.else242, i1 0, void %if.then241" [lc3.cpp:195]   --->   Operation 231 'phi' 'storemerge7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (2.18ns)   --->   "%store_ln195 = store i1 %storemerge9, i1 %n_r" [lc3.cpp:195]   --->   Operation 232 'store' 'store_ln195' <Predicate = true> <Delay = 2.18>
ST_19 : Operation 233 [1/1] (2.18ns)   --->   "%store_ln195 = store i1 %storemerge7, i1 %p_r" [lc3.cpp:195]   --->   Operation 233 'store' 'store_ln195' <Predicate = true> <Delay = 2.18>
ST_19 : Operation 234 [1/1] (2.66ns)   --->   "%br_ln205 = br void %sw.epilog" [lc3.cpp:205]   --->   Operation 234 'br' 'br_ln205' <Predicate = true> <Delay = 2.66>

State 20 <SV = 1> <Delay = 7.15>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %pc_offset6" [lc3.cpp:34]   --->   Operation 235 'zext' 'zext_ln34' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_20 : Operation 236 [1/2] (2.32ns)   --->   "%reg_load_3 = load i3 %reg_addr_8" [lc3.cpp:168]   --->   Operation 236 'load' 'reg_load_3' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 237 [1/1] (2.07ns)   --->   "%add_ln168 = add i16 %reg_load_3, i16 %zext_ln34" [lc3.cpp:168]   --->   Operation 237 'add' 'add_ln168' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 238 'zext' 'zext_ln32_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (1.82ns)   --->   "%add_ln146 = add i10 %zext_ln32_1, i10 1" [lc3.cpp:146]   --->   Operation 239 'add' 'add_ln146' <Predicate = (trunc_ln == 10)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i10 %add_ln146" [lc3.cpp:146]   --->   Operation 240 'zext' 'zext_ln146_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln146_1 = add i16 %zext_ln146_1, i16 %add_ln143" [lc3.cpp:146]   --->   Operation 241 'add' 'add_ln146_1' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i16 %add_ln146_1" [lc3.cpp:146]   --->   Operation 242 'zext' 'zext_ln146_2' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%memory_addr_1 = getelementptr i16 %memory, i64 0, i64 %zext_ln146_2" [lc3.cpp:146]   --->   Operation 243 'getelementptr' 'memory_addr_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 244 [2/2] (3.25ns)   --->   "%memory_load_1 = load i16 %memory_addr_1" [lc3.cpp:146]   --->   Operation 244 'load' 'memory_load_1' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 21 <SV = 2> <Delay = 6.50>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:165]   --->   Operation 245 'partselect' 'trunc_ln9' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i16 %add_ln168" [lc3.cpp:168]   --->   Operation 246 'zext' 'zext_ln168_2' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%memory_addr_3 = getelementptr i16 %memory, i64 0, i64 %zext_ln168_2" [lc3.cpp:168]   --->   Operation 247 'getelementptr' 'memory_addr_3' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 248 [2/2] (3.25ns)   --->   "%memory_load_3 = load i16 %memory_addr_3" [lc3.cpp:168]   --->   Operation 248 'load' 'memory_load_3' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:144]   --->   Operation 249 'partselect' 'trunc_ln8' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 250 [1/2] (3.25ns)   --->   "%memory_load_1 = load i16 %memory_addr_1" [lc3.cpp:146]   --->   Operation 250 'load' 'memory_load_1' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i16 %memory_load_1" [lc3.cpp:146]   --->   Operation 251 'sext' 'sext_ln146' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%memory_addr_2 = getelementptr i16 %memory, i64 0, i64 %sext_ln146" [lc3.cpp:146]   --->   Operation 252 'getelementptr' 'memory_addr_2' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 253 [2/2] (3.25ns)   --->   "%memory_load_2 = load i16 %memory_addr_2" [lc3.cpp:146]   --->   Operation 253 'load' 'memory_load_2' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 22 <SV = 3> <Delay = 6.91>
ST_22 : Operation 254 [1/1] (2.07ns)   --->   "%add_ln164 = add i16 %PC_read, i16 1" [lc3.cpp:164]   --->   Operation 254 'add' 'add_ln164' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/2] (3.25ns)   --->   "%memory_load_3 = load i16 %memory_addr_3" [lc3.cpp:168]   --->   Operation 255 'load' 'memory_load_3' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i3 %trunc_ln9" [lc3.cpp:168]   --->   Operation 256 'zext' 'zext_ln168_1' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%reg_addr_9 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln168_1" [lc3.cpp:168]   --->   Operation 257 'getelementptr' 'reg_addr_9' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (2.32ns)   --->   "%store_ln168 = store i16 %memory_load_3, i3 %reg_addr_9" [lc3.cpp:168]   --->   Operation 258 'store' 'store_ln168' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 259 [1/1] (2.07ns)   --->   "%icmp_ln170 = icmp_eq  i16 %memory_load_3, i16 0" [lc3.cpp:170]   --->   Operation 259 'icmp' 'icmp_ln170' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.else214, void %if.then213" [lc3.cpp:170]   --->   Operation 260 'br' 'br_ln170' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (2.07ns)   --->   "%icmp_ln174 = icmp_sgt  i16 %memory_load_3, i16 0" [lc3.cpp:174]   --->   Operation 261 'icmp' 'icmp_ln174' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 262 'store' 'store_ln0' <Predicate = (trunc_ln == 6 & icmp_ln170)> <Delay = 1.58>
ST_22 : Operation 263 [1/1] (1.58ns)   --->   "%br_ln174 = br void %if.end222" [lc3.cpp:174]   --->   Operation 263 'br' 'br_ln174' <Predicate = (trunc_ln == 6 & icmp_ln170)> <Delay = 1.58>
ST_22 : Operation 264 [1/2] (3.25ns)   --->   "%memory_load_2 = load i16 %memory_addr_2" [lc3.cpp:146]   --->   Operation 264 'load' 'memory_load_2' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i3 %trunc_ln8" [lc3.cpp:146]   --->   Operation 265 'zext' 'zext_ln146' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%reg_addr_7 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln146" [lc3.cpp:146]   --->   Operation 266 'getelementptr' 'reg_addr_7' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (2.32ns)   --->   "%store_ln146 = store i16 %memory_load_2, i3 %reg_addr_7" [lc3.cpp:146]   --->   Operation 267 'store' 'store_ln146' <Predicate = (trunc_ln == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 268 [1/1] (2.07ns)   --->   "%icmp_ln148 = icmp_eq  i16 %memory_load_2, i16 0" [lc3.cpp:148]   --->   Operation 268 'icmp' 'icmp_ln148' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %if.else180, void %if.then179" [lc3.cpp:148]   --->   Operation 269 'br' 'br_ln148' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (2.07ns)   --->   "%icmp_ln152 = icmp_sgt  i16 %memory_load_2, i16 0" [lc3.cpp:152]   --->   Operation 270 'icmp' 'icmp_ln152' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 271 'store' 'store_ln0' <Predicate = (trunc_ln == 10 & icmp_ln148)> <Delay = 1.58>
ST_22 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln152 = br void %if.end188" [lc3.cpp:152]   --->   Operation 272 'br' 'br_ln152' <Predicate = (trunc_ln == 10 & icmp_ln148)> <Delay = 1.58>

State 23 <SV = 4> <Delay = 4.75>
ST_23 : Operation 273 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 273 'store' 'store_ln0' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 1.58>
ST_23 : Operation 274 [1/1] (0.97ns)   --->   "%xor_ln174 = xor i1 %icmp_ln174, i1 1" [lc3.cpp:174]   --->   Operation 274 'xor' 'xor_ln174' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end222"   --->   Operation 275 'br' 'br_ln0' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 1.58>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%storemerge14 = phi i1 %xor_ln174, void %if.else214, i1 0, void %if.then213" [lc3.cpp:174]   --->   Operation 276 'phi' 'storemerge14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%storemerge12 = phi i1 %icmp_ln174, void %if.else214, i1 0, void %if.then213" [lc3.cpp:174]   --->   Operation 277 'phi' 'storemerge12' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (2.18ns)   --->   "%store_ln174 = store i1 %storemerge14, i1 %n_r" [lc3.cpp:174]   --->   Operation 278 'store' 'store_ln174' <Predicate = (trunc_ln == 6)> <Delay = 2.18>
ST_23 : Operation 279 [1/1] (2.18ns)   --->   "%store_ln174 = store i1 %storemerge12, i1 %p_r" [lc3.cpp:174]   --->   Operation 279 'store' 'store_ln174' <Predicate = (trunc_ln == 6)> <Delay = 2.18>
ST_23 : Operation 280 [1/1] (2.66ns)   --->   "%br_ln184 = br void %sw.epilog" [lc3.cpp:184]   --->   Operation 280 'br' 'br_ln184' <Predicate = (trunc_ln == 6)> <Delay = 2.66>
ST_23 : Operation 281 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 281 'store' 'store_ln0' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 1.58>
ST_23 : Operation 282 [1/1] (0.97ns)   --->   "%xor_ln152 = xor i1 %icmp_ln152, i1 1" [lc3.cpp:152]   --->   Operation 282 'xor' 'xor_ln152' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 283 'br' 'br_ln0' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 1.58>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%storemerge19 = phi i1 %xor_ln152, void %if.else180, i1 0, void %if.then179" [lc3.cpp:152]   --->   Operation 284 'phi' 'storemerge19' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%storemerge17 = phi i1 %icmp_ln152, void %if.else180, i1 0, void %if.then179" [lc3.cpp:152]   --->   Operation 285 'phi' 'storemerge17' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (2.18ns)   --->   "%store_ln152 = store i1 %storemerge19, i1 %n_r" [lc3.cpp:152]   --->   Operation 286 'store' 'store_ln152' <Predicate = (trunc_ln == 10)> <Delay = 2.18>
ST_23 : Operation 287 [1/1] (2.18ns)   --->   "%store_ln152 = store i1 %storemerge17, i1 %p_r" [lc3.cpp:152]   --->   Operation 287 'store' 'store_ln152' <Predicate = (trunc_ln == 10)> <Delay = 2.18>
ST_23 : Operation 288 [1/1] (2.66ns)   --->   "%br_ln162 = br void %sw.epilog" [lc3.cpp:162]   --->   Operation 288 'br' 'br_ln162' <Predicate = (trunc_ln == 10)> <Delay = 2.66>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%storemerge24 = phi i1 %xor_ln131, void %if.else148, i1 0, void %if.then147" [lc3.cpp:131]   --->   Operation 289 'phi' 'storemerge24' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%storemerge22 = phi i1 %icmp_ln131, void %if.else148, i1 0, void %if.then147" [lc3.cpp:131]   --->   Operation 290 'phi' 'storemerge22' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (2.18ns)   --->   "%store_ln131 = store i1 %storemerge24, i1 %n_r" [lc3.cpp:131]   --->   Operation 291 'store' 'store_ln131' <Predicate = (trunc_ln == 2)> <Delay = 2.18>
ST_23 : Operation 292 [1/1] (2.18ns)   --->   "%store_ln131 = store i1 %storemerge22, i1 %p_r" [lc3.cpp:131]   --->   Operation 292 'store' 'store_ln131' <Predicate = (trunc_ln == 2)> <Delay = 2.18>
ST_23 : Operation 293 [1/1] (2.66ns)   --->   "%br_ln141 = br void %sw.epilog" [lc3.cpp:141]   --->   Operation 293 'br' 'br_ln141' <Predicate = (trunc_ln == 2)> <Delay = 2.66>
ST_23 : Operation 294 [1/1] (1.73ns)   --->   "%icmp_ln1 = icmp_eq  i4 %trunc_ln, i4 12" [lc3.cpp:1]   --->   Operation 294 'icmp' 'icmp_ln1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (1.73ns)   --->   "%icmp_ln1_1 = icmp_eq  i4 %trunc_ln, i4 4" [lc3.cpp:1]   --->   Operation 295 'icmp' 'icmp_ln1_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln1_1)   --->   "%or_ln1 = or i1 %icmp_ln1_1, i1 %icmp_ln1" [lc3.cpp:1]   --->   Operation 296 'or' 'or_ln1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (1.73ns)   --->   "%icmp_ln1_2 = icmp_eq  i4 %trunc_ln, i4 0" [lc3.cpp:1]   --->   Operation 297 'icmp' 'icmp_ln1_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1_1 = or i1 %icmp_ln1_2, i1 %or_ln1" [lc3.cpp:1]   --->   Operation 298 'or' 'or_ln1_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 1> <Delay = 7.15>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 299 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (1.82ns)   --->   "%add_ln125 = add i10 %zext_ln32, i10 1" [lc3.cpp:125]   --->   Operation 300 'add' 'add_ln125' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %add_ln125" [lc3.cpp:125]   --->   Operation 301 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (2.07ns)   --->   "%add_ln125_1 = add i16 %zext_ln125_1, i16 %add_ln122" [lc3.cpp:125]   --->   Operation 302 'add' 'add_ln125_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i16 %add_ln125_1" [lc3.cpp:125]   --->   Operation 303 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%memory_addr = getelementptr i16 %memory, i64 0, i64 %zext_ln125_2" [lc3.cpp:125]   --->   Operation 304 'getelementptr' 'memory_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [2/2] (3.25ns)   --->   "%memory_load = load i16 %memory_addr" [lc3.cpp:125]   --->   Operation 305 'load' 'memory_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 25 <SV = 2> <Delay = 6.91>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:123]   --->   Operation 306 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/2] (3.25ns)   --->   "%memory_load = load i16 %memory_addr" [lc3.cpp:125]   --->   Operation 307 'load' 'memory_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %trunc_ln7" [lc3.cpp:125]   --->   Operation 308 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%reg_addr_6 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln125" [lc3.cpp:125]   --->   Operation 309 'getelementptr' 'reg_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln125 = store i16 %memory_load, i3 %reg_addr_6" [lc3.cpp:125]   --->   Operation 310 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 311 [1/1] (2.07ns)   --->   "%icmp_ln127 = icmp_eq  i16 %memory_load, i16 0" [lc3.cpp:127]   --->   Operation 311 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.else148, void %if.then147" [lc3.cpp:127]   --->   Operation 312 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (2.07ns)   --->   "%icmp_ln131 = icmp_sgt  i16 %memory_load, i16 0" [lc3.cpp:131]   --->   Operation 313 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln127)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 314 'store' 'store_ln0' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_25 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln131 = br void %if.end156" [lc3.cpp:131]   --->   Operation 315 'br' 'br_ln131' <Predicate = (icmp_ln127)> <Delay = 1.58>

State 26 <SV = 3> <Delay = 2.56>
ST_26 : Operation 316 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 316 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 317 [1/1] (0.97ns)   --->   "%xor_ln131 = xor i1 %icmp_ln131, i1 1" [lc3.cpp:131]   --->   Operation 317 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end156"   --->   Operation 318 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 27 <SV = 1> <Delay = 2.32>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:103]   --->   Operation 319 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %trunc_ln6" [lc3.cpp:104]   --->   Operation 320 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%reg_addr_4 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln104" [lc3.cpp:104]   --->   Operation 321 'getelementptr' 'reg_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [2/2] (2.32ns)   --->   "%reg_load_2 = load i3 %reg_addr_4" [lc3.cpp:104]   --->   Operation 322 'load' 'reg_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 28 <SV = 2> <Delay = 6.96>
ST_28 : Operation 323 [1/1] (2.07ns)   --->   "%add_ln101 = add i16 %PC_read, i16 1" [lc3.cpp:101]   --->   Operation 323 'add' 'add_ln101' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:102]   --->   Operation 324 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/2] (2.32ns)   --->   "%reg_load_2 = load i3 %reg_addr_4" [lc3.cpp:104]   --->   Operation 325 'load' 'reg_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 326 [1/1] (0.99ns)   --->   "%xor_ln104 = xor i16 %reg_load_2, i16 65535" [lc3.cpp:104]   --->   Operation 326 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i3 %trunc_ln5" [lc3.cpp:104]   --->   Operation 327 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%reg_addr_5 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln104_1" [lc3.cpp:104]   --->   Operation 328 'getelementptr' 'reg_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln104 = store i16 %xor_ln104, i3 %reg_addr_5" [lc3.cpp:104]   --->   Operation 329 'store' 'store_ln104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 330 [1/1] (2.07ns)   --->   "%icmp_ln106 = icmp_eq  i16 %reg_load_2, i16 65535" [lc3.cpp:106]   --->   Operation 330 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %if.else118, void %if.then117" [lc3.cpp:106]   --->   Operation 331 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (2.07ns)   --->   "%icmp_ln110 = icmp_slt  i16 %reg_load_2, i16 65535" [lc3.cpp:110]   --->   Operation 332 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln106)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 333 'store' 'store_ln0' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 334 [1/1] (0.97ns)   --->   "%xor_ln110 = xor i1 %icmp_ln110, i1 1" [lc3.cpp:110]   --->   Operation 334 'xor' 'xor_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end126"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 336 'store' 'store_ln0' <Predicate = (icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 337 [1/1] (1.58ns)   --->   "%br_ln110 = br void %if.end126" [lc3.cpp:110]   --->   Operation 337 'br' 'br_ln110' <Predicate = (icmp_ln106)> <Delay = 1.58>

State 29 <SV = 3> <Delay = 2.66>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "%storemerge30 = phi i1 %xor_ln110, void %if.else118, i1 0, void %if.then117" [lc3.cpp:110]   --->   Operation 338 'phi' 'storemerge30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%storemerge28 = phi i1 %icmp_ln110, void %if.else118, i1 0, void %if.then117" [lc3.cpp:110]   --->   Operation 339 'phi' 'storemerge28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (2.18ns)   --->   "%store_ln110 = store i1 %storemerge30, i1 %n_r" [lc3.cpp:110]   --->   Operation 340 'store' 'store_ln110' <Predicate = true> <Delay = 2.18>
ST_29 : Operation 341 [1/1] (2.18ns)   --->   "%store_ln110 = store i1 %storemerge28, i1 %p_r" [lc3.cpp:110]   --->   Operation 341 'store' 'store_ln110' <Predicate = true> <Delay = 2.18>
ST_29 : Operation 342 [1/1] (2.66ns)   --->   "%br_ln120 = br void %sw.epilog" [lc3.cpp:120]   --->   Operation 342 'br' 'br_ln120' <Predicate = true> <Delay = 2.66>

State 30 <SV = 1> <Delay = 6.72>
ST_30 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%zext_ln75 = zext i5 %trunc_ln1_5" [lc3.cpp:75]   --->   Operation 343 'zext' 'zext_ln75' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:75]   --->   Operation 344 'partselect' 'trunc_ln3' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 5" [lc3.cpp:79]   --->   Operation 345 'bitselect' 'tmp_1' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i3 %trunc_ln3" [lc3.cpp:80]   --->   Operation 346 'zext' 'zext_ln80_1' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%reg_addr_3 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln80_1" [lc3.cpp:80]   --->   Operation 347 'getelementptr' 'reg_addr_3' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 348 [1/2] (2.32ns)   --->   "%reg_load_1 = load i3 %reg_addr_2" [lc3.cpp:80]   --->   Operation 348 'load' 'reg_load_1' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 349 [1/2] (2.32ns)   --->   "%reg_load_10 = load i3 %reg_addr_17" [lc3.cpp:83]   --->   Operation 349 'load' 'reg_load_10' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%select_ln79 = select i1 %tmp_1, i16 %zext_ln75, i16 %reg_load_10" [lc3.cpp:79]   --->   Operation 350 'select' 'select_ln79' <Predicate = (trunc_ln == 5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 351 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln80 = and i16 %reg_load_1, i16 %select_ln79" [lc3.cpp:80]   --->   Operation 351 'and' 'and_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 352 [1/1] (2.32ns)   --->   "%store_ln80 = store i16 %and_ln80, i3 %reg_addr_3" [lc3.cpp:80]   --->   Operation 352 'store' 'store_ln80' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln47 = zext i5 %trunc_ln1_5" [lc3.cpp:47]   --->   Operation 353 'zext' 'zext_ln47' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:47]   --->   Operation 354 'partselect' 'trunc_ln1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 5" [lc3.cpp:51]   --->   Operation 355 'bitselect' 'tmp' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %trunc_ln1" [lc3.cpp:52]   --->   Operation 356 'zext' 'zext_ln52_1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%reg_addr_1 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln52_1" [lc3.cpp:52]   --->   Operation 357 'getelementptr' 'reg_addr_1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 358 [1/2] (2.32ns)   --->   "%reg_load = load i3 %reg_addr" [lc3.cpp:52]   --->   Operation 358 'load' 'reg_load' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 359 [1/2] (2.32ns)   --->   "%reg_load_9 = load i3 %reg_addr_16" [lc3.cpp:55]   --->   Operation 359 'load' 'reg_load_9' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%select_ln51 = select i1 %tmp, i16 %zext_ln47, i16 %reg_load_9" [lc3.cpp:51]   --->   Operation 360 'select' 'select_ln51' <Predicate = (trunc_ln == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 361 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln52 = add i16 %reg_load, i16 %select_ln51" [lc3.cpp:52]   --->   Operation 361 'add' 'add_ln52' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/1] (2.32ns)   --->   "%store_ln52 = store i16 %add_ln52, i3 %reg_addr_1" [lc3.cpp:52]   --->   Operation 362 'store' 'store_ln52' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 31 <SV = 2> <Delay = 4.64>
ST_31 : Operation 363 [1/1] (2.07ns)   --->   "%add_ln73 = add i16 %PC_read, i16 1" [lc3.cpp:73]   --->   Operation 363 'add' 'add_ln73' <Predicate = (trunc_ln == 5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 364 [1/1] (2.07ns)   --->   "%icmp_ln85 = icmp_eq  i16 %and_ln80, i16 0" [lc3.cpp:85]   --->   Operation 364 'icmp' 'icmp_ln85' <Predicate = (trunc_ln == 5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.else88, void %if.then87" [lc3.cpp:85]   --->   Operation 365 'br' 'br_ln85' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (2.07ns)   --->   "%icmp_ln89 = icmp_sgt  i16 %and_ln80, i16 0" [lc3.cpp:89]   --->   Operation 366 'icmp' 'icmp_ln89' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 367 'store' 'store_ln0' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 368 [1/1] (0.97ns)   --->   "%xor_ln89 = xor i1 %icmp_ln89, i1 1" [lc3.cpp:89]   --->   Operation 368 'xor' 'xor_ln89' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 369 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end96"   --->   Operation 369 'br' 'br_ln0' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 370 'store' 'store_ln0' <Predicate = (trunc_ln == 5 & icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 371 [1/1] (1.58ns)   --->   "%br_ln89 = br void %if.end96" [lc3.cpp:89]   --->   Operation 371 'br' 'br_ln89' <Predicate = (trunc_ln == 5 & icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 372 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %PC_read, i16 1" [lc3.cpp:45]   --->   Operation 372 'add' 'add_ln45' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 373 [1/1] (2.07ns)   --->   "%icmp_ln57 = icmp_eq  i16 %add_ln52, i16 0" [lc3.cpp:57]   --->   Operation 373 'icmp' 'icmp_ln57' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.else36, void %if.then35" [lc3.cpp:57]   --->   Operation 374 'br' 'br_ln57' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (2.07ns)   --->   "%icmp_ln61 = icmp_sgt  i16 %add_ln52, i16 0" [lc3.cpp:61]   --->   Operation 375 'icmp' 'icmp_ln61' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 376 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 376 'store' 'store_ln0' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 377 [1/1] (0.97ns)   --->   "%xor_ln61 = xor i1 %icmp_ln61, i1 1" [lc3.cpp:61]   --->   Operation 377 'xor' 'xor_ln61' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 378 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end44"   --->   Operation 378 'br' 'br_ln0' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 379 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 379 'store' 'store_ln0' <Predicate = (trunc_ln == 1 & icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 380 [1/1] (1.58ns)   --->   "%br_ln61 = br void %if.end44" [lc3.cpp:61]   --->   Operation 380 'br' 'br_ln61' <Predicate = (trunc_ln == 1 & icmp_ln57)> <Delay = 1.58>

State 32 <SV = 3> <Delay = 2.66>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%storemerge36 = phi i1 %xor_ln89, void %if.else88, i1 0, void %if.then87" [lc3.cpp:89]   --->   Operation 381 'phi' 'storemerge36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%storemerge34 = phi i1 %icmp_ln89, void %if.else88, i1 0, void %if.then87" [lc3.cpp:89]   --->   Operation 382 'phi' 'storemerge34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (2.18ns)   --->   "%store_ln89 = store i1 %storemerge36, i1 %n_r" [lc3.cpp:89]   --->   Operation 383 'store' 'store_ln89' <Predicate = true> <Delay = 2.18>
ST_32 : Operation 384 [1/1] (2.18ns)   --->   "%store_ln89 = store i1 %storemerge34, i1 %p_r" [lc3.cpp:89]   --->   Operation 384 'store' 'store_ln89' <Predicate = true> <Delay = 2.18>
ST_32 : Operation 385 [1/1] (2.66ns)   --->   "%br_ln99 = br void %sw.epilog" [lc3.cpp:99]   --->   Operation 385 'br' 'br_ln99' <Predicate = true> <Delay = 2.66>

State 33 <SV = 3> <Delay = 2.66>
ST_33 : Operation 386 [1/1] (0.00ns)   --->   "%storemerge43 = phi i1 %xor_ln61, void %if.else36, i1 0, void %if.then35" [lc3.cpp:61]   --->   Operation 386 'phi' 'storemerge43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%storemerge41 = phi i1 %icmp_ln61, void %if.else36, i1 0, void %if.then35" [lc3.cpp:61]   --->   Operation 387 'phi' 'storemerge41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (2.18ns)   --->   "%store_ln61 = store i1 %storemerge43, i1 %n_r" [lc3.cpp:61]   --->   Operation 388 'store' 'store_ln61' <Predicate = true> <Delay = 2.18>
ST_33 : Operation 389 [1/1] (2.18ns)   --->   "%store_ln61 = store i1 %storemerge41, i1 %p_r" [lc3.cpp:61]   --->   Operation 389 'store' 'store_ln61' <Predicate = true> <Delay = 2.18>
ST_33 : Operation 390 [1/1] (2.66ns)   --->   "%br_ln71 = br void %sw.epilog" [lc3.cpp:71]   --->   Operation 390 'br' 'br_ln71' <Predicate = true> <Delay = 2.66>

State 34 <SV = 5> <Delay = 2.32>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%phi_ln272 = phi i16 %add_ln272, void %sw.bb330, i16 %reg_load_8, void %sw.bb305, i16 0, void %sw.bb285, i16 0, void %sw.bb267, i16 0, void %sw.bb251, i16 0, void %if.end250, i16 0, void %if.end222, i16 0, void %if.end188, i16 0, void %if.end156, i16 0, void %if.end126, i16 0, void %if.end96, i16 0, void %if.end44, i16 %add_ln272_1, void %if.then322, i16 %reg_load_11, void %if.else325, i16 0, void %entry" [lc3.cpp:272]   --->   Operation 391 'phi' 'phi_ln272' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%PC_assign_10 = phi i16 %PC_read, void %sw.bb330, i16 %PC_read, void %sw.bb305, i16 %add_ln221, void %sw.bb285, i16 %add_ln214, void %sw.bb267, i16 %add_ln207, void %sw.bb251, i16 %add_ln186, void %if.end250, i16 %add_ln164, void %if.end222, i16 %add_ln143, void %if.end188, i16 %add_ln122, void %if.end156, i16 %add_ln101, void %if.end126, i16 %add_ln73, void %if.end96, i16 %add_ln45, void %if.end44, i16 %PC_read, void %if.then322, i16 %PC_read, void %if.else325, i16 %PC_read, void %entry" [lc3.cpp:1]   --->   Operation 392 'phi' 'PC_assign_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [2/2] (2.32ns)   --->   "%reg_load_12 = load i16 0" [lc3.cpp:262]   --->   Operation 393 'load' 'reg_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 394 [2/2] (2.32ns)   --->   "%reg_load_13 = load i16 1" [lc3.cpp:263]   --->   Operation 394 'load' 'reg_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 35 <SV = 6> <Delay = 2.32>
ST_35 : Operation 395 [1/2] (2.32ns)   --->   "%reg_load_12 = load i16 0" [lc3.cpp:262]   --->   Operation 395 'load' 'reg_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 396 [1/2] (2.32ns)   --->   "%reg_load_13 = load i16 1" [lc3.cpp:263]   --->   Operation 396 'load' 'reg_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 397 [2/2] (2.32ns)   --->   "%reg_load_14 = load i16 2" [lc3.cpp:264]   --->   Operation 397 'load' 'reg_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 398 [2/2] (2.32ns)   --->   "%reg_load_15 = load i16 3" [lc3.cpp:265]   --->   Operation 398 'load' 'reg_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 36 <SV = 7> <Delay = 2.32>
ST_36 : Operation 399 [1/2] (2.32ns)   --->   "%reg_load_14 = load i16 2" [lc3.cpp:264]   --->   Operation 399 'load' 'reg_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 400 [1/2] (2.32ns)   --->   "%reg_load_15 = load i16 3" [lc3.cpp:265]   --->   Operation 400 'load' 'reg_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 401 [2/2] (2.32ns)   --->   "%reg_load_16 = load i16 4" [lc3.cpp:266]   --->   Operation 401 'load' 'reg_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 402 [2/2] (2.32ns)   --->   "%reg_load_17 = load i16 5" [lc3.cpp:267]   --->   Operation 402 'load' 'reg_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 37 <SV = 8> <Delay = 2.32>
ST_37 : Operation 403 [1/2] (2.32ns)   --->   "%reg_load_16 = load i16 4" [lc3.cpp:266]   --->   Operation 403 'load' 'reg_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 404 [1/2] (2.32ns)   --->   "%reg_load_17 = load i16 5" [lc3.cpp:267]   --->   Operation 404 'load' 'reg_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 405 [2/2] (2.32ns)   --->   "%reg_load_18 = load i16 6" [lc3.cpp:268]   --->   Operation 405 'load' 'reg_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 406 [2/2] (2.32ns)   --->   "%reg_load_19 = load i16 7" [lc3.cpp:269]   --->   Operation 406 'load' 'reg_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 38 <SV = 9> <Delay = 3.32>
ST_38 : Operation 407 [1/1] (1.00ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R0, i16 %reg_load_12" [lc3.cpp:262]   --->   Operation 407 'write' 'write_ln262' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 408 [1/1] (1.00ns)   --->   "%write_ln263 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R1, i16 %reg_load_13" [lc3.cpp:263]   --->   Operation 408 'write' 'write_ln263' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 409 [1/1] (1.00ns)   --->   "%write_ln264 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R2, i16 %reg_load_14" [lc3.cpp:264]   --->   Operation 409 'write' 'write_ln264' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 410 [1/1] (1.00ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R3, i16 %reg_load_15" [lc3.cpp:265]   --->   Operation 410 'write' 'write_ln265' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 411 [1/1] (1.00ns)   --->   "%write_ln266 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R4, i16 %reg_load_16" [lc3.cpp:266]   --->   Operation 411 'write' 'write_ln266' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 412 [1/1] (1.00ns)   --->   "%write_ln267 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R5, i16 %reg_load_17" [lc3.cpp:267]   --->   Operation 412 'write' 'write_ln267' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 413 [1/2] (2.32ns)   --->   "%reg_load_18 = load i16 6" [lc3.cpp:268]   --->   Operation 413 'load' 'reg_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 414 [1/1] (1.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R6, i16 %reg_load_18" [lc3.cpp:268]   --->   Operation 414 'write' 'write_ln268' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 415 [1/2] (2.32ns)   --->   "%reg_load_19 = load i16 7" [lc3.cpp:269]   --->   Operation 415 'load' 'reg_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 416 [1/1] (1.00ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R7, i16 %reg_load_19" [lc3.cpp:269]   --->   Operation 416 'write' 'write_ln269' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 417 [1/1] (1.58ns)   --->   "%br_ln1 = br i1 %or_ln1_1, void %if.end376, void %if.then373" [lc3.cpp:1]   --->   Operation 417 'br' 'br_ln1' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln272 = br void %if.end376" [lc3.cpp:272]   --->   Operation 418 'br' 'br_ln272' <Predicate = (or_ln1_1)> <Delay = 1.58>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %phi_ln272, void %if.then373, i16 %PC_assign_10, void %sw.epilog" [lc3.cpp:272]   --->   Operation 419 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (1.00ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %PC_out, i16 %storemerge" [lc3.cpp:275]   --->   Operation 420 'write' 'write_ln275' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%ret_ln278 = ret" [lc3.cpp:278]   --->   Operation 421 'ret' 'ret_ln278' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ IR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PC_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ n1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reg_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ z_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ n_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
PC_read           (read         ) [ 011111111111111111111111111111111110000]
IR_read           (read         ) [ 001010010100110101101100110110100000000]
trunc_ln1_1       (trunc        ) [ 000010000000000000000000000000000000000]
pc_offset6        (trunc        ) [ 000000000100000000001000000000000000000]
trunc_ln1_3       (trunc        ) [ 000000000000000000000000000000000000000]
pc_offset9        (trunc        ) [ 001100000000110111101000100000000000000]
trunc_ln1_5       (trunc        ) [ 000000000000000000000000000000100000000]
spectopmodule_ln1 (spectopmodule) [ 000000000000000000000000000000000000000]
specinterface_ln1 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
trunc_ln          (partselect   ) [ 011111111111111111111111111111111100000]
switch_ln43       (switch       ) [ 011111111111111111111111111111111110000]
trunc_ln15        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln225_1      (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_14       (getelementptr) [ 000000000100000000000000000000000000000]
trunc_ln10        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln168        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_8        (getelementptr) [ 000000000000000000001000000000000000000]
add_ln143         (add          ) [ 011111111111111111111111111111111110000]
add_ln122         (add          ) [ 011111111111111111111111111111111110000]
trunc_ln4         (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln80         (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_2        (getelementptr) [ 000000000000000000000000000000100000000]
zext_ln83         (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_17       (getelementptr) [ 000000000000000000000000000000100000000]
trunc_ln2         (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln52         (zext         ) [ 000000000000000000000000000000000000000]
reg_addr          (getelementptr) [ 000000000000000000000000000000100000000]
zext_ln55         (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_16       (getelementptr) [ 000000000000000000000000000000100000000]
tmp_3             (bitselect    ) [ 000100000000000000000000000000000000000]
tmp_4             (bitselect    ) [ 000100000000000000000000000000000000000]
tmp_5             (bitselect    ) [ 000100000000000000000000000000000000000]
zext_ln245        (zext         ) [ 000000000000000000000000000000000000000]
write_ln245       (write        ) [ 000000000000000000000000000000000000000]
zext_ln246        (zext         ) [ 000000000000000000000000000000000000000]
write_ln246       (write        ) [ 000000000000000000000000000000000000000]
zext_ln247        (zext         ) [ 000000000000000000000000000000000000000]
write_ln247       (write        ) [ 000000000000000000000000000000000000000]
n_load            (load         ) [ 000000000000000000000000000000000000000]
and_ln248         (and          ) [ 000000000000000000000000000000000000000]
zext_ln248        (zext         ) [ 000000000000000000000000000000000000000]
write_ln248       (write        ) [ 000000000000000000000000000000000000000]
p_load            (load         ) [ 000000000000000000000000000000000000000]
and_ln249         (and          ) [ 000000000000000000000000000000000000000]
zext_ln249        (zext         ) [ 000000000000000000000000000000000000000]
write_ln249       (write        ) [ 000000000000000000000000000000000000000]
z_load            (load         ) [ 000000000000000000000000000000000000000]
and_ln250         (and          ) [ 000000000000000000000000000000000000000]
zext_ln250        (zext         ) [ 000000000000000000000000000000000000000]
write_ln250       (write        ) [ 000000000000000000000000000000000000000]
or_ln251          (or           ) [ 000000000000000000000000000000000000000]
or_ln251_1        (or           ) [ 000000000000000000000000000000000000000]
select_ln272      (select       ) [ 000000000000000000000000000000000000000]
zext_ln272        (zext         ) [ 000000000000000000000000000000000000000]
add_ln272         (add          ) [ 010110101001001010010001000001001110000]
br_ln255          (br           ) [ 010110101001001010010001000001001110000]
store_ln233       (store        ) [ 000000000000000000000000000000000000000]
trunc_ln17        (partselect   ) [ 000001000000000000000000000000000000000]
zext_ln237        (zext         ) [ 000000000000000000000000000000000000000]
tmp_2             (bitselect    ) [ 000010000000000000000000000000000000000]
br_ln237          (br           ) [ 000000000000000000000000000000000000000]
add_ln272_1       (add          ) [ 010111101001001010010001000001001110000]
br_ln238          (br           ) [ 010111101001001010010001000001001110000]
zext_ln240        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_18       (getelementptr) [ 000000100000000000000000000000000000000]
reg_load_11       (load         ) [ 010110101001001010010001000001001110000]
br_ln0            (br           ) [ 010110101001001010010001000001001110000]
trunc_ln16        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln230        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_15       (getelementptr) [ 000000001000000000000000000000000000000]
reg_load_8        (load         ) [ 010110101001001010010001000001001110000]
br_ln231          (br           ) [ 010110101001001010010001000001001110000]
trunc_ln14        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln34_1       (zext         ) [ 000000000000000000000000000000000000000]
zext_ln225        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_13       (getelementptr) [ 000000000010000000000000000000000000000]
reg_load_7        (load         ) [ 000000000000000000000000000000000000000]
add_ln225         (add          ) [ 000000000010000000000000000000000000000]
reg_load_6        (load         ) [ 000000000000000000000000000000000000000]
zext_ln225_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr_7     (getelementptr) [ 000000000000000000000000000000000000000]
store_ln225       (store        ) [ 000000000000000000000000000000000000000]
add_ln221         (add          ) [ 010110101001001010010001000001001110000]
br_ln227          (br           ) [ 010110101001001010010001000001001110000]
add_ln214         (add          ) [ 010110101001011010010001000001001110000]
trunc_ln13        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln32_3       (zext         ) [ 000000000000000000000000000000000000000]
zext_ln217        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_12       (getelementptr) [ 000000000000001000000000000000000000000]
add_ln217         (add          ) [ 000000000000000000000000000000000000000]
zext_ln217_1      (zext         ) [ 000000000000000000000000000000000000000]
add_ln217_1       (add          ) [ 000000000000000000000000000000000000000]
zext_ln217_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr_5     (getelementptr) [ 000000000000001000000000000000000000000]
reg_load_5        (load         ) [ 000000000000000000000000000000000000000]
memory_load_4     (load         ) [ 000000000000000000000000000000000000000]
sext_ln217        (sext         ) [ 000000000000000000000000000000000000000]
memory_addr_6     (getelementptr) [ 000000000000000000000000000000000000000]
store_ln217       (store        ) [ 000000000000000000000000000000000000000]
br_ln219          (br           ) [ 010110101001001010010001000001001110000]
add_ln207         (add          ) [ 010110101001001010010001000001001110000]
trunc_ln12        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln210        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_11       (getelementptr) [ 000000000000000010000000000000000000000]
zext_ln32_2       (zext         ) [ 000000000000000000000000000000000000000]
reg_load_4        (load         ) [ 000000000000000000000000000000000000000]
add_ln210         (add          ) [ 000000000000000000000000000000000000000]
zext_ln210_1      (zext         ) [ 000000000000000000000000000000000000000]
add_ln210_1       (add          ) [ 000000000000000000000000000000000000000]
zext_ln210_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr_4     (getelementptr) [ 000000000000000000000000000000000000000]
store_ln210       (store        ) [ 000000000000000000000000000000000000000]
br_ln212          (br           ) [ 010110101001001010010001000001001110000]
add_ln186         (add          ) [ 010110101001001010110001000001001110000]
trunc_ln11        (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln189_1      (zext         ) [ 000000000000000000000000000000000000000]
add_ln189         (add          ) [ 000000000000000000000000000000000000000]
zext_ln189        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_10       (getelementptr) [ 000000000000000000000000000000000000000]
store_ln189       (store        ) [ 000000000000000000000000000000000000000]
icmp_ln191        (icmp         ) [ 000000000000000000100000000000000000000]
br_ln191          (br           ) [ 000000000000000000000000000000000000000]
icmp_ln195        (icmp         ) [ 000000000000000000110000000000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln195         (xor          ) [ 000000000000000000110000000000000000000]
br_ln0            (br           ) [ 000000000000000000110000000000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln195          (br           ) [ 000000000000000000110000000000000000000]
storemerge9       (phi          ) [ 000000000000000000010000000000000000000]
storemerge7       (phi          ) [ 000000000000000000010000000000000000000]
store_ln195       (store        ) [ 000000000000000000000000000000000000000]
store_ln195       (store        ) [ 000000000000000000000000000000000000000]
br_ln205          (br           ) [ 010110101001001010010001000001001110000]
zext_ln34         (zext         ) [ 000000000000000000000000000000000000000]
reg_load_3        (load         ) [ 000000000000000000000000000000000000000]
add_ln168         (add          ) [ 000000000000000000000100000000000000000]
zext_ln32_1       (zext         ) [ 000000000000000000000000000000000000000]
add_ln146         (add          ) [ 000000000000000000000000000000000000000]
zext_ln146_1      (zext         ) [ 000000000000000000000000000000000000000]
add_ln146_1       (add          ) [ 000000000000000000000000000000000000000]
zext_ln146_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr_1     (getelementptr) [ 000000000000000000000100000000000000000]
trunc_ln9         (partselect   ) [ 000000000000000000000010000000000000000]
zext_ln168_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr_3     (getelementptr) [ 000000000000000000000010000000000000000]
trunc_ln8         (partselect   ) [ 000000000000000000000010000000000000000]
memory_load_1     (load         ) [ 000000000000000000000000000000000000000]
sext_ln146        (sext         ) [ 000000000000000000000000000000000000000]
memory_addr_2     (getelementptr) [ 000000000000000000000010000000000000000]
add_ln164         (add          ) [ 010110101001001010010001000001001110000]
memory_load_3     (load         ) [ 000000000000000000000000000000000000000]
zext_ln168_1      (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_9        (getelementptr) [ 000000000000000000000000000000000000000]
store_ln168       (store        ) [ 000000000000000000000000000000000000000]
icmp_ln170        (icmp         ) [ 000000000000000000000011000000000000000]
br_ln170          (br           ) [ 000000000000000000000000000000000000000]
icmp_ln174        (icmp         ) [ 000000000000000000000011000000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln174          (br           ) [ 000000000000000000000011000000000000000]
memory_load_2     (load         ) [ 000000000000000000000000000000000000000]
zext_ln146        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_7        (getelementptr) [ 000000000000000000000000000000000000000]
store_ln146       (store        ) [ 000000000000000000000000000000000000000]
icmp_ln148        (icmp         ) [ 000000000000000000000011000000000000000]
br_ln148          (br           ) [ 000000000000000000000000000000000000000]
icmp_ln152        (icmp         ) [ 000000000000000000000011000000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln152          (br           ) [ 000000000000000000000011000000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln174         (xor          ) [ 000000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000000]
storemerge14      (phi          ) [ 000000000000000000000001000000000000000]
storemerge12      (phi          ) [ 000000000000000000000001000000000000000]
store_ln174       (store        ) [ 000000000000000000000000000000000000000]
store_ln174       (store        ) [ 000000000000000000000000000000000000000]
br_ln184          (br           ) [ 010110101001001010010001000001001110000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln152         (xor          ) [ 000000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000000]
storemerge19      (phi          ) [ 000000000000000000000001000000000000000]
storemerge17      (phi          ) [ 000000000000000000000001000000000000000]
store_ln152       (store        ) [ 000000000000000000000000000000000000000]
store_ln152       (store        ) [ 000000000000000000000000000000000000000]
br_ln162          (br           ) [ 010110101001001010010001000001001110000]
storemerge24      (phi          ) [ 000000000000000000000001000000000000000]
storemerge22      (phi          ) [ 000000000000000000000001000000000000000]
store_ln131       (store        ) [ 000000000000000000000000000000000000000]
store_ln131       (store        ) [ 000000000000000000000000000000000000000]
br_ln141          (br           ) [ 010110101001001010010001000001001110000]
icmp_ln1          (icmp         ) [ 000000000000000000000000000000000000000]
icmp_ln1_1        (icmp         ) [ 000000000000000000000000000000000000000]
or_ln1            (or           ) [ 000000000000000000000000000000000000000]
icmp_ln1_2        (icmp         ) [ 000000000000000000000000000000000000000]
or_ln1_1          (or           ) [ 000000000000000000000000000000000011111]
zext_ln32         (zext         ) [ 000000000000000000000000000000000000000]
add_ln125         (add          ) [ 000000000000000000000000000000000000000]
zext_ln125_1      (zext         ) [ 000000000000000000000000000000000000000]
add_ln125_1       (add          ) [ 000000000000000000000000000000000000000]
zext_ln125_2      (zext         ) [ 000000000000000000000000000000000000000]
memory_addr       (getelementptr) [ 000000000000000000000000010000000000000]
trunc_ln7         (partselect   ) [ 000000000000000000000000000000000000000]
memory_load       (load         ) [ 000000000000000000000000000000000000000]
zext_ln125        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_6        (getelementptr) [ 000000000000000000000000000000000000000]
store_ln125       (store        ) [ 000000000000000000000000000000000000000]
icmp_ln127        (icmp         ) [ 000000000000000000000000010000000000000]
br_ln127          (br           ) [ 000000000000000000000000000000000000000]
icmp_ln131        (icmp         ) [ 000000000000000000000001011000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln131          (br           ) [ 000000000000000000000001011000000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln131         (xor          ) [ 000000000000000000000001011000000000000]
br_ln0            (br           ) [ 000000000000000000000001011000000000000]
trunc_ln6         (partselect   ) [ 000000000000000000000000000000000000000]
zext_ln104        (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_4        (getelementptr) [ 000000000000000000000000000010000000000]
add_ln101         (add          ) [ 010110101001001010010001000001001110000]
trunc_ln5         (partselect   ) [ 000000000000000000000000000000000000000]
reg_load_2        (load         ) [ 000000000000000000000000000000000000000]
xor_ln104         (xor          ) [ 000000000000000000000000000000000000000]
zext_ln104_1      (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_5        (getelementptr) [ 000000000000000000000000000000000000000]
store_ln104       (store        ) [ 000000000000000000000000000000000000000]
icmp_ln106        (icmp         ) [ 000000000000000000000000000010000000000]
br_ln106          (br           ) [ 000000000000000000000000000000000000000]
icmp_ln110        (icmp         ) [ 000000000000000000000000000011000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln110         (xor          ) [ 000000000000000000000000000011000000000]
br_ln0            (br           ) [ 000000000000000000000000000011000000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln110          (br           ) [ 000000000000000000000000000011000000000]
storemerge30      (phi          ) [ 000000000000000000000000000001000000000]
storemerge28      (phi          ) [ 000000000000000000000000000001000000000]
store_ln110       (store        ) [ 000000000000000000000000000000000000000]
store_ln110       (store        ) [ 000000000000000000000000000000000000000]
br_ln120          (br           ) [ 010110101001001010010001000001001110000]
zext_ln75         (zext         ) [ 000000000000000000000000000000000000000]
trunc_ln3         (partselect   ) [ 000000000000000000000000000000000000000]
tmp_1             (bitselect    ) [ 000000000000000000000000000000000000000]
zext_ln80_1       (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_3        (getelementptr) [ 000000000000000000000000000000000000000]
reg_load_1        (load         ) [ 000000000000000000000000000000000000000]
reg_load_10       (load         ) [ 000000000000000000000000000000000000000]
select_ln79       (select       ) [ 000000000000000000000000000000000000000]
and_ln80          (and          ) [ 000000000000000000000000000000010000000]
store_ln80        (store        ) [ 000000000000000000000000000000000000000]
zext_ln47         (zext         ) [ 000000000000000000000000000000000000000]
trunc_ln1         (partselect   ) [ 000000000000000000000000000000000000000]
tmp               (bitselect    ) [ 000000000000000000000000000000000000000]
zext_ln52_1       (zext         ) [ 000000000000000000000000000000000000000]
reg_addr_1        (getelementptr) [ 000000000000000000000000000000000000000]
reg_load          (load         ) [ 000000000000000000000000000000000000000]
reg_load_9        (load         ) [ 000000000000000000000000000000000000000]
select_ln51       (select       ) [ 000000000000000000000000000000000000000]
add_ln52          (add          ) [ 000000000000000000000000000000010000000]
store_ln52        (store        ) [ 000000000000000000000000000000000000000]
add_ln73          (add          ) [ 010110101001001010010001000001001110000]
icmp_ln85         (icmp         ) [ 000000000000000000000000000000010000000]
br_ln85           (br           ) [ 000000000000000000000000000000000000000]
icmp_ln89         (icmp         ) [ 000000000000000000000000000000011000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln89          (xor          ) [ 000000000000000000000000000000011000000]
br_ln0            (br           ) [ 000000000000000000000000000000011000000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln89           (br           ) [ 000000000000000000000000000000011000000]
add_ln45          (add          ) [ 010110101001001010010001000001001110000]
icmp_ln57         (icmp         ) [ 000000000000000000000000000000010000000]
br_ln57           (br           ) [ 000000000000000000000000000000000000000]
icmp_ln61         (icmp         ) [ 000000000000000000000000000000010100000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
xor_ln61          (xor          ) [ 000000000000000000000000000000010100000]
br_ln0            (br           ) [ 000000000000000000000000000000010100000]
store_ln0         (store        ) [ 000000000000000000000000000000000000000]
br_ln61           (br           ) [ 000000000000000000000000000000010100000]
storemerge36      (phi          ) [ 000000000000000000000000000000001000000]
storemerge34      (phi          ) [ 000000000000000000000000000000001000000]
store_ln89        (store        ) [ 000000000000000000000000000000000000000]
store_ln89        (store        ) [ 000000000000000000000000000000000000000]
br_ln99           (br           ) [ 010110101001001010010001000001001110000]
storemerge43      (phi          ) [ 000000000000000000000000000000000100000]
storemerge41      (phi          ) [ 000000000000000000000000000000000100000]
store_ln61        (store        ) [ 000000000000000000000000000000000000000]
store_ln61        (store        ) [ 000000000000000000000000000000000000000]
br_ln71           (br           ) [ 010110101001001010010001000001001110000]
phi_ln272         (phi          ) [ 000000000000000000000000000000000011111]
PC_assign_10      (phi          ) [ 000000000000000000000000000000000011111]
reg_load_12       (load         ) [ 000000000000000000000000000000000000111]
reg_load_13       (load         ) [ 000000000000000000000000000000000000111]
reg_load_14       (load         ) [ 000000000000000000000000000000000000011]
reg_load_15       (load         ) [ 000000000000000000000000000000000000011]
reg_load_16       (load         ) [ 000000000000000000000000000000000000001]
reg_load_17       (load         ) [ 000000000000000000000000000000000000001]
write_ln262       (write        ) [ 000000000000000000000000000000000000000]
write_ln263       (write        ) [ 000000000000000000000000000000000000000]
write_ln264       (write        ) [ 000000000000000000000000000000000000000]
write_ln265       (write        ) [ 000000000000000000000000000000000000000]
write_ln266       (write        ) [ 000000000000000000000000000000000000000]
write_ln267       (write        ) [ 000000000000000000000000000000000000000]
reg_load_18       (load         ) [ 000000000000000000000000000000000000000]
write_ln268       (write        ) [ 000000000000000000000000000000000000000]
reg_load_19       (load         ) [ 000000000000000000000000000000000000000]
write_ln269       (write        ) [ 000000000000000000000000000000000000000]
br_ln1            (br           ) [ 000000000000000000000000000000000000000]
br_ln272          (br           ) [ 000000000000000000000000000000000000000]
storemerge        (phi          ) [ 000000000000000000000000000000000000001]
write_ln275       (write        ) [ 000000000000000000000000000000000000000]
ret_ln278         (ret          ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IR">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IR"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PC">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="PC_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="R3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="R4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="R5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="R6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="R7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="N">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Z">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Z"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="P">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="n1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="z1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reg_r">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="z_r">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_r"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="n_r">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_r"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_r">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="memory">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="PC_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PC_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="IR_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IR_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln245_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln245/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln246_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln247_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln247/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln248_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln249_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln249/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln250_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln250/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln262_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="3"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/38 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln263_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="16" slack="3"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln263/38 "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_ln264_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="2"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln264/38 "/>
</bind>
</comp>

<comp id="261" class="1004" name="write_ln265_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="0" index="2" bw="16" slack="2"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln265/38 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln266_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="1"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln266/38 "/>
</bind>
</comp>

<comp id="275" class="1004" name="write_ln267_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="1"/>
<pin id="279" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln267/38 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln268_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/38 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln269_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln269/38 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln275_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="16" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln275/38 "/>
</bind>
</comp>

<comp id="303" class="1004" name="reg_addr_14_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_14/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="3" slack="0"/>
<pin id="332" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
<pin id="334" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="reg_load_7/1 reg_load_3/1 reg_load_1/1 reg_load_10/1 reg_load/1 reg_load_9/1 store_ln233/4 reg_load_11/5 reg_load_8/7 reg_load_6/9 reg_load_5/13 reg_load_4/15 store_ln189/18 store_ln168/22 store_ln146/22 store_ln125/25 reg_load_2/27 store_ln104/28 store_ln80/30 store_ln52/30 reg_load_12/34 reg_load_13/34 reg_load_14/35 reg_load_15/35 reg_load_16/36 reg_load_17/36 reg_load_18/37 reg_load_19/37 "/>
</bind>
</comp>

<comp id="316" class="1004" name="reg_addr_8_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_8/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="reg_addr_2_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="reg_addr_17_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_17/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="reg_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="reg_addr_16_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_16/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="reg_addr_18_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_18/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="reg_addr_15_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="3" slack="0"/>
<pin id="373" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_15/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="reg_addr_13_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_13/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="memory_addr_7_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="16" slack="0"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_7/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln225/10 memory_load_4/13 store_ln217/14 store_ln210/16 memory_load_1/20 memory_load_3/21 memory_load_2/21 memory_load/24 "/>
</bind>
</comp>

<comp id="399" class="1004" name="reg_addr_12_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_12/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="memory_addr_5_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="16" slack="0"/>
<pin id="411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_5/13 "/>
</bind>
</comp>

<comp id="415" class="1004" name="memory_addr_6_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="16" slack="0"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_6/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="reg_addr_11_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_11/15 "/>
</bind>
</comp>

<comp id="432" class="1004" name="memory_addr_4_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="16" slack="0"/>
<pin id="436" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_4/16 "/>
</bind>
</comp>

<comp id="440" class="1004" name="reg_addr_10_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_10/18 "/>
</bind>
</comp>

<comp id="448" class="1004" name="memory_addr_1_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="16" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_1/20 "/>
</bind>
</comp>

<comp id="456" class="1004" name="memory_addr_3_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="16" slack="0"/>
<pin id="460" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_3/21 "/>
</bind>
</comp>

<comp id="464" class="1004" name="memory_addr_2_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="16" slack="0"/>
<pin id="468" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr_2/21 "/>
</bind>
</comp>

<comp id="472" class="1004" name="reg_addr_9_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_9/22 "/>
</bind>
</comp>

<comp id="481" class="1004" name="reg_addr_7_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_7/22 "/>
</bind>
</comp>

<comp id="489" class="1004" name="memory_addr_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="16" slack="0"/>
<pin id="493" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_addr/24 "/>
</bind>
</comp>

<comp id="497" class="1004" name="reg_addr_6_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="3" slack="0"/>
<pin id="501" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_6/25 "/>
</bind>
</comp>

<comp id="506" class="1004" name="reg_addr_4_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_4/27 "/>
</bind>
</comp>

<comp id="514" class="1004" name="reg_addr_5_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_5/28 "/>
</bind>
</comp>

<comp id="522" class="1004" name="reg_addr_3_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_3/30 "/>
</bind>
</comp>

<comp id="530" class="1004" name="reg_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="3" slack="0"/>
<pin id="534" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_addr_1/30 "/>
</bind>
</comp>

<comp id="547" class="1005" name="storemerge9_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge9 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="storemerge9_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge9/19 "/>
</bind>
</comp>

<comp id="558" class="1005" name="storemerge7_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge7 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="storemerge7_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge7/19 "/>
</bind>
</comp>

<comp id="569" class="1005" name="storemerge14_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge14 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="storemerge14_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="1" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge14/23 "/>
</bind>
</comp>

<comp id="580" class="1005" name="storemerge12_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge12 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="storemerge12_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge12/23 "/>
</bind>
</comp>

<comp id="591" class="1005" name="storemerge19_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge19 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="storemerge19_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge19/23 "/>
</bind>
</comp>

<comp id="602" class="1005" name="storemerge17_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge17 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="storemerge17_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge17/23 "/>
</bind>
</comp>

<comp id="613" class="1005" name="storemerge24_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="2"/>
<pin id="615" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="storemerge24 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="storemerge24_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="1" slack="2"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge24/23 "/>
</bind>
</comp>

<comp id="624" class="1005" name="storemerge22_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="2"/>
<pin id="626" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="storemerge22 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="storemerge22_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="2"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="1" slack="2"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge22/23 "/>
</bind>
</comp>

<comp id="635" class="1005" name="storemerge30_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge30 (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="storemerge30_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="1" slack="1"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge30/29 "/>
</bind>
</comp>

<comp id="646" class="1005" name="storemerge28_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge28 (phireg) "/>
</bind>
</comp>

<comp id="650" class="1004" name="storemerge28_phi_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="1" slack="1"/>
<pin id="654" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge28/29 "/>
</bind>
</comp>

<comp id="657" class="1005" name="storemerge36_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge36 (phireg) "/>
</bind>
</comp>

<comp id="661" class="1004" name="storemerge36_phi_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="1" slack="1"/>
<pin id="665" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge36/32 "/>
</bind>
</comp>

<comp id="668" class="1005" name="storemerge34_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge34 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="storemerge34_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="1" slack="1"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge34/32 "/>
</bind>
</comp>

<comp id="679" class="1005" name="storemerge43_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge43 (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="storemerge43_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="1" slack="1"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge43/33 "/>
</bind>
</comp>

<comp id="690" class="1005" name="storemerge41_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge41 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="storemerge41_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="1" slack="1"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge41/33 "/>
</bind>
</comp>

<comp id="701" class="1005" name="phi_ln272_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln272 (phireg) "/>
</bind>
</comp>

<comp id="705" class="1004" name="phi_ln272_phi_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="2"/>
<pin id="707" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="708" dir="0" index="2" bw="16" slack="2"/>
<pin id="709" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="4" bw="1" slack="2"/>
<pin id="711" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="6" bw="1" slack="2"/>
<pin id="713" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="8" bw="1" slack="2"/>
<pin id="715" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="10" bw="1" slack="2"/>
<pin id="717" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="12" bw="1" slack="1"/>
<pin id="719" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="14" bw="1" slack="1"/>
<pin id="721" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="16" bw="1" slack="1"/>
<pin id="723" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="18" bw="1" slack="2"/>
<pin id="725" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="20" bw="1" slack="2"/>
<pin id="727" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="22" bw="1" slack="2"/>
<pin id="729" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="24" bw="16" slack="4"/>
<pin id="731" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="26" bw="16" slack="2"/>
<pin id="733" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="28" bw="1" slack="5"/>
<pin id="735" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="30" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln272/34 "/>
</bind>
</comp>

<comp id="749" class="1005" name="PC_assign_10_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="4"/>
<pin id="751" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="PC_assign_10 (phireg) "/>
</bind>
</comp>

<comp id="752" class="1004" name="PC_assign_10_phi_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="5"/>
<pin id="754" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="755" dir="0" index="2" bw="16" slack="5"/>
<pin id="756" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="757" dir="0" index="4" bw="16" slack="2"/>
<pin id="758" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="6" bw="16" slack="4"/>
<pin id="760" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="8" bw="16" slack="3"/>
<pin id="762" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="10" bw="16" slack="4"/>
<pin id="764" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="12" bw="16" slack="2"/>
<pin id="766" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="767" dir="0" index="14" bw="16" slack="5"/>
<pin id="768" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="16" bw="16" slack="5"/>
<pin id="770" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="771" dir="0" index="18" bw="16" slack="3"/>
<pin id="772" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="773" dir="0" index="20" bw="16" slack="3"/>
<pin id="774" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="22" bw="16" slack="3"/>
<pin id="776" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="24" bw="16" slack="5"/>
<pin id="778" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="779" dir="0" index="26" bw="16" slack="5"/>
<pin id="780" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="28" bw="16" slack="5"/>
<pin id="782" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="30" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PC_assign_10/34 "/>
</bind>
</comp>

<comp id="785" class="1005" name="storemerge_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="787" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="788" class="1004" name="storemerge_phi_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="4"/>
<pin id="790" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="791" dir="0" index="2" bw="16" slack="4"/>
<pin id="792" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="793" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/38 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="0" index="2" bw="4" slack="0"/>
<pin id="801" dir="0" index="3" bw="5" slack="0"/>
<pin id="802" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/1 trunc_ln10/1 trunc_ln4/1 trunc_ln2/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 add_ln122/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="16" slack="1"/>
<pin id="816" dir="0" index="2" bw="5" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 tmp_2/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="1"/>
<pin id="823" dir="0" index="2" bw="4" slack="0"/>
<pin id="824" dir="0" index="3" bw="5" slack="0"/>
<pin id="825" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/4 trunc_ln16/7 trunc_ln6/27 "/>
</bind>
</comp>

<comp id="829" class="1004" name="grp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="0" index="1" bw="16" slack="1"/>
<pin id="832" dir="0" index="2" bw="5" slack="0"/>
<pin id="833" dir="0" index="3" bw="5" slack="0"/>
<pin id="834" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/9 trunc_ln13/13 trunc_ln12/15 trunc_ln11/18 trunc_ln9/21 trunc_ln8/21 trunc_ln7/25 trunc_ln5/28 trunc_ln3/30 trunc_ln1/30 "/>
</bind>
</comp>

<comp id="838" class="1004" name="grp_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/11 add_ln214/12 add_ln207/15 add_ln186/17 add_ln164/22 add_ln101/28 add_ln73/31 add_ln45/31 "/>
</bind>
</comp>

<comp id="843" class="1004" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/22 icmp_ln148/22 icmp_ln127/25 "/>
</bind>
</comp>

<comp id="849" class="1004" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/22 icmp_ln152/22 icmp_ln131/25 "/>
</bind>
</comp>

<comp id="855" class="1005" name="reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143 add_ln122 "/>
</bind>
</comp>

<comp id="861" class="1005" name="reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="2"/>
<pin id="863" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="reg_load_11 reg_load_12 "/>
</bind>
</comp>

<comp id="868" class="1005" name="reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="2"/>
<pin id="870" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="reg_load_8 reg_load_13 "/>
</bind>
</comp>

<comp id="875" class="1005" name="reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 trunc_ln8 "/>
</bind>
</comp>

<comp id="879" class="1005" name="reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="3"/>
<pin id="881" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln73 add_ln45 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln1_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1_1/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="pc_offset6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pc_offset6/1 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln1_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1_3/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="pc_offset9_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pc_offset9/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln1_5_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1_5/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="0" index="3" bw="5" slack="0"/>
<pin id="910" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln225_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="3" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln168_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln80_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="0"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln83_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln52_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln55_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_4_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="16" slack="2"/>
<pin id="948" dir="0" index="2" bw="5" slack="0"/>
<pin id="949" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_5_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="2"/>
<pin id="955" dir="0" index="2" bw="5" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln245_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln246_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln247_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="971" class="1004" name="n_load_load_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="and_ln248_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln248/3 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln248_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="p_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="989" class="1004" name="and_ln249_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln249/3 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln249_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/3 "/>
</bind>
</comp>

<comp id="999" class="1004" name="z_load_load_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln250_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln250/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln250_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="or_ln251_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/3 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="or_ln251_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251_1/3 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="select_ln272_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="3"/>
<pin id="1028" dir="0" index="2" bw="9" slack="0"/>
<pin id="1029" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln272/3 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln272_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="0"/>
<pin id="1034" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln272_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="3"/>
<pin id="1039" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln237_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="1"/>
<pin id="1043" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/4 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln272_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="1"/>
<pin id="1047" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272_1/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln240_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="1"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln230_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="3" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln34_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/9 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln225_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="3" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln225_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="0"/>
<pin id="1068" dir="0" index="1" bw="6" slack="0"/>
<pin id="1069" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln225_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln32_3_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="2"/>
<pin id="1078" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/13 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln217_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="0"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/13 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln217_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="9" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/13 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln217_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="0"/>
<pin id="1092" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_1/13 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln217_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="10" slack="0"/>
<pin id="1096" dir="0" index="1" bw="16" slack="1"/>
<pin id="1097" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217_1/13 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln217_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_2/13 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sext_ln217_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln217/14 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln210_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="0"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/15 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln32_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="3"/>
<pin id="1116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/16 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln210_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/16 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln210_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/16 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="add_ln210_1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="0"/>
<pin id="1129" dir="0" index="1" bw="16" slack="1"/>
<pin id="1130" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_1/16 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln210_2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="0"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/16 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln189_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="9" slack="2"/>
<pin id="1139" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/18 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="add_ln189_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="1"/>
<pin id="1142" dir="0" index="1" bw="9" slack="0"/>
<pin id="1143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/18 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln189_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="3" slack="0"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/18 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="icmp_ln191_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="0"/>
<pin id="1153" dir="0" index="1" bw="16" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/18 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="icmp_ln195_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="16" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/18 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="store_ln0_store_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/18 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="xor_ln195_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/18 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="store_ln0_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/18 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="store_ln195_store_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/19 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="store_ln195_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/19 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="zext_ln34_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="6" slack="1"/>
<pin id="1195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/20 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="add_ln168_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="0"/>
<pin id="1198" dir="0" index="1" bw="6" slack="0"/>
<pin id="1199" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/20 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln32_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="9" slack="1"/>
<pin id="1204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/20 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln146_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/20 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="zext_ln146_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="0"/>
<pin id="1213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/20 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="add_ln146_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="10" slack="0"/>
<pin id="1217" dir="0" index="1" bw="16" slack="1"/>
<pin id="1218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146_1/20 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln146_2_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_2/20 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln168_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_2/21 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln146_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146/21 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="zext_ln168_1_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="1"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/22 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="store_ln0_store_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/22 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="zext_ln146_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="3" slack="1"/>
<pin id="1248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/22 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="store_ln0_store_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/22 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="store_ln0_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/23 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="xor_ln174_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln174/23 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="store_ln174_store_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/23 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="store_ln174_store_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="0"/>
<pin id="1277" dir="0" index="1" bw="1" slack="0"/>
<pin id="1278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/23 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="store_ln0_store_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/23 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="xor_ln152_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="0" index="1" bw="1" slack="0"/>
<pin id="1290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln152/23 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="store_ln152_store_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/23 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="store_ln152_store_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="0"/>
<pin id="1301" dir="0" index="1" bw="1" slack="0"/>
<pin id="1302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/23 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="store_ln131_store_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="0"/>
<pin id="1307" dir="0" index="1" bw="1" slack="0"/>
<pin id="1308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/23 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="store_ln131_store_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/23 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="icmp_ln1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="4" slack="4"/>
<pin id="1319" dir="0" index="1" bw="4" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1/23 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="icmp_ln1_1_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="4" slack="4"/>
<pin id="1324" dir="0" index="1" bw="4" slack="0"/>
<pin id="1325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1_1/23 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="or_ln1_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="1" slack="0"/>
<pin id="1330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1/23 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="icmp_ln1_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="4" slack="4"/>
<pin id="1335" dir="0" index="1" bw="4" slack="0"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1_2/23 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="or_ln1_1_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="1" slack="0"/>
<pin id="1341" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1_1/23 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="zext_ln32_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="9" slack="1"/>
<pin id="1346" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/24 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="add_ln125_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="9" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/24 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="zext_ln125_1_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="10" slack="0"/>
<pin id="1355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/24 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="add_ln125_1_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="10" slack="0"/>
<pin id="1359" dir="0" index="1" bw="16" slack="1"/>
<pin id="1360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/24 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="zext_ln125_2_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="0"/>
<pin id="1365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/24 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln125_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="3" slack="0"/>
<pin id="1370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/25 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="store_ln0_store_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="1" slack="0"/>
<pin id="1376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/25 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="store_ln0_store_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/26 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="xor_ln131_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln131/26 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="zext_ln104_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="3" slack="0"/>
<pin id="1392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/27 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="xor_ln104_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="0"/>
<pin id="1397" dir="0" index="1" bw="16" slack="0"/>
<pin id="1398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/28 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln104_1_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="3" slack="0"/>
<pin id="1404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/28 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="icmp_ln106_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="0"/>
<pin id="1409" dir="0" index="1" bw="16" slack="0"/>
<pin id="1410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/28 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="icmp_ln110_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="0"/>
<pin id="1415" dir="0" index="1" bw="16" slack="0"/>
<pin id="1416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/28 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="store_ln0_store_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="1" slack="0"/>
<pin id="1422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/28 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="xor_ln110_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="1" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/28 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="store_ln0_store_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="1" slack="0"/>
<pin id="1434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/28 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="store_ln110_store_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="1" slack="0"/>
<pin id="1440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/29 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="store_ln110_store_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="1" slack="0"/>
<pin id="1446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/29 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="zext_ln75_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="1"/>
<pin id="1451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/30 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="tmp_1_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="0"/>
<pin id="1454" dir="0" index="1" bw="16" slack="1"/>
<pin id="1455" dir="0" index="2" bw="4" slack="0"/>
<pin id="1456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/30 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln80_1_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="3" slack="0"/>
<pin id="1461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/30 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="select_ln79_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="0"/>
<pin id="1466" dir="0" index="1" bw="16" slack="0"/>
<pin id="1467" dir="0" index="2" bw="16" slack="0"/>
<pin id="1468" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/30 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="and_ln80_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="0"/>
<pin id="1474" dir="0" index="1" bw="16" slack="0"/>
<pin id="1475" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/30 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="zext_ln47_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="5" slack="1"/>
<pin id="1481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/30 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="tmp_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="16" slack="1"/>
<pin id="1485" dir="0" index="2" bw="4" slack="0"/>
<pin id="1486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="zext_ln52_1_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="3" slack="0"/>
<pin id="1491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/30 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="select_ln51_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="0" index="1" bw="16" slack="0"/>
<pin id="1497" dir="0" index="2" bw="16" slack="0"/>
<pin id="1498" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/30 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="add_ln52_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="0"/>
<pin id="1504" dir="0" index="1" bw="16" slack="0"/>
<pin id="1505" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/30 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="icmp_ln85_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="1"/>
<pin id="1511" dir="0" index="1" bw="16" slack="0"/>
<pin id="1512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/31 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="icmp_ln89_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="1"/>
<pin id="1516" dir="0" index="1" bw="16" slack="0"/>
<pin id="1517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/31 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="store_ln0_store_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1521" dir="0" index="1" bw="1" slack="0"/>
<pin id="1522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/31 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="xor_ln89_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="0"/>
<pin id="1527" dir="0" index="1" bw="1" slack="0"/>
<pin id="1528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/31 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="store_ln0_store_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="0"/>
<pin id="1533" dir="0" index="1" bw="1" slack="0"/>
<pin id="1534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/31 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="icmp_ln57_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="1"/>
<pin id="1539" dir="0" index="1" bw="16" slack="0"/>
<pin id="1540" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/31 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="icmp_ln61_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="1"/>
<pin id="1544" dir="0" index="1" bw="16" slack="0"/>
<pin id="1545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/31 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="store_ln0_store_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="0"/>
<pin id="1549" dir="0" index="1" bw="1" slack="0"/>
<pin id="1550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/31 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="xor_ln61_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/31 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="store_ln0_store_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="1" slack="0"/>
<pin id="1562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/31 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="store_ln89_store_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/32 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="store_ln89_store_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="1" slack="0"/>
<pin id="1574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/32 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="store_ln61_store_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="1" slack="0"/>
<pin id="1580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/33 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="store_ln61_store_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="0"/>
<pin id="1585" dir="0" index="1" bw="1" slack="0"/>
<pin id="1586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/33 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="PC_read_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="1"/>
<pin id="1591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="PC_read "/>
</bind>
</comp>

<comp id="1602" class="1005" name="IR_read_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="16" slack="1"/>
<pin id="1604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="IR_read "/>
</bind>
</comp>

<comp id="1613" class="1005" name="trunc_ln1_1_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="11" slack="1"/>
<pin id="1615" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1_1 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="pc_offset6_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="6" slack="1"/>
<pin id="1620" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pc_offset6 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="pc_offset9_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="9" slack="1"/>
<pin id="1626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pc_offset9 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="trunc_ln1_5_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="5" slack="1"/>
<pin id="1636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1_5 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="4" slack="1"/>
<pin id="1642" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1647" class="1005" name="reg_addr_14_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="3" slack="1"/>
<pin id="1649" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_14 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="reg_addr_8_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="3" slack="1"/>
<pin id="1654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_8 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="reg_addr_2_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="3" slack="1"/>
<pin id="1659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="reg_addr_17_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="3" slack="1"/>
<pin id="1664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_17 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="reg_addr_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="3" slack="1"/>
<pin id="1669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr "/>
</bind>
</comp>

<comp id="1672" class="1005" name="reg_addr_16_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="3" slack="1"/>
<pin id="1674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_16 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="tmp_3_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="tmp_4_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="1"/>
<pin id="1685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="tmp_5_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="1"/>
<pin id="1691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="add_ln272_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="2"/>
<pin id="1697" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln272 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="trunc_ln17_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="3" slack="1"/>
<pin id="1702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="add_ln272_1_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="16" slack="4"/>
<pin id="1710" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln272_1 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="reg_addr_18_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="3" slack="1"/>
<pin id="1715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_18 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="reg_addr_15_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="3" slack="1"/>
<pin id="1720" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_15 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="reg_addr_13_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="3" slack="1"/>
<pin id="1725" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_13 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="add_ln225_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="16" slack="1"/>
<pin id="1730" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln225 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="add_ln221_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="16" slack="2"/>
<pin id="1735" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln221 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="add_ln214_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="1"/>
<pin id="1740" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="reg_addr_12_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="3" slack="1"/>
<pin id="1746" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_12 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="memory_addr_5_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="16" slack="1"/>
<pin id="1751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="memory_addr_5 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="add_ln207_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="16" slack="1"/>
<pin id="1756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln207 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="reg_addr_11_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="3" slack="1"/>
<pin id="1762" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_11 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="add_ln186_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="1"/>
<pin id="1767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="icmp_ln195_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="1" slack="1"/>
<pin id="1776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="xor_ln195_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="1"/>
<pin id="1781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln195 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="add_ln168_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="1"/>
<pin id="1786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="memory_addr_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="16" slack="1"/>
<pin id="1791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="memory_addr_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="memory_addr_3_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="16" slack="1"/>
<pin id="1796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="memory_addr_3 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="memory_addr_2_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="16" slack="1"/>
<pin id="1801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="memory_addr_2 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="add_ln164_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="2"/>
<pin id="1806" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="icmp_ln170_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="1"/>
<pin id="1811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="icmp_ln174_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="1" slack="1"/>
<pin id="1815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="icmp_ln148_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="1"/>
<pin id="1821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln148 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="icmp_ln152_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="1" slack="1"/>
<pin id="1825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="or_ln1_1_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="1" slack="5"/>
<pin id="1831" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1_1 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="memory_addr_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="16" slack="1"/>
<pin id="1835" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="memory_addr "/>
</bind>
</comp>

<comp id="1841" class="1005" name="icmp_ln131_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="1" slack="1"/>
<pin id="1843" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="xor_ln131_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="1" slack="1"/>
<pin id="1849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln131 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="reg_addr_4_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="3" slack="1"/>
<pin id="1854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="reg_addr_4 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="add_ln101_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="16" slack="3"/>
<pin id="1859" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="icmp_ln110_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="1"/>
<pin id="1867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="xor_ln110_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="1" slack="1"/>
<pin id="1872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln110 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="and_ln80_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="16" slack="1"/>
<pin id="1877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="add_ln52_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="16" slack="1"/>
<pin id="1883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="icmp_ln89_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="1" slack="1"/>
<pin id="1892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="xor_ln89_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="1"/>
<pin id="1897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln89 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="icmp_ln61_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="1"/>
<pin id="1905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="xor_ln61_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="1"/>
<pin id="1910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln61 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="reg_load_14_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="16" slack="2"/>
<pin id="1915" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="reg_load_14 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="reg_load_15_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="16" slack="2"/>
<pin id="1920" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="reg_load_15 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="reg_load_16_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="16" slack="1"/>
<pin id="1925" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_load_16 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="reg_load_17_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="16" slack="1"/>
<pin id="1930" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_load_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="152" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="152" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="152" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="152" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="152" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="152" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="152" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="152" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="152" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="152" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="152" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="152" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="152" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="152" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="152" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="140" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="140" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="140" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="140" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="140" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="140" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="360"><net_src comp="156" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="140" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="140" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="140" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="140" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="310" pin="7"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="140" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="140" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="140" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="310" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="140" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="140" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="140" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="140" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="140" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="140" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="477"><net_src comp="34" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="140" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="392" pin="3"/><net_sink comp="310" pin=4"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="140" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="481" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="140" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="502"><net_src comp="34" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="140" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="392" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="140" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="519"><net_src comp="34" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="140" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="514" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="140" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="522" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="140" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="538"><net_src comp="172" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="539"><net_src comp="174" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="540"><net_src comp="176" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="541"><net_src comp="178" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="542"><net_src comp="180" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="543"><net_src comp="182" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="544"><net_src comp="310" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="545"><net_src comp="184" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="546"><net_src comp="310" pin="7"/><net_sink comp="289" pin=2"/></net>

<net id="550"><net_src comp="162" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="162" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="162" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="162" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="162" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="162" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="162" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="162" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="162" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="649"><net_src comp="162" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="162" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="162" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="162" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="162" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="170" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="737"><net_src comp="701" pin="1"/><net_sink comp="705" pin=4"/></net>

<net id="738"><net_src comp="701" pin="1"/><net_sink comp="705" pin=6"/></net>

<net id="739"><net_src comp="701" pin="1"/><net_sink comp="705" pin=8"/></net>

<net id="740"><net_src comp="701" pin="1"/><net_sink comp="705" pin=10"/></net>

<net id="741"><net_src comp="701" pin="1"/><net_sink comp="705" pin=12"/></net>

<net id="742"><net_src comp="701" pin="1"/><net_sink comp="705" pin=14"/></net>

<net id="743"><net_src comp="701" pin="1"/><net_sink comp="705" pin=16"/></net>

<net id="744"><net_src comp="701" pin="1"/><net_sink comp="705" pin=18"/></net>

<net id="745"><net_src comp="701" pin="1"/><net_sink comp="705" pin=20"/></net>

<net id="746"><net_src comp="701" pin="1"/><net_sink comp="705" pin=22"/></net>

<net id="747"><net_src comp="701" pin="1"/><net_sink comp="705" pin=28"/></net>

<net id="748"><net_src comp="705" pin="30"/><net_sink comp="701" pin=0"/></net>

<net id="784"><net_src comp="752" pin="30"/><net_sink comp="749" pin=0"/></net>

<net id="794"><net_src comp="701" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="749" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="788" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="803"><net_src comp="134" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="192" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="136" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="138" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="811"><net_src comp="186" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="142" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="144" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="146" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="134" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="136" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="828"><net_src comp="138" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="835"><net_src comp="134" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="150" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="837"><net_src comp="146" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="842"><net_src comp="142" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="392" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="160" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="392" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="160" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="807" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="752" pin=14"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="752" pin=16"/></net>

<net id="864"><net_src comp="310" pin="7"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="705" pin=26"/></net>

<net id="866"><net_src comp="310" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="871"><net_src comp="310" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="873"><net_src comp="310" pin="7"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="878"><net_src comp="829" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="838" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="752" pin=20"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="752" pin=22"/></net>

<net id="888"><net_src comp="192" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="192" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="192" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="192" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="192" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="102" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="192" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="104" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="106" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="918"><net_src comp="797" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="923"><net_src comp="797" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="928"><net_src comp="797" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="933"><net_src comp="893" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="938"><net_src comp="797" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="943"><net_src comp="893" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="950"><net_src comp="144" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="148" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="144" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="150" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="962"><net_src comp="959" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="966"><net_src comp="963" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="970"><net_src comp="967" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="974"><net_src comp="38" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="983"><net_src comp="975" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="988"><net_src comp="40" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="989" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1002"><net_src comp="36" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1011"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1017"><net_src comp="989" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1003" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="1013" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="975" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="154" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1035"><net_src comp="1025" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1048"><net_src comp="1041" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1049" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1056"><net_src comp="820" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1064"><net_src comp="829" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1070"><net_src comp="310" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1058" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1072" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1082"><net_src comp="829" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1088"><net_src comp="1076" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="158" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1107"><net_src comp="392" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1112"><net_src comp="829" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="158" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1144"><net_src comp="1137" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="1149"><net_src comp="829" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1155"><net_src comp="1140" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="160" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1140" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="160" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="162" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="36" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1157" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="164" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="164" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="36" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="551" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="38" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="562" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="40" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1200"><net_src comp="310" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1193" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1209"><net_src comp="1202" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="158" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1214"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="855" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1224"><net_src comp="1215" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1229"><net_src comp="1226" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1233"><net_src comp="392" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1238"><net_src comp="875" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1244"><net_src comp="164" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="36" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1249"><net_src comp="875" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1255"><net_src comp="164" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="36" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="162" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="36" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="164" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1268"><net_src comp="1263" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="1273"><net_src comp="573" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="38" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="584" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="40" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="162" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="36" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="164" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1292"><net_src comp="1287" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="1297"><net_src comp="595" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="38" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="606" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="40" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="617" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="38" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1315"><net_src comp="628" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="40" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1321"><net_src comp="128" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1326"><net_src comp="130" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1331"><net_src comp="1322" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1317" pin="2"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="132" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1342"><net_src comp="1333" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1327" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1351"><net_src comp="1344" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="158" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1361"><net_src comp="1353" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1362"><net_src comp="855" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1366"><net_src comp="1357" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1371"><net_src comp="829" pin="4"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1377"><net_src comp="164" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="36" pin="0"/><net_sink comp="1373" pin=1"/></net>

<net id="1383"><net_src comp="162" pin="0"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="36" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="164" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1393"><net_src comp="820" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1399"><net_src comp="310" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="166" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1401"><net_src comp="1395" pin="2"/><net_sink comp="310" pin=4"/></net>

<net id="1405"><net_src comp="829" pin="4"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1411"><net_src comp="310" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="166" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1417"><net_src comp="310" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="166" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="162" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="36" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="1413" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="164" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="164" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="36" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="639" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="38" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1447"><net_src comp="650" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="40" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1457"><net_src comp="144" pin="0"/><net_sink comp="1452" pin=0"/></net>

<net id="1458"><net_src comp="168" pin="0"/><net_sink comp="1452" pin=2"/></net>

<net id="1462"><net_src comp="829" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1469"><net_src comp="1452" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="1449" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1471"><net_src comp="310" pin="3"/><net_sink comp="1464" pin=2"/></net>

<net id="1476"><net_src comp="310" pin="7"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="1464" pin="3"/><net_sink comp="1472" pin=1"/></net>

<net id="1478"><net_src comp="1472" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="1487"><net_src comp="144" pin="0"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="168" pin="0"/><net_sink comp="1482" pin=2"/></net>

<net id="1492"><net_src comp="829" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1499"><net_src comp="1482" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1500"><net_src comp="1479" pin="1"/><net_sink comp="1494" pin=1"/></net>

<net id="1501"><net_src comp="310" pin="3"/><net_sink comp="1494" pin=2"/></net>

<net id="1506"><net_src comp="310" pin="7"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="1494" pin="3"/><net_sink comp="1502" pin=1"/></net>

<net id="1508"><net_src comp="1502" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="1513"><net_src comp="160" pin="0"/><net_sink comp="1509" pin=1"/></net>

<net id="1518"><net_src comp="160" pin="0"/><net_sink comp="1514" pin=1"/></net>

<net id="1523"><net_src comp="162" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1524"><net_src comp="36" pin="0"/><net_sink comp="1519" pin=1"/></net>

<net id="1529"><net_src comp="1514" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="164" pin="0"/><net_sink comp="1525" pin=1"/></net>

<net id="1535"><net_src comp="164" pin="0"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="36" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1541"><net_src comp="160" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1546"><net_src comp="160" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1551"><net_src comp="162" pin="0"/><net_sink comp="1547" pin=0"/></net>

<net id="1552"><net_src comp="36" pin="0"/><net_sink comp="1547" pin=1"/></net>

<net id="1557"><net_src comp="1542" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="164" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1563"><net_src comp="164" pin="0"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="36" pin="0"/><net_sink comp="1559" pin=1"/></net>

<net id="1569"><net_src comp="661" pin="4"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="38" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1575"><net_src comp="672" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="40" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1581"><net_src comp="683" pin="4"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="38" pin="0"/><net_sink comp="1577" pin=1"/></net>

<net id="1587"><net_src comp="694" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="40" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1592"><net_src comp="186" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="1595"><net_src comp="1589" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1596"><net_src comp="1589" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1597"><net_src comp="1589" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1598"><net_src comp="1589" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="1599"><net_src comp="1589" pin="1"/><net_sink comp="752" pin=24"/></net>

<net id="1600"><net_src comp="1589" pin="1"/><net_sink comp="752" pin=26"/></net>

<net id="1601"><net_src comp="1589" pin="1"/><net_sink comp="752" pin=28"/></net>

<net id="1605"><net_src comp="192" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1608"><net_src comp="1602" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1609"><net_src comp="1602" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1610"><net_src comp="1602" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1611"><net_src comp="1602" pin="1"/><net_sink comp="1452" pin=1"/></net>

<net id="1612"><net_src comp="1602" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1616"><net_src comp="885" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1621"><net_src comp="889" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1627"><net_src comp="897" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1630"><net_src comp="1624" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1631"><net_src comp="1624" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1632"><net_src comp="1624" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1633"><net_src comp="1624" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1637"><net_src comp="901" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1643"><net_src comp="905" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1646"><net_src comp="1640" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1650"><net_src comp="303" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1655"><net_src comp="316" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1660"><net_src comp="324" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1665"><net_src comp="336" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1670"><net_src comp="344" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1675"><net_src comp="352" pin="3"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1680"><net_src comp="813" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1686"><net_src comp="945" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1688"><net_src comp="1683" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1692"><net_src comp="952" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1698"><net_src comp="1036" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1703"><net_src comp="820" pin="4"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1711"><net_src comp="1044" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="705" pin=24"/></net>

<net id="1716"><net_src comp="361" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1721"><net_src comp="369" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1726"><net_src comp="377" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1731"><net_src comp="1066" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1736"><net_src comp="838" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="752" pin=4"/></net>

<net id="1741"><net_src comp="838" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="752" pin=6"/></net>

<net id="1747"><net_src comp="399" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1752"><net_src comp="407" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1757"><net_src comp="838" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="752" pin=8"/></net>

<net id="1763"><net_src comp="424" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1768"><net_src comp="838" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1770"><net_src comp="1765" pin="1"/><net_sink comp="752" pin=10"/></net>

<net id="1777"><net_src comp="1157" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1782"><net_src comp="1169" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1787"><net_src comp="1196" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1792"><net_src comp="448" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1797"><net_src comp="456" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1802"><net_src comp="464" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1807"><net_src comp="838" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="752" pin=12"/></net>

<net id="1812"><net_src comp="843" pin="2"/><net_sink comp="1809" pin=0"/></net>

<net id="1816"><net_src comp="849" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1822"><net_src comp="843" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="849" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1828"><net_src comp="1823" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1832"><net_src comp="1338" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1836"><net_src comp="489" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1844"><net_src comp="849" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1850"><net_src comp="1385" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1855"><net_src comp="506" pin="3"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1860"><net_src comp="838" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="752" pin=18"/></net>

<net id="1868"><net_src comp="1413" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1873"><net_src comp="1425" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1878"><net_src comp="1472" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1880"><net_src comp="1875" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1884"><net_src comp="1502" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1886"><net_src comp="1881" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1893"><net_src comp="1514" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1898"><net_src comp="1525" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1906"><net_src comp="1542" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1911"><net_src comp="1553" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1916"><net_src comp="310" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1921"><net_src comp="310" pin="7"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1926"><net_src comp="310" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1931"><net_src comp="310" pin="7"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="275" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PC_out | {38 }
	Port: R0 | {38 }
	Port: R1 | {38 }
	Port: R2 | {38 }
	Port: R3 | {38 }
	Port: R4 | {38 }
	Port: R5 | {38 }
	Port: R6 | {38 }
	Port: R7 | {38 }
	Port: N | {3 }
	Port: Z | {3 }
	Port: P | {3 }
	Port: n1 | {3 }
	Port: p1 | {3 }
	Port: z1 | {3 }
	Port: reg_r | {4 18 22 25 28 30 }
	Port: z_r | {18 22 23 25 26 28 31 }
	Port: n_r | {19 23 29 32 33 }
	Port: p_r | {19 23 29 32 33 }
	Port: memory | {10 14 16 }
 - Input state : 
	Port: lc3 : IR | {1 }
	Port: lc3 : PC | {1 }
	Port: lc3 : reg_r | {1 5 6 7 8 9 10 13 14 15 16 20 27 28 30 34 35 36 37 38 }
	Port: lc3 : z_r | {3 }
	Port: lc3 : n_r | {3 }
	Port: lc3 : p_r | {3 }
	Port: lc3 : memory | {13 14 20 21 22 24 25 }
  - Chain level:
	State 1
		switch_ln43 : 1
		zext_ln225_1 : 1
		reg_addr_14 : 2
		reg_load_7 : 3
		zext_ln168 : 1
		reg_addr_8 : 2
		reg_load_3 : 3
		zext_ln80 : 1
		reg_addr_2 : 2
		reg_load_1 : 3
		zext_ln83 : 1
		reg_addr_17 : 2
		reg_load_10 : 3
		zext_ln52 : 1
		reg_addr : 2
		reg_load : 3
		zext_ln55 : 1
		reg_addr_16 : 2
		reg_load_9 : 3
	State 2
	State 3
		write_ln245 : 1
		write_ln246 : 1
		write_ln247 : 1
		and_ln248 : 1
		zext_ln248 : 1
		write_ln248 : 2
		and_ln249 : 1
		zext_ln249 : 1
		write_ln249 : 2
		and_ln250 : 1
		zext_ln250 : 1
		write_ln250 : 2
		or_ln251 : 1
		or_ln251_1 : 1
		select_ln272 : 1
		zext_ln272 : 2
		add_ln272 : 3
	State 4
		br_ln237 : 1
		add_ln272_1 : 1
	State 5
		reg_addr_18 : 1
		reg_load_11 : 2
	State 6
	State 7
		zext_ln230 : 1
		reg_addr_15 : 2
		reg_load_8 : 3
	State 8
	State 9
		zext_ln225 : 1
		reg_addr_13 : 2
		reg_load_6 : 3
		add_ln225 : 1
	State 10
		memory_addr_7 : 1
		store_ln225 : 2
	State 11
	State 12
	State 13
		zext_ln217 : 1
		reg_addr_12 : 2
		reg_load_5 : 3
		add_ln217 : 1
		zext_ln217_1 : 2
		add_ln217_1 : 3
		zext_ln217_2 : 4
		memory_addr_5 : 5
		memory_load_4 : 6
	State 14
		sext_ln217 : 1
		memory_addr_6 : 2
		store_ln217 : 3
	State 15
		zext_ln210 : 1
		reg_addr_11 : 2
		reg_load_4 : 3
	State 16
		add_ln210 : 1
		zext_ln210_1 : 2
		add_ln210_1 : 3
		zext_ln210_2 : 4
		memory_addr_4 : 5
		store_ln210 : 6
	State 17
	State 18
		add_ln189 : 1
		zext_ln189 : 1
		reg_addr_10 : 2
		store_ln189 : 3
		icmp_ln191 : 2
		br_ln191 : 3
		icmp_ln195 : 2
		xor_ln195 : 3
	State 19
		store_ln195 : 1
		store_ln195 : 1
	State 20
		add_ln168 : 1
		add_ln146 : 1
		zext_ln146_1 : 2
		add_ln146_1 : 3
		zext_ln146_2 : 4
		memory_addr_1 : 5
		memory_load_1 : 6
	State 21
		memory_addr_3 : 1
		memory_load_3 : 2
		sext_ln146 : 1
		memory_addr_2 : 2
		memory_load_2 : 3
	State 22
		reg_addr_9 : 1
		store_ln168 : 2
		icmp_ln170 : 1
		br_ln170 : 2
		icmp_ln174 : 1
		reg_addr_7 : 1
		store_ln146 : 2
		icmp_ln148 : 1
		br_ln148 : 2
		icmp_ln152 : 1
	State 23
		storemerge14 : 1
		storemerge12 : 1
		store_ln174 : 2
		store_ln174 : 2
		storemerge19 : 1
		storemerge17 : 1
		store_ln152 : 2
		store_ln152 : 2
		store_ln131 : 1
		store_ln131 : 1
		or_ln1 : 1
		or_ln1_1 : 1
	State 24
		add_ln125 : 1
		zext_ln125_1 : 2
		add_ln125_1 : 3
		zext_ln125_2 : 4
		memory_addr : 5
		memory_load : 6
	State 25
		zext_ln125 : 1
		reg_addr_6 : 2
		store_ln125 : 3
		icmp_ln127 : 1
		br_ln127 : 2
		icmp_ln131 : 1
	State 26
	State 27
		zext_ln104 : 1
		reg_addr_4 : 2
		reg_load_2 : 3
	State 28
		xor_ln104 : 1
		zext_ln104_1 : 1
		reg_addr_5 : 2
		store_ln104 : 3
		icmp_ln106 : 1
		br_ln106 : 2
		icmp_ln110 : 1
		xor_ln110 : 2
	State 29
		store_ln110 : 1
		store_ln110 : 1
	State 30
		zext_ln80_1 : 1
		reg_addr_3 : 2
		select_ln79 : 1
		and_ln80 : 2
		store_ln80 : 2
		zext_ln52_1 : 1
		reg_addr_1 : 2
		select_ln51 : 1
		add_ln52 : 2
		store_ln52 : 3
	State 31
		br_ln85 : 1
		xor_ln89 : 1
		br_ln57 : 1
		xor_ln61 : 1
	State 32
		store_ln89 : 1
		store_ln89 : 1
	State 33
		store_ln61 : 1
		store_ln61 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
		write_ln268 : 1
		write_ln269 : 1
		storemerge : 1
		write_ln275 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_807        |    0    |    23   |
|          |        grp_fu_838        |    0    |    23   |
|          |     add_ln272_fu_1036    |    0    |    23   |
|          |    add_ln272_1_fu_1044   |    0    |    23   |
|          |     add_ln225_fu_1066    |    0    |    23   |
|          |     add_ln217_fu_1084    |    0    |    14   |
|          |    add_ln217_1_fu_1094   |    0    |    23   |
|    add   |     add_ln210_fu_1117    |    0    |    14   |
|          |    add_ln210_1_fu_1127   |    0    |    23   |
|          |     add_ln189_fu_1140    |    0    |    23   |
|          |     add_ln168_fu_1196    |    0    |    23   |
|          |     add_ln146_fu_1205    |    0    |    14   |
|          |    add_ln146_1_fu_1215   |    0    |    23   |
|          |     add_ln125_fu_1347    |    0    |    14   |
|          |    add_ln125_1_fu_1357   |    0    |    23   |
|          |     add_ln52_fu_1502     |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_843        |    0    |    23   |
|          |        grp_fu_849        |    0    |    23   |
|          |    icmp_ln191_fu_1151    |    0    |    23   |
|          |    icmp_ln195_fu_1157    |    0    |    23   |
|          |     icmp_ln1_fu_1317     |    0    |    13   |
|          |    icmp_ln1_1_fu_1322    |    0    |    13   |
|   icmp   |    icmp_ln1_2_fu_1333    |    0    |    13   |
|          |    icmp_ln106_fu_1407    |    0    |    23   |
|          |    icmp_ln110_fu_1413    |    0    |    23   |
|          |     icmp_ln85_fu_1509    |    0    |    23   |
|          |     icmp_ln89_fu_1514    |    0    |    23   |
|          |     icmp_ln57_fu_1537    |    0    |    23   |
|          |     icmp_ln61_fu_1542    |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |   select_ln272_fu_1025   |    0    |    9    |
|  select  |    select_ln79_fu_1464   |    0    |    16   |
|          |    select_ln51_fu_1494   |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     xor_ln195_fu_1169    |    0    |    2    |
|          |     xor_ln174_fu_1263    |    0    |    2    |
|          |     xor_ln152_fu_1287    |    0    |    2    |
|    xor   |     xor_ln131_fu_1385    |    0    |    2    |
|          |     xor_ln104_fu_1395    |    0    |    16   |
|          |     xor_ln110_fu_1425    |    0    |    2    |
|          |     xor_ln89_fu_1525     |    0    |    2    |
|          |     xor_ln61_fu_1553     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     and_ln248_fu_975     |    0    |    2    |
|    and   |     and_ln249_fu_989     |    0    |    2    |
|          |     and_ln250_fu_1003    |    0    |    2    |
|          |     and_ln80_fu_1472     |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     or_ln251_fu_1013     |    0    |    2    |
|    or    |    or_ln251_1_fu_1019    |    0    |    2    |
|          |      or_ln1_fu_1327      |    0    |    2    |
|          |     or_ln1_1_fu_1338     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |    PC_read_read_fu_186   |    0    |    0    |
|          |    IR_read_read_fu_192   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln245_write_fu_198 |    0    |    0    |
|          | write_ln246_write_fu_205 |    0    |    0    |
|          | write_ln247_write_fu_212 |    0    |    0    |
|          | write_ln248_write_fu_219 |    0    |    0    |
|          | write_ln249_write_fu_226 |    0    |    0    |
|          | write_ln250_write_fu_233 |    0    |    0    |
|          | write_ln262_write_fu_240 |    0    |    0    |
|   write  | write_ln263_write_fu_247 |    0    |    0    |
|          | write_ln264_write_fu_254 |    0    |    0    |
|          | write_ln265_write_fu_261 |    0    |    0    |
|          | write_ln266_write_fu_268 |    0    |    0    |
|          | write_ln267_write_fu_275 |    0    |    0    |
|          | write_ln268_write_fu_282 |    0    |    0    |
|          | write_ln269_write_fu_289 |    0    |    0    |
|          | write_ln275_write_fu_296 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_797        |    0    |    0    |
|partselect|        grp_fu_820        |    0    |    0    |
|          |        grp_fu_829        |    0    |    0    |
|          |      trunc_ln_fu_905     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_813        |    0    |    0    |
|          |       tmp_4_fu_945       |    0    |    0    |
| bitselect|       tmp_5_fu_952       |    0    |    0    |
|          |       tmp_1_fu_1452      |    0    |    0    |
|          |        tmp_fu_1482       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln1_1_fu_885    |    0    |    0    |
|          |     pc_offset6_fu_889    |    0    |    0    |
|   trunc  |    trunc_ln1_3_fu_893    |    0    |    0    |
|          |     pc_offset9_fu_897    |    0    |    0    |
|          |    trunc_ln1_5_fu_901    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln225_1_fu_915   |    0    |    0    |
|          |     zext_ln168_fu_920    |    0    |    0    |
|          |     zext_ln80_fu_925     |    0    |    0    |
|          |     zext_ln83_fu_930     |    0    |    0    |
|          |     zext_ln52_fu_935     |    0    |    0    |
|          |     zext_ln55_fu_940     |    0    |    0    |
|          |     zext_ln245_fu_959    |    0    |    0    |
|          |     zext_ln246_fu_963    |    0    |    0    |
|          |     zext_ln247_fu_967    |    0    |    0    |
|          |     zext_ln248_fu_980    |    0    |    0    |
|          |     zext_ln249_fu_994    |    0    |    0    |
|          |    zext_ln250_fu_1008    |    0    |    0    |
|          |    zext_ln272_fu_1032    |    0    |    0    |
|          |    zext_ln237_fu_1041    |    0    |    0    |
|          |    zext_ln240_fu_1049    |    0    |    0    |
|          |    zext_ln230_fu_1053    |    0    |    0    |
|          |    zext_ln34_1_fu_1058   |    0    |    0    |
|          |    zext_ln225_fu_1061    |    0    |    0    |
|          |   zext_ln225_2_fu_1072   |    0    |    0    |
|          |    zext_ln32_3_fu_1076   |    0    |    0    |
|          |    zext_ln217_fu_1079    |    0    |    0    |
|          |   zext_ln217_1_fu_1090   |    0    |    0    |
|   zext   |   zext_ln217_2_fu_1099   |    0    |    0    |
|          |    zext_ln210_fu_1109    |    0    |    0    |
|          |    zext_ln32_2_fu_1114   |    0    |    0    |
|          |   zext_ln210_1_fu_1123   |    0    |    0    |
|          |   zext_ln210_2_fu_1132   |    0    |    0    |
|          |   zext_ln189_1_fu_1137   |    0    |    0    |
|          |    zext_ln189_fu_1146    |    0    |    0    |
|          |     zext_ln34_fu_1193    |    0    |    0    |
|          |    zext_ln32_1_fu_1202   |    0    |    0    |
|          |   zext_ln146_1_fu_1211   |    0    |    0    |
|          |   zext_ln146_2_fu_1221   |    0    |    0    |
|          |   zext_ln168_2_fu_1226   |    0    |    0    |
|          |   zext_ln168_1_fu_1235   |    0    |    0    |
|          |    zext_ln146_fu_1246    |    0    |    0    |
|          |     zext_ln32_fu_1344    |    0    |    0    |
|          |   zext_ln125_1_fu_1353   |    0    |    0    |
|          |   zext_ln125_2_fu_1363   |    0    |    0    |
|          |    zext_ln125_fu_1368    |    0    |    0    |
|          |    zext_ln104_fu_1390    |    0    |    0    |
|          |   zext_ln104_1_fu_1402   |    0    |    0    |
|          |     zext_ln75_fu_1449    |    0    |    0    |
|          |    zext_ln80_1_fu_1459   |    0    |    0    |
|          |     zext_ln47_fu_1479    |    0    |    0    |
|          |    zext_ln52_1_fu_1489   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln217_fu_1104    |    0    |    0    |
|          |    sext_ln146_fu_1230    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   702   |
|----------|--------------------------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|memory|   64   |    0   |    0   |    0   |
| reg_r|    0   |   32   |    2   |    0   |
+------+--------+--------+--------+--------+
| Total|   64   |   32   |    2   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   IR_read_reg_1602   |   16   |
| PC_assign_10_reg_749 |   16   |
|   PC_read_reg_1589   |   16   |
|  add_ln101_reg_1857  |   16   |
|  add_ln164_reg_1804  |   16   |
|  add_ln168_reg_1784  |   16   |
|  add_ln186_reg_1765  |   16   |
|  add_ln207_reg_1754  |   16   |
|  add_ln214_reg_1738  |   16   |
|  add_ln221_reg_1733  |   16   |
|  add_ln225_reg_1728  |   16   |
| add_ln272_1_reg_1708 |   16   |
|  add_ln272_reg_1695  |   16   |
|   add_ln52_reg_1881  |   16   |
|   and_ln80_reg_1875  |   16   |
|  icmp_ln110_reg_1865 |    1   |
|  icmp_ln131_reg_1841 |    1   |
|  icmp_ln148_reg_1819 |    1   |
|  icmp_ln152_reg_1823 |    1   |
|  icmp_ln170_reg_1809 |    1   |
|  icmp_ln174_reg_1813 |    1   |
|  icmp_ln195_reg_1774 |    1   |
|  icmp_ln61_reg_1903  |    1   |
|  icmp_ln89_reg_1890  |    1   |
|memory_addr_1_reg_1789|   16   |
|memory_addr_2_reg_1799|   16   |
|memory_addr_3_reg_1794|   16   |
|memory_addr_5_reg_1749|   16   |
| memory_addr_reg_1833 |   16   |
|   or_ln1_1_reg_1829  |    1   |
|  pc_offset6_reg_1618 |    6   |
|  pc_offset9_reg_1624 |    9   |
|   phi_ln272_reg_701  |   16   |
|        reg_855       |   16   |
|        reg_861       |   16   |
|        reg_868       |   16   |
|        reg_875       |    3   |
|        reg_879       |   16   |
| reg_addr_11_reg_1760 |    3   |
| reg_addr_12_reg_1744 |    3   |
| reg_addr_13_reg_1723 |    3   |
| reg_addr_14_reg_1647 |    3   |
| reg_addr_15_reg_1718 |    3   |
| reg_addr_16_reg_1672 |    3   |
| reg_addr_17_reg_1662 |    3   |
| reg_addr_18_reg_1713 |    3   |
|  reg_addr_2_reg_1657 |    3   |
|  reg_addr_4_reg_1852 |    3   |
|  reg_addr_8_reg_1652 |    3   |
|   reg_addr_reg_1667  |    3   |
| reg_load_14_reg_1913 |   16   |
| reg_load_15_reg_1918 |   16   |
| reg_load_16_reg_1923 |   16   |
| reg_load_17_reg_1928 |   16   |
| storemerge12_reg_580 |    1   |
| storemerge14_reg_569 |    1   |
| storemerge17_reg_602 |    1   |
| storemerge19_reg_591 |    1   |
| storemerge22_reg_624 |    1   |
| storemerge24_reg_613 |    1   |
| storemerge28_reg_646 |    1   |
| storemerge30_reg_635 |    1   |
| storemerge34_reg_668 |    1   |
| storemerge36_reg_657 |    1   |
| storemerge41_reg_690 |    1   |
| storemerge43_reg_679 |    1   |
|  storemerge7_reg_558 |    1   |
|  storemerge9_reg_547 |    1   |
|  storemerge_reg_785  |   16   |
|    tmp_3_reg_1677    |    1   |
|    tmp_4_reg_1683    |    1   |
|    tmp_5_reg_1689    |    1   |
|  trunc_ln17_reg_1700 |    3   |
| trunc_ln1_1_reg_1613 |   11   |
| trunc_ln1_5_reg_1634 |    5   |
|   trunc_ln_reg_1640  |    4   |
|  xor_ln110_reg_1870  |    1   |
|  xor_ln131_reg_1847  |    1   |
|  xor_ln195_reg_1779  |    1   |
|   xor_ln61_reg_1908  |    1   |
|   xor_ln89_reg_1895  |    1   |
+----------------------+--------+
|         Total        |   589  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_310 |  p0  |  22  |   3  |   66   ||   100   |
| grp_access_fu_310 |  p1  |   4  |  16  |   64   ||    20   |
| grp_access_fu_310 |  p2  |  17  |   0  |    0   ||    65   |
| grp_access_fu_310 |  p4  |   3  |   3  |    9   ||    14   |
| grp_access_fu_392 |  p0  |  13  |  16  |   208  ||    65   |
| grp_access_fu_392 |  p1  |   2  |  16  |   32   ||    9    |
| phi_ln272_reg_701 |  p0  |   2  |  16  |   32   ||    9    |
|      reg_861      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_868      |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   475  || 18.4387 ||   300   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   702  |    -   |
|   Memory  |   64   |    -   |   32   |    2   |    0   |
|Multiplexer|    -   |   18   |    -   |   300  |    -   |
|  Register |    -   |    -   |   589  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |   18   |   621  |  1004  |    0   |
+-----------+--------+--------+--------+--------+--------+
