# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Program_Counter.sv" \
"../../../../pipeline.srcs/sim_1/new/PC_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
