Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Nov  5 18:02:54 2021
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
TIMING-9   Warning           Unknown CDC Logic                                          1           
XDCB-1     Warning           Runtime intensive exceptions                               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.587        0.000                      0                  492        0.045        0.000                      0                  492        3.000        0.000                       0                   395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk100                   {0.000 5.000}        10.000          100.000         
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk100                                                                                                                                                                     4.500        0.000                       0                   182  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz             90.580        0.000                      0                  464        0.045        0.000                      0                  464       13.360        0.000                       0                   209  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk5_clk_wiz_5Mhz  i_clk100                 2.587        0.000                      0                    4        0.439        0.000                      0                    4  
i_clk100           clk5_clk_wiz_5Mhz        2.653        0.000                      0                   24        0.096        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  i_clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y98  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y98  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y98  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y98  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       90.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.580ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.078ns  (logic 1.722ns (28.333%)  route 4.356ns (71.667%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          1.303   110.434    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.434    
  -------------------------------------------------------------------
                         slack                                 90.580    

Slack (MET) :             90.580ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.078ns  (logic 1.722ns (28.333%)  route 4.356ns (71.667%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          1.303   110.434    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.434    
  -------------------------------------------------------------------
                         slack                                 90.580    

Slack (MET) :             90.580ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.078ns  (logic 1.722ns (28.333%)  route 4.356ns (71.667%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          1.303   110.434    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.434    
  -------------------------------------------------------------------
                         slack                                 90.580    

Slack (MET) :             90.580ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_step_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.078ns  (logic 1.722ns (28.333%)  route 4.356ns (71.667%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          1.303   110.434    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[2]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_step_reg[2]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.434    
  -------------------------------------------------------------------
                         slack                                 90.580    

Slack (MET) :             90.872ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.750ns  (logic 1.722ns (29.950%)  route 4.028ns (70.050%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.975   110.106    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X67Y103        FDRE (Setup_fdre_C_CE)      -0.205   200.978    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]
  -------------------------------------------------------------------
                         required time                        200.978    
                         arrival time                        -110.106    
  -------------------------------------------------------------------
                         slack                                 90.872    

Slack (MET) :             90.872ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.750ns  (logic 1.722ns (29.950%)  route 4.028ns (70.050%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.975   110.106    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X67Y103        FDRE (Setup_fdre_C_CE)      -0.205   200.978    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]
  -------------------------------------------------------------------
                         required time                        200.978    
                         arrival time                        -110.106    
  -------------------------------------------------------------------
                         slack                                 90.872    

Slack (MET) :             90.872ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.750ns  (logic 1.722ns (29.950%)  route 4.028ns (70.050%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.975   110.106    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X67Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X67Y103        FDRE (Setup_fdre_C_CE)      -0.205   200.978    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]
  -------------------------------------------------------------------
                         required time                        200.978    
                         arrival time                        -110.106    
  -------------------------------------------------------------------
                         slack                                 90.872    

Slack (MET) :             90.894ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.764ns  (logic 1.722ns (29.873%)  route 4.042ns (70.127%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.990   110.120    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[4]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X50Y100        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[4]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.120    
  -------------------------------------------------------------------
                         slack                                 90.894    

Slack (MET) :             90.894ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.764ns  (logic 1.722ns (29.873%)  route 4.042ns (70.127%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.990   110.120    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[5]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X50Y100        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[5]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.120    
  -------------------------------------------------------------------
                         slack                                 90.894    

Slack (MET) :             90.894ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk5_clk_wiz_5Mhz rise@200.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        5.764ns  (logic 1.722ns (29.873%)  route 4.042ns (70.127%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.632   104.356    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456   104.812 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[2]/Q
                         net (fo=25, routed)          1.928   106.740    inst_datapath/inst_memory/memory/inst/out[2]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.124   106.864 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4/O
                         net (fo=1, routed)           0.000   106.864    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.396 r  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry/CO[3]
                         net (fo=1, routed)           0.001   107.396    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.553 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN0_carry__0/CO[1]
                         net (fo=1, routed)           0.651   108.204    inst_datapath/inst_memory/memory/inst/o_breakpointHitN0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.329   108.533 f  inst_datapath/inst_memory/memory/inst/o_breakpointHitN_INST_0/O
                         net (fo=1, routed)           0.473   109.007    inst_datapath/inst_clock/o_breakpointHitN
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.124   109.131 r  inst_datapath/inst_clock/o_halt/O
                         net (fo=15, routed)          0.990   110.120    inst_datapath/control_bd_i/control_0/inst/p_0_in
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   201.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.499   201.502    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/C
                         clock pessimism             -0.001   201.501    
                         clock uncertainty           -0.318   201.183    
    SLICE_X50Y100        FDRE (Setup_fdre_C_CE)      -0.169   201.014    inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -110.120    
  -------------------------------------------------------------------
                         slack                                 90.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_datapath/inst_clock/r_step1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_clock/r_step2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.719%)  route 0.233ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 102.119 - 100.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.564   101.525    inst_datapath/inst_clock/clk
    SLICE_X48Y95         FDRE                                         r  inst_datapath/inst_clock/r_step1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141   101.666 r  inst_datapath/inst_clock/r_step1_reg/Q
                         net (fo=1, routed)           0.233   101.899    inst_datapath/inst_clock/r_step1
    SLICE_X52Y96         FDRE                                         r  inst_datapath/inst_clock/r_step2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.832   102.119    inst_datapath/inst_clock/clk
    SLICE_X52Y96         FDRE                                         r  inst_datapath/inst_clock/r_step2_reg/C
                         clock pessimism             -0.331   101.788    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.066   101.854    inst_datapath/inst_clock/r_step2_reg
  -------------------------------------------------------------------
                         required time                       -101.854    
                         arrival time                         101.899    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_datapath/inst_clock/r_instrNCycle1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_clock/r_instrNCycle2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.518%)  route 0.311ns (65.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 102.119 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.563   101.524    inst_datapath/inst_clock/clk
    SLICE_X50Y95         FDRE                                         r  inst_datapath/inst_clock/r_instrNCycle1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164   101.688 r  inst_datapath/inst_clock/r_instrNCycle1_reg/Q
                         net (fo=1, routed)           0.311   102.000    inst_datapath/inst_clock/r_instrNCycle1
    SLICE_X52Y96         FDRE                                         r  inst_datapath/inst_clock/r_instrNCycle2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.832   102.119    inst_datapath/inst_clock/clk
    SLICE_X52Y96         FDRE                                         r  inst_datapath/inst_clock/r_instrNCycle2_reg/C
                         clock pessimism             -0.331   101.788    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.070   101.858    inst_datapath/inst_clock/r_instrNCycle2_reg
  -------------------------------------------------------------------
                         required time                       -101.858    
                         arrival time                         102.000    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.683%)  route 0.249ns (60.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[1]/Q
                         net (fo=24, routed)          0.249     0.979    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.876     0.878    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.827    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_datapath/inst_alu/r_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_mar_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.554%)  route 0.294ns (58.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 102.125 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.565   101.527    inst_datapath/inst_alu/clk
    SLICE_X66Y101        FDRE                                         r  inst_datapath/inst_alu/r_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164   101.691 r  inst_datapath/inst_alu/r_y_reg[7]/Q
                         net (fo=2, routed)           0.128   101.818    inst_datapath/inst_regset/r_1_reg[7]_1[6]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.045   101.863 r  inst_datapath/inst_regset/inst_memory_i_2/O
                         net (fo=14, routed)          0.166   102.029    inst_datapath/inst_memory/memory/inst/i_bus[7]
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.838   102.125    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[15]/C
                         clock pessimism             -0.326   101.799    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.063   101.862    inst_datapath/inst_memory/memory/inst/r_mar_reg[15]
  -------------------------------------------------------------------
                         required time                       -101.862    
                         arrival time                         102.029    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.652%)  route 0.501ns (75.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.562     0.564    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[7]/Q
                         net (fo=22, routed)          0.501     1.229    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.876     0.878    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.873    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.056    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.522%)  route 0.273ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X66Y103        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  inst_datapath/control_bd_i/control_0/inst/r_step_reg[0]/Q
                         net (fo=25, routed)          0.273     1.003    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.876     0.878    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.827    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.471%)  route 0.506ns (75.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.562     0.564    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y100        FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[6]/Q
                         net (fo=22, routed)          0.506     1.234    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.876     0.878    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.873    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.056    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.333%)  route 0.510ns (75.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    inst_datapath/control_bd_i/control_0/inst/i_nclk
    SLICE_X50Y99         FDRE                                         r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[2]/Q
                         net (fo=37, routed)          0.510     1.240    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.876     0.878    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.878    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.061    inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_datapath/inst_clock/r_instrNCycle2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_clock/r_haltSelect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.051%)  route 0.130ns (47.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 101.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.562   101.523    inst_datapath/inst_clock/clk
    SLICE_X52Y96         FDRE                                         r  inst_datapath/inst_clock/r_instrNCycle2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141   101.664 r  inst_datapath/inst_clock/r_instrNCycle2_reg/Q
                         net (fo=2, routed)           0.130   101.794    inst_datapath/inst_clock/r_instrNCycle2
    SLICE_X53Y98         FDRE                                         r  inst_datapath/inst_clock/r_haltSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.833   102.120    inst_datapath/inst_clock/clk
    SLICE_X53Y98         FDRE                                         r  inst_datapath/inst_clock/r_haltSelect_reg[0]/C
                         clock pessimism             -0.580   101.540    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.075   101.615    inst_datapath/inst_clock/r_haltSelect_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.615    
                         arrival time                         101.794    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.557ns  (logic 0.355ns (63.765%)  route 0.202ns (36.234%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.567   101.528    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141   101.669 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[3]/Q
                         net (fo=25, routed)          0.201   101.870    inst_datapath/inst_memory/memory/inst/out[3]
    SLICE_X64Y99         LUT5 (Prop_lut5_I0_O)        0.045   101.915 r  inst_datapath/inst_memory/memory/inst/r_pc[3]_i_2/O
                         net (fo=1, routed)           0.000   101.915    inst_datapath/inst_memory/memory/inst/r_pc[3]_i_2_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   102.030 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001   102.031    inst_datapath/inst_memory/memory/inst/r_pc_reg[3]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054   102.085 r  inst_datapath/inst_memory/memory/inst/r_pc_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000   102.085    inst_datapath/inst_memory/memory/inst/r_pc_reg[7]_i_1_n_7
    SLICE_X64Y100        FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.837   102.124    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X64Y100        FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_pc_reg[4]/C
                         clock pessimism             -0.326   101.798    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105   101.903    inst_datapath/inst_memory/memory/inst/r_pc_reg[4]
  -------------------------------------------------------------------
                         required time                       -101.903    
                         arrival time                         102.085    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y27     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y27     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y26     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y26     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y24     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y24     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y23     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y23     inst_datapath/control_bd_i/instrDecode/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X66Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X66Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y99     inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y99     inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X67Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X66Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X66Y103    inst_datapath/control_bd_i/control_0/inst/r_flags_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y99     inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y99     inst_datapath/control_bd_i/control_0/inst/r_instructionFallingEdge_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  i_clk100

Setup :            0  Failing Endpoints,  Worst Slack        2.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@110.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.040ns  (logic 1.040ns (14.772%)  route 6.000ns (85.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 114.927 - 110.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 104.366 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.642   104.366    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   104.884 f  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/Q
                         net (fo=3, routed)           2.016   106.900    inst_datapath/inst_memory/memory/inst/r_instrImm_reg_n_0_[15]
    SLICE_X62Y99         LUT5 (Prop_lut5_I1_O)        0.124   107.024 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1/O
                         net (fo=4, routed)           0.515   107.539    inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124   107.663 f  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1/O
                         net (fo=9, routed)           0.589   108.252    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   108.376 f  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0/O
                         net (fo=6, routed)           1.170   109.546    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X67Y98         LUT2 (Prop_lut2_I0_O)        0.150   109.696 r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          1.710   111.406    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X68Y82         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   110.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.504   114.927    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X68Y82         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.000   114.927    
                         clock uncertainty           -0.665   114.262    
    SLICE_X68Y82         FDCE (Setup_fdce_C_D)       -0.269   113.993    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        113.993    
                         arrival time                        -111.406    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@110.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.069ns  (logic 1.014ns (14.345%)  route 6.055ns (85.655%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 115.006 - 110.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 104.366 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.642   104.366    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   104.884 r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/Q
                         net (fo=3, routed)           2.016   106.900    inst_datapath/inst_memory/memory/inst/r_instrImm_reg_n_0_[15]
    SLICE_X62Y99         LUT5 (Prop_lut5_I1_O)        0.124   107.024 f  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1/O
                         net (fo=4, routed)           0.515   107.539    inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124   107.663 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1/O
                         net (fo=9, routed)           0.589   108.252    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   108.376 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0/O
                         net (fo=6, routed)           1.170   109.546    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X67Y98         LUT2 (Prop_lut2_I0_O)        0.124   109.670 r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          1.764   111.435    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X74Y77         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   110.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.583   115.006    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y77         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                         clock pessimism              0.000   115.006    
                         clock uncertainty           -0.665   114.341    
    SLICE_X74Y77         FDCE (Setup_fdce_C_D)       -0.031   114.310    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        114.310    
                         arrival time                        -111.435    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@110.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.731ns  (logic 1.006ns (14.946%)  route 5.725ns (85.054%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 114.929 - 110.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 104.366 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.642   104.366    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   104.884 f  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/Q
                         net (fo=3, routed)           2.016   106.900    inst_datapath/inst_memory/memory/inst/r_instrImm_reg_n_0_[15]
    SLICE_X62Y99         LUT5 (Prop_lut5_I1_O)        0.124   107.024 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1/O
                         net (fo=4, routed)           0.515   107.539    inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124   107.663 f  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1/O
                         net (fo=9, routed)           0.589   108.252    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   108.376 f  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0/O
                         net (fo=6, routed)           0.964   109.340    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.116   109.456 r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          1.641   111.097    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X59Y61         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   110.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.506   114.929    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X59Y61         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                         clock pessimism              0.000   114.929    
                         clock uncertainty           -0.665   114.264    
    SLICE_X59Y61         FDCE (Setup_fdce_C_D)       -0.271   113.993    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        113.993    
                         arrival time                        -111.097    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@110.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        6.683ns  (logic 1.014ns (15.173%)  route 5.669ns (84.828%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 114.910 - 110.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 104.366 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.720   102.628    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.642   104.366    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   104.884 r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/Q
                         net (fo=3, routed)           2.016   106.900    inst_datapath/inst_memory/memory/inst/r_instrImm_reg_n_0_[15]
    SLICE_X62Y99         LUT5 (Prop_lut5_I1_O)        0.124   107.024 f  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1/O
                         net (fo=4, routed)           0.515   107.539    inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0_i_1_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124   107.663 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1/O
                         net (fo=9, routed)           0.589   108.252    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_1_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   108.376 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0/O
                         net (fo=6, routed)           0.964   109.340    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.124   109.464 r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          1.585   111.049    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X54Y74         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   110.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.487   114.910    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y74         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                         clock pessimism              0.000   114.910    
                         clock uncertainty           -0.665   114.245    
    SLICE_X54Y74         FDCE (Setup_fdce_C_D)       -0.031   114.214    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        114.214    
                         arrival time                        -111.049    
  -------------------------------------------------------------------
                         slack                                  3.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.656ns  (logic 0.299ns (18.053%)  route 1.357ns (81.947%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 102.022 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.567   101.528    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164   101.692 r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/Q
                         net (fo=2, routed)           0.149   101.842    inst_datapath/inst_memory/memory/inst/r_mar[8]
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.045   101.887 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2/O
                         net (fo=6, routed)           0.194   102.081    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I2_O)        0.045   102.126 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0/O
                         net (fo=6, routed)           0.234   102.359    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X67Y98         LUT2 (Prop_lut2_I1_O)        0.045   102.404 r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          0.780   103.185    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X74Y77         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699   101.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.857   102.022    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y77         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                         clock pessimism              0.000   102.022    
                         clock uncertainty            0.665   102.686    
    SLICE_X74Y77         FDCE (Hold_fdce_C_D)         0.059   102.745    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop
  -------------------------------------------------------------------
                         required time                       -102.745    
                         arrival time                         103.185    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.661ns  (logic 0.299ns (17.996%)  route 1.362ns (82.004%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 101.983 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.567   101.528    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164   101.692 r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/Q
                         net (fo=2, routed)           0.149   101.842    inst_datapath/inst_memory/memory/inst/r_mar[8]
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.045   101.887 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2/O
                         net (fo=6, routed)           0.194   102.081    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I2_O)        0.045   102.126 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0/O
                         net (fo=6, routed)           0.348   102.473    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.045   102.518 r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          0.671   103.190    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X54Y74         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699   101.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.818   101.983    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y74         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                         clock pessimism              0.000   101.983    
                         clock uncertainty            0.665   102.647    
    SLICE_X54Y74         FDCE (Hold_fdce_C_D)         0.059   102.706    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop
  -------------------------------------------------------------------
                         required time                       -102.706    
                         arrival time                         103.190    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.626ns  (logic 0.300ns (18.448%)  route 1.326ns (81.553%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 102.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.567   101.528    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164   101.692 r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/Q
                         net (fo=2, routed)           0.149   101.842    inst_datapath/inst_memory/memory/inst/r_mar[8]
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.045   101.887 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2/O
                         net (fo=6, routed)           0.194   102.081    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I2_O)        0.045   102.126 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0/O
                         net (fo=6, routed)           0.348   102.473    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.046   102.519 r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          0.635   103.155    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X59Y61         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699   101.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.000    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X59Y61         FDCE                                         r  inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                         clock pessimism              0.000   102.000    
                         clock uncertainty            0.665   102.664    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.004   102.668    inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop
  -------------------------------------------------------------------
                         required time                       -102.668    
                         arrival time                         103.155    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.673ns  (logic 0.302ns (18.054%)  route 1.371ns (81.946%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 101.997 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.266   100.936    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.567   101.528    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y99         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164   101.692 r  inst_datapath/inst_memory/memory/inst/r_mar_reg[8]/Q
                         net (fo=2, routed)           0.149   101.842    inst_datapath/inst_memory/memory/inst/r_mar[8]
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.045   101.887 r  inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2/O
                         net (fo=6, routed)           0.194   102.081    inst_datapath/inst_memory/memory/inst/o_ramAddress[16]_INST_0_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I2_O)        0.045   102.126 r  inst_datapath/inst_memory/memory/inst/o_ramCE_INST_0/O
                         net (fo=6, routed)           0.234   102.359    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X67Y98         LUT2 (Prop_lut2_I1_O)        0.048   102.407 r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          0.794   103.201    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X68Y82         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699   101.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.832   101.997    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X68Y82         FDCE                                         r  inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.000   101.997    
                         clock uncertainty            0.665   102.661    
    SLICE_X68Y82         FDCE (Hold_fdce_C_D)         0.008   102.669    inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_datapath/inst_memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                       -102.669    
                         arrival time                         103.201    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.484ns  (logic 2.819ns (51.407%)  route 2.665ns (48.593%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 103.966 - 100.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 95.278 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.676    95.278    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    97.732 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.665   100.397    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_1[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124   100.521 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.521    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I0_O)      0.241   100.762 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.000   100.762    inst_datapath/inst_memory/memory/inst/i_romData[8]
    SLICE_X62Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.506   103.966    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[8]/C
                         clock pessimism              0.000   103.966    
                         clock uncertainty           -0.665   103.301    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.113   103.414    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[8]
  -------------------------------------------------------------------
                         required time                        103.414    
                         arrival time                        -100.762    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.457ns  (logic 2.792ns (51.162%)  route 2.665ns (48.838%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 103.979 - 100.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 95.275 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.672    95.275    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    97.729 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.665   100.394    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_6[0]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124   100.518 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   100.518    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I1_O)      0.214   100.732 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.000   100.732    inst_datapath/inst_memory/memory/inst/i_romData[15]
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.519   103.979    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y90          FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]/C
                         clock pessimism              0.000   103.979    
                         clock uncertainty           -0.665   103.314    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.113   103.427    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[15]
  -------------------------------------------------------------------
                         required time                        103.427    
                         arrival time                        -100.732    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.380ns  (logic 2.787ns (51.805%)  route 2.593ns (48.195%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 103.980 - 100.000 ) 
    Source Clock Delay      (SCD):    5.291ns = ( 95.291 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.689    95.291    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    97.745 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.593   100.338    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_1[0]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124   100.462 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.462    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X8Y91          MUXF7 (Prop_muxf7_I0_O)      0.209   100.671 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.000   100.671    inst_datapath/inst_memory/memory/inst/i_romData[23]
    SLICE_X8Y91          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.520   103.980    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y91          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[7]/C
                         clock pessimism              0.000   103.980    
                         clock uncertainty           -0.665   103.315    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.113   103.428    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[7]
  -------------------------------------------------------------------
                         required time                        103.428    
                         arrival time                        -100.671    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.378ns  (logic 2.819ns (52.414%)  route 2.559ns (47.586%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 103.979 - 100.000 ) 
    Source Clock Delay      (SCD):    5.273ns = ( 95.273 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.671    95.273    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    97.727 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.559   100.286    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][6]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124   100.410 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.410    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I0_O)      0.241   100.651 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.000   100.651    inst_datapath/inst_memory/memory/inst/i_romData[21]
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.519   103.979    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/C
                         clock pessimism              0.000   103.979    
                         clock uncertainty           -0.665   103.314    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.113   103.427    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]
  -------------------------------------------------------------------
                         required time                        103.427    
                         arrival time                        -100.651    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.219ns  (logic 2.795ns (53.554%)  route 2.424ns (46.447%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 103.968 - 100.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 95.361 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.759    95.361    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    97.815 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.424   100.239    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_2[3]
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   100.363 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   100.363    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217   100.580 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000   100.580    inst_datapath/inst_memory/memory/inst/i_romData[9]
    SLICE_X63Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.508   103.968    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X63Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/C
                         clock pessimism              0.000   103.968    
                         clock uncertainty           -0.665   103.303    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.064   103.367    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]
  -------------------------------------------------------------------
                         required time                        103.367    
                         arrival time                        -100.580    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.301ns  (logic 2.787ns (52.571%)  route 2.514ns (47.429%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 95.278 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.676    95.278    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    97.732 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.514   100.247    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_1[6]
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.124   100.371 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.371    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0
    SLICE_X62Y91         MUXF7 (Prop_muxf7_I0_O)      0.209   100.580 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           0.000   100.580    inst_datapath/inst_memory/memory/inst/i_romData[12]
    SLICE_X62Y91         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.507   103.967    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y91         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[12]/C
                         clock pessimism              0.000   103.967    
                         clock uncertainty           -0.665   103.302    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.113   103.415    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[12]
  -------------------------------------------------------------------
                         required time                        103.415    
                         arrival time                        -100.580    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.244ns  (logic 2.790ns (53.204%)  route 2.454ns (46.796%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 103.966 - 100.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 95.278 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.676    95.278    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    97.732 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.454   100.186    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_1[0]
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124   100.310 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.310    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X63Y90         MUXF7 (Prop_muxf7_I0_O)      0.212   100.522 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000   100.522    inst_datapath/inst_memory/memory/inst/i_romData[6]
    SLICE_X63Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.506   103.966    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X63Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/C
                         clock pessimism              0.000   103.966    
                         clock uncertainty           -0.665   103.301    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.064   103.365    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]
  -------------------------------------------------------------------
                         required time                        103.365    
                         arrival time                        -100.522    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.213ns  (logic 2.792ns (53.558%)  route 2.421ns (46.442%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 103.966 - 100.000 ) 
    Source Clock Delay      (SCD):    5.357ns = ( 95.357 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.755    95.357    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    97.811 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.421   100.232    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_4[4]
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124   100.356 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   100.356    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214   100.570 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000   100.570    inst_datapath/inst_memory/memory/inst/i_romData[10]
    SLICE_X62Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.506   103.966    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[10]/C
                         clock pessimism              0.000   103.966    
                         clock uncertainty           -0.665   103.301    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.113   103.414    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[10]
  -------------------------------------------------------------------
                         required time                        103.414    
                         arrival time                        -100.570    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.199ns  (logic 2.787ns (53.601%)  route 2.412ns (46.399%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 103.968 - 100.000 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 95.360 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.758    95.360    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    97.814 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.412   100.227    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.124   100.351 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   100.351    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I0_O)      0.209   100.560 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000   100.560    inst_datapath/inst_memory/memory/inst/i_romData[11]
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.508   103.968    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/C
                         clock pessimism              0.000   103.968    
                         clock uncertainty           -0.665   103.303    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.113   103.416    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]
  -------------------------------------------------------------------
                         required time                        103.416    
                         arrival time                        -100.560    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@90.000ns)
  Data Path Delay:        5.276ns  (logic 2.825ns (53.546%)  route 2.451ns (46.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 103.980 - 100.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 95.288 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    90.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.686    95.288    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    97.742 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.451   100.193    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_4[7]
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124   100.317 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   100.317    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_2_n_0
    SLICE_X8Y92          MUXF7 (Prop_muxf7_I1_O)      0.247   100.564 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=1, routed)           0.000   100.564    inst_datapath/inst_memory/memory/inst/i_romData[22]
    SLICE_X8Y92          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.638   102.369    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  inst_memory_i_10/O
                         net (fo=144, routed)         1.520   103.980    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y92          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/C
                         clock pessimism              0.000   103.980    
                         clock uncertainty           -0.665   103.315    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.113   103.428    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]
  -------------------------------------------------------------------
                         required time                        103.428    
                         arrival time                        -100.564    
  -------------------------------------------------------------------
                         slack                                  2.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.420ns  (logic 0.585ns (41.211%)  route 0.835ns (58.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 101.531 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.611   101.531    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585   102.116 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.835   102.950    inst_datapath/inst_memory/memory/inst/i_romData[2]
    SLICE_X36Y112        FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.833   102.120    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X36Y112        FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[2]/C
                         clock pessimism              0.000   102.120    
                         clock uncertainty            0.665   102.785    
    SLICE_X36Y112        FDRE (Hold_fdre_C_D)         0.070   102.855    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[2]
  -------------------------------------------------------------------
                         required time                       -102.855    
                         arrival time                         102.950    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.536ns  (logic 0.703ns (45.756%)  route 0.833ns (54.244%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 102.129 - 100.000 ) 
    Source Clock Delay      (SCD):    1.537ns = ( 101.537 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.617   101.537    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585   102.122 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.833   102.955    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_1[6]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045   103.000 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   103.000    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I0_O)      0.073   103.073 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.000   103.073    inst_datapath/inst_memory/memory/inst/i_romData[21]
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.842   102.129    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]/C
                         clock pessimism              0.000   102.129    
                         clock uncertainty            0.665   102.794    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.134   102.928    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[5]
  -------------------------------------------------------------------
                         required time                       -102.928    
                         arrival time                         103.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.548ns  (logic 0.694ns (44.846%)  route 0.854ns (55.154%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 102.129 - 100.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 101.530 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.610   101.530    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   102.115 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.854   102.968    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_3[4]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.045   103.013 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   103.013    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.064   103.077 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           0.000   103.077    inst_datapath/inst_memory/memory/inst/i_romData[19]
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.842   102.129    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y89          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[3]/C
                         clock pessimism              0.000   102.129    
                         clock uncertainty            0.665   102.794    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.134   102.928    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[3]
  -------------------------------------------------------------------
                         required time                       -102.928    
                         arrival time                         103.077    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.544ns  (logic 0.703ns (45.536%)  route 0.841ns (54.464%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 102.130 - 100.000 ) 
    Source Clock Delay      (SCD):    1.537ns = ( 101.537 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.617   101.537    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   102.122 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.841   102.963    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_1[7]
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.045   103.008 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   103.008    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y92          MUXF7 (Prop_muxf7_I0_O)      0.073   103.081 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=1, routed)           0.000   103.081    inst_datapath/inst_memory/memory/inst/i_romData[22]
    SLICE_X8Y92          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.843   102.130    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y92          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]/C
                         clock pessimism              0.000   102.130    
                         clock uncertainty            0.665   102.795    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.134   102.929    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[6]
  -------------------------------------------------------------------
                         required time                       -102.929    
                         arrival time                         103.081    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.551ns  (logic 0.692ns (44.616%)  route 0.859ns (55.384%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.605   101.525    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585   102.110 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.859   102.969    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13][5]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045   103.014 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   103.014    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I0_O)      0.062   103.076 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000   103.076    inst_datapath/inst_memory/memory/inst/i_romData[11]
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.837   102.124    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]/C
                         clock pessimism              0.000   102.124    
                         clock uncertainty            0.665   102.789    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.134   102.923    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[11]
  -------------------------------------------------------------------
                         required time                       -102.923    
                         arrival time                         103.076    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.521ns  (logic 0.705ns (46.352%)  route 0.816ns (53.648%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 101.558 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.638   101.558    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   102.143 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.816   102.959    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_2[7]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.045   103.004 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   103.004    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.075   103.079 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.000   103.079    inst_datapath/inst_memory/memory/inst/i_romData[13]
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.837   102.124    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X62Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[13]/C
                         clock pessimism              0.000   102.124    
                         clock uncertainty            0.665   102.789    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.134   102.923    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[13]
  -------------------------------------------------------------------
                         required time                       -102.923    
                         arrival time                         103.079    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.494ns  (logic 0.692ns (46.325%)  route 0.802ns (53.675%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 101.557 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.637   101.557    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585   102.142 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.802   102.944    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.045   102.989 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   102.989    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X63Y90         MUXF7 (Prop_muxf7_I0_O)      0.062   103.051 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000   103.051    inst_datapath/inst_memory/memory/inst/i_romData[6]
    SLICE_X63Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.836   102.123    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X63Y90         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]/C
                         clock pessimism              0.000   102.123    
                         clock uncertainty            0.665   102.788    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105   102.893    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[6]
  -------------------------------------------------------------------
                         required time                       -102.893    
                         arrival time                         103.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.554ns  (logic 0.705ns (45.367%)  route 0.849ns (54.633%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 102.131 - 100.000 ) 
    Source Clock Delay      (SCD):    1.535ns = ( 101.535 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.615   101.535    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585   102.120 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.849   102.969    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_4[5]
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.045   103.014 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   103.014    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I1_O)      0.075   103.089 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.000   103.089    inst_datapath/inst_memory/memory/inst/i_romData[20]
    SLICE_X8Y93          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.844   102.131    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y93          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[4]/C
                         clock pessimism              0.000   102.131    
                         clock uncertainty            0.665   102.796    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.134   102.930    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[4]
  -------------------------------------------------------------------
                         required time                       -102.930    
                         arrival time                         103.089    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/o_instrCode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.564ns  (logic 0.692ns (44.243%)  route 0.872ns (55.757%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 102.131 - 100.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.605   101.525    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585   102.110 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.872   102.982    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][3]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.045   103.027 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   103.027    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.062   103.089 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           0.000   103.089    inst_datapath/inst_memory/memory/inst/i_romData[18]
    SLICE_X8Y93          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.844   102.131    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X8Y93          FDRE                                         r  inst_datapath/inst_memory/memory/inst/o_instrCode_reg[2]/C
                         clock pessimism              0.000   102.131    
                         clock uncertainty            0.665   102.796    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.134   102.930    inst_datapath/inst_memory/memory/inst/o_instrCode_reg[2]
  -------------------------------------------------------------------
                         required time                       -102.930    
                         arrival time                         103.089    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - i_clk100 rise@100.000ns)
  Data Path Delay:        1.528ns  (logic 0.692ns (45.284%)  route 0.836ns (54.716%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000   100.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.605   101.525    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585   102.110 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.836   102.946    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13][3]
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.045   102.991 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   102.991    inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I0_O)      0.062   103.053 r  inst_datapath/inst_memory/instrRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000   103.053    inst_datapath/inst_memory/memory/inst/i_romData[9]
    SLICE_X63Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=63, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  inst_memory_i_32/O
                         net (fo=1, routed)           0.299   101.259    inst_memory_i_32_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  inst_memory_i_10/O
                         net (fo=144, routed)         0.837   102.124    inst_datapath/inst_memory/memory/inst/i_clk
    SLICE_X63Y93         FDRE                                         r  inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]/C
                         clock pessimism              0.000   102.124    
                         clock uncertainty            0.665   102.789    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.105   102.894    inst_datapath/inst_memory/memory/inst/r_instrImm_reg[9]
  -------------------------------------------------------------------
                         required time                       -102.894    
                         arrival time                         103.053    
  -------------------------------------------------------------------
                         slack                                  0.159    





