ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 05, 2020 at 01:41:18 CST
ncverilog
	if_id_rst_controller_rtl.sv
	-c
file: if_id_rst_controller_rtl.sv
	module worklib.id_exe_rst_controller:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.id_exe_rst_controller:sv <0x6bc2f144>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  1       1
		Registers:                1       1
		Always blocks:            1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.id_exe_rst_controller:sv
TOOL:	ncverilog	15.20-s039: Exiting on Oct 05, 2020 at 01:41:18 CST  (total: 00:00:00)
