{"sha": "e2b691c4204110d08206dcc304c9fba56e88b89b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTJiNjkxYzQyMDQxMTBkMDgyMDZkY2MzMDRjOWZiYTU2ZTg4Yjg5Yg==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2016-01-28T11:45:06Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2016-01-28T11:45:06Z"}, "message": "Several instructions disassemble a zero immediate as wzr/xzr due to using a register operand in the disassembly.\n\nSeveral instructions disassemble a zero immediate as wzr/xzr due to\nusing a register operand in the disassembly.  Avoid this by removing\nthe register operand.\n\n2016-01-28  Wilco Dijkstra  <wdijkstr@arm.com>\n\n\t* config/aarch64/aarch64.md (ccmp<mode>): Disassemble\n\timmediate as %1.\n\t(add<mode>3_compare0): Likewise.\n\t(addsi3_compare0_uxtw): Likewise.\n\t(add<mode>3nr_compare0): Likewise.\n\t(compare_neg<mode>): Likewise.\n\t(<optab><mode>3): Likewise.\n\nFrom-SVN: r232921", "tree": {"sha": "9829b46a0efe095f8cc7d52646014d5878b7e17f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9829b46a0efe095f8cc7d52646014d5878b7e17f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e2b691c4204110d08206dcc304c9fba56e88b89b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e2b691c4204110d08206dcc304c9fba56e88b89b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e2b691c4204110d08206dcc304c9fba56e88b89b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e2b691c4204110d08206dcc304c9fba56e88b89b/comments", "author": null, "committer": null, "parents": [{"sha": "f4d7b52072dba04161a95a36f1574820e3339147", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4d7b52072dba04161a95a36f1574820e3339147", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f4d7b52072dba04161a95a36f1574820e3339147"}], "stats": {"total": 22, "additions": 16, "deletions": 6}, "files": [{"sha": "99f2bdb32d75b4d54a72d30504b1850326dcee49", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e2b691c4204110d08206dcc304c9fba56e88b89b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e2b691c4204110d08206dcc304c9fba56e88b89b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e2b691c4204110d08206dcc304c9fba56e88b89b", "patch": "@@ -1,3 +1,13 @@\n+2016-01-28  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/aarch64/aarch64.md (ccmp<mode>): Disassemble\n+\timmediate as %1.\n+\t(add<mode>3_compare0): Likewise.\n+\t(addsi3_compare0_uxtw): Likewise.\n+\t(add<mode>3nr_compare0): Likewise.\n+\t(compare_neg<mode>): Likewise.\n+\t(<optab><mode>3): Likewise.\n+\n 2016-01-28  Ilya Enkovich  <enkovich.gnu@gmail.com>\n \n \t* tree-vect-stmts.c (vectorizable_comparison): Add"}, {"sha": "5d35261bfbea0f1d8fb310f1daa4fb2bcbb92804", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e2b691c4204110d08206dcc304c9fba56e88b89b/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e2b691c4204110d08206dcc304c9fba56e88b89b/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=e2b691c4204110d08206dcc304c9fba56e88b89b", "patch": "@@ -285,7 +285,7 @@\n   \"\"\n   \"@\n    ccmp\\\\t%<w>2, %<w>3, %k5, %m4\n-   ccmp\\\\t%<w>2, %<w>3, %k5, %m4\n+   ccmp\\\\t%<w>2, %3, %k5, %m4\n    ccmn\\\\t%<w>2, #%n3, %k5, %m4\"\n   [(set_attr \"type\" \"alus_sreg,alus_imm,alus_imm\")]\n )\n@@ -1733,7 +1733,7 @@\n   \"\"\n   \"@\n   adds\\\\t%<w>0, %<w>1, %<w>2\n-  adds\\\\t%<w>0, %<w>1, %<w>2\n+  adds\\\\t%<w>0, %<w>1, %2\n   subs\\\\t%<w>0, %<w>1, #%n2\"\n   [(set_attr \"type\" \"alus_sreg,alus_imm,alus_imm\")]\n )\n@@ -1750,7 +1750,7 @@\n   \"\"\n   \"@\n   adds\\\\t%w0, %w1, %w2\n-  adds\\\\t%w0, %w1, %w2\n+  adds\\\\t%w0, %w1, %2\n   subs\\\\t%w0, %w1, #%n2\"\n   [(set_attr \"type\" \"alus_sreg,alus_imm,alus_imm\")]\n )\n@@ -1932,7 +1932,7 @@\n   \"\"\n   \"@\n   cmn\\\\t%<w>0, %<w>1\n-  cmn\\\\t%<w>0, %<w>1\n+  cmn\\\\t%<w>0, %1\n   cmp\\\\t%<w>0, #%n1\"\n   [(set_attr \"type\" \"alus_sreg,alus_imm,alus_imm\")]\n )\n@@ -2878,7 +2878,7 @@\n   \"\"\n   \"@\n    cmp\\\\t%<w>0, %<w>1\n-   cmp\\\\t%<w>0, %<w>1\n+   cmp\\\\t%<w>0, %1\n    cmn\\\\t%<w>0, #%n1\"\n   [(set_attr \"type\" \"alus_sreg,alus_imm,alus_imm\")]\n )\n@@ -3312,7 +3312,7 @@\n   \"\"\n   \"@\n   <logical>\\\\t%<w>0, %<w>1, %<w>2\n-  <logical>\\\\t%<w>0, %<w>1, %<w>2\n+  <logical>\\\\t%<w>0, %<w>1, %2\n   <logical>\\\\t%0.<Vbtype>, %1.<Vbtype>, %2.<Vbtype>\"\n   [(set_attr \"type\" \"logic_reg,logic_imm,neon_logic\")\n    (set_attr \"simd\" \"*,*,yes\")]"}]}