============================================================
   Tang Dynasty, V4.5.12854
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12854/bin/td.exe
   Built at =   16:24:33 Jun 28 2019
   Run by =     DELL
   Run Date =   Fri Aug  9 16:10:24 2019

   Run on =     DELL-PC
============================================================
RUN-1002 : start command "open_project game.al"
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142597s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (98.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534848
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 414198, overlap = 18
PHY-3002 : Step(2): len = 317084, overlap = 18
PHY-3002 : Step(3): len = 285564, overlap = 15.75
PHY-3002 : Step(4): len = 251805, overlap = 15.75
PHY-3002 : Step(5): len = 224940, overlap = 13.5
PHY-3002 : Step(6): len = 213498, overlap = 15.75
PHY-3002 : Step(7): len = 207315, overlap = 13.5
PHY-3002 : Step(8): len = 197091, overlap = 15.75
PHY-3002 : Step(9): len = 184661, overlap = 15.75
PHY-3002 : Step(10): len = 178414, overlap = 15.75
PHY-3002 : Step(11): len = 140706, overlap = 20.25
PHY-3002 : Step(12): len = 124613, overlap = 19.75
PHY-3002 : Step(13): len = 115591, overlap = 18.5
PHY-3002 : Step(14): len = 113536, overlap = 22
PHY-3002 : Step(15): len = 110991, overlap = 22.25
PHY-3002 : Step(16): len = 106918, overlap = 23.5
PHY-3002 : Step(17): len = 100236, overlap = 28.25
PHY-3002 : Step(18): len = 96154.3, overlap = 31.25
PHY-3002 : Step(19): len = 93279.3, overlap = 29.5
PHY-3002 : Step(20): len = 86212.4, overlap = 35.75
PHY-3002 : Step(21): len = 80835.8, overlap = 35.25
PHY-3002 : Step(22): len = 78568.3, overlap = 40.5
PHY-3002 : Step(23): len = 75764, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.73121e-05
PHY-3002 : Step(24): len = 76882.5, overlap = 41
PHY-3002 : Step(25): len = 77153.3, overlap = 35.5
PHY-3002 : Step(26): len = 75969.5, overlap = 32.5
PHY-3002 : Step(27): len = 73746.3, overlap = 31
PHY-3002 : Step(28): len = 71351, overlap = 29
PHY-3002 : Step(29): len = 69180.5, overlap = 22.75
PHY-3002 : Step(30): len = 68265.5, overlap = 21.5
PHY-3002 : Step(31): len = 62274.7, overlap = 25
PHY-3002 : Step(32): len = 60570.5, overlap = 27.75
PHY-3002 : Step(33): len = 59305.8, overlap = 26
PHY-3002 : Step(34): len = 57737.5, overlap = 22.5
PHY-3002 : Step(35): len = 56913.4, overlap = 25.5
PHY-3002 : Step(36): len = 55964.6, overlap = 24.75
PHY-3002 : Step(37): len = 54201.2, overlap = 31.5
PHY-3002 : Step(38): len = 53717.2, overlap = 29
PHY-3002 : Step(39): len = 52777.1, overlap = 24.75
PHY-3002 : Step(40): len = 52064.9, overlap = 29.75
PHY-3002 : Step(41): len = 51481.5, overlap = 30.25
PHY-3002 : Step(42): len = 50388.9, overlap = 31
PHY-3002 : Step(43): len = 49833.8, overlap = 32.75
PHY-3002 : Step(44): len = 49008.7, overlap = 34.75
PHY-3002 : Step(45): len = 48431.9, overlap = 33
PHY-3002 : Step(46): len = 48071.3, overlap = 29
PHY-3002 : Step(47): len = 47725.5, overlap = 26.5
PHY-3002 : Step(48): len = 47363.7, overlap = 29
PHY-3002 : Step(49): len = 46848.7, overlap = 31
PHY-3002 : Step(50): len = 46555.8, overlap = 32.75
PHY-3002 : Step(51): len = 46001.6, overlap = 34.75
PHY-3002 : Step(52): len = 45448.1, overlap = 34.75
PHY-3002 : Step(53): len = 45079, overlap = 34.25
PHY-3002 : Step(54): len = 44702.4, overlap = 34.5
PHY-3002 : Step(55): len = 44536.9, overlap = 31.5
PHY-3002 : Step(56): len = 44256.5, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154624
PHY-3002 : Step(57): len = 44420.5, overlap = 31
PHY-3002 : Step(58): len = 44925.5, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309248
PHY-3002 : Step(59): len = 45072.5, overlap = 30.5
PHY-3002 : Step(60): len = 45659.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007967s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (195.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16061e-06
PHY-3002 : Step(61): len = 48622.4, overlap = 36
PHY-3002 : Step(62): len = 47201.4, overlap = 37.25
PHY-3002 : Step(63): len = 45275.3, overlap = 39.25
PHY-3002 : Step(64): len = 42903.7, overlap = 41.5
PHY-3002 : Step(65): len = 41237, overlap = 45
PHY-3002 : Step(66): len = 39944.5, overlap = 47.25
PHY-3002 : Step(67): len = 39090.5, overlap = 49.25
PHY-3002 : Step(68): len = 38255.6, overlap = 50
PHY-3002 : Step(69): len = 37497, overlap = 49.5
PHY-3002 : Step(70): len = 36688.6, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32121e-06
PHY-3002 : Step(71): len = 36727, overlap = 48.75
PHY-3002 : Step(72): len = 36869.5, overlap = 48.25
PHY-3002 : Step(73): len = 36900.7, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59497e-05
PHY-3002 : Step(74): len = 37748.4, overlap = 48
PHY-3002 : Step(75): len = 39003.9, overlap = 47.5
PHY-3002 : Step(76): len = 38913.7, overlap = 47.75
PHY-3002 : Step(77): len = 39214.6, overlap = 47.75
PHY-3002 : Step(78): len = 39402.8, overlap = 47.75
PHY-3002 : Step(79): len = 39736, overlap = 45.25
PHY-3002 : Step(80): len = 39921, overlap = 41
PHY-3002 : Step(81): len = 39733.4, overlap = 40.25
PHY-3002 : Step(82): len = 39695.9, overlap = 39
PHY-3002 : Step(83): len = 39716.6, overlap = 38.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.18993e-05
PHY-3002 : Step(84): len = 40064.8, overlap = 36.75
PHY-3002 : Step(85): len = 40581, overlap = 34.25
PHY-3002 : Step(86): len = 41543.2, overlap = 34
PHY-3002 : Step(87): len = 42057.7, overlap = 34
PHY-3002 : Step(88): len = 42040.4, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.37986e-05
PHY-3002 : Step(89): len = 42521.2, overlap = 31.75
PHY-3002 : Step(90): len = 42521.2, overlap = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05031e-05
PHY-3002 : Step(91): len = 42538.8, overlap = 49.5
PHY-3002 : Step(92): len = 42821.7, overlap = 45.75
PHY-3002 : Step(93): len = 42662.1, overlap = 44.5
PHY-3002 : Step(94): len = 42697.3, overlap = 43.75
PHY-3002 : Step(95): len = 42716.8, overlap = 42
PHY-3002 : Step(96): len = 42288.8, overlap = 42.75
PHY-3002 : Step(97): len = 41835.5, overlap = 45.25
PHY-3002 : Step(98): len = 41638.2, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10062e-05
PHY-3002 : Step(99): len = 41989, overlap = 43.25
PHY-3002 : Step(100): len = 42558, overlap = 42.75
PHY-3002 : Step(101): len = 43159.8, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20125e-05
PHY-3002 : Step(102): len = 44054.1, overlap = 36.75
PHY-3002 : Step(103): len = 45081.8, overlap = 33.25
PHY-3002 : Step(104): len = 45817.9, overlap = 32.5
PHY-3002 : Step(105): len = 46176.4, overlap = 32.5
PHY-3002 : Step(106): len = 46330.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059524s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (26.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339525
PHY-3002 : Step(107): len = 59538.7, overlap = 10.5
PHY-3002 : Step(108): len = 56474.2, overlap = 14.25
PHY-3002 : Step(109): len = 54654.3, overlap = 20.5
PHY-3002 : Step(110): len = 53206.3, overlap = 26.75
PHY-3002 : Step(111): len = 52135.1, overlap = 28.5
PHY-3002 : Step(112): len = 51678.8, overlap = 30.25
PHY-3002 : Step(113): len = 51423.1, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000679051
PHY-3002 : Step(114): len = 52113.9, overlap = 31.5
PHY-3002 : Step(115): len = 52558.7, overlap = 30.75
PHY-3002 : Step(116): len = 52634.6, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013581
PHY-3002 : Step(117): len = 52913.6, overlap = 31
PHY-3002 : Step(118): len = 53233, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008512s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (183.3%)

PHY-3001 : Legalized: Len = 57509.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 57583.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.631447s wall, 3.276021s user + 0.936006s system = 4.212027s CPU (160.1%)

RUN-1004 : used memory is 255 MB, reserved memory is 211 MB, peak memory is 255 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 651 to 503
PHY-1001 : Pin misalignment score is improved from 503 to 494
PHY-1001 : Pin misalignment score is improved from 494 to 493
PHY-1001 : Pin misalignment score is improved from 493 to 493
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 506 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 14 to 0
PHY-1001 : End pin swap;  0.251599s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (99.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66096, over cnt = 217(0%), over = 307, worst = 15
PHY-1002 : len = 67056, over cnt = 98(0%), over = 127, worst = 5
PHY-1002 : len = 67288, over cnt = 86(0%), over = 98, worst = 2
PHY-1002 : len = 68736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global routing;  0.098928s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (126.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.068661s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (113.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 154192, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 1.234117s wall, 1.482009s user + 0.093601s system = 1.575610s CPU (127.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153024, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.054461s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (85.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153072
PHY-1001 : End DR Iter 2; 0.024562s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (127.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.135289s wall, 7.098045s user + 0.530403s system = 7.628449s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.562647s wall, 7.550448s user + 0.577204s system = 8.127652s CPU (107.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 348 MB, peak memory is 709 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13975
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 758 valid insts, and 39779 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  2.969789s wall, 7.488048s user + 0.015600s system = 7.503648s CPU (252.7%)

RUN-1004 : used memory is 396 MB, reserved memory is 356 MB, peak memory is 709 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.562745s wall, 1.513210s user + 0.109201s system = 1.622410s CPU (103.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 458 MB, peak memory is 709 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.983169s wall, 0.717605s user + 1.419609s system = 2.137214s CPU (30.6%)

RUN-1004 : used memory is 531 MB, reserved memory is 486 MB, peak memory is 709 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.398240s wall, 2.355615s user + 1.684811s system = 4.040426s CPU (43.0%)

RUN-1004 : used memory is 401 MB, reserved memory is 358 MB, peak memory is 709 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-8007 ERROR: cannot open file 'rom.o' in sources/rtl/mcu/rom.v(46)
HDL-1007 : module 'rom' remains a black box, due to errors in its contents in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-8007 ERROR: rom(Len=4096) is a black box in sources/rtl/mcu/rom.v(22)
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-8007 ERROR: cannot open file '/sources/rtl/mcu/rom.o' in sources/rtl/mcu/rom.v(46)
HDL-1007 : module 'rom' remains a black box, due to errors in its contents in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-8007 ERROR: rom(Len=4096) is a black box in sources/rtl/mcu/rom.v(22)
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-8007 ERROR: cannot open file '/sources/rtl/mcu/rom.o' in sources/rtl/mcu/rom.v(46)
HDL-1007 : module 'rom' remains a black box, due to errors in its contents in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-8007 ERROR: rom(Len=4096) is a black box in sources/rtl/mcu/rom.v(22)
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea game_gate.area" in  1.014559s wall, 1.029607s user + 0.140401s system = 1.170008s CPU (115.3%)

RUN-1004 : used memory is 345 MB, reserved memory is 315 MB, peak memory is 709 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.159484s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (107.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534848
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(119): len = 414198, overlap = 18
PHY-3002 : Step(120): len = 317084, overlap = 18
PHY-3002 : Step(121): len = 285564, overlap = 15.75
PHY-3002 : Step(122): len = 251805, overlap = 15.75
PHY-3002 : Step(123): len = 224940, overlap = 13.5
PHY-3002 : Step(124): len = 213498, overlap = 15.75
PHY-3002 : Step(125): len = 207315, overlap = 13.5
PHY-3002 : Step(126): len = 197091, overlap = 15.75
PHY-3002 : Step(127): len = 184661, overlap = 15.75
PHY-3002 : Step(128): len = 178414, overlap = 15.75
PHY-3002 : Step(129): len = 140706, overlap = 20.25
PHY-3002 : Step(130): len = 124613, overlap = 19.75
PHY-3002 : Step(131): len = 115591, overlap = 18.5
PHY-3002 : Step(132): len = 113536, overlap = 22
PHY-3002 : Step(133): len = 110991, overlap = 22.25
PHY-3002 : Step(134): len = 106918, overlap = 23.5
PHY-3002 : Step(135): len = 100236, overlap = 28.25
PHY-3002 : Step(136): len = 96154.3, overlap = 31.25
PHY-3002 : Step(137): len = 93279.3, overlap = 29.5
PHY-3002 : Step(138): len = 86212.4, overlap = 35.75
PHY-3002 : Step(139): len = 80835.8, overlap = 35.25
PHY-3002 : Step(140): len = 78568.3, overlap = 40.5
PHY-3002 : Step(141): len = 75764, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.73121e-05
PHY-3002 : Step(142): len = 76882.5, overlap = 41
PHY-3002 : Step(143): len = 77153.3, overlap = 35.5
PHY-3002 : Step(144): len = 75969.5, overlap = 32.5
PHY-3002 : Step(145): len = 73746.3, overlap = 31
PHY-3002 : Step(146): len = 71351, overlap = 29
PHY-3002 : Step(147): len = 69180.5, overlap = 22.75
PHY-3002 : Step(148): len = 68265.5, overlap = 21.5
PHY-3002 : Step(149): len = 62274.7, overlap = 25
PHY-3002 : Step(150): len = 60570.5, overlap = 27.75
PHY-3002 : Step(151): len = 59305.8, overlap = 26
PHY-3002 : Step(152): len = 57737.5, overlap = 22.5
PHY-3002 : Step(153): len = 56913.4, overlap = 25.5
PHY-3002 : Step(154): len = 55964.6, overlap = 24.75
PHY-3002 : Step(155): len = 54201.2, overlap = 31.5
PHY-3002 : Step(156): len = 53717.2, overlap = 29
PHY-3002 : Step(157): len = 52777.1, overlap = 24.75
PHY-3002 : Step(158): len = 52064.9, overlap = 29.75
PHY-3002 : Step(159): len = 51481.5, overlap = 30.25
PHY-3002 : Step(160): len = 50388.9, overlap = 31
PHY-3002 : Step(161): len = 49833.8, overlap = 32.75
PHY-3002 : Step(162): len = 49008.7, overlap = 34.75
PHY-3002 : Step(163): len = 48431.9, overlap = 33
PHY-3002 : Step(164): len = 48071.3, overlap = 29
PHY-3002 : Step(165): len = 47725.5, overlap = 26.5
PHY-3002 : Step(166): len = 47363.7, overlap = 29
PHY-3002 : Step(167): len = 46848.7, overlap = 31
PHY-3002 : Step(168): len = 46555.8, overlap = 32.75
PHY-3002 : Step(169): len = 46001.6, overlap = 34.75
PHY-3002 : Step(170): len = 45448.1, overlap = 34.75
PHY-3002 : Step(171): len = 45079, overlap = 34.25
PHY-3002 : Step(172): len = 44702.4, overlap = 34.5
PHY-3002 : Step(173): len = 44536.9, overlap = 31.5
PHY-3002 : Step(174): len = 44256.5, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154624
PHY-3002 : Step(175): len = 44420.5, overlap = 31
PHY-3002 : Step(176): len = 44925.5, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309248
PHY-3002 : Step(177): len = 45072.5, overlap = 30.5
PHY-3002 : Step(178): len = 45659.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008068s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (193.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16061e-06
PHY-3002 : Step(179): len = 48622.4, overlap = 36
PHY-3002 : Step(180): len = 47201.4, overlap = 37.25
PHY-3002 : Step(181): len = 45275.3, overlap = 39.25
PHY-3002 : Step(182): len = 42903.7, overlap = 41.5
PHY-3002 : Step(183): len = 41237, overlap = 45
PHY-3002 : Step(184): len = 39944.5, overlap = 47.25
PHY-3002 : Step(185): len = 39090.5, overlap = 49.25
PHY-3002 : Step(186): len = 38255.6, overlap = 50
PHY-3002 : Step(187): len = 37497, overlap = 49.5
PHY-3002 : Step(188): len = 36688.6, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32121e-06
PHY-3002 : Step(189): len = 36727, overlap = 48.75
PHY-3002 : Step(190): len = 36869.5, overlap = 48.25
PHY-3002 : Step(191): len = 36900.7, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59497e-05
PHY-3002 : Step(192): len = 37748.4, overlap = 48
PHY-3002 : Step(193): len = 39003.9, overlap = 47.5
PHY-3002 : Step(194): len = 38913.7, overlap = 47.75
PHY-3002 : Step(195): len = 39214.6, overlap = 47.75
PHY-3002 : Step(196): len = 39402.8, overlap = 47.75
PHY-3002 : Step(197): len = 39736, overlap = 45.25
PHY-3002 : Step(198): len = 39921, overlap = 41
PHY-3002 : Step(199): len = 39733.4, overlap = 40.25
PHY-3002 : Step(200): len = 39695.9, overlap = 39
PHY-3002 : Step(201): len = 39716.6, overlap = 38.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.18993e-05
PHY-3002 : Step(202): len = 40064.8, overlap = 36.75
PHY-3002 : Step(203): len = 40581, overlap = 34.25
PHY-3002 : Step(204): len = 41543.2, overlap = 34
PHY-3002 : Step(205): len = 42057.7, overlap = 34
PHY-3002 : Step(206): len = 42040.4, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.37986e-05
PHY-3002 : Step(207): len = 42521.2, overlap = 31.75
PHY-3002 : Step(208): len = 42521.2, overlap = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05031e-05
PHY-3002 : Step(209): len = 42538.8, overlap = 49.5
PHY-3002 : Step(210): len = 42821.7, overlap = 45.75
PHY-3002 : Step(211): len = 42662.1, overlap = 44.5
PHY-3002 : Step(212): len = 42697.3, overlap = 43.75
PHY-3002 : Step(213): len = 42716.8, overlap = 42
PHY-3002 : Step(214): len = 42288.8, overlap = 42.75
PHY-3002 : Step(215): len = 41835.5, overlap = 45.25
PHY-3002 : Step(216): len = 41638.2, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10062e-05
PHY-3002 : Step(217): len = 41989, overlap = 43.25
PHY-3002 : Step(218): len = 42558, overlap = 42.75
PHY-3002 : Step(219): len = 43159.8, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20125e-05
PHY-3002 : Step(220): len = 44054.1, overlap = 36.75
PHY-3002 : Step(221): len = 45081.8, overlap = 33.25
PHY-3002 : Step(222): len = 45817.9, overlap = 32.5
PHY-3002 : Step(223): len = 46176.4, overlap = 32.5
PHY-3002 : Step(224): len = 46330.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060287s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (103.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339525
PHY-3002 : Step(225): len = 59538.7, overlap = 10.5
PHY-3002 : Step(226): len = 56474.2, overlap = 14.25
PHY-3002 : Step(227): len = 54654.3, overlap = 20.5
PHY-3002 : Step(228): len = 53206.3, overlap = 26.75
PHY-3002 : Step(229): len = 52135.1, overlap = 28.5
PHY-3002 : Step(230): len = 51678.8, overlap = 30.25
PHY-3002 : Step(231): len = 51423.1, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000679051
PHY-3002 : Step(232): len = 52113.9, overlap = 31.5
PHY-3002 : Step(233): len = 52558.7, overlap = 30.75
PHY-3002 : Step(234): len = 52634.6, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013581
PHY-3002 : Step(235): len = 52913.6, overlap = 31
PHY-3002 : Step(236): len = 53233, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008020s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (389.0%)

PHY-3001 : Legalized: Len = 57509.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 57583.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.761411s wall, 3.868825s user + 0.920406s system = 4.789231s CPU (173.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 342 MB, peak memory is 709 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 651 to 503
PHY-1001 : Pin misalignment score is improved from 503 to 494
PHY-1001 : Pin misalignment score is improved from 494 to 493
PHY-1001 : Pin misalignment score is improved from 493 to 493
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 506 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 14 to 0
PHY-1001 : End pin swap;  0.288578s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (108.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66096, over cnt = 217(0%), over = 307, worst = 15
PHY-1002 : len = 67056, over cnt = 98(0%), over = 127, worst = 5
PHY-1002 : len = 67288, over cnt = 86(0%), over = 98, worst = 2
PHY-1002 : len = 68736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global routing;  0.121912s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (115.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.073814s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (105.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 154192, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 1.400866s wall, 1.809612s user + 0.171601s system = 1.981213s CPU (141.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153024, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.055156s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (141.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153072
PHY-1001 : End DR Iter 2; 0.026636s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (58.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.859247s wall, 4.087226s user + 0.514803s system = 4.602030s CPU (119.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.355310s wall, 4.602030s user + 0.530403s system = 5.132433s CPU (117.8%)

RUN-1004 : used memory is 407 MB, reserved memory is 370 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13975
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 758 valid insts, and 39779 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  3.040660s wall, 7.659649s user + 0.265202s system = 7.924851s CPU (260.6%)

RUN-1004 : used memory is 413 MB, reserved memory is 375 MB, peak memory is 729 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.618251s wall, 1.591210s user + 0.156001s system = 1.747211s CPU (108.0%)

RUN-1004 : used memory is 524 MB, reserved memory is 481 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.886389s wall, 0.592804s user + 1.357209s system = 1.950012s CPU (28.3%)

RUN-1004 : used memory is 547 MB, reserved memory is 502 MB, peak memory is 729 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.374783s wall, 2.293215s user + 1.638011s system = 3.931225s CPU (41.9%)

RUN-1004 : used memory is 417 MB, reserved memory is 372 MB, peak memory is 729 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea game_gate.area" in  1.026315s wall, 0.998406s user + 0.124801s system = 1.123207s CPU (109.4%)

RUN-1004 : used memory is 353 MB, reserved memory is 320 MB, peak memory is 729 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182307s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (128.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534848
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(237): len = 414198, overlap = 18
PHY-3002 : Step(238): len = 317084, overlap = 18
PHY-3002 : Step(239): len = 285564, overlap = 15.75
PHY-3002 : Step(240): len = 251805, overlap = 15.75
PHY-3002 : Step(241): len = 224940, overlap = 13.5
PHY-3002 : Step(242): len = 213498, overlap = 15.75
PHY-3002 : Step(243): len = 207315, overlap = 13.5
PHY-3002 : Step(244): len = 197091, overlap = 15.75
PHY-3002 : Step(245): len = 184661, overlap = 15.75
PHY-3002 : Step(246): len = 178414, overlap = 15.75
PHY-3002 : Step(247): len = 140706, overlap = 20.25
PHY-3002 : Step(248): len = 124613, overlap = 19.75
PHY-3002 : Step(249): len = 115591, overlap = 18.5
PHY-3002 : Step(250): len = 113536, overlap = 22
PHY-3002 : Step(251): len = 110991, overlap = 22.25
PHY-3002 : Step(252): len = 106918, overlap = 23.5
PHY-3002 : Step(253): len = 100236, overlap = 28.25
PHY-3002 : Step(254): len = 96154.3, overlap = 31.25
PHY-3002 : Step(255): len = 93279.3, overlap = 29.5
PHY-3002 : Step(256): len = 86212.4, overlap = 35.75
PHY-3002 : Step(257): len = 80835.8, overlap = 35.25
PHY-3002 : Step(258): len = 78568.3, overlap = 40.5
PHY-3002 : Step(259): len = 75764, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.73121e-05
PHY-3002 : Step(260): len = 76882.5, overlap = 41
PHY-3002 : Step(261): len = 77153.3, overlap = 35.5
PHY-3002 : Step(262): len = 75969.5, overlap = 32.5
PHY-3002 : Step(263): len = 73746.3, overlap = 31
PHY-3002 : Step(264): len = 71351, overlap = 29
PHY-3002 : Step(265): len = 69180.5, overlap = 22.75
PHY-3002 : Step(266): len = 68265.5, overlap = 21.5
PHY-3002 : Step(267): len = 62274.7, overlap = 25
PHY-3002 : Step(268): len = 60570.5, overlap = 27.75
PHY-3002 : Step(269): len = 59305.8, overlap = 26
PHY-3002 : Step(270): len = 57737.5, overlap = 22.5
PHY-3002 : Step(271): len = 56913.4, overlap = 25.5
PHY-3002 : Step(272): len = 55964.6, overlap = 24.75
PHY-3002 : Step(273): len = 54201.2, overlap = 31.5
PHY-3002 : Step(274): len = 53717.2, overlap = 29
PHY-3002 : Step(275): len = 52777.1, overlap = 24.75
PHY-3002 : Step(276): len = 52064.9, overlap = 29.75
PHY-3002 : Step(277): len = 51481.5, overlap = 30.25
PHY-3002 : Step(278): len = 50388.9, overlap = 31
PHY-3002 : Step(279): len = 49833.8, overlap = 32.75
PHY-3002 : Step(280): len = 49008.7, overlap = 34.75
PHY-3002 : Step(281): len = 48431.9, overlap = 33
PHY-3002 : Step(282): len = 48071.3, overlap = 29
PHY-3002 : Step(283): len = 47725.5, overlap = 26.5
PHY-3002 : Step(284): len = 47363.7, overlap = 29
PHY-3002 : Step(285): len = 46848.7, overlap = 31
PHY-3002 : Step(286): len = 46555.8, overlap = 32.75
PHY-3002 : Step(287): len = 46001.6, overlap = 34.75
PHY-3002 : Step(288): len = 45448.1, overlap = 34.75
PHY-3002 : Step(289): len = 45079, overlap = 34.25
PHY-3002 : Step(290): len = 44702.4, overlap = 34.5
PHY-3002 : Step(291): len = 44536.9, overlap = 31.5
PHY-3002 : Step(292): len = 44256.5, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154624
PHY-3002 : Step(293): len = 44420.5, overlap = 31
PHY-3002 : Step(294): len = 44925.5, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309248
PHY-3002 : Step(295): len = 45072.5, overlap = 30.5
PHY-3002 : Step(296): len = 45659.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014909s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16061e-06
PHY-3002 : Step(297): len = 48622.4, overlap = 36
PHY-3002 : Step(298): len = 47201.4, overlap = 37.25
PHY-3002 : Step(299): len = 45275.3, overlap = 39.25
PHY-3002 : Step(300): len = 42903.7, overlap = 41.5
PHY-3002 : Step(301): len = 41237, overlap = 45
PHY-3002 : Step(302): len = 39944.5, overlap = 47.25
PHY-3002 : Step(303): len = 39090.5, overlap = 49.25
PHY-3002 : Step(304): len = 38255.6, overlap = 50
PHY-3002 : Step(305): len = 37497, overlap = 49.5
PHY-3002 : Step(306): len = 36688.6, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32121e-06
PHY-3002 : Step(307): len = 36727, overlap = 48.75
PHY-3002 : Step(308): len = 36869.5, overlap = 48.25
PHY-3002 : Step(309): len = 36900.7, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59497e-05
PHY-3002 : Step(310): len = 37748.4, overlap = 48
PHY-3002 : Step(311): len = 39003.9, overlap = 47.5
PHY-3002 : Step(312): len = 38913.7, overlap = 47.75
PHY-3002 : Step(313): len = 39214.6, overlap = 47.75
PHY-3002 : Step(314): len = 39402.8, overlap = 47.75
PHY-3002 : Step(315): len = 39736, overlap = 45.25
PHY-3002 : Step(316): len = 39921, overlap = 41
PHY-3002 : Step(317): len = 39733.4, overlap = 40.25
PHY-3002 : Step(318): len = 39695.9, overlap = 39
PHY-3002 : Step(319): len = 39716.6, overlap = 38.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.18993e-05
PHY-3002 : Step(320): len = 40064.8, overlap = 36.75
PHY-3002 : Step(321): len = 40581, overlap = 34.25
PHY-3002 : Step(322): len = 41543.2, overlap = 34
PHY-3002 : Step(323): len = 42057.7, overlap = 34
PHY-3002 : Step(324): len = 42040.4, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.37986e-05
PHY-3002 : Step(325): len = 42521.2, overlap = 31.75
PHY-3002 : Step(326): len = 42521.2, overlap = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05031e-05
PHY-3002 : Step(327): len = 42538.8, overlap = 49.5
PHY-3002 : Step(328): len = 42821.7, overlap = 45.75
PHY-3002 : Step(329): len = 42662.1, overlap = 44.5
PHY-3002 : Step(330): len = 42697.3, overlap = 43.75
PHY-3002 : Step(331): len = 42716.8, overlap = 42
PHY-3002 : Step(332): len = 42288.8, overlap = 42.75
PHY-3002 : Step(333): len = 41835.5, overlap = 45.25
PHY-3002 : Step(334): len = 41638.2, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10062e-05
PHY-3002 : Step(335): len = 41989, overlap = 43.25
PHY-3002 : Step(336): len = 42558, overlap = 42.75
PHY-3002 : Step(337): len = 43159.8, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20125e-05
PHY-3002 : Step(338): len = 44054.1, overlap = 36.75
PHY-3002 : Step(339): len = 45081.8, overlap = 33.25
PHY-3002 : Step(340): len = 45817.9, overlap = 32.5
PHY-3002 : Step(341): len = 46176.4, overlap = 32.5
PHY-3002 : Step(342): len = 46330.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062585s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (74.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339525
PHY-3002 : Step(343): len = 59538.7, overlap = 10.5
PHY-3002 : Step(344): len = 56474.2, overlap = 14.25
PHY-3002 : Step(345): len = 54654.3, overlap = 20.5
PHY-3002 : Step(346): len = 53206.3, overlap = 26.75
PHY-3002 : Step(347): len = 52135.1, overlap = 28.5
PHY-3002 : Step(348): len = 51678.8, overlap = 30.25
PHY-3002 : Step(349): len = 51423.1, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000679051
PHY-3002 : Step(350): len = 52113.9, overlap = 31.5
PHY-3002 : Step(351): len = 52558.7, overlap = 30.75
PHY-3002 : Step(352): len = 52634.6, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013581
PHY-3002 : Step(353): len = 52913.6, overlap = 31
PHY-3002 : Step(354): len = 53233, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008835s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (176.6%)

PHY-3001 : Legalized: Len = 57509.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 57583.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.840282s wall, 3.494422s user + 1.014007s system = 4.508429s CPU (158.7%)

RUN-1004 : used memory is 391 MB, reserved memory is 355 MB, peak memory is 729 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 651 to 503
PHY-1001 : Pin misalignment score is improved from 503 to 494
PHY-1001 : Pin misalignment score is improved from 494 to 493
PHY-1001 : Pin misalignment score is improved from 493 to 493
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 506 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 14 to 0
PHY-1001 : End pin swap;  0.279849s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (105.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66096, over cnt = 217(0%), over = 307, worst = 15
PHY-1002 : len = 67056, over cnt = 98(0%), over = 127, worst = 5
PHY-1002 : len = 67288, over cnt = 86(0%), over = 98, worst = 2
PHY-1002 : len = 68736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global routing;  0.110595s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (112.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.073585s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (106.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 154192, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 1.364562s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (132.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153024, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.055803s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (111.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153072
PHY-1001 : End DR Iter 2; 0.026097s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (59.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.873516s wall, 4.118426s user + 0.218401s system = 4.336828s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.346962s wall, 4.617630s user + 0.218401s system = 4.836031s CPU (111.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 379 MB, peak memory is 740 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13975
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 758 valid insts, and 39779 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  3.136862s wall, 7.878050s user + 0.046800s system = 7.924851s CPU (252.6%)

RUN-1004 : used memory is 425 MB, reserved memory is 383 MB, peak memory is 740 MB
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162886s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (124.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534848
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(355): len = 414198, overlap = 18
PHY-3002 : Step(356): len = 317084, overlap = 18
PHY-3002 : Step(357): len = 285564, overlap = 15.75
PHY-3002 : Step(358): len = 251805, overlap = 15.75
PHY-3002 : Step(359): len = 224940, overlap = 13.5
PHY-3002 : Step(360): len = 213498, overlap = 15.75
PHY-3002 : Step(361): len = 207315, overlap = 13.5
PHY-3002 : Step(362): len = 197091, overlap = 15.75
PHY-3002 : Step(363): len = 184661, overlap = 15.75
PHY-3002 : Step(364): len = 178414, overlap = 15.75
PHY-3002 : Step(365): len = 140706, overlap = 20.25
PHY-3002 : Step(366): len = 124613, overlap = 19.75
PHY-3002 : Step(367): len = 115591, overlap = 18.5
PHY-3002 : Step(368): len = 113536, overlap = 22
PHY-3002 : Step(369): len = 110991, overlap = 22.25
PHY-3002 : Step(370): len = 106918, overlap = 23.5
PHY-3002 : Step(371): len = 100236, overlap = 28.25
PHY-3002 : Step(372): len = 96154.3, overlap = 31.25
PHY-3002 : Step(373): len = 93279.3, overlap = 29.5
PHY-3002 : Step(374): len = 86212.4, overlap = 35.75
PHY-3002 : Step(375): len = 80835.8, overlap = 35.25
PHY-3002 : Step(376): len = 78568.3, overlap = 40.5
PHY-3002 : Step(377): len = 75764, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.73121e-05
PHY-3002 : Step(378): len = 76882.5, overlap = 41
PHY-3002 : Step(379): len = 77153.3, overlap = 35.5
PHY-3002 : Step(380): len = 75969.5, overlap = 32.5
PHY-3002 : Step(381): len = 73746.3, overlap = 31
PHY-3002 : Step(382): len = 71351, overlap = 29
PHY-3002 : Step(383): len = 69180.5, overlap = 22.75
PHY-3002 : Step(384): len = 68265.5, overlap = 21.5
PHY-3002 : Step(385): len = 62274.7, overlap = 25
PHY-3002 : Step(386): len = 60570.5, overlap = 27.75
PHY-3002 : Step(387): len = 59305.8, overlap = 26
PHY-3002 : Step(388): len = 57737.5, overlap = 22.5
PHY-3002 : Step(389): len = 56913.4, overlap = 25.5
PHY-3002 : Step(390): len = 55964.6, overlap = 24.75
PHY-3002 : Step(391): len = 54201.2, overlap = 31.5
PHY-3002 : Step(392): len = 53717.2, overlap = 29
PHY-3002 : Step(393): len = 52777.1, overlap = 24.75
PHY-3002 : Step(394): len = 52064.9, overlap = 29.75
PHY-3002 : Step(395): len = 51481.5, overlap = 30.25
PHY-3002 : Step(396): len = 50388.9, overlap = 31
PHY-3002 : Step(397): len = 49833.8, overlap = 32.75
PHY-3002 : Step(398): len = 49008.7, overlap = 34.75
PHY-3002 : Step(399): len = 48431.9, overlap = 33
PHY-3002 : Step(400): len = 48071.3, overlap = 29
PHY-3002 : Step(401): len = 47725.5, overlap = 26.5
PHY-3002 : Step(402): len = 47363.7, overlap = 29
PHY-3002 : Step(403): len = 46848.7, overlap = 31
PHY-3002 : Step(404): len = 46555.8, overlap = 32.75
PHY-3002 : Step(405): len = 46001.6, overlap = 34.75
PHY-3002 : Step(406): len = 45448.1, overlap = 34.75
PHY-3002 : Step(407): len = 45079, overlap = 34.25
PHY-3002 : Step(408): len = 44702.4, overlap = 34.5
PHY-3002 : Step(409): len = 44536.9, overlap = 31.5
PHY-3002 : Step(410): len = 44256.5, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154624
PHY-3002 : Step(411): len = 44420.5, overlap = 31
PHY-3002 : Step(412): len = 44925.5, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309248
PHY-3002 : Step(413): len = 45072.5, overlap = 30.5
PHY-3002 : Step(414): len = 45659.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16061e-06
PHY-3002 : Step(415): len = 48622.4, overlap = 36
PHY-3002 : Step(416): len = 47201.4, overlap = 37.25
PHY-3002 : Step(417): len = 45275.3, overlap = 39.25
PHY-3002 : Step(418): len = 42903.7, overlap = 41.5
PHY-3002 : Step(419): len = 41237, overlap = 45
PHY-3002 : Step(420): len = 39944.5, overlap = 47.25
PHY-3002 : Step(421): len = 39090.5, overlap = 49.25
PHY-3002 : Step(422): len = 38255.6, overlap = 50
PHY-3002 : Step(423): len = 37497, overlap = 49.5
PHY-3002 : Step(424): len = 36688.6, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32121e-06
PHY-3002 : Step(425): len = 36727, overlap = 48.75
PHY-3002 : Step(426): len = 36869.5, overlap = 48.25
PHY-3002 : Step(427): len = 36900.7, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59497e-05
PHY-3002 : Step(428): len = 37748.4, overlap = 48
PHY-3002 : Step(429): len = 39003.9, overlap = 47.5
PHY-3002 : Step(430): len = 38913.7, overlap = 47.75
PHY-3002 : Step(431): len = 39214.6, overlap = 47.75
PHY-3002 : Step(432): len = 39402.8, overlap = 47.75
PHY-3002 : Step(433): len = 39736, overlap = 45.25
PHY-3002 : Step(434): len = 39921, overlap = 41
PHY-3002 : Step(435): len = 39733.4, overlap = 40.25
PHY-3002 : Step(436): len = 39695.9, overlap = 39
PHY-3002 : Step(437): len = 39716.6, overlap = 38.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.18993e-05
PHY-3002 : Step(438): len = 40064.8, overlap = 36.75
PHY-3002 : Step(439): len = 40581, overlap = 34.25
PHY-3002 : Step(440): len = 41543.2, overlap = 34
PHY-3002 : Step(441): len = 42057.7, overlap = 34
PHY-3002 : Step(442): len = 42040.4, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.37986e-05
PHY-3002 : Step(443): len = 42521.2, overlap = 31.75
PHY-3002 : Step(444): len = 42521.2, overlap = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05031e-05
PHY-3002 : Step(445): len = 42538.8, overlap = 49.5
PHY-3002 : Step(446): len = 42821.7, overlap = 45.75
PHY-3002 : Step(447): len = 42662.1, overlap = 44.5
PHY-3002 : Step(448): len = 42697.3, overlap = 43.75
PHY-3002 : Step(449): len = 42716.8, overlap = 42
PHY-3002 : Step(450): len = 42288.8, overlap = 42.75
PHY-3002 : Step(451): len = 41835.5, overlap = 45.25
PHY-3002 : Step(452): len = 41638.2, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10062e-05
PHY-3002 : Step(453): len = 41989, overlap = 43.25
PHY-3002 : Step(454): len = 42558, overlap = 42.75
PHY-3002 : Step(455): len = 43159.8, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20125e-05
PHY-3002 : Step(456): len = 44054.1, overlap = 36.75
PHY-3002 : Step(457): len = 45081.8, overlap = 33.25
PHY-3002 : Step(458): len = 45817.9, overlap = 32.5
PHY-3002 : Step(459): len = 46176.4, overlap = 32.5
PHY-3002 : Step(460): len = 46330.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058376s wall, 0.062400s user + 0.062400s system = 0.124801s CPU (213.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339525
PHY-3002 : Step(461): len = 59538.7, overlap = 10.5
PHY-3002 : Step(462): len = 56474.2, overlap = 14.25
PHY-3002 : Step(463): len = 54654.3, overlap = 20.5
PHY-3002 : Step(464): len = 53206.3, overlap = 26.75
PHY-3002 : Step(465): len = 52135.1, overlap = 28.5
PHY-3002 : Step(466): len = 51678.8, overlap = 30.25
PHY-3002 : Step(467): len = 51423.1, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000679051
PHY-3002 : Step(468): len = 52113.9, overlap = 31.5
PHY-3002 : Step(469): len = 52558.7, overlap = 30.75
PHY-3002 : Step(470): len = 52634.6, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013581
PHY-3002 : Step(471): len = 52913.6, overlap = 31
PHY-3002 : Step(472): len = 53233, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 57509.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 57583.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.699393s wall, 3.525623s user + 1.060807s system = 4.586429s CPU (169.9%)

RUN-1004 : used memory is 396 MB, reserved memory is 356 MB, peak memory is 740 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 651 to 503
PHY-1001 : Pin misalignment score is improved from 503 to 494
PHY-1001 : Pin misalignment score is improved from 494 to 493
PHY-1001 : Pin misalignment score is improved from 493 to 493
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 506 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 14 to 0
PHY-1001 : End pin swap;  0.261290s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (107.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66096, over cnt = 217(0%), over = 307, worst = 15
PHY-1002 : len = 67056, over cnt = 98(0%), over = 127, worst = 5
PHY-1002 : len = 67288, over cnt = 86(0%), over = 98, worst = 2
PHY-1002 : len = 68736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 68800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global routing;  0.100277s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (93.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.068542s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (113.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 154192, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 1.220249s wall, 1.528810s user + 0.156001s system = 1.684811s CPU (138.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153024, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.053755s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (87.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153072
PHY-1001 : End DR Iter 2; 0.025364s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.501634s wall, 3.572423s user + 0.483603s system = 4.056026s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.943559s wall, 4.056026s user + 0.499203s system = 4.555229s CPU (115.5%)

RUN-1004 : used memory is 422 MB, reserved memory is 385 MB, peak memory is 743 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13975
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 758 valid insts, and 39779 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  3.055782s wall, 7.456848s user + 0.156001s system = 7.612849s CPU (249.1%)

RUN-1004 : used memory is 430 MB, reserved memory is 390 MB, peak memory is 743 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.512821s wall, 1.513210s user + 0.046800s system = 1.560010s CPU (103.1%)

RUN-1004 : used memory is 544 MB, reserved memory is 502 MB, peak memory is 743 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.026434s wall, 0.920406s user + 1.466409s system = 2.386815s CPU (34.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 526 MB, peak memory is 743 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.435971s wall, 2.574016s user + 1.684811s system = 4.258827s CPU (45.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 432 MB, peak memory is 743 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142127s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534683
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(473): len = 414037, overlap = 18
PHY-3002 : Step(474): len = 316925, overlap = 18
PHY-3002 : Step(475): len = 285406, overlap = 15.75
PHY-3002 : Step(476): len = 251646, overlap = 15.75
PHY-3002 : Step(477): len = 224784, overlap = 13.5
PHY-3002 : Step(478): len = 213341, overlap = 15.75
PHY-3002 : Step(479): len = 207160, overlap = 13.5
PHY-3002 : Step(480): len = 196935, overlap = 15.75
PHY-3002 : Step(481): len = 184509, overlap = 15.75
PHY-3002 : Step(482): len = 178262, overlap = 15.75
PHY-3002 : Step(483): len = 140551, overlap = 20
PHY-3002 : Step(484): len = 124450, overlap = 19.75
PHY-3002 : Step(485): len = 115428, overlap = 18.5
PHY-3002 : Step(486): len = 113373, overlap = 21.75
PHY-3002 : Step(487): len = 110828, overlap = 22
PHY-3002 : Step(488): len = 106759, overlap = 23.25
PHY-3002 : Step(489): len = 100097, overlap = 28.25
PHY-3002 : Step(490): len = 95997.5, overlap = 31
PHY-3002 : Step(491): len = 93151.1, overlap = 29.5
PHY-3002 : Step(492): len = 84864.5, overlap = 36.75
PHY-3002 : Step(493): len = 79434.3, overlap = 35.5
PHY-3002 : Step(494): len = 77548.9, overlap = 41
PHY-3002 : Step(495): len = 74141.8, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.35697e-05
PHY-3002 : Step(496): len = 74930.8, overlap = 43.25
PHY-3002 : Step(497): len = 75388.9, overlap = 35.5
PHY-3002 : Step(498): len = 74520.5, overlap = 33.5
PHY-3002 : Step(499): len = 73027.9, overlap = 28.75
PHY-3002 : Step(500): len = 70276.6, overlap = 32.25
PHY-3002 : Step(501): len = 68149.5, overlap = 27.75
PHY-3002 : Step(502): len = 67579.2, overlap = 23.75
PHY-3002 : Step(503): len = 64568.9, overlap = 19.75
PHY-3002 : Step(504): len = 60612.7, overlap = 26
PHY-3002 : Step(505): len = 59033.5, overlap = 23.75
PHY-3002 : Step(506): len = 57980.6, overlap = 27
PHY-3002 : Step(507): len = 56209.1, overlap = 28.5
PHY-3002 : Step(508): len = 55536.6, overlap = 34
PHY-3002 : Step(509): len = 54937.5, overlap = 27.25
PHY-3002 : Step(510): len = 54201, overlap = 26.25
PHY-3002 : Step(511): len = 52978.5, overlap = 25
PHY-3002 : Step(512): len = 51752.7, overlap = 30.5
PHY-3002 : Step(513): len = 50772.9, overlap = 32.75
PHY-3002 : Step(514): len = 49839.2, overlap = 31.25
PHY-3002 : Step(515): len = 49688.5, overlap = 31.25
PHY-3002 : Step(516): len = 48629.8, overlap = 35.25
PHY-3002 : Step(517): len = 47885.6, overlap = 34
PHY-3002 : Step(518): len = 47801, overlap = 29.25
PHY-3002 : Step(519): len = 47397.7, overlap = 35.75
PHY-3002 : Step(520): len = 46995.2, overlap = 35.75
PHY-3002 : Step(521): len = 46715.6, overlap = 35.75
PHY-3002 : Step(522): len = 46552.3, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000147139
PHY-3002 : Step(523): len = 46708.2, overlap = 33.5
PHY-3002 : Step(524): len = 47189.6, overlap = 33.25
PHY-3002 : Step(525): len = 47419.8, overlap = 33
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272926
PHY-3002 : Step(526): len = 47513.7, overlap = 33
PHY-3002 : Step(527): len = 48102, overlap = 30.25
PHY-3002 : Step(528): len = 48371.8, overlap = 25.5
PHY-3002 : Step(529): len = 48237.6, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.93155e-06
PHY-3002 : Step(530): len = 50877.5, overlap = 36.75
PHY-3002 : Step(531): len = 48917.3, overlap = 37.75
PHY-3002 : Step(532): len = 46492.7, overlap = 39.75
PHY-3002 : Step(533): len = 43611.8, overlap = 42.5
PHY-3002 : Step(534): len = 41740.8, overlap = 44
PHY-3002 : Step(535): len = 39957.8, overlap = 48
PHY-3002 : Step(536): len = 38594.2, overlap = 49.75
PHY-3002 : Step(537): len = 38266.2, overlap = 51.25
PHY-3002 : Step(538): len = 37731.8, overlap = 53.5
PHY-3002 : Step(539): len = 37198.7, overlap = 55.25
PHY-3002 : Step(540): len = 36870.7, overlap = 55.75
PHY-3002 : Step(541): len = 36293.9, overlap = 55.75
PHY-3002 : Step(542): len = 36177, overlap = 56
PHY-3002 : Step(543): len = 35848.3, overlap = 55.75
PHY-3002 : Step(544): len = 35750.1, overlap = 55.5
PHY-3002 : Step(545): len = 35403.8, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.86309e-06
PHY-3002 : Step(546): len = 35503.2, overlap = 55.25
PHY-3002 : Step(547): len = 35651.3, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36935e-05
PHY-3002 : Step(548): len = 35892.3, overlap = 54.25
PHY-3002 : Step(549): len = 36841.8, overlap = 51
PHY-3002 : Step(550): len = 39243.2, overlap = 45.75
PHY-3002 : Step(551): len = 39050.7, overlap = 45
PHY-3002 : Step(552): len = 38930.6, overlap = 44
PHY-3002 : Step(553): len = 38893.9, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.73871e-05
PHY-3002 : Step(554): len = 39248.1, overlap = 39
PHY-3002 : Step(555): len = 39807.7, overlap = 37
PHY-3002 : Step(556): len = 40756.3, overlap = 34
PHY-3002 : Step(557): len = 41151.9, overlap = 33.5
PHY-3002 : Step(558): len = 41346.4, overlap = 33.75
PHY-3002 : Step(559): len = 41334.3, overlap = 34.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.4552e-05
PHY-3002 : Step(560): len = 41514.4, overlap = 54.5
PHY-3002 : Step(561): len = 41831.2, overlap = 52
PHY-3002 : Step(562): len = 41550.1, overlap = 52
PHY-3002 : Step(563): len = 41413, overlap = 52.75
PHY-3002 : Step(564): len = 41370.5, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9104e-05
PHY-3002 : Step(565): len = 41823.3, overlap = 49
PHY-3002 : Step(566): len = 42359.6, overlap = 47.5
PHY-3002 : Step(567): len = 42787.3, overlap = 43.25
PHY-3002 : Step(568): len = 43268.7, overlap = 40
PHY-3002 : Step(569): len = 43371, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8208e-05
PHY-3002 : Step(570): len = 43929, overlap = 38
PHY-3002 : Step(571): len = 44393, overlap = 37.5
PHY-3002 : Step(572): len = 44818.9, overlap = 36.25
PHY-3002 : Step(573): len = 45226.1, overlap = 34.5
PHY-3002 : Step(574): len = 45478.6, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050112s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (31.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310092
PHY-3002 : Step(575): len = 58502.5, overlap = 8.5
PHY-3002 : Step(576): len = 56197.9, overlap = 15.25
PHY-3002 : Step(577): len = 54361.1, overlap = 21.75
PHY-3002 : Step(578): len = 53328.3, overlap = 25
PHY-3002 : Step(579): len = 52872.3, overlap = 26
PHY-3002 : Step(580): len = 52692, overlap = 27.5
PHY-3002 : Step(581): len = 52350.8, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000620184
PHY-3002 : Step(582): len = 52976.2, overlap = 28
PHY-3002 : Step(583): len = 53446, overlap = 26.25
PHY-3002 : Step(584): len = 53495.9, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124037
PHY-3002 : Step(585): len = 53744, overlap = 25.25
PHY-3002 : Step(586): len = 53987.2, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009047s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (172.4%)

PHY-3001 : Legalized: Len = 58044.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 58112.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.604089s wall, 3.135620s user + 0.842405s system = 3.978026s CPU (152.8%)

RUN-1004 : used memory is 406 MB, reserved memory is 377 MB, peak memory is 743 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 658 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 501
PHY-1001 : Pin misalignment score is improved from 501 to 501
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 513 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 505
PHY-1001 : Pin misalignment score is improved from 505 to 505
PHY-1001 : Pin local connectivity score is improved from 13 to 0
PHY-1001 : End pin swap;  0.265561s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (111.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66552, over cnt = 195(0%), over = 305, worst = 16
PHY-1002 : len = 67520, over cnt = 87(0%), over = 128, worst = 5
PHY-1002 : len = 68000, over cnt = 64(0%), over = 78, worst = 2
PHY-1002 : len = 69200, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 69352, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 69352, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global routing;  0.106177s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (117.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.068620s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (113.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 150480, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 1.264460s wall, 1.700411s user + 0.218401s system = 1.918812s CPU (151.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149704, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.047419s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (131.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149824, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.024550s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (127.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149872
PHY-1001 : End DR Iter 3; 0.015668s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (199.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.619729s wall, 3.900025s user + 0.546003s system = 4.446028s CPU (122.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.068348s wall, 4.368028s user + 0.592804s system = 4.960832s CPU (121.9%)

RUN-1004 : used memory is 426 MB, reserved memory is 391 MB, peak memory is 750 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13939
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 746 valid insts, and 39723 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  3.088978s wall, 7.581649s user + 0.109201s system = 7.690849s CPU (249.0%)

RUN-1004 : used memory is 435 MB, reserved memory is 398 MB, peak memory is 750 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.534626s wall, 1.497610s user + 0.109201s system = 1.606810s CPU (104.7%)

RUN-1004 : used memory is 552 MB, reserved memory is 510 MB, peak memory is 750 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.980696s wall, 0.702005s user + 1.528810s system = 2.230814s CPU (32.0%)

RUN-1004 : used memory is 577 MB, reserved memory is 535 MB, peak memory is 750 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.390718s wall, 2.371215s user + 1.747211s system = 4.118426s CPU (43.9%)

RUN-1004 : used memory is 476 MB, reserved memory is 432 MB, peak memory is 750 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141587s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534823
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(587): len = 414163, overlap = 18
PHY-3002 : Step(588): len = 317043, overlap = 18
PHY-3002 : Step(589): len = 285527, overlap = 15.75
PHY-3002 : Step(590): len = 251750, overlap = 15.75
PHY-3002 : Step(591): len = 224867, overlap = 13.5
PHY-3002 : Step(592): len = 213446, overlap = 15.75
PHY-3002 : Step(593): len = 207271, overlap = 13.5
PHY-3002 : Step(594): len = 197066, overlap = 15.75
PHY-3002 : Step(595): len = 184595, overlap = 15.75
PHY-3002 : Step(596): len = 178384, overlap = 15.75
PHY-3002 : Step(597): len = 140724, overlap = 20.25
PHY-3002 : Step(598): len = 124441, overlap = 19.75
PHY-3002 : Step(599): len = 115471, overlap = 20.75
PHY-3002 : Step(600): len = 113406, overlap = 22
PHY-3002 : Step(601): len = 110932, overlap = 20
PHY-3002 : Step(602): len = 105494, overlap = 24.25
PHY-3002 : Step(603): len = 98204.7, overlap = 27.25
PHY-3002 : Step(604): len = 95265.7, overlap = 32
PHY-3002 : Step(605): len = 92337.1, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140507
PHY-3002 : Step(606): len = 94602.6, overlap = 33
PHY-3002 : Step(607): len = 93885.4, overlap = 18.5
PHY-3002 : Step(608): len = 91649.2, overlap = 19
PHY-3002 : Step(609): len = 89937.2, overlap = 24.5
PHY-3002 : Step(610): len = 87844.4, overlap = 16.5
PHY-3002 : Step(611): len = 84602.3, overlap = 12.75
PHY-3002 : Step(612): len = 82206.7, overlap = 21.75
PHY-3002 : Step(613): len = 79409.7, overlap = 15.5
PHY-3002 : Step(614): len = 77669.8, overlap = 20
PHY-3002 : Step(615): len = 75438.7, overlap = 15.25
PHY-3002 : Step(616): len = 70700.2, overlap = 16.5
PHY-3002 : Step(617): len = 68373, overlap = 15.25
PHY-3002 : Step(618): len = 67668.8, overlap = 19.75
PHY-3002 : Step(619): len = 64803.7, overlap = 21.75
PHY-3002 : Step(620): len = 62030.9, overlap = 20.5
PHY-3002 : Step(621): len = 60781.4, overlap = 16.25
PHY-3002 : Step(622): len = 60170.3, overlap = 20.5
PHY-3002 : Step(623): len = 59029.4, overlap = 19.25
PHY-3002 : Step(624): len = 56908, overlap = 25.25
PHY-3002 : Step(625): len = 55839.1, overlap = 25.25
PHY-3002 : Step(626): len = 55116.3, overlap = 25.25
PHY-3002 : Step(627): len = 54335.4, overlap = 21.75
PHY-3002 : Step(628): len = 53987.2, overlap = 24.25
PHY-3002 : Step(629): len = 53533.3, overlap = 22.5
PHY-3002 : Step(630): len = 53249.6, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281014
PHY-3002 : Step(631): len = 53529.4, overlap = 23
PHY-3002 : Step(632): len = 53683.9, overlap = 20.75
PHY-3002 : Step(633): len = 53947.5, overlap = 23
PHY-3002 : Step(634): len = 53962, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000562028
PHY-3002 : Step(635): len = 53909.5, overlap = 20.75
PHY-3002 : Step(636): len = 53855.7, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009972s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (156.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.68455e-06
PHY-3002 : Step(637): len = 56878.8, overlap = 34
PHY-3002 : Step(638): len = 54780.9, overlap = 33.25
PHY-3002 : Step(639): len = 52371.3, overlap = 38.25
PHY-3002 : Step(640): len = 50523.9, overlap = 40.25
PHY-3002 : Step(641): len = 48538.5, overlap = 42.5
PHY-3002 : Step(642): len = 46992.5, overlap = 45.25
PHY-3002 : Step(643): len = 45078.7, overlap = 48.5
PHY-3002 : Step(644): len = 43078.7, overlap = 45.75
PHY-3002 : Step(645): len = 42052.7, overlap = 45.5
PHY-3002 : Step(646): len = 41123.4, overlap = 46.25
PHY-3002 : Step(647): len = 40606.1, overlap = 46.25
PHY-3002 : Step(648): len = 39972.2, overlap = 48
PHY-3002 : Step(649): len = 39297.2, overlap = 48.75
PHY-3002 : Step(650): len = 38808.2, overlap = 47.5
PHY-3002 : Step(651): len = 38099.1, overlap = 47.25
PHY-3002 : Step(652): len = 37707.2, overlap = 47.25
PHY-3002 : Step(653): len = 37604.7, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.36909e-06
PHY-3002 : Step(654): len = 37672.7, overlap = 46
PHY-3002 : Step(655): len = 37960.3, overlap = 44.75
PHY-3002 : Step(656): len = 38354.8, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87382e-05
PHY-3002 : Step(657): len = 39048.2, overlap = 40.25
PHY-3002 : Step(658): len = 40133.9, overlap = 38
PHY-3002 : Step(659): len = 40324.5, overlap = 35.75
PHY-3002 : Step(660): len = 40639.5, overlap = 34.25
PHY-3002 : Step(661): len = 40905.8, overlap = 31.75
PHY-3002 : Step(662): len = 41115.3, overlap = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53519e-05
PHY-3002 : Step(663): len = 41191.5, overlap = 52.25
PHY-3002 : Step(664): len = 41442.1, overlap = 50
PHY-3002 : Step(665): len = 41304.5, overlap = 47.75
PHY-3002 : Step(666): len = 41485.7, overlap = 47.5
PHY-3002 : Step(667): len = 41610.5, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07038e-05
PHY-3002 : Step(668): len = 41937.9, overlap = 45.5
PHY-3002 : Step(669): len = 42575.5, overlap = 44
PHY-3002 : Step(670): len = 43255.4, overlap = 41.25
PHY-3002 : Step(671): len = 43475.4, overlap = 42.75
PHY-3002 : Step(672): len = 43560, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14077e-05
PHY-3002 : Step(673): len = 44826.3, overlap = 37.5
PHY-3002 : Step(674): len = 45528.7, overlap = 36.5
PHY-3002 : Step(675): len = 46160.8, overlap = 35
PHY-3002 : Step(676): len = 46564.9, overlap = 34.25
PHY-3002 : Step(677): len = 46947.8, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057652s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (81.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000329912
PHY-3002 : Step(678): len = 59074.3, overlap = 14.5
PHY-3002 : Step(679): len = 56959.9, overlap = 21.75
PHY-3002 : Step(680): len = 55521.3, overlap = 23.5
PHY-3002 : Step(681): len = 54457.1, overlap = 25.5
PHY-3002 : Step(682): len = 53839, overlap = 28.5
PHY-3002 : Step(683): len = 53339, overlap = 32.25
PHY-3002 : Step(684): len = 52911.4, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000659824
PHY-3002 : Step(685): len = 53524.7, overlap = 31
PHY-3002 : Step(686): len = 54059.8, overlap = 28.75
PHY-3002 : Step(687): len = 54104.3, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131965
PHY-3002 : Step(688): len = 54293.1, overlap = 27.25
PHY-3002 : Step(689): len = 54546.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58480.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 58470.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.464709s wall, 3.166820s user + 0.842405s system = 4.009226s CPU (162.7%)

RUN-1004 : used memory is 444 MB, reserved memory is 418 MB, peak memory is 750 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 640 to 509
PHY-1001 : Pin misalignment score is improved from 509 to 497
PHY-1001 : Pin misalignment score is improved from 497 to 495
PHY-1001 : Pin misalignment score is improved from 495 to 495
PHY-1001 : Pin local connectivity score is improved from 125 to 0
PHY-1001 : Pin misalignment score is improved from 505 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 14 to 0
PHY-1001 : End pin swap;  0.268832s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (104.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66896, over cnt = 206(0%), over = 327, worst = 14
PHY-1002 : len = 68160, over cnt = 107(0%), over = 137, worst = 4
PHY-1002 : len = 68392, over cnt = 96(0%), over = 110, worst = 2
PHY-1002 : len = 70072, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70280, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global routing;  0.118920s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.068490s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (91.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 150528, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 1.293013s wall, 1.762811s user + 0.140401s system = 1.903212s CPU (147.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149128, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.056269s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (138.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.029389s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (53.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149304
PHY-1001 : End DR Iter 3; 0.017265s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (180.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.591542s wall, 3.884425s user + 0.405603s system = 4.290027s CPU (119.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.058232s wall, 4.383628s user + 0.436803s system = 4.820431s CPU (118.8%)

RUN-1004 : used memory is 446 MB, reserved memory is 411 MB, peak memory is 776 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13974
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 766 valid insts, and 39795 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  2.992088s wall, 7.378847s user + 0.140401s system = 7.519248s CPU (251.3%)

RUN-1004 : used memory is 456 MB, reserved memory is 420 MB, peak memory is 776 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.506341s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (102.5%)

RUN-1004 : used memory is 554 MB, reserved memory is 515 MB, peak memory is 776 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.994696s wall, 0.686404s user + 1.575610s system = 2.262014s CPU (32.3%)

RUN-1004 : used memory is 576 MB, reserved memory is 537 MB, peak memory is 776 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.404553s wall, 2.293215s user + 1.762811s system = 4.056026s CPU (43.1%)

RUN-1004 : used memory is 474 MB, reserved memory is 432 MB, peak memory is 776 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140245s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (89.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534683
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(690): len = 414037, overlap = 18
PHY-3002 : Step(691): len = 316925, overlap = 18
PHY-3002 : Step(692): len = 285406, overlap = 15.75
PHY-3002 : Step(693): len = 251646, overlap = 15.75
PHY-3002 : Step(694): len = 224784, overlap = 13.5
PHY-3002 : Step(695): len = 213341, overlap = 15.75
PHY-3002 : Step(696): len = 207160, overlap = 13.5
PHY-3002 : Step(697): len = 196935, overlap = 15.75
PHY-3002 : Step(698): len = 184509, overlap = 15.75
PHY-3002 : Step(699): len = 178262, overlap = 15.75
PHY-3002 : Step(700): len = 140551, overlap = 20
PHY-3002 : Step(701): len = 124450, overlap = 19.75
PHY-3002 : Step(702): len = 115428, overlap = 18.5
PHY-3002 : Step(703): len = 113373, overlap = 21.75
PHY-3002 : Step(704): len = 110828, overlap = 22
PHY-3002 : Step(705): len = 106759, overlap = 23.25
PHY-3002 : Step(706): len = 100097, overlap = 28.25
PHY-3002 : Step(707): len = 95997.5, overlap = 31
PHY-3002 : Step(708): len = 93151.1, overlap = 29.5
PHY-3002 : Step(709): len = 84864.5, overlap = 36.75
PHY-3002 : Step(710): len = 79434.3, overlap = 35.5
PHY-3002 : Step(711): len = 77548.9, overlap = 41
PHY-3002 : Step(712): len = 74141.8, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.35697e-05
PHY-3002 : Step(713): len = 74930.8, overlap = 43.25
PHY-3002 : Step(714): len = 75388.9, overlap = 35.5
PHY-3002 : Step(715): len = 74520.5, overlap = 33.5
PHY-3002 : Step(716): len = 73027.9, overlap = 28.75
PHY-3002 : Step(717): len = 70276.6, overlap = 32.25
PHY-3002 : Step(718): len = 68149.5, overlap = 27.75
PHY-3002 : Step(719): len = 67579.2, overlap = 23.75
PHY-3002 : Step(720): len = 64568.9, overlap = 19.75
PHY-3002 : Step(721): len = 60612.7, overlap = 26
PHY-3002 : Step(722): len = 59033.5, overlap = 23.75
PHY-3002 : Step(723): len = 57980.6, overlap = 27
PHY-3002 : Step(724): len = 56209.1, overlap = 28.5
PHY-3002 : Step(725): len = 55536.6, overlap = 34
PHY-3002 : Step(726): len = 54937.5, overlap = 27.25
PHY-3002 : Step(727): len = 54201, overlap = 26.25
PHY-3002 : Step(728): len = 52978.5, overlap = 25
PHY-3002 : Step(729): len = 51752.7, overlap = 30.5
PHY-3002 : Step(730): len = 50772.9, overlap = 32.75
PHY-3002 : Step(731): len = 49839.2, overlap = 31.25
PHY-3002 : Step(732): len = 49688.5, overlap = 31.25
PHY-3002 : Step(733): len = 48629.8, overlap = 35.25
PHY-3002 : Step(734): len = 47885.6, overlap = 34
PHY-3002 : Step(735): len = 47801, overlap = 29.25
PHY-3002 : Step(736): len = 47397.7, overlap = 35.75
PHY-3002 : Step(737): len = 46995.2, overlap = 35.75
PHY-3002 : Step(738): len = 46715.6, overlap = 35.75
PHY-3002 : Step(739): len = 46552.3, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000147139
PHY-3002 : Step(740): len = 46708.2, overlap = 33.5
PHY-3002 : Step(741): len = 47189.6, overlap = 33.25
PHY-3002 : Step(742): len = 47419.8, overlap = 33
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272926
PHY-3002 : Step(743): len = 47513.7, overlap = 33
PHY-3002 : Step(744): len = 48102, overlap = 30.25
PHY-3002 : Step(745): len = 48371.8, overlap = 25.5
PHY-3002 : Step(746): len = 48237.6, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007659s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.93155e-06
PHY-3002 : Step(747): len = 50877.5, overlap = 36.75
PHY-3002 : Step(748): len = 48917.3, overlap = 37.75
PHY-3002 : Step(749): len = 46492.7, overlap = 39.75
PHY-3002 : Step(750): len = 43611.8, overlap = 42.5
PHY-3002 : Step(751): len = 41740.8, overlap = 44
PHY-3002 : Step(752): len = 39957.8, overlap = 48
PHY-3002 : Step(753): len = 38594.2, overlap = 49.75
PHY-3002 : Step(754): len = 38266.2, overlap = 51.25
PHY-3002 : Step(755): len = 37731.8, overlap = 53.5
PHY-3002 : Step(756): len = 37198.7, overlap = 55.25
PHY-3002 : Step(757): len = 36870.7, overlap = 55.75
PHY-3002 : Step(758): len = 36293.9, overlap = 55.75
PHY-3002 : Step(759): len = 36177, overlap = 56
PHY-3002 : Step(760): len = 35848.3, overlap = 55.75
PHY-3002 : Step(761): len = 35750.1, overlap = 55.5
PHY-3002 : Step(762): len = 35403.8, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.86309e-06
PHY-3002 : Step(763): len = 35503.2, overlap = 55.25
PHY-3002 : Step(764): len = 35651.3, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36935e-05
PHY-3002 : Step(765): len = 35892.3, overlap = 54.25
PHY-3002 : Step(766): len = 36841.8, overlap = 51
PHY-3002 : Step(767): len = 39243.2, overlap = 45.75
PHY-3002 : Step(768): len = 39050.7, overlap = 45
PHY-3002 : Step(769): len = 38930.6, overlap = 44
PHY-3002 : Step(770): len = 38893.9, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.73871e-05
PHY-3002 : Step(771): len = 39248.1, overlap = 39
PHY-3002 : Step(772): len = 39807.7, overlap = 37
PHY-3002 : Step(773): len = 40756.3, overlap = 34
PHY-3002 : Step(774): len = 41151.9, overlap = 33.5
PHY-3002 : Step(775): len = 41346.4, overlap = 33.75
PHY-3002 : Step(776): len = 41334.3, overlap = 34.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.4552e-05
PHY-3002 : Step(777): len = 41514.4, overlap = 54.5
PHY-3002 : Step(778): len = 41831.2, overlap = 52
PHY-3002 : Step(779): len = 41550.1, overlap = 52
PHY-3002 : Step(780): len = 41413, overlap = 52.75
PHY-3002 : Step(781): len = 41370.5, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9104e-05
PHY-3002 : Step(782): len = 41823.3, overlap = 49
PHY-3002 : Step(783): len = 42359.6, overlap = 47.5
PHY-3002 : Step(784): len = 42787.3, overlap = 43.25
PHY-3002 : Step(785): len = 43268.7, overlap = 40
PHY-3002 : Step(786): len = 43371, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8208e-05
PHY-3002 : Step(787): len = 43929, overlap = 38
PHY-3002 : Step(788): len = 44393, overlap = 37.5
PHY-3002 : Step(789): len = 44818.9, overlap = 36.25
PHY-3002 : Step(790): len = 45226.1, overlap = 34.5
PHY-3002 : Step(791): len = 45478.6, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049985s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (124.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310092
PHY-3002 : Step(792): len = 58502.5, overlap = 8.5
PHY-3002 : Step(793): len = 56197.9, overlap = 15.25
PHY-3002 : Step(794): len = 54361.1, overlap = 21.75
PHY-3002 : Step(795): len = 53328.3, overlap = 25
PHY-3002 : Step(796): len = 52872.3, overlap = 26
PHY-3002 : Step(797): len = 52692, overlap = 27.5
PHY-3002 : Step(798): len = 52350.8, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000620184
PHY-3002 : Step(799): len = 52976.2, overlap = 28
PHY-3002 : Step(800): len = 53446, overlap = 26.25
PHY-3002 : Step(801): len = 53495.9, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124037
PHY-3002 : Step(802): len = 53744, overlap = 25.25
PHY-3002 : Step(803): len = 53987.2, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58044.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 58112.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.655423s wall, 3.572423s user + 0.982806s system = 4.555229s CPU (171.5%)

RUN-1004 : used memory is 441 MB, reserved memory is 403 MB, peak memory is 776 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 658 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 501
PHY-1001 : Pin misalignment score is improved from 501 to 501
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 513 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 505
PHY-1001 : Pin misalignment score is improved from 505 to 505
PHY-1001 : Pin local connectivity score is improved from 13 to 0
PHY-1001 : End pin swap;  0.270981s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (109.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66552, over cnt = 195(0%), over = 305, worst = 16
PHY-1002 : len = 67520, over cnt = 87(0%), over = 128, worst = 5
PHY-1002 : len = 68000, over cnt = 64(0%), over = 78, worst = 2
PHY-1002 : len = 69200, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 69352, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 69352, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global routing;  0.111739s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (97.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.066366s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (70.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 150480, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 1.275126s wall, 1.606810s user + 0.109201s system = 1.716011s CPU (134.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149704, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.047560s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149824, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.024967s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (125.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149872
PHY-1001 : End DR Iter 3; 0.015371s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.541458s wall, 3.681624s user + 0.390002s system = 4.071626s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.030313s wall, 4.165227s user + 0.452403s system = 4.617630s CPU (114.6%)

RUN-1004 : used memory is 451 MB, reserved memory is 416 MB, peak memory is 782 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 13939
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 746 valid insts, and 39723 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  2.943893s wall, 7.410048s user + 0.124801s system = 7.534848s CPU (255.9%)

RUN-1004 : used memory is 460 MB, reserved memory is 423 MB, peak memory is 782 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.507977s wall, 1.466409s user + 0.093601s system = 1.560010s CPU (103.5%)

RUN-1004 : used memory is 555 MB, reserved memory is 516 MB, peak memory is 782 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.982575s wall, 0.608404s user + 1.528810s system = 2.137214s CPU (30.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 539 MB, peak memory is 782 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.390222s wall, 2.215214s user + 1.794012s system = 4.009226s CPU (42.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 434 MB, peak memory is 782 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 3 RAMs.
RUN-1002 : start command "read_adc sources/sdc/pin.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment key[5]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment key[3]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment key[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hs  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vs  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[23]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[22]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[21]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[20]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[19]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[18]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[17]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[16]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[15]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[14]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[13]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[12]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[11]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[10]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[9]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[8]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[7]  LOCATION = C1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[5]  LOCATION = E2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[4]  LOCATION = G3;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[3]  LOCATION = E1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[2]  LOCATION = F2;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[1]  LOCATION = F1;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[0]  LOCATION = G1;  "
RUN-1002 : start command "set_pin_assignment rx  LOCATION = F16;  "
RUN-1002 : start command "set_pin_assignment tx  LOCATION = E16;  "
RUN-1002 : start command "set_pin_assignment vga_rgb[6]  LOCATION = D1;  "
USR-6010 WARNING: ADC constraints: pin key[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "bus"
SYN-1012 : SanityCheck: Model "cpu"
SYN-1012 : SanityCheck: Model "alu"
SYN-1012 : SanityCheck: Model "debug"
SYN-1012 : SanityCheck: Model "decode"
SYN-1012 : SanityCheck: Model "execute"
SYN-1012 : SanityCheck: Model "fetch"
SYN-1012 : SanityCheck: Model "timer"
SYN-1012 : SanityCheck: Model "key"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "ram(Len=16)"
SYN-1012 : SanityCheck: Model "rom(Len=4096)"
SYN-1012 : SanityCheck: Model "uart(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_rx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "uart_tx(BAUDRATE=921600,CLK_RATE=25200000)"
SYN-1012 : SanityCheck: Model "ubus"
SYN-1012 : SanityCheck: Model "vga"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 5 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_reg0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_rom_reg0)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_vga_ram0)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_vga_ram1)
	 port mode: single dual port
	 port a size: 256 x 1	 write mode: NORMAL
	 port b size: 256 x 1	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
SYN-1016 : Merged 83 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model bus
SYN-1011 : Flatten model cpu
SYN-1011 : Flatten model alu
SYN-1011 : Flatten model debug
SYN-1011 : Flatten model decode
SYN-1011 : Flatten model execute
SYN-1011 : Flatten model fetch
SYN-1011 : Flatten model timer
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model key
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model ram(Len=16)
SYN-1011 : Flatten model rom(Len=4096)
SYN-1011 : Flatten model uart(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_rx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model uart_tx(BAUDRATE=921600,CLK_RATE=25200000)
SYN-1011 : Flatten model ubus
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga
SYN-1011 : Flatten model vram
SYN-1016 : Merged 23 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2678/202 useful/useless nets, 2382/191 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 30 onehot mux instances.
SYN-1020 : Optimized 127 distributor mux.
SYN-1016 : Merged 231 instances.
SYN-1015 : Optimize round 1, 1226 better
SYN-1014 : Optimize round 2
SYN-1032 : 2025/650 useful/useless nets, 1748/162 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 2013/2 useful/useless nets, 1736/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2013/0 useful/useless nets, 1736/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file game_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Gate Statistics
#Basic gates         1139
  #and                129
  #nand                 0
  #or                  85
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 24
  #bufif1               0
  #MX21                71
  #FADD                 0
  #DFF                830
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              88
#MACRO_MULT             2
#MACRO_MUX            468

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |309    |830    |126    |
+-----------------------------------------+

RUN-1002 : start command "export_db game_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea game_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ram/ram_ram_reg0"
SYN-2512 : LOGIC BRAM "u_rom/ram_rom_reg0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram0"
SYN-2512 : LOGIC BRAM "u_vram/ram_vga_ram1"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2059/18 useful/useless nets, 1786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2879/5 useful/useless nets, 2610/5 useful/useless insts
SYN-1016 : Merged 416 instances.
SYN-2501 : Optimize round 1, 1165 better
SYN-2501 : Optimize round 2
SYN-1032 : 2463/0 useful/useless nets, 2194/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 2998/1 useful/useless nets, 2729/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 801 (3.45), #lev = 4 (2.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-2581 : Mapping with K=4, #lut = 758 (3.47), #lev = 4 (2.81)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1420 instances into 769 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2324/0 useful/useless nets, 2057/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 822 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 205 adder to BLE ...
SYN-4008 : Packed 205 adder and 24 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 274 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 247 SEQ (6836 nodes)...
SYN-4005 : Packed 247 SEQ with LUT/SLICE
SYN-4006 : 268 single LUT's are left
SYN-4006 : 524 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1045/1263 primitive instances ...
RUN-1002 : start command "report_area -file game_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1381  |1104  |822   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db game_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net vga_clk_pad driven by BUFG (529 clock/control pins, 2 other pins).
SYN-4019 : Net clk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net vga_clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 750 instances, 702 slices, 30 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6584, tnet num: 1802, tinst num: 750, tnode num: 8256, tedge num: 10755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1672 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141659s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 534787
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(804): len = 414127, overlap = 18
PHY-3002 : Step(805): len = 317008, overlap = 18
PHY-3002 : Step(806): len = 285492, overlap = 15.75
PHY-3002 : Step(807): len = 251717, overlap = 15.75
PHY-3002 : Step(808): len = 224830, overlap = 13.5
PHY-3002 : Step(809): len = 213410, overlap = 15.75
PHY-3002 : Step(810): len = 207235, overlap = 13.5
PHY-3002 : Step(811): len = 197032, overlap = 15.75
PHY-3002 : Step(812): len = 184561, overlap = 15.75
PHY-3002 : Step(813): len = 178347, overlap = 15.75
PHY-3002 : Step(814): len = 140706, overlap = 20.25
PHY-3002 : Step(815): len = 124409, overlap = 19.75
PHY-3002 : Step(816): len = 115440, overlap = 20.75
PHY-3002 : Step(817): len = 113376, overlap = 21.75
PHY-3002 : Step(818): len = 110903, overlap = 20
PHY-3002 : Step(819): len = 105462, overlap = 24.5
PHY-3002 : Step(820): len = 98147.5, overlap = 27.25
PHY-3002 : Step(821): len = 95236.5, overlap = 32
PHY-3002 : Step(822): len = 91754.3, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00014331
PHY-3002 : Step(823): len = 93937.4, overlap = 31.75
PHY-3002 : Step(824): len = 93273.4, overlap = 18.25
PHY-3002 : Step(825): len = 91150.4, overlap = 19.5
PHY-3002 : Step(826): len = 89510.5, overlap = 27
PHY-3002 : Step(827): len = 87316.4, overlap = 16.75
PHY-3002 : Step(828): len = 84443.5, overlap = 15
PHY-3002 : Step(829): len = 82500.7, overlap = 14.5
PHY-3002 : Step(830): len = 79394.8, overlap = 15.5
PHY-3002 : Step(831): len = 76613.4, overlap = 21.5
PHY-3002 : Step(832): len = 75019.5, overlap = 14.5
PHY-3002 : Step(833): len = 73106.9, overlap = 17
PHY-3002 : Step(834): len = 70046.7, overlap = 16.75
PHY-3002 : Step(835): len = 68149.2, overlap = 19.75
PHY-3002 : Step(836): len = 66341.6, overlap = 17.25
PHY-3002 : Step(837): len = 64837.8, overlap = 20
PHY-3002 : Step(838): len = 62422, overlap = 15.75
PHY-3002 : Step(839): len = 59839.9, overlap = 21.25
PHY-3002 : Step(840): len = 58847.6, overlap = 19.75
PHY-3002 : Step(841): len = 58278.2, overlap = 20.25
PHY-3002 : Step(842): len = 54013.7, overlap = 27.25
PHY-3002 : Step(843): len = 53519.6, overlap = 28.25
PHY-3002 : Step(844): len = 53088, overlap = 29
PHY-3002 : Step(845): len = 52319.9, overlap = 29.75
PHY-3002 : Step(846): len = 51999.7, overlap = 30
PHY-3002 : Step(847): len = 51500.7, overlap = 29
PHY-3002 : Step(848): len = 50916.4, overlap = 29.75
PHY-3002 : Step(849): len = 50433.7, overlap = 28
PHY-3002 : Step(850): len = 50189.6, overlap = 27.75
PHY-3002 : Step(851): len = 49295.3, overlap = 30.25
PHY-3002 : Step(852): len = 48561.8, overlap = 30
PHY-3002 : Step(853): len = 48165.5, overlap = 30.25
PHY-3002 : Step(854): len = 47745.6, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286619
PHY-3002 : Step(855): len = 48031.7, overlap = 25.75
PHY-3002 : Step(856): len = 48335.7, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000573239
PHY-3002 : Step(857): len = 48520.5, overlap = 27.75
PHY-3002 : Step(858): len = 48721.7, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008288s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (188.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.55623e-06
PHY-3002 : Step(859): len = 53287.4, overlap = 33.75
PHY-3002 : Step(860): len = 52124.6, overlap = 36.5
PHY-3002 : Step(861): len = 49797.7, overlap = 39
PHY-3002 : Step(862): len = 47850.7, overlap = 41.75
PHY-3002 : Step(863): len = 46310.5, overlap = 42
PHY-3002 : Step(864): len = 44505.2, overlap = 43.5
PHY-3002 : Step(865): len = 42567.6, overlap = 43.75
PHY-3002 : Step(866): len = 41317.2, overlap = 45.25
PHY-3002 : Step(867): len = 40714.7, overlap = 45.75
PHY-3002 : Step(868): len = 40035.7, overlap = 48
PHY-3002 : Step(869): len = 39345.1, overlap = 47.75
PHY-3002 : Step(870): len = 38861.3, overlap = 48.75
PHY-3002 : Step(871): len = 38120.9, overlap = 48
PHY-3002 : Step(872): len = 37560.4, overlap = 48.25
PHY-3002 : Step(873): len = 37313.4, overlap = 47
PHY-3002 : Step(874): len = 37205.1, overlap = 44.25
PHY-3002 : Step(875): len = 36958.9, overlap = 45
PHY-3002 : Step(876): len = 36772.9, overlap = 44.75
PHY-3002 : Step(877): len = 36491, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.11245e-06
PHY-3002 : Step(878): len = 36494, overlap = 44.25
PHY-3002 : Step(879): len = 36564, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71728e-05
PHY-3002 : Step(880): len = 37041, overlap = 43
PHY-3002 : Step(881): len = 37872.8, overlap = 41
PHY-3002 : Step(882): len = 38869.9, overlap = 35.25
PHY-3002 : Step(883): len = 39476.1, overlap = 33.5
PHY-3002 : Step(884): len = 39900.4, overlap = 30.75
PHY-3002 : Step(885): len = 40309.1, overlap = 27.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24781e-05
PHY-3002 : Step(886): len = 40295.3, overlap = 56.5
PHY-3002 : Step(887): len = 40519.6, overlap = 54.5
PHY-3002 : Step(888): len = 40408.1, overlap = 54
PHY-3002 : Step(889): len = 40475.7, overlap = 52.25
PHY-3002 : Step(890): len = 40541.4, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.49563e-05
PHY-3002 : Step(891): len = 40732.7, overlap = 50
PHY-3002 : Step(892): len = 41134.7, overlap = 49
PHY-3002 : Step(893): len = 41862.7, overlap = 46
PHY-3002 : Step(894): len = 42340.3, overlap = 43.75
PHY-3002 : Step(895): len = 42407.2, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.99125e-05
PHY-3002 : Step(896): len = 42958.5, overlap = 41.25
PHY-3002 : Step(897): len = 43301.8, overlap = 40.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.15987e-05
PHY-3002 : Step(898): len = 44348.1, overlap = 36.75
PHY-3002 : Step(899): len = 47326.8, overlap = 27.75
PHY-3002 : Step(900): len = 47415.4, overlap = 26.75
PHY-3002 : Step(901): len = 47350.8, overlap = 24.5
PHY-3002 : Step(902): len = 47336.3, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064915s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (96.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000314554
PHY-3002 : Step(903): len = 57366.1, overlap = 10.5
PHY-3002 : Step(904): len = 55634.7, overlap = 15
PHY-3002 : Step(905): len = 54352.2, overlap = 19.25
PHY-3002 : Step(906): len = 53191.4, overlap = 23.75
PHY-3002 : Step(907): len = 52707.8, overlap = 27.75
PHY-3002 : Step(908): len = 52302, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000629108
PHY-3002 : Step(909): len = 53003.7, overlap = 29.25
PHY-3002 : Step(910): len = 53438, overlap = 28.25
PHY-3002 : Step(911): len = 53681.5, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00125822
PHY-3002 : Step(912): len = 53927.5, overlap = 26.75
PHY-3002 : Step(913): len = 54168.5, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009039s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (345.2%)

PHY-3001 : Legalized: Len = 58462.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 58490.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.587074s wall, 3.354021s user + 0.920406s system = 4.274427s CPU (165.2%)

RUN-1004 : used memory is 446 MB, reserved memory is 408 MB, peak memory is 782 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12854/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 657 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 497
PHY-1001 : Pin misalignment score is improved from 497 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 496
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 503 to 500
PHY-1001 : Pin misalignment score is improved from 500 to 500
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : End pin swap;  0.267654s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (104.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 351 mslices, 351 lslices, 37 pads, 7 brams, 1 dsps
RUN-1001 : There are total 1804 nets
RUN-1001 : 1151 nets have 2 pins
RUN-1001 : 451 nets have [3 - 5] pins
RUN-1001 : 122 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66816, over cnt = 215(0%), over = 332, worst = 14
PHY-1002 : len = 68072, over cnt = 100(0%), over = 142, worst = 4
PHY-1002 : len = 68280, over cnt = 89(0%), over = 108, worst = 2
PHY-1002 : len = 70040, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 70296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global routing;  0.111207s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (112.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.065665s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 150472, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 1.299877s wall, 1.622410s user + 0.109201s system = 1.731611s CPU (133.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149400, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.058063s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (134.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149304, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.026173s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (119.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149336
PHY-1001 : End DR Iter 3; 0.014982s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (208.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net vga_clk_pad will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.637875s wall, 3.822024s user + 0.405603s system = 4.227627s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.095771s wall, 4.290027s user + 0.421203s system = 4.711230s CPU (115.0%)

RUN-1004 : used memory is 455 MB, reserved memory is 420 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                    37
  #input                8
  #output              29
  #inout                0

Utilization Statistics
#lut                 1104   out of  19600    5.63%
#reg                  822   out of  19600    4.19%
#le                  1381
  #lut only           559   out of   1381   40.48%
  #reg only           277   out of   1381   20.06%
  #lut&reg            545   out of   1381   39.46%
#dsp                    1   out of     29    3.45%
#bram                   7   out of     64   10.94%
  #bram9k               7
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1804, pip num: 14031
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 755 valid insts, and 39903 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit -version 0X00 -g ucode:00000000011101010000000000000000" in  3.032514s wall, 7.472448s user + 0.124801s system = 7.597249s CPU (250.5%)

RUN-1004 : used memory is 464 MB, reserved memory is 429 MB, peak memory is 788 MB
RUN-1002 : start command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1358, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit game.bit" in  1.513721s wall, 1.497610s user + 0.078001s system = 1.575610s CPU (104.1%)

RUN-1004 : used memory is 562 MB, reserved memory is 523 MB, peak memory is 788 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.020862s wall, 0.686404s user + 1.575610s system = 2.262014s CPU (32.2%)

RUN-1004 : used memory is 582 MB, reserved memory is 542 MB, peak memory is 788 MB
RUN-1003 : finish command "download -bit game.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.465535s wall, 2.371215s user + 1.840812s system = 4.212027s CPU (44.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 438 MB, peak memory is 788 MB
GUI-1001 : Download success!
