\doxysection{C\+:/\+Users/\+User/\+One\+Drive/\+Documents/1.Repositories/\+Embedded\+Systems/\+STM32/\+Reusable-\/\+Drivers/\+SPI\+\_\+\+Master/include/spi\+\_\+cfg.h File Reference}
\hypertarget{_s_p_i___master_2include_2spi__cfg_8h}{}\label{_s_p_i___master_2include_2spi__cfg_8h}\index{C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-\/Drivers/SPI\_Master/include/spi\_cfg.h@{C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-\/Drivers/SPI\_Master/include/spi\_cfg.h}}


This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
Include dependency graph for spi\+\_\+cfg.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=263pt]{_s_p_i___master_2include_2spi__cfg_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=263pt]{_s_p_i___master_2include_2spi__cfg_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_spi_config__t}{Spi\+Config\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a95f741c335280d2a4856d763a206c3e1}{SPI\+\_\+\+PORTS\+\_\+\+NUMBER}}~4U
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faa}{Spi\+Channel\+\_\+t}} \{ \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaae01f25f2493c2b0a1406ee1371a2752d}{SPI\+\_\+\+CHANNEL1}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa4acd0d9734887e78aa4c50dfc78fcbfa}{SPI\+\_\+\+CHANNEL2}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa1b7e43cfe92e1412fc1d13622e099a6f}{SPI\+\_\+\+CHANNEL3}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaaad41df2ed0eb35b857f48bd36cf9f91e}{SPI\+\_\+\+CHANNEL4}}
, \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa845012bb8c36d60b29b9a17993ea5a4f}{SPI\+\_\+\+MAX\+\_\+\+CHANNEL}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4d}{Spi\+Mode\+\_\+t}} \{ \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4daacf2eef6aadb9f0de11862660cd9ade6}{SPI\+\_\+\+MODE0}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dabd92ab028fcac05cf2ed27b4838d1590}{SPI\+\_\+\+MODE1}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da2607e91fc0c8ae3334284808d7f94cf5}{SPI\+\_\+\+MODE2}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dad9636eac0759655110aa77dd6c22da6c}{SPI\+\_\+\+MODE3}}
, \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da0b45ed1f5218bc73fa94541b4aac2ae8}{SPI\+\_\+\+MAX\+\_\+\+MODE}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47}{Spi\+Hierarchy\+\_\+t}} \{ \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47abc98c1546fe12d3fceb1f86cf670faa9}{SPI\+\_\+\+SLAVE}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a84379dc90398ca075038c8d5ee465f6a}{SPI\+\_\+\+MASTER}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a74f9bb6b6dcadbd87ebf9e0639eea22b}{SPI\+\_\+\+MAX\+\_\+\+HIERARCHY}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2f}{Spi\+Baud\+Rate\+\_\+t}} \{ \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fae5cb9a0a4b196e9ec1681086178f43a5}{SPI\+\_\+\+FPCLK2}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa8231bf0ac5d9725518ece77bfd9bec1e}{SPI\+\_\+\+FPCLK4}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa7c9d2a86e8941e0953c2ef0cd8a46bcb}{SPI\+\_\+\+FPCLK8}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa4eda387d99095fe4123218eb38ce65a0}{SPI\+\_\+\+FPCLK16}}
, \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0d5c4f2cf613998bb015d70345b510e9}{SPI\+\_\+\+FPCLK32}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fac8be4db7bdb1a09c825fad77b8d05380}{SPI\+\_\+\+FPCLK64}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0259700cd228ebf08e669068d71fa9bd}{SPI\+\_\+\+FPCLK128}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fab1cbc24d1c799b53e5bd59c70585bef0}{SPI\+\_\+\+FPCLK256}}
, \newline
\mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2faced845e24384be571bfd19b049e054c3}{SPI\+\_\+\+MAX\+\_\+\+FPCLK}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34}{Spi\+Slave\+Select\+\_\+t}} \{ \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a0e8a69c8abefcc710ebc9190e98b2e06}{SPI\+\_\+\+SOFTWARE\+\_\+\+NSS}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a6aa9f4e95b3f817f976aee86f1b15f50}{SPI\+\_\+\+HARDWARE\+\_\+\+NSS\+\_\+\+ENABLED}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34af8450bb54c06e3a67b95f5730c1d42f7}{SPI\+\_\+\+HARDWARE\+\_\+\+NSS\+\_\+\+DISABLED}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a634f487ec39567972fcfb86b0779f5aa}{SPI\+\_\+\+MAX\+\_\+\+NSS}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9}{Spi\+Frame\+Format\+\_\+t}} \{ \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a1eae4fe3047bf4fbef593e1d39562f45}{SPI\+\_\+\+MSB}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a97ce763136b0802785b49cf4d507e1b0}{SPI\+\_\+\+LSB}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a5485b226c3fe8c379549db70f1a821e2}{SPI\+\_\+\+MAX\+\_\+\+FF}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326}{Spi\+Type\+Transfer\+\_\+t}} \{ \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab90ebf6910c1da04cfe4fe611b46866f}{SPI\+\_\+\+FULL\+\_\+\+DUPLEX}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326abc167d862cc6ea23a7b5ac40730b6e5f}{SPI\+\_\+\+RECEIVE\+\_\+\+MODE}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab5734c4b18de17cd5bc54a57bc463ace}{SPI\+\_\+\+MAX\+\_\+\+DF}}
 \}
\item 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459eba}{Spi\+Data\+Size\+\_\+t}} \{ \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa7d0f3f931e11690790cd430da3023142}{SPI\+\_\+8\+BITS}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa43039bc9dc6d36ddb07d5565ddff0cf2}{SPI\+\_\+16\+BITS}}
, \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa8a44215ed1cb98f6d8700f98e5592981}{SPI\+\_\+\+MAX\+\_\+\+BITS}}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
const \mbox{\hyperlink{struct_spi_config__t}{Spi\+Config\+\_\+t}} \texorpdfstring{$\ast$}{*}const \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a72af5b1b28647c0f42591ecd067fccb9}{SPI\+\_\+\+Config\+Get}} (void)
\item 
size\+\_\+t \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a52c2bcd5d6de69c68453237ffc72e724}{SPI\+\_\+config\+Size\+Get}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table. 

\begin{DoxyAuthor}{Author}
Jose Luis Figueroa 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2025-\/03-\/11
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2025 Jose Luis Figueroa. MIT License. 
\end{DoxyCopyright}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a95f741c335280d2a4856d763a206c3e1}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_PORTS\_NUMBER@{SPI\_PORTS\_NUMBER}}
\index{SPI\_PORTS\_NUMBER@{SPI\_PORTS\_NUMBER}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SPI\_PORTS\_NUMBER}{SPI\_PORTS\_NUMBER}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a95f741c335280d2a4856d763a206c3e1} 
\#define SPI\+\_\+\+PORTS\+\_\+\+NUMBER~4U}

Defines the number of ports on the processor. 

\doxysubsection{Enumeration Type Documentation}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2f}\index{spi\_cfg.h@{spi\_cfg.h}!SpiBaudRate\_t@{SpiBaudRate\_t}}
\index{SpiBaudRate\_t@{SpiBaudRate\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiBaudRate\_t}{SpiBaudRate\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2f} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2f}{Spi\+Baud\+Rate\+\_\+t}}}

Define the baud rate control. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK2@{SPI\_FPCLK2}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK2@{SPI\_FPCLK2}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fae5cb9a0a4b196e9ec1681086178f43a5}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fae5cb9a0a4b196e9ec1681086178f43a5} 
SPI\+\_\+\+FPCLK2&Baud rate divided by 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK4@{SPI\_FPCLK4}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK4@{SPI\_FPCLK4}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa8231bf0ac5d9725518ece77bfd9bec1e}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa8231bf0ac5d9725518ece77bfd9bec1e} 
SPI\+\_\+\+FPCLK4&Baud rate divided by 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK8@{SPI\_FPCLK8}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK8@{SPI\_FPCLK8}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa7c9d2a86e8941e0953c2ef0cd8a46bcb}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa7c9d2a86e8941e0953c2ef0cd8a46bcb} 
SPI\+\_\+\+FPCLK8&Baud rate divided by 8 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK16@{SPI\_FPCLK16}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK16@{SPI\_FPCLK16}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa4eda387d99095fe4123218eb38ce65a0}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa4eda387d99095fe4123218eb38ce65a0} 
SPI\+\_\+\+FPCLK16&Baud rate divided by 16 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK32@{SPI\_FPCLK32}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK32@{SPI\_FPCLK32}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0d5c4f2cf613998bb015d70345b510e9}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0d5c4f2cf613998bb015d70345b510e9} 
SPI\+\_\+\+FPCLK32&Baud rate divided by 32 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK64@{SPI\_FPCLK64}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK64@{SPI\_FPCLK64}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fac8be4db7bdb1a09c825fad77b8d05380}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fac8be4db7bdb1a09c825fad77b8d05380} 
SPI\+\_\+\+FPCLK64&Baud rate divided by 64 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK128@{SPI\_FPCLK128}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK128@{SPI\_FPCLK128}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0259700cd228ebf08e669068d71fa9bd}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fa0259700cd228ebf08e669068d71fa9bd} 
SPI\+\_\+\+FPCLK128&Baud rate divided by 128 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FPCLK256@{SPI\_FPCLK256}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FPCLK256@{SPI\_FPCLK256}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fab1cbc24d1c799b53e5bd59c70585bef0}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2fab1cbc24d1c799b53e5bd59c70585bef0} 
SPI\+\_\+\+FPCLK256&Baud rate divided by 256 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_FPCLK@{SPI\_MAX\_FPCLK}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_FPCLK@{SPI\_MAX\_FPCLK}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2faced845e24384be571bfd19b049e054c3}\label{_s_p_i___master_2include_2spi__cfg_8h_a3cb3dda1124db8846befff5be1bdfb2faced845e24384be571bfd19b049e054c3} 
SPI\+\_\+\+MAX\+\_\+\+FPCLK&Maximum baud rate \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faa}\index{spi\_cfg.h@{spi\_cfg.h}!SpiChannel\_t@{SpiChannel\_t}}
\index{SpiChannel\_t@{SpiChannel\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiChannel\_t}{SpiChannel\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faa} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faa}{Spi\+Channel\+\_\+t}}}

Define the SPI channels on the MCU device. It is used to specify SPI channel to configure the register map. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_CHANNEL1@{SPI\_CHANNEL1}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_CHANNEL1@{SPI\_CHANNEL1}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaae01f25f2493c2b0a1406ee1371a2752d}\label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaae01f25f2493c2b0a1406ee1371a2752d} 
SPI\+\_\+\+CHANNEL1&SPI Channel 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_CHANNEL2@{SPI\_CHANNEL2}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_CHANNEL2@{SPI\_CHANNEL2}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa4acd0d9734887e78aa4c50dfc78fcbfa}\label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa4acd0d9734887e78aa4c50dfc78fcbfa} 
SPI\+\_\+\+CHANNEL2&SPI Channel 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_CHANNEL3@{SPI\_CHANNEL3}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_CHANNEL3@{SPI\_CHANNEL3}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa1b7e43cfe92e1412fc1d13622e099a6f}\label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa1b7e43cfe92e1412fc1d13622e099a6f} 
SPI\+\_\+\+CHANNEL3&SPI Channel 3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_CHANNEL4@{SPI\_CHANNEL4}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_CHANNEL4@{SPI\_CHANNEL4}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaaad41df2ed0eb35b857f48bd36cf9f91e}\label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaaad41df2ed0eb35b857f48bd36cf9f91e} 
SPI\+\_\+\+CHANNEL4&SPI Channel 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_CHANNEL@{SPI\_MAX\_CHANNEL}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_CHANNEL@{SPI\_MAX\_CHANNEL}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa845012bb8c36d60b29b9a17993ea5a4f}\label{_s_p_i___master_2include_2spi__cfg_8h_a8ed88c83798d221d2afb7ab8b4023faaa845012bb8c36d60b29b9a17993ea5a4f} 
SPI\+\_\+\+MAX\+\_\+\+CHANNEL&Maximum SPI Channel \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459eba}\index{spi\_cfg.h@{spi\_cfg.h}!SpiDataSize\_t@{SpiDataSize\_t}}
\index{SpiDataSize\_t@{SpiDataSize\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiDataSize\_t}{SpiDataSize\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459eba} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459eba}{Spi\+Data\+Size\+\_\+t}}}

Define the data frame format. Set bits number of data. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_8BITS@{SPI\_8BITS}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_8BITS@{SPI\_8BITS}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa7d0f3f931e11690790cd430da3023142}\label{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa7d0f3f931e11690790cd430da3023142} 
SPI\+\_\+8\+BITS&8 bits data is selected for communication \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_16BITS@{SPI\_16BITS}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_16BITS@{SPI\_16BITS}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa43039bc9dc6d36ddb07d5565ddff0cf2}\label{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa43039bc9dc6d36ddb07d5565ddff0cf2} 
SPI\+\_\+16\+BITS&16 bits data is selected for communication \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_BITS@{SPI\_MAX\_BITS}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_BITS@{SPI\_MAX\_BITS}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa8a44215ed1cb98f6d8700f98e5592981}\label{_s_p_i___master_2include_2spi__cfg_8h_abcc4f72e578adda03140d4dd9e459ebaa8a44215ed1cb98f6d8700f98e5592981} 
SPI\+\_\+\+MAX\+\_\+\+BITS&Maximum number of bits \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9}\index{spi\_cfg.h@{spi\_cfg.h}!SpiFrameFormat\_t@{SpiFrameFormat\_t}}
\index{SpiFrameFormat\_t@{SpiFrameFormat\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiFrameFormat\_t}{SpiFrameFormat\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9}{Spi\+Frame\+Format\+\_\+t}}}

Define the frame format. Choose the direction of the data frame to be sent. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MSB@{SPI\_MSB}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MSB@{SPI\_MSB}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a1eae4fe3047bf4fbef593e1d39562f45}\label{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a1eae4fe3047bf4fbef593e1d39562f45} 
SPI\+\_\+\+MSB&Most significant bit transmitted first \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_LSB@{SPI\_LSB}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_LSB@{SPI\_LSB}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a97ce763136b0802785b49cf4d507e1b0}\label{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a97ce763136b0802785b49cf4d507e1b0} 
SPI\+\_\+\+LSB&Less significant bit transmitted first \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_FF@{SPI\_MAX\_FF}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_FF@{SPI\_MAX\_FF}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a5485b226c3fe8c379549db70f1a821e2}\label{_s_p_i___master_2include_2spi__cfg_8h_ad0d0fad64f9813e5853f46b5bc1a3af9a5485b226c3fe8c379549db70f1a821e2} 
SPI\+\_\+\+MAX\+\_\+\+FF&Maximum frame format \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47}\index{spi\_cfg.h@{spi\_cfg.h}!SpiHierarchy\_t@{SpiHierarchy\_t}}
\index{SpiHierarchy\_t@{SpiHierarchy\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiHierarchy\_t}{SpiHierarchy\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47}{Spi\+Hierarchy\+\_\+t}}}

Define the hierarchy of the device. Set the device as slave or master. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_SLAVE@{SPI\_SLAVE}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_SLAVE@{SPI\_SLAVE}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47abc98c1546fe12d3fceb1f86cf670faa9}\label{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47abc98c1546fe12d3fceb1f86cf670faa9} 
SPI\+\_\+\+SLAVE&Slave configuration \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MASTER@{SPI\_MASTER}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MASTER@{SPI\_MASTER}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a84379dc90398ca075038c8d5ee465f6a}\label{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a84379dc90398ca075038c8d5ee465f6a} 
SPI\+\_\+\+MASTER&Master configuration \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_HIERARCHY@{SPI\_MAX\_HIERARCHY}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_HIERARCHY@{SPI\_MAX\_HIERARCHY}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a74f9bb6b6dcadbd87ebf9e0639eea22b}\label{_s_p_i___master_2include_2spi__cfg_8h_a402dd0baa9458df07d91ef47836ffe47a74f9bb6b6dcadbd87ebf9e0639eea22b} 
SPI\+\_\+\+MAX\+\_\+\+HIERARCHY&Maximum hierarchy \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4d}\index{spi\_cfg.h@{spi\_cfg.h}!SpiMode\_t@{SpiMode\_t}}
\index{SpiMode\_t@{SpiMode\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiMode\_t}{SpiMode\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4d} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4d}{Spi\+Mode\+\_\+t}}}

Define the bus mode according to clock polarity and clock phase. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MODE0@{SPI\_MODE0}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MODE0@{SPI\_MODE0}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4daacf2eef6aadb9f0de11862660cd9ade6}\label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4daacf2eef6aadb9f0de11862660cd9ade6} 
SPI\+\_\+\+MODE0&Mode 0 (CPOL=0 and CPHA=0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MODE1@{SPI\_MODE1}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MODE1@{SPI\_MODE1}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dabd92ab028fcac05cf2ed27b4838d1590}\label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dabd92ab028fcac05cf2ed27b4838d1590} 
SPI\+\_\+\+MODE1&Mode 1 (CPOL=0 and CPHA=1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MODE2@{SPI\_MODE2}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MODE2@{SPI\_MODE2}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da2607e91fc0c8ae3334284808d7f94cf5}\label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da2607e91fc0c8ae3334284808d7f94cf5} 
SPI\+\_\+\+MODE2&Mode 2 (CPOL=1 and CPHA=0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MODE3@{SPI\_MODE3}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MODE3@{SPI\_MODE3}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dad9636eac0759655110aa77dd6c22da6c}\label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4dad9636eac0759655110aa77dd6c22da6c} 
SPI\+\_\+\+MODE3&Mode 3 (CPOL=1 and CPHA=1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_MODE@{SPI\_MAX\_MODE}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_MODE@{SPI\_MAX\_MODE}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da0b45ed1f5218bc73fa94541b4aac2ae8}\label{_s_p_i___master_2include_2spi__cfg_8h_af7fd666f01e1a2fe00c42b85eaa3bf4da0b45ed1f5218bc73fa94541b4aac2ae8} 
SPI\+\_\+\+MAX\+\_\+\+MODE&Maximum mode \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34}\index{spi\_cfg.h@{spi\_cfg.h}!SpiSlaveSelect\_t@{SpiSlaveSelect\_t}}
\index{SpiSlaveSelect\_t@{SpiSlaveSelect\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiSlaveSelect\_t}{SpiSlaveSelect\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34}{Spi\+Slave\+Select\+\_\+t}}}

Define the slave select pin management (NSS input). The slave ~\newline
 selector could be configured by software or hardware. SW\+\_\+\+NSS\+: Slave select is driven internally. NSS pin remains free. HW\+\_\+\+NSS\+\_\+\+ENABLED\+: Device operates in master mode (NSS pin is used). HW\+\_\+\+NSS\+\_\+\+DISABLED\+: Device operates in slave mode (NSS pin is used). \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_SOFTWARE\_NSS@{SPI\_SOFTWARE\_NSS}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_SOFTWARE\_NSS@{SPI\_SOFTWARE\_NSS}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a0e8a69c8abefcc710ebc9190e98b2e06}\label{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a0e8a69c8abefcc710ebc9190e98b2e06} 
SPI\+\_\+\+SOFTWARE\+\_\+\+NSS&Software NSS pin management \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_HARDWARE\_NSS\_ENABLED@{SPI\_HARDWARE\_NSS\_ENABLED}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_HARDWARE\_NSS\_ENABLED@{SPI\_HARDWARE\_NSS\_ENABLED}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a6aa9f4e95b3f817f976aee86f1b15f50}\label{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a6aa9f4e95b3f817f976aee86f1b15f50} 
SPI\+\_\+\+HARDWARE\+\_\+\+NSS\+\_\+\+ENABLED&Hardware NSS pin management (Master) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_HARDWARE\_NSS\_DISABLED@{SPI\_HARDWARE\_NSS\_DISABLED}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_HARDWARE\_NSS\_DISABLED@{SPI\_HARDWARE\_NSS\_DISABLED}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34af8450bb54c06e3a67b95f5730c1d42f7}\label{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34af8450bb54c06e3a67b95f5730c1d42f7} 
SPI\+\_\+\+HARDWARE\+\_\+\+NSS\+\_\+\+DISABLED&Hardware NSS pin management (slave) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_NSS@{SPI\_MAX\_NSS}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_NSS@{SPI\_MAX\_NSS}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a634f487ec39567972fcfb86b0779f5aa}\label{_s_p_i___master_2include_2spi__cfg_8h_a474aab4df5cccbad97f07bffe96dfb34a634f487ec39567972fcfb86b0779f5aa} 
SPI\+\_\+\+MAX\+\_\+\+NSS&Maximum NSS input \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326}\index{spi\_cfg.h@{spi\_cfg.h}!SpiTypeTransfer\_t@{SpiTypeTransfer\_t}}
\index{SpiTypeTransfer\_t@{SpiTypeTransfer\_t}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SpiTypeTransfer\_t}{SpiTypeTransfer\_t}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326} 
enum \mbox{\hyperlink{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326}{Spi\+Type\+Transfer\+\_\+t}}}

Define the type of data transfer. \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_FULL\_DUPLEX@{SPI\_FULL\_DUPLEX}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_FULL\_DUPLEX@{SPI\_FULL\_DUPLEX}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab90ebf6910c1da04cfe4fe611b46866f}\label{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab90ebf6910c1da04cfe4fe611b46866f} 
SPI\+\_\+\+FULL\+\_\+\+DUPLEX&Set full duplex communication \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_RECEIVE\_MODE@{SPI\_RECEIVE\_MODE}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_RECEIVE\_MODE@{SPI\_RECEIVE\_MODE}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326abc167d862cc6ea23a7b5ac40730b6e5f}\label{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326abc167d862cc6ea23a7b5ac40730b6e5f} 
SPI\+\_\+\+RECEIVE\+\_\+\+MODE&Set Receive only communication \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI\_MAX\_DF@{SPI\_MAX\_DF}!spi\_cfg.h@{spi\_cfg.h}}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_MAX\_DF@{SPI\_MAX\_DF}}}\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab5734c4b18de17cd5bc54a57bc463ace}\label{_s_p_i___master_2include_2spi__cfg_8h_ad62f9d63a1ab4982d18a733bec771326ab5734c4b18de17cd5bc54a57bc463ace} 
SPI\+\_\+\+MAX\+\_\+\+DF&Set the maximum data transfer \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a72af5b1b28647c0f42591ecd067fccb9}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_ConfigGet@{SPI\_ConfigGet}}
\index{SPI\_ConfigGet@{SPI\_ConfigGet}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SPI\_ConfigGet()}{SPI\_ConfigGet()}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a72af5b1b28647c0f42591ecd067fccb9} 
const \mbox{\hyperlink{struct_spi_config__t}{Spi\+Config\+\_\+t}} \texorpdfstring{$\ast$}{*}const SPI\+\_\+\+Config\+Get (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

{\bfseries{Description\+:}} This function is used to initialize the SPI based on the configuration table defined in spi\+\_\+cfg module.

PRE-\/\+CONDITION\+: configuration table needs to be populated (sizeof \texorpdfstring{$>$}{>} 0). ~\newline
 POST-\/\+CONDITION\+: A constant pointer to the first member of the configuration table will be returned. ~\newline


\begin{DoxyReturn}{Returns}
A pointer to the configuration table. ~\newline

\end{DoxyReturn}
{\bfseries{Example\+:}} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_spi_config__t}{SpiConfig\_t}}\ *\ \textcolor{keyword}{const}\ \mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a19dbdd2a49e995603d1f6506823d2f84}{SpiConfig}}\ =\ \mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a72af5b1b28647c0f42591ecd067fccb9}{SPI\_ConfigGet}}();}
\DoxyCodeLine{\textcolor{keywordtype}{size\_t}\ configSize\ =\ \mbox{\hyperlink{_s_p_i___master_2src_2dio__cfg_8c_a5547c2e77c21e6b9c3605d9e518d2a80}{DIO\_configSizeGet}}();}
\DoxyCodeLine{}
\DoxyCodeLine{SPI\_Init(\mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a19dbdd2a49e995603d1f6506823d2f84}{SpiConfig}},\ configSize);}

\end{DoxyCode}


\begin{DoxySeeAlso}{See also}
SPI\+\_\+config\+Get 

\doxylink{_s_p_i___master_2src_2spi__cfg_8c_a52c2bcd5d6de69c68453237ffc72e724}{SPI\+\_\+config\+Size\+Get} 

SPI\+\_\+\+Init 

SPI\+\_\+\+Transfer 

SPI\+\_\+\+Register\+Write 

SPI\+\_\+\+Register\+Read 

SPI\+\_\+\+Callback\+Register 
\end{DoxySeeAlso}
\Hypertarget{_s_p_i___master_2include_2spi__cfg_8h_a52c2bcd5d6de69c68453237ffc72e724}\index{spi\_cfg.h@{spi\_cfg.h}!SPI\_configSizeGet@{SPI\_configSizeGet}}
\index{SPI\_configSizeGet@{SPI\_configSizeGet}!spi\_cfg.h@{spi\_cfg.h}}
\doxysubsubsection{\texorpdfstring{SPI\_configSizeGet()}{SPI\_configSizeGet()}}
{\footnotesize\ttfamily \label{_s_p_i___master_2include_2spi__cfg_8h_a52c2bcd5d6de69c68453237ffc72e724} 
size\+\_\+t SPI\+\_\+config\+Size\+Get (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

{\bfseries{Description\+:}} This function is used to get the size of the configuration table.

PRE-\/\+CONDITION\+: configuration table needs to be populated (sizeof \texorpdfstring{$>$}{>} 0) ~\newline


POST-\/\+CONDITION\+: The size of the configuration table will be returned. ~\newline


\begin{DoxyReturn}{Returns}
The size of the configuration table. ~\newline

\end{DoxyReturn}
{\bfseries{Example\+:}} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_spi_config__t}{SpiConfig\_t}}\ *\ \textcolor{keyword}{const}\ \mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a19dbdd2a49e995603d1f6506823d2f84}{SpiConfig}}\ =\ \mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a72af5b1b28647c0f42591ecd067fccb9}{SPI\_ConfigGet}}();}
\DoxyCodeLine{\textcolor{keywordtype}{size\_t}\ configSize\ =\ \mbox{\hyperlink{_s_p_i___master_2src_2dio__cfg_8c_a5547c2e77c21e6b9c3605d9e518d2a80}{DIO\_configSizeGet}}();}
\DoxyCodeLine{}
\DoxyCodeLine{SPI\_Init(\mbox{\hyperlink{_s_p_i___master_2src_2spi__cfg_8c_a19dbdd2a49e995603d1f6506823d2f84}{SpiConfig}},\ configSize);}

\end{DoxyCode}


\begin{DoxySeeAlso}{See also}
SPI\+\_\+config\+Get 

\doxylink{_s_p_i___master_2src_2spi__cfg_8c_a52c2bcd5d6de69c68453237ffc72e724}{SPI\+\_\+config\+Size\+Get} 

SPI\+\_\+\+Init 

SPI\+\_\+\+Transfer 

SPI\+\_\+\+Register\+Write 

SPI\+\_\+\+Register\+Read 

SPI\+\_\+\+Callback\+Register 
\end{DoxySeeAlso}
