

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Sat Apr 29 14:51:52 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+---------+-----------+-------------+-----+
    |         Modules        | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |           |         |           |             |     |
    |         & Loops        | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|   BRAM    |   DSP   |     FF    |     LUT     | URAM|
    +------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+---------+-----------+-------------+-----+
    |+ tiled_conv            |     -|  0.00|  14265085|  1.427e+08|         -|  14265086|     -|        no|  105 (37%)|  10 (4%)|  9353 (8%)|  14947 (28%)|    -|
    | + conv1d_1             |     -|  0.00|    413000|  4.130e+06|         -|    413000|     -|        no|          -|        -|  408 (~0%)|    504 (~0%)|    -|
    |  o conv1d_1a           |     -|  7.30|    412993|  4.130e+06|     12906|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o conv1d_1b          |     -|  7.30|     12903|  1.290e+05|        69|         -|   187|        no|          -|        -|          -|            -|    -|
    |    o conv1d_1c         |     -|  7.30|        60|    600.000|        12|         -|     5|        no|          -|        -|          -|            -|    -|
    | + max_pooling1         |     -|  0.19|     64833|  6.483e+05|         -|     64833|     -|        no|          -|        -|  185 (~0%)|    322 (~0%)|    -|
    |  o VITIS_LOOP_171_1    |     -|  7.30|     64832|  6.483e+05|      2026|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_173_2   |     -|  7.30|      2024|  2.024e+04|        22|         -|    92|        no|          -|        -|          -|            -|    -|
    |    o VITIS_LOOP_178_3  |     -|  7.30|        20|    200.000|         4|         -|     5|        no|          -|        -|          -|            -|    -|
    | + conv1d_2             |     -|  0.00|   6974754|  6.975e+07|         -|   6974754|     -|        no|          -|        -|  553 (~0%)|     573 (1%)|    -|
    |  o conv1d_2a           |     -|  7.30|   6974753|  6.975e+07|    217961|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o conv1d_2b          |     -|  7.30|    217952|  2.180e+06|      6811|         -|    32|        no|          -|        -|          -|            -|    -|
    |    o conv1d_2c         |     -|  7.30|      6808|  6.808e+04|        74|         -|    92|        no|          -|        -|          -|            -|    -|
    |     o conv1d_2d        |     -|  7.30|        65|    650.000|        13|         -|     5|        no|          -|        -|          -|            -|    -|
    | + max_pooling2         |     -|  0.19|     31041|  3.104e+05|         -|     31041|     -|        no|          -|        -|  176 (~0%)|    317 (~0%)|    -|
    |  o VITIS_LOOP_205_1    |     -|  7.30|     31040|  3.104e+05|       970|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_207_2   |     -|  7.30|       968|  9.680e+03|        22|         -|    44|        no|          -|        -|          -|            -|    -|
    |    o VITIS_LOOP_212_3  |     -|  7.30|        20|    200.000|         4|         -|     5|        no|          -|        -|          -|            -|    -|
    | + conv1d_3_4           |     -|  0.00|   3337506|  3.338e+07|         -|   3337506|     -|        no|          -|   5 (2%)|  891 (~0%)|    1282 (2%)|    -|
    |  o conv1d_3a           |     -|  7.30|   3337505|  3.338e+07|    104297|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o conv1d_3b          |     -|  7.30|    104288|  1.043e+06|      3259|         -|    32|        no|          -|        -|          -|            -|    -|
    |    o conv1d_3c         |     -|  7.30|      3256|  3.256e+04|        74|         -|    44|        no|          -|        -|          -|            -|    -|
    |     o conv1d_3d        |     -|  7.30|        65|    650.000|        13|         -|     5|        no|          -|        -|          -|            -|    -|
    | + max_pooling3         |     -|  0.19|     14145|  1.414e+05|         -|     14145|     -|        no|          -|        -|  155 (~0%)|    308 (~0%)|    -|
    |  o VITIS_LOOP_239_1    |     -|  7.30|     14144|  1.414e+05|       442|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_241_2   |     -|  7.30|       440|  4.400e+03|        22|         -|    20|        no|          -|        -|          -|            -|    -|
    |    o VITIS_LOOP_246_3  |     -|  7.30|        20|    200.000|         4|         -|     5|        no|          -|        -|          -|            -|    -|
    | + max_pooling4         |     -|  0.19|      5697|  5.697e+04|         -|      5697|     -|        no|          -|        -|  121 (~0%)|    289 (~0%)|    -|
    |  o VITIS_LOOP_273_1    |     -|  7.30|      5696|  5.696e+04|       178|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_275_2   |     -|  7.30|       176|  1.760e+03|        22|         -|     8|        no|          -|        -|          -|            -|    -|
    |    o VITIS_LOOP_280_3  |     -|  7.30|        20|    200.000|         4|         -|     5|        no|          -|        -|          -|            -|    -|
    | + max_pooling5         |     -|  0.19|      1473|  1.473e+04|         -|      1473|     -|        no|          -|        -|  110 (~0%)|    256 (~0%)|    -|
    |  o VITIS_LOOP_307_1    |     -|  7.30|      1472|  1.472e+04|        46|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_309_2   |     -|  7.30|        44|    440.000|        22|         -|     2|        no|          -|        -|          -|            -|    -|
    |    o VITIS_LOOP_314_3  |     -|  7.30|        20|    200.000|         4|         -|     5|        no|          -|        -|          -|            -|    -|
    | + dense1               |     -|  0.00|     22825|  2.282e+05|         -|     22825|     -|        no|          -|        -|  280 (~0%)|    326 (~0%)|    -|
    |  o dense1_a            |     -|  7.30|     22657|  2.266e+05|       708|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o dense1_b           |     -|  7.30|       704|  7.040e+03|        11|         -|    64|        no|          -|        -|          -|            -|    -|
    |  o last_acc            |     -|  7.30|       160|  1.600e+03|         5|         -|    32|        no|          -|        -|          -|            -|    -|
    | + dense2               |     -|  0.00|      1788|  1.788e+04|         -|      1788|     -|        no|          -|        -|  206 (~0%)|    218 (~0%)|    -|
    |  o dense2_a            |     -|  7.30|      1781|  1.781e+04|       356|         -|     5|        no|          -|        -|          -|            -|    -|
    |   o dense2_b           |     -|  7.30|       352|  3.520e+03|        11|         -|    32|        no|          -|        -|          -|            -|    -|
    | o load_input           |     -|  7.30|       562|  5.620e+03|         3|         -|   187|        no|          -|        -|          -|            -|    -|
    | o load_conv_weights1   |     -|  7.30|       544|  5.440e+03|        17|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_470_1    |     -|  7.30|        15|    150.000|         3|         -|     5|        no|          -|        -|          -|            -|    -|
    | o load_conv_weights2   |     -|  7.30|     17472|  1.747e+05|       546|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_477_2    |     -|  7.30|       544|  5.440e+03|        17|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_478_3   |     -|  7.30|        15|    150.000|         3|         -|     5|        no|          -|        -|          -|            -|    -|
    | o load_conv_weights3   |     -|  7.30|     17472|  1.747e+05|       546|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_486_4    |     -|  7.30|       544|  5.440e+03|        17|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_487_5   |     -|  7.30|        15|    150.000|         3|         -|     5|        no|          -|        -|          -|            -|    -|
    | o load_conv_weights4   |     -|  7.30|     17472|  1.747e+05|       546|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_495_6    |     -|  7.30|       544|  5.440e+03|        17|         -|    32|        no|          -|        -|          -|            -|    -|
    |   o VITIS_LOOP_496_7   |     -|  7.30|        15|    150.000|         3|         -|     5|        no|          -|        -|          -|            -|    -|
    | o load_dense1_weights  |     -|  7.30|      6208|  6.208e+04|       194|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_504_8    |     -|  7.30|       192|  1.920e+03|         3|         -|    64|        no|          -|        -|          -|            -|    -|
    | o load_dense2_weights  |     -|  7.30|       490|  4.900e+03|        98|         -|     5|        no|          -|        -|          -|            -|    -|
    |  o VITIS_LOOP_511_9    |     -|  7.30|        96|    960.000|         3|         -|    32|        no|          -|        -|          -|            -|    -|
    | o flatten_a            |     -|  7.30|       192|  1.920e+03|         6|         -|    32|        no|          -|        -|          -|            -|    -|
    |  o flatten_b           |     -|  7.30|         4|     40.000|         2|         -|     2|        no|          -|        -|          -|            -|    -|
    | o Loop 9               |     -|  7.30|         5|     50.000|         1|         -|     5|        no|          -|        -|          -|            -|    -|
    | o VITIS_LOOP_561_10    |     -|  7.30|        15|    150.000|         3|         -|     5|        no|          -|        -|          -|            -|    -|
    +------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_c_bias   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_c_weight | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_dense    | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_fm       | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| Interface     | Register                   | Offset | Width | Access | Description                             | Bit Fields                                                           |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                       | 0x00   | 32    | RW     | Control signals                         | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                       | 0x04   | 32    | RW     | Global Interrupt Enable Register        | 0=Enable                                                             |
| s_axi_control | IP_IER                     | 0x08   | 32    | RW     | IP Interrupt Enable Register            | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR                     | 0x0c   | 32    | RW     | IP Interrupt Status Register            | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_feature_map_1        | 0x10   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | input_feature_map_2        | 0x14   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_1 | 0x1c   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_2 | 0x20   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_1    | 0x28   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_2    | 0x2c   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_1 | 0x34   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_2 | 0x38   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_1    | 0x40   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_2    | 0x44   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_1 | 0x4c   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_2 | 0x50   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_1    | 0x58   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_2    | 0x5c   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_1 | 0x64   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_2 | 0x68   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_1    | 0x70   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_2    | 0x74   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_dense1_weights_1      | 0x7c   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_weights_2      | 0x80   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_bias_1         | 0x88   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense1_bias_2         | 0x8c   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense2_weights_1      | 0x94   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_weights_2      | 0x98   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_bias_1         | 0xa0   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | fixp_dense2_bias_2         | 0xa4   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | output_feature_map_1       | 0xac   | 32    | W      | Data signal of output_feature_map       |                                                                      |
| s_axi_control | output_feature_map_2       | 0xb0   | 32    | W      | Data signal of output_feature_map       |                                                                      |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------------+-----------+----------+
| Argument                 | Direction | Datatype |
+--------------------------+-----------+----------+
| input_feature_map        | inout     | float*   |
| fixp_conv_layer_weights1 | in        | float*   |
| fixp_conv_layer_bias1    | in        | float*   |
| fixp_conv_layer_weights2 | in        | float*   |
| fixp_conv_layer_bias2    | in        | float*   |
| fixp_conv_layer_weights3 | in        | float*   |
| fixp_conv_layer_bias3    | in        | float*   |
| fixp_conv_layer_weights4 | in        | float*   |
| fixp_conv_layer_bias4    | in        | float*   |
| fixp_dense1_weights      | in        | float*   |
| fixp_dense1_bias         | in        | float*   |
| fixp_dense2_weights      | in        | float*   |
| fixp_dense2_bias         | in        | float*   |
| output_feature_map       | inout     | float*   |
+--------------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| Argument                 | HW Interface   | HW Type   | HW Usage | HW Info                                              |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| input_feature_map        | m_axi_fm       | interface |          |                                                      |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_1 offset=0x10 range=32        |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_2 offset=0x14 range=32        |
| fixp_conv_layer_weights1 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_1 offset=0x1c range=32 |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_2 offset=0x20 range=32 |
| fixp_conv_layer_bias1    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_1 offset=0x28 range=32    |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_2 offset=0x2c range=32    |
| fixp_conv_layer_weights2 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_1 offset=0x34 range=32 |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_2 offset=0x38 range=32 |
| fixp_conv_layer_bias2    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_1 offset=0x40 range=32    |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_2 offset=0x44 range=32    |
| fixp_conv_layer_weights3 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_1 offset=0x4c range=32 |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_2 offset=0x50 range=32 |
| fixp_conv_layer_bias3    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_1 offset=0x58 range=32    |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_2 offset=0x5c range=32    |
| fixp_conv_layer_weights4 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_1 offset=0x64 range=32 |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_2 offset=0x68 range=32 |
| fixp_conv_layer_bias4    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_1 offset=0x70 range=32    |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_2 offset=0x74 range=32    |
| fixp_dense1_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_1 offset=0x7c range=32      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_2 offset=0x80 range=32      |
| fixp_dense1_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_1 offset=0x88 range=32         |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_2 offset=0x8c range=32         |
| fixp_dense2_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_1 offset=0x94 range=32      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_2 offset=0x98 range=32      |
| fixp_dense2_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_1 offset=0xa0 range=32         |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_2 offset=0xa4 range=32         |
| output_feature_map       | m_axi_fm       | interface |          |                                                      |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_1 offset=0xac range=32       |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_2 offset=0xb0 range=32       |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+---------------------+-----------+--------+-------+-------------------+
| HW Interface   | Loop                | Direction | Length | Width | Location          |
+----------------+---------------------+-----------+--------+-------+-------------------+
| m_axi_c_bias   | conv1d_1a           | read      | 32     | 32    | conv1d.cpp:33:5   |
| m_axi_c_bias   | conv1d_2b           | read      | 32     | 32    | conv1d.cpp:85:5   |
| m_axi_c_bias   | conv1d_3b           | read      | 32     | 32    | conv1d.cpp:132:5  |
| m_axi_dense    | dense1_a            | read      | 32     | 32    | conv1d.cpp:362:5  |
| m_axi_dense    | dense2_a            | read      | 5      | 32    | conv1d.cpp:392:5  |
| m_axi_fm       | load_input          | read      | 187    | 32    | conv1d.cpp:464:5  |
| m_axi_c_weight | load_conv_weights1  | read      | 160    | 32    | conv1d.cpp:469:5  |
| m_axi_c_weight | load_conv_weights2  | read      | 5120   | 32    | conv1d.cpp:476:5  |
| m_axi_c_weight | load_conv_weights3  | read      | 5120   | 32    | conv1d.cpp:485:5  |
| m_axi_c_weight | load_conv_weights4  | read      | 5120   | 32    | conv1d.cpp:494:5  |
| m_axi_dense    | load_dense1_weights | read      | 2048   | 32    | conv1d.cpp:503:5  |
| m_axi_dense    | load_dense2_weights | read      | 160    | 32    | conv1d.cpp:510:5  |
| m_axi_fm       | VITIS_LOOP_561_10   | write     | 5      | 32    | conv1d.cpp:561:24 |
+----------------+---------------------+-----------+--------+-------+-------------------+

* Inferred Bursts and Widening Missed
+---------------------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| HW Interface        | Variable                 | Loop              | Problem                                                                                                 | Resolution | Location          |
+---------------------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| m_axi_c_bias        | B_buf                    | conv1d_2a         | Could not analyze pattern                                                                               | 214-229    | conv1d.cpp:83:1   |
| m_axi_c_bias,c_bias | B_buf                    | conv1d_3a         | Could not analyze pattern                                                                               | 214-229    | conv1d.cpp:130:1  |
| m_axi_c_bias        | B_buf                    | conv1d_1a         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:33:5   |
| m_axi_c_bias        | B_buf                    | conv1d_2b         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:85:5   |
| m_axi_dense         | fixp_dense1_bias         | dense1_a          | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:362:5  |
| m_axi_dense         | fixp_dense2_bias         | dense2_a          | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:392:5  |
| m_axi_fm            | output_feature_map       | VITIS_LOOP_561_10 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:561:24 |
| m_axi_dense         | fixp_dense2_weights      | VITIS_LOOP_511_9  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:511:27 |
| m_axi_dense         | fixp_dense1_weights      | VITIS_LOOP_504_8  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:504:27 |
| m_axi_c_weight      | fixp_conv_layer_weights4 | VITIS_LOOP_496_7  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:496:31 |
| m_axi_c_weight      | fixp_conv_layer_weights3 | VITIS_LOOP_487_5  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:487:31 |
| m_axi_c_weight      | fixp_conv_layer_weights2 | VITIS_LOOP_478_3  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:478:31 |
| m_axi_c_weight      | fixp_conv_layer_weights1 | VITIS_LOOP_470_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:470:27 |
| m_axi_fm            | input_feature_map        | load_input        | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:464:5  |
| m_axi_c_bias,c_bias | B_buf                    | conv1d_3b         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:132:5  |
+---------------------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| + tiled_conv                          | 10  |        |             |      |         |         |
|   add_ln464_fu_902_p2                 | -   |        | add_ln464   | add  | fabric  | 0       |
|   add_ln471_fu_956_p2                 | -   |        | add_ln471   | add  | fabric  | 0       |
|   add_ln469_fu_968_p2                 | -   |        | add_ln469   | add  | fabric  | 0       |
|   add_ln471_1_fu_1002_p2              | -   |        | add_ln471_1 | add  | fabric  | 0       |
|   add_ln470_fu_1018_p2                | -   |        | add_ln470   | add  | fabric  | 0       |
|   add_ln476_fu_1053_p2                | -   |        | add_ln476   | add  | fabric  | 0       |
|   add_ln479_fu_1087_p2                | -   |        | add_ln479   | add  | fabric  | 0       |
|   add_ln479_1_fu_1108_p2              | -   |        | add_ln479_1 | add  | fabric  | 0       |
|   add_ln477_fu_1120_p2                | -   |        | add_ln477   | add  | fabric  | 0       |
|   add_ln479_2_fu_1134_p2              | -   |        | add_ln479_2 | add  | fabric  | 0       |
|   add_ln478_fu_1150_p2                | -   |        | add_ln478   | add  | fabric  | 0       |
|   add_ln485_fu_1181_p2                | -   |        | add_ln485   | add  | fabric  | 0       |
|   add_ln488_fu_1215_p2                | -   |        | add_ln488   | add  | fabric  | 0       |
|   add_ln488_1_fu_1236_p2              | -   |        | add_ln488_1 | add  | fabric  | 0       |
|   add_ln486_fu_1248_p2                | -   |        | add_ln486   | add  | fabric  | 0       |
|   add_ln488_2_fu_1262_p2              | -   |        | add_ln488_2 | add  | fabric  | 0       |
|   add_ln487_fu_1278_p2                | -   |        | add_ln487   | add  | fabric  | 0       |
|   add_ln494_fu_1309_p2                | -   |        | add_ln494   | add  | fabric  | 0       |
|   add_ln497_fu_1343_p2                | -   |        | add_ln497   | add  | fabric  | 0       |
|   add_ln497_1_fu_1364_p2              | -   |        | add_ln497_1 | add  | fabric  | 0       |
|   add_ln495_fu_1376_p2                | -   |        | add_ln495   | add  | fabric  | 0       |
|   add_ln497_2_fu_1390_p2              | -   |        | add_ln497_2 | add  | fabric  | 0       |
|   add_ln496_fu_1406_p2                | -   |        | add_ln496   | add  | fabric  | 0       |
|   add_ln503_fu_1437_p2                | -   |        | add_ln503   | add  | fabric  | 0       |
|   add_ln505_fu_1471_p2                | -   |        | add_ln505   | add  | fabric  | 0       |
|   add_ln504_fu_1487_p2                | -   |        | add_ln504   | add  | fabric  | 0       |
|   add_ln510_fu_1518_p2                | -   |        | add_ln510   | add  | fabric  | 0       |
|   add_ln512_fu_1528_p2                | -   |        | add_ln512   | add  | fabric  | 0       |
|   add_ln511_fu_1544_p2                | -   |        | add_ln511   | add  | fabric  | 0       |
|   add_ln343_fu_1578_p2                | -   |        | add_ln343   | add  | fabric  | 0       |
|   add_ln346_fu_1588_p2                | -   |        | add_ln346   | add  | fabric  | 0       |
|   add_ln345_fu_1604_p2                | -   |        | add_ln345   | add  | fabric  | 0       |
|   empty_108_fu_1633_p2                | -   |        | empty_108   | add  | fabric  | 0       |
|   add_ln561_fu_1682_p2                | -   |        | add_ln561   | add  | fabric  | 0       |
|  + conv1d_1                           | 0   |        |             |      |         |         |
|    add_ln33_1_fu_260_p2               | -   |        | add_ln33_1  | add  | fabric  | 0       |
|    add_ln49_fu_276_p2                 | -   |        | add_ln49    | add  | fabric  | 0       |
|    add_ln33_fu_282_p2                 | -   |        | add_ln33    | add  | fabric  | 0       |
|    empty_144_fu_295_p2                | -   |        | empty_144   | add  | fabric  | 0       |
|    add_ln37_fu_311_p2                 | -   |        | add_ln37    | add  | fabric  | 0       |
|    add_ln49_1_fu_333_p2               | -   |        | add_ln49_1  | add  | fabric  | 0       |
|    add_ln41_fu_349_p2                 | -   |        | add_ln41    | add  | fabric  | 0       |
|    add_ln43_fu_355_p2                 | -   |        | add_ln43    | add  | fabric  | 0       |
|    add_ln43_1_fu_365_p2               | -   |        | add_ln43_1  | add  | fabric  | 0       |
|    add_ln43_2_fu_380_p2               | -   |        | add_ln43_2  | add  | fabric  | 0       |
|  + max_pooling1                       | 0   |        |             |      |         |         |
|    add_ln171_1_fu_167_p2              | -   |        | add_ln171_1 | add  | fabric  | 0       |
|    add_ln171_2_fu_173_p2              | -   |        | add_ln171_2 | add  | fabric  | 0       |
|    add_ln171_fu_185_p2                | -   |        | add_ln171   | add  | fabric  | 0       |
|    add_ln191_fu_195_p2                | -   |        | add_ln191   | add  | fabric  | 0       |
|    add_ln173_fu_211_p2                | -   |        | add_ln173   | add  | fabric  | 0       |
|    add_ln178_fu_247_p2                | -   |        | add_ln178   | add  | fabric  | 0       |
|    add_ln180_fu_253_p2                | -   |        | add_ln180   | add  | fabric  | 0       |
|    add_ln181_fu_262_p2                | -   |        | add_ln181   | add  | fabric  | 0       |
|  + conv1d_2                           | 0   |        |             |      |         |         |
|    add_ln83_1_fu_286_p2               | -   |        | add_ln83_1  | add  | fabric  | 0       |
|    add_ln83_fu_295_p2                 | -   |        | add_ln83    | add  | fabric  | 0       |
|    add_ln85_1_fu_300_p2               | -   |        | add_ln85_1  | add  | fabric  | 0       |
|    add_ln94_fu_318_p2                 | -   |        | add_ln94    | add  | fabric  | 0       |
|    add_ln94_1_fu_339_p2               | -   |        | add_ln94_1  | add  | fabric  | 0       |
|    add_ln85_fu_351_p2                 | -   |        | add_ln85    | add  | fabric  | 0       |
|    empty_139_fu_373_p2                | -   |        | empty_139   | add  | fabric  | 0       |
|    add_ln87_fu_394_p2                 | -   |        | add_ln87    | add  | fabric  | 0       |
|    add_ln94_2_fu_404_p2               | -   |        | add_ln94_2  | add  | fabric  | 0       |
|    add_ln90_fu_420_p2                 | -   |        | add_ln90    | add  | fabric  | 0       |
|    add_ln91_fu_426_p2                 | -   |        | add_ln91    | add  | fabric  | 0       |
|    add_ln91_1_fu_436_p2               | -   |        | add_ln91_1  | add  | fabric  | 0       |
|    add_ln94_3_fu_445_p2               | -   |        | add_ln94_3  | add  | fabric  | 0       |
|  + max_pooling2                       | 0   |        |             |      |         |         |
|    add_ln205_1_fu_163_p2              | -   |        | add_ln205_1 | add  | fabric  | 0       |
|    add_ln205_2_fu_169_p2              | -   |        | add_ln205_2 | add  | fabric  | 0       |
|    add_ln205_fu_181_p2                | -   |        | add_ln205   | add  | fabric  | 0       |
|    add_ln225_fu_191_p2                | -   |        | add_ln225   | add  | fabric  | 0       |
|    add_ln207_fu_207_p2                | -   |        | add_ln207   | add  | fabric  | 0       |
|    add_ln212_fu_243_p2                | -   |        | add_ln212   | add  | fabric  | 0       |
|    add_ln214_fu_249_p2                | -   |        | add_ln214   | add  | fabric  | 0       |
|    add_ln215_fu_258_p2                | -   |        | add_ln215   | add  | fabric  | 0       |
|  + conv1d_3_4                         | 5   |        |             |      |         |         |
|    add_ln130_1_fu_282_p2              | -   |        | add_ln130_1 | add  | fabric  | 0       |
|    add_ln130_fu_291_p2                | -   |        | add_ln130   | add  | fabric  | 0       |
|    add_ln132_1_fu_296_p2              | -   |        | add_ln132_1 | add  | fabric  | 0       |
|    add_ln141_fu_314_p2                | -   |        | add_ln141   | add  | fabric  | 0       |
|    add_ln141_1_fu_335_p2              | -   |        | add_ln141_1 | add  | fabric  | 0       |
|    add_ln132_fu_347_p2                | -   |        | add_ln132   | add  | fabric  | 0       |
|    empty_133_fu_369_p2                | -   |        | empty_133   | add  | fabric  | 0       |
|    add_ln134_fu_390_p2                | -   |        | add_ln134   | add  | fabric  | 0       |
|    add_ln141_2_fu_400_p2              | -   |        | add_ln141_2 | add  | fabric  | 0       |
|    add_ln137_fu_416_p2                | -   |        | add_ln137   | add  | fabric  | 0       |
|    add_ln138_fu_422_p2                | -   |        | add_ln138   | add  | fabric  | 0       |
|    add_ln138_1_fu_432_p2              | -   |        | add_ln138_1 | add  | fabric  | 0       |
|    add_ln141_3_fu_441_p2              | -   |        | add_ln141_3 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul         | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23 | 2   |        | storemerge1 | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23 | 2   |        | add         | fadd | fulldsp | 4       |
|  + max_pooling3                       | 0   |        |             |      |         |         |
|    add_ln239_1_fu_159_p2              | -   |        | add_ln239_1 | add  | fabric  | 0       |
|    add_ln259_fu_185_p2                | -   |        | add_ln259   | add  | fabric  | 0       |
|    add_ln239_fu_197_p2                | -   |        | add_ln239   | add  | fabric  | 0       |
|    add_ln259_1_fu_207_p2              | -   |        | add_ln259_1 | add  | fabric  | 0       |
|    add_ln241_fu_223_p2                | -   |        | add_ln241   | add  | fabric  | 0       |
|    add_ln246_fu_255_p2                | -   |        | add_ln246   | add  | fabric  | 0       |
|    add_ln248_fu_261_p2                | -   |        | add_ln248   | add  | fabric  | 0       |
|    add_ln249_fu_270_p2                | -   |        | add_ln249   | add  | fabric  | 0       |
|  + max_pooling4                       | 0   |        |             |      |         |         |
|    add_ln283_fu_163_p2                | -   |        | add_ln283   | add  | fabric  | 0       |
|    add_ln273_fu_183_p2                | -   |        | add_ln273   | add  | fabric  | 0       |
|    add_ln293_fu_193_p2                | -   |        | add_ln293   | add  | fabric  | 0       |
|    add_ln275_fu_209_p2                | -   |        | add_ln275   | add  | fabric  | 0       |
|    add_ln280_fu_239_p2                | -   |        | add_ln280   | add  | fabric  | 0       |
|    add_ln282_fu_245_p2                | -   |        | add_ln282   | add  | fabric  | 0       |
|    add_ln283_1_fu_254_p2              | -   |        | add_ln283_1 | add  | fabric  | 0       |
|  + max_pooling5                       | 0   |        |             |      |         |         |
|    add_ln307_fu_149_p2                | -   |        | add_ln307   | add  | fabric  | 0       |
|    add_ln327_fu_159_p2                | -   |        | add_ln327   | add  | fabric  | 0       |
|    add_ln309_fu_175_p2                | -   |        | add_ln309   | add  | fabric  | 0       |
|    add_ln314_fu_201_p2                | -   |        | add_ln314   | add  | fabric  | 0       |
|    add_ln316_fu_207_p2                | -   |        | add_ln316   | add  | fabric  | 0       |
|  + dense1                             | 0   |        |             |      |         |         |
|    add_ln362_fu_243_p2                | -   |        | add_ln362   | add  | fabric  | 0       |
|    add_ln367_fu_265_p2                | -   |        | add_ln367   | add  | fabric  | 0       |
|    add_ln366_fu_281_p2                | -   |        | add_ln366   | add  | fabric  | 0       |
|    add_ln374_fu_305_p2                | -   |        | add_ln374   | add  | fabric  | 0       |
|  + dense2                             | 0   |        |             |      |         |         |
|    add_ln392_fu_209_p2                | -   |        | add_ln392   | add  | fabric  | 0       |
|    add_ln397_fu_226_p2                | -   |        | add_ln397   | add  | fabric  | 0       |
|    add_ln396_fu_242_p2                | -   |        | add_ln396   | add  | fabric  | 0       |
+---------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable                                | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| + tiled_conv                                | 105  | 0    |        |                                         |         |      |         |
|   temp_fixp_conv_layer_weights1_0_U         | 1    | -    |        | temp_fixp_conv_layer_weights1_0         | ram_1p  | auto | 1       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U57           | 16   | -    |        | temp_fixp_conv_layer_weights2           | ram_1p  | auto | 1       |
|   temp_fixp_conv_layer_weights3_U           | 16   | -    |        | temp_fixp_conv_layer_weights3           | ram_1p  | auto | 1       |
|   temp_fixp_conv_layer_weights4_U           | 16   | -    |        | temp_fixp_conv_layer_weights4           | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U56         | 4    | -    |        | temp_fixp_dense1_weights                | ram_1p  | auto | 1       |
|   temp_fixp_dense2_weights_U                | 1    | -    |        | temp_fixp_dense2_weights                | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U55        | 1    | -    |        | temp_input_0_0                          | ram_1p  | auto | 1       |
|   temp_output_feature_map_0_U               | -    | -    |        | temp_output_feature_map_0               | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map1_U     | 16   | -    |        | fixp_conv_layer_output_feature_map1     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map1_max_U | 8    | -    |        | fixp_conv_layer_output_feature_map1_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map2_U     | 8    | -    |        | fixp_conv_layer_output_feature_map2     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map2_max_U | 4    | -    |        | fixp_conv_layer_output_feature_map2_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map3_U     | 4    | -    |        | fixp_conv_layer_output_feature_map3     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map4_U     | 4    | -    |        | fixp_conv_layer_output_feature_map4     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map3_max_U | 2    | -    |        | fixp_conv_layer_output_feature_map3_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map4_max_U | 1    | -    |        | fixp_conv_layer_output_feature_map4_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map5_max_U | 1    | -    |        | fixp_conv_layer_output_feature_map5_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_flat_U     | 1    | -    |        | fixp_conv_layer_output_feature_flat     | ram_1p  | auto | 1       |
|   fixp_dense1_output_U                      | 1    | -    |        | fixp_dense1_output                      | ram_1p  | auto | 1       |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------+---------+--------------------------+--------------------------------------------+
| Type   | Options | Location                 | Messages                                   |
+--------+---------+--------------------------+--------------------------------------------+
| unroll |         | conv1d.cpp:371 in dense1 | Only for/while loops support the 'Unroll ' |
+--------+---------+--------------------------+--------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                     | Location                                               |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| pipeline  | off                                                         | conv1d.cpp:23 in conv1d_1                              |
| pipeline  | off                                                         | conv1d.cpp:76 in conv1d_2                              |
| pipeline  | off                                                         | conv1d.cpp:121 in conv1d_3_4                           |
| pipeline  | off                                                         | conv1d.cpp:165 in max_pooling1                         |
| pipeline  | off                                                         | conv1d.cpp:200 in max_pooling2                         |
| pipeline  | off                                                         | conv1d.cpp:234 in max_pooling3                         |
| pipeline  | off                                                         | conv1d.cpp:268 in max_pooling4                         |
| pipeline  | off                                                         | conv1d.cpp:302 in max_pooling5                         |
| pipeline  | off                                                         | conv1d.cpp:336 in flatten                              |
| pipeline  | off                                                         | conv1d.cpp:360 in dense1                               |
| pipeline  | off                                                         | conv1d.cpp:387 in dense2                               |
| interface | m_axi depth=1 port=input_feature_map bundle=fm              | conv1d.cpp:423 in tiled_conv, input_feature_map        |
| interface | m_axi depth=1 port=output_feature_map bundle=fm             | conv1d.cpp:424 in tiled_conv, output_feature_map       |
| interface | m_axi depth=1 port=fixp_conv_layer_weights1 bundle=c_weight | conv1d.cpp:426 in tiled_conv, fixp_conv_layer_weights1 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights2 bundle=c_weight | conv1d.cpp:427 in tiled_conv, fixp_conv_layer_weights2 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights3 bundle=c_weight | conv1d.cpp:428 in tiled_conv, fixp_conv_layer_weights3 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights4 bundle=c_weight | conv1d.cpp:429 in tiled_conv, fixp_conv_layer_weights4 |
| interface | m_axi depth=1 port=fixp_conv_layer_bias1 bundle=c_bias      | conv1d.cpp:430 in tiled_conv, fixp_conv_layer_bias1    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias2 bundle=c_bias      | conv1d.cpp:431 in tiled_conv, fixp_conv_layer_bias2    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias3 bundle=c_bias      | conv1d.cpp:432 in tiled_conv, fixp_conv_layer_bias3    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias4 bundle=c_bias      | conv1d.cpp:433 in tiled_conv, fixp_conv_layer_bias4    |
| interface | m_axi depth=1 port=fixp_dense1_weights bundle=dense         | conv1d.cpp:435 in tiled_conv, fixp_dense1_weights      |
| interface | m_axi depth=1 port=fixp_dense1_bias bundle=dense            | conv1d.cpp:436 in tiled_conv, fixp_dense1_bias         |
| interface | m_axi depth=1 port=fixp_dense2_weights bundle=dense         | conv1d.cpp:437 in tiled_conv, fixp_dense2_weights      |
| interface | m_axi depth=1 port=fixp_dense2_bias bundle=dense            | conv1d.cpp:438 in tiled_conv, fixp_dense2_bias         |
| interface | s_axilite register port=return                              | conv1d.cpp:440 in tiled_conv, return                   |
| pipeline  | off                                                         | conv1d.cpp:442 in tiled_conv                           |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+


