

================================================================
== Vivado HLS Report for 'vc1_inv_trans_8x8_c'
================================================================
* Date:           Tue May 26 00:47:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecvc1dsp.c_vc1_inv_trans_8x8_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  146|  146|  146|  146|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   72|   72|         9|          -|          -|     8|    no    |
        |- Loop 2  |   72|   72|         9|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    3339|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     408|    -|
|Register         |        -|      -|    1330|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    1330|    3747|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |vc1_inv_trans_8x8_c_temp  |        2|  0|   0|    0|    64|   29|     1|         1856|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                          |        2|  0|   0|    0|    64|   29|     1|         1856|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_490_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln35_1_fu_627_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln35_2_fu_633_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln35_3_fu_639_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln35_fu_472_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln37_1_fu_737_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln37_fu_708_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln38_1_fu_798_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln38_fu_771_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln40_fu_808_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_824_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln42_fu_850_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln43_fu_865_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln50_fu_424_p2     |     +    |      0|  0|  15|           4|           7|
    |add_ln56_fu_1199_p2    |     +    |      0|  0|  37|          30|          30|
    |add_ln66_1_fu_1329_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln66_2_fu_1335_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln66_3_fu_1341_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln66_fu_1175_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln68_1_fu_1469_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln68_fu_1427_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln69_1_fu_1523_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln69_fu_1517_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln71_fu_1551_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln72_fu_1566_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln73_fu_1586_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln74_fu_1606_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_1018_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_401_p2            |     +    |      0|  0|  13|           4|           1|
    |t1_1_fu_645_p2         |     +    |      0|  0|  32|          32|          32|
    |t1_2_fu_1231_p2        |     +    |      0|  0|  32|           7|          32|
    |t1_3_fu_1347_p2        |     +    |      0|  0|  32|          32|          32|
    |t1_fu_512_p2           |     +    |      0|  0|  32|           3|          32|
    |t2_1_fu_697_p2         |     +    |      0|  0|  32|          32|          32|
    |t2_2_fu_1269_p2        |     +    |      0|  0|  32|           7|          32|
    |t2_3_fu_1414_p2        |     +    |      0|  0|  32|          32|          32|
    |t2_fu_540_p2           |     +    |      0|  0|  32|           3|          32|
    |t3_1_fu_743_p2         |     +    |      0|  0|  32|          32|          32|
    |t3_2_fu_1097_p2        |     +    |      0|  0|  32|          32|          32|
    |t3_3_fu_1475_p2        |     +    |      0|  0|  32|          32|          32|
    |t3_fu_567_p2           |     +    |      0|  0|  32|          32|          32|
    |t5_1_fu_1535_p2        |     +    |      0|  0|  39|          32|          32|
    |t5_fu_777_p2           |     +    |      0|  0|  39|          32|          32|
    |t6_1_fu_1539_p2        |     +    |      0|  0|  39|          32|          32|
    |t6_fu_781_p2           |     +    |      0|  0|  39|          32|          32|
    |sub_ln25_fu_506_p2     |     -    |      0|  0|  32|          32|          32|
    |sub_ln26_1_fu_534_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln26_fu_518_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln27_fu_561_p2     |     -    |      0|  0|  32|          32|          32|
    |sub_ln28_fu_583_p2     |     -    |      0|  0|  32|          32|          32|
    |sub_ln35_fu_610_p2     |     -    |      0|  0|  32|          32|          32|
    |sub_ln36_1_fu_673_p2   |     -    |      0|  0|  39|           1|          32|
    |sub_ln36_2_fu_679_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln36_3_fu_685_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln36_4_fu_691_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln36_fu_651_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln37_1_fu_731_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln37_fu_725_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln38_1_fu_760_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln38_2_fu_765_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln38_fu_754_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln44_fu_881_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln45_fu_897_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln46_fu_912_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln47_fu_927_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln56_fu_1225_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln57_1_fu_1263_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln57_fu_1237_p2    |     -    |      0|  0|  37|          30|          30|
    |sub_ln58_fu_1091_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln59_fu_1123_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln66_fu_1295_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln67_1_fu_1390_p2  |     -    |      0|  0|  32|           1|          32|
    |sub_ln67_2_fu_1396_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln67_3_fu_1402_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln67_4_fu_1408_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln67_fu_1353_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln68_1_fu_1463_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln68_fu_1457_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln69_1_fu_1505_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln69_2_fu_1511_p2  |     -    |      0|  0|  32|          32|          32|
    |sub_ln69_fu_1499_p2    |     -    |      0|  0|  32|           1|          32|
    |sub_ln75_fu_1627_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln76_fu_1648_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln77_fu_1669_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln78_fu_1690_p2    |     -    |      0|  0|  39|          32|          32|
    |t4_1_fu_803_p2         |     -    |      0|  0|  32|          32|          32|
    |t4_2_fu_1141_p2        |     -    |      0|  0|  32|          32|          32|
    |t4_3_fu_1529_p2        |     -    |      0|  0|  32|          32|          32|
    |t4_fu_594_p2           |     -    |      0|  0|  32|          32|          32|
    |t7_1_fu_1543_p2        |     -    |      0|  0|  39|          32|          32|
    |t7_fu_785_p2           |     -    |      0|  0|  39|          32|          32|
    |t8_1_fu_1547_p2        |     -    |      0|  0|  39|          32|          32|
    |t8_fu_789_p2           |     -    |      0|  0|  39|          32|          32|
    |icmp_ln24_fu_395_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_fu_1012_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln41_fu_840_p2      |    or    |      0|  0|   6|           6|           1|
    |or_ln42_fu_942_p2      |    or    |      0|  0|   6|           6|           2|
    |or_ln43_fu_952_p2      |    or    |      0|  0|   6|           6|           2|
    |or_ln44_fu_962_p2      |    or    |      0|  0|   6|           6|           3|
    |or_ln45_fu_972_p2      |    or    |      0|  0|   6|           6|           3|
    |or_ln46_fu_982_p2      |    or    |      0|  0|   6|           6|           3|
    |or_ln47_fu_992_p2      |    or    |      0|  0|   6|           6|           3|
    |or_ln75_fu_1621_p2     |    or    |      0|  0|  32|          32|           1|
    |or_ln76_fu_1642_p2     |    or    |      0|  0|  32|          32|           1|
    |or_ln77_fu_1663_p2     |    or    |      0|  0|  32|          32|           1|
    |or_ln78_fu_1684_p2     |    or    |      0|  0|  32|          32|           1|
    |xor_ln35_fu_452_p2     |    xor   |      0|  0|   6|           4|           5|
    |xor_ln66_fu_1147_p2    |    xor   |      0|  0|   6|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|3339|        2790|        2874|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  97|         20|    1|         20|
    |block_r_address0   |  44|          9|    6|         54|
    |block_r_address1   |  44|          9|    6|         54|
    |block_r_d0         |  27|          5|   32|        160|
    |block_r_d1         |  27|          5|   32|        160|
    |dst_0_rec_reg_358  |   9|          2|    7|         14|
    |src_0_rec_reg_346  |   9|          2|    4|          8|
    |src_1_rec_reg_369  |   9|          2|    4|          8|
    |temp_address0      |  44|          9|    6|         54|
    |temp_address1      |  44|          9|    6|         54|
    |temp_d0            |  27|          5|   29|        145|
    |temp_d1            |  27|          5|   29|        145|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 408|         82|  162|        876|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln38_reg_1899          |  32|   0|   32|          0|
    |add_ln50_reg_1768          |   7|   0|    7|          0|
    |ap_CS_fsm                  |  19|   0|   19|          0|
    |block_addr_1_reg_1939      |   4|   0|    6|          2|
    |block_load_1_reg_1779      |  32|   0|   32|          0|
    |block_load_2_reg_1795      |  32|   0|   32|          0|
    |block_load_3_reg_1802      |  32|   0|   32|          0|
    |block_load_4_reg_1824      |  32|   0|   32|          0|
    |block_load_5_reg_1833      |  32|   0|   32|          0|
    |block_load_reg_1773        |  32|   0|   32|          0|
    |dst_0_rec_reg_358          |   7|   0|    7|          0|
    |empty_5_reg_1757           |   6|   0|    6|          0|
    |i_1_reg_1952               |   4|   0|    4|          0|
    |i_reg_1747                 |   4|   0|    4|          0|
    |shl_ln37_2_reg_1888        |  28|   0|   32|          4|
    |src_0_rec_cast17_reg_1729  |   4|   0|    6|          2|
    |src_0_rec_reg_346          |   4|   0|    4|          0|
    |src_1_rec_cast14_reg_1934  |   4|   0|    6|          2|
    |src_1_rec_reg_369          |   4|   0|    4|          0|
    |t1_1_reg_1876              |  32|   0|   32|          0|
    |t1_2_reg_2078              |  30|   0|   32|          2|
    |t1_3_reg_2090              |  32|   0|   32|          0|
    |t1_reg_1852                |  30|   0|   32|          2|
    |t2_1_reg_1882              |  32|   0|   32|          0|
    |t2_2_reg_2084              |  30|   0|   32|          2|
    |t2_3_reg_2096              |  32|   0|   32|          0|
    |t2_reg_1858                |  30|   0|   32|          2|
    |t3_1_reg_1893              |  32|   0|   32|          0|
    |t3_2_reg_1997              |  31|   0|   32|          1|
    |t3_3_reg_2102              |  32|   0|   32|          0|
    |t3_reg_1864                |  31|   0|   32|          1|
    |t4_2_reg_2003              |  31|   0|   32|          1|
    |t4_3_reg_2108              |  32|   0|   32|          0|
    |t4_reg_1870                |  31|   0|   32|          1|
    |temp_addr_reg_1734         |   6|   0|    6|          0|
    |temp_load_1_reg_1972       |  29|   0|   29|          0|
    |temp_load_4_reg_2034       |  29|   0|   29|          0|
    |temp_load_5_reg_2046       |  29|   0|   29|          0|
    |temp_load_reg_1967         |  29|   0|   29|          0|
    |trunc_ln11_reg_2119        |  25|   0|   25|          0|
    |trunc_ln12_reg_2124        |  25|   0|   25|          0|
    |trunc_ln13_reg_2129        |  25|   0|   25|          0|
    |trunc_ln14_reg_2134        |  25|   0|   25|          0|
    |trunc_ln15_reg_2139        |  25|   0|   25|          0|
    |trunc_ln2_reg_1904         |  29|   0|   29|          0|
    |trunc_ln3_reg_1909         |  29|   0|   29|          0|
    |trunc_ln4_reg_1914         |  29|   0|   29|          0|
    |trunc_ln5_reg_1919         |  29|   0|   29|          0|
    |trunc_ln66_1_reg_2053      |  28|   0|   28|          0|
    |trunc_ln66_reg_2041        |  28|   0|   28|          0|
    |trunc_ln6_reg_1924         |  29|   0|   29|          0|
    |trunc_ln7_reg_1929         |  29|   0|   29|          0|
    |trunc_ln8_reg_2114         |  25|   0|   25|          0|
    |xor_ln35_reg_1809          |   4|   0|    4|          0|
    |xor_ln66_reg_2009          |   4|   0|    4|          0|
    |zext_ln56_reg_1957         |   4|   0|   64|         60|
    |zext_ln58_1_reg_1987       |   4|   0|   64|         60|
    |zext_ln58_reg_1977         |   4|   0|   64|         60|
    |zext_ln66_1_reg_2024       |   5|   0|   64|         59|
    |zext_ln66_2_reg_2058       |   6|   0|   64|         58|
    |zext_ln66_3_reg_2068       |   6|   0|   64|         58|
    |zext_ln66_reg_2014         |   4|   0|   64|         60|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1330|   0| 1767|        437|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|ap_start          |  in |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|ap_done           | out |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|ap_idle           | out |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|ap_ready          | out |    1| ap_ctrl_hs | vc1_inv_trans_8x8_c | return value |
|block_r_address0  | out |    6|  ap_memory |       block_r       |     array    |
|block_r_ce0       | out |    1|  ap_memory |       block_r       |     array    |
|block_r_we0       | out |    1|  ap_memory |       block_r       |     array    |
|block_r_d0        | out |   32|  ap_memory |       block_r       |     array    |
|block_r_q0        |  in |   32|  ap_memory |       block_r       |     array    |
|block_r_address1  | out |    6|  ap_memory |       block_r       |     array    |
|block_r_ce1       | out |    1|  ap_memory |       block_r       |     array    |
|block_r_we1       | out |    1|  ap_memory |       block_r       |     array    |
|block_r_d1        | out |   32|  ap_memory |       block_r       |     array    |
|block_r_q1        |  in |   32|  ap_memory |       block_r       |     array    |
+------------------+-----+-----+------------+---------------------+--------------+

