Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct  7 22:08:40 2022
| Host         : USAUSLT-9KB21SI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: UART_COMP/UART_RX_COMP/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART_COMP/UART_RX_COMP/current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART_COMP/UART_TX_COMP/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART_COMP/UART_TX_COMP/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART_COMP/UART_TX_COMP/current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.682        0.000                      0                  549        0.070        0.000                      0                  549        3.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.682        0.000                      0                  549        0.070        0.000                      0                  549        3.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.578ns (32.675%)  route 3.251ns (67.325%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.194    10.253    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.579    12.971    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[4]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    12.935    UART_COMP/UART_RX_COMP/baudrate_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.578ns (32.675%)  route 3.251ns (67.325%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.194    10.253    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.579    12.971    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[5]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    12.935    UART_COMP/UART_RX_COMP/baudrate_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.578ns (32.675%)  route 3.251ns (67.325%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.194    10.253    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.579    12.971    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[6]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    12.935    UART_COMP/UART_RX_COMP/baudrate_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.578ns (32.675%)  route 3.251ns (67.325%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.194    10.253    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.579    12.971    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[7]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    12.935    UART_COMP/UART_RX_COMP/baudrate_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.578ns (34.044%)  route 3.057ns (65.956%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.000    10.059    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[20]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.578ns (34.044%)  route 3.057ns (65.956%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.000    10.059    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[21]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.578ns (34.044%)  route 3.057ns (65.956%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.000    10.059    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[22]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.578ns (34.044%)  route 3.057ns (65.956%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          1.000    10.059    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[23]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.578ns (35.341%)  route 2.887ns (64.659%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.888    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y50         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[16]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/baudrate_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.578ns (35.341%)  route 2.887ns (64.659%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.755     5.423    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_COMP/UART_RX_COMP/baudrate_count_reg[0]/Q
                         net (fo=3, routed)           1.340     7.219    UART_COMP/UART_RX_COMP/baudrate_count_reg[0]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.343    UART_COMP/UART_RX_COMP/baudrate_count0_carry_i_5__0_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.875    UART_COMP/UART_RX_COMP/baudrate_count0_carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.990    UART_COMP/UART_RX_COMP/baudrate_count0_carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.104    UART_COMP/UART_RX_COMP/baudrate_count0_carry__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  UART_COMP/UART_RX_COMP/baudrate_count0_carry__2/CO[3]
                         net (fo=3, routed)           0.716     8.934    UART_COMP/UART_RX_COMP/baudrate_count0_carry__2_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.888    UART_COMP/UART_RX_COMP/baudrate_count[0]_i_1__0_n_0
    SLICE_X36Y50         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.563    12.954    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_count_reg[17]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    12.767    UART_COMP/UART_RX_COMP/baudrate_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.560     1.472    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          0.188     1.800    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[1]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X30Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.730    UART_COMP/UART_TX_COMP/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.560     1.472    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          0.188     1.800    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[2]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X30Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.730    UART_COMP/UART_TX_COMP/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.560     1.472    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          0.188     1.800    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[3]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X30Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.730    UART_COMP/UART_TX_COMP/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.560     1.472    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          0.188     1.800    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[4]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X30Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.730    UART_COMP/UART_TX_COMP/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.560     1.472    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          0.188     1.800    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[5]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X30Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.730    UART_COMP/UART_TX_COMP/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_COMP/UART_RX_COMP/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.574%)  route 0.162ns (53.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_RX_COMP/data_out_reg[1]/Q
                         net (fo=1, routed)           0.162     1.780    UART_COMP/FIFO_RX_COMP/Q[1]
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.876     2.035    UART_COMP/FIFO_RX_COMP/i_clock_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.691    UART_COMP/FIFO_RX_COMP/fifo_var_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UART_COMP/UART_RX_COMP/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.420%)  route 0.163ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_RX_COMP/data_out_reg[3]/Q
                         net (fo=1, routed)           0.163     1.781    UART_COMP/FIFO_RX_COMP/Q[3]
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.876     2.035    UART_COMP/FIFO_RX_COMP/i_clock_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.691    UART_COMP/FIFO_RX_COMP/fifo_var_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UART_COMP/UART_RX_COMP/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.417%)  route 0.163ns (53.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_RX_COMP/data_out_reg[2]/Q
                         net (fo=1, routed)           0.163     1.782    UART_COMP/FIFO_RX_COMP/Q[2]
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.876     2.035    UART_COMP/FIFO_RX_COMP/i_clock_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  UART_COMP/FIFO_RX_COMP/fifo_var_reg/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.691    UART_COMP/FIFO_RX_COMP/fifo_var_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.739    UART_COMP/UART_TX_COMP/baudrate_count_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    UART_COMP/UART_TX_COMP/baudrate_count_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    UART_COMP/UART_TX_COMP/baudrate_count_reg[24]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.988    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[24]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    UART_COMP/UART_TX_COMP/baudrate_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.739    UART_COMP/UART_TX_COMP/baudrate_count_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    UART_COMP/UART_TX_COMP/baudrate_count_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  UART_COMP/UART_TX_COMP/baudrate_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    UART_COMP/UART_TX_COMP/baudrate_count_reg[24]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.988    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[26]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    UART_COMP/UART_TX_COMP/baudrate_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y18    UART_COMP/FIFO_RX_COMP/fifo_var_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y19    UART_COMP/FIFO_TX_COMP/fifo_var_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y18    UART_COMP/FIFO_RX_COMP/fifo_var_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y19    UART_COMP/FIFO_TX_COMP/fifo_var_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y51    reset_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y51    reset_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y51    reset_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y51    reset_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y51    reset_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y51    reset_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y51    reset_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51    reset_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y51    reset_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y51    reset_count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_COMP/FIFO_TX_COMP/fifo_var_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.522ns (56.009%)  route 3.551ns (43.991%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.718     5.387    UART_COMP/FIFO_TX_COMP/i_clock_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  UART_COMP/FIFO_TX_COMP/fifo_var_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.269 f  UART_COMP/FIFO_TX_COMP/fifo_var_reg/DOBDO[0]
                         net (fo=2, routed)           1.012     7.280    UART_COMP/UART_TX_COMP/DOBDO[0]
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  UART_COMP/UART_TX_COMP/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.540     9.944    uart_tx_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.460 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.460    uart_tx
    H15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.987ns (68.197%)  route 1.859ns (31.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.741     5.409    i_clock_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  reset_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  reset_reg_lopt_replica/Q
                         net (fo=1, routed)           1.859     7.725    reset_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.256 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.256    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.785ns  (logic 0.580ns (20.824%)  route 2.205ns (79.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.739     5.407    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  UART_COMP/UART_RX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          1.418     7.281    UART_COMP/UART_RX_COMP/baudrate_done
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  UART_COMP/UART_RX_COMP/next_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.787     8.193    UART_COMP/UART_RX_COMP/next_state__0[0]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.857ns  (logic 0.608ns (21.284%)  route 2.249ns (78.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.661     5.329    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          1.455     7.241    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.152     7.393 r  UART_COMP/UART_TX_COMP/next_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.793     8.186    UART_COMP/UART_TX_COMP/next_state__0[2]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.687ns  (logic 0.608ns (22.631%)  route 2.079ns (77.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.756     5.424    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  UART_COMP/UART_RX_COMP/current_state_reg[2]/Q
                         net (fo=8, routed)           1.507     7.387    UART_COMP/UART_RX_COMP/current_state_reg_n_0_[2]
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.539 r  UART_COMP/UART_RX_COMP/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.572     8.111    UART_COMP/UART_RX_COMP/next_state__0[2]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.650ns  (logic 0.580ns (21.888%)  route 2.070ns (78.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.661     5.329    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          1.455     7.241    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  UART_COMP/UART_TX_COMP/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.615     7.979    UART_COMP/UART_TX_COMP/next_state__0[1]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.608ns (23.935%)  route 1.932ns (76.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.661     5.329    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  UART_COMP/UART_TX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          1.457     7.243    UART_COMP/UART_TX_COMP/baudrate_done
    SLICE_X27Y49         LUT5 (Prop_lut5_I2_O)        0.152     7.395 r  UART_COMP/UART_TX_COMP/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.475     7.869    UART_COMP/UART_TX_COMP/next_state__0[0]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/baudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.103ns  (logic 0.580ns (27.573%)  route 1.523ns (72.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.739     5.407    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  UART_COMP/UART_RX_COMP/baudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  UART_COMP/UART_RX_COMP/baudrate_done_reg/Q
                         net (fo=37, routed)          1.523     7.387    UART_COMP/UART_RX_COMP/baudrate_done
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.511 r  UART_COMP/UART_RX_COMP/next_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.511    UART_COMP/UART_RX_COMP/next_state__0[1]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.442%)  route 0.252ns (57.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.592     1.504    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_COMP/UART_RX_COMP/current_state_reg[1]/Q
                         net (fo=9, routed)           0.252     1.897    UART_COMP/UART_RX_COMP/current_state_reg_n_0_[1]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  UART_COMP/UART_RX_COMP/next_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    UART_COMP/UART_RX_COMP/next_state__0[1]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.190ns (40.425%)  route 0.280ns (59.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/current_state_reg[0]/Q
                         net (fo=8, routed)           0.131     1.750    UART_COMP/UART_TX_COMP/current_state[0]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.049     1.799 r  UART_COMP/UART_TX_COMP/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.149     1.948    UART_COMP/UART_TX_COMP/next_state__0[0]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.859%)  route 0.333ns (64.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/current_state_reg[0]/Q
                         net (fo=8, routed)           0.130     1.749    UART_COMP/UART_TX_COMP/current_state[0]
    SLICE_X27Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  UART_COMP/UART_TX_COMP/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.203     1.996    UART_COMP/UART_TX_COMP/next_state__0[1]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.189ns (30.488%)  route 0.431ns (69.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.592     1.504    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_COMP/UART_RX_COMP/current_state_reg[1]/Q
                         net (fo=9, routed)           0.251     1.896    UART_COMP/UART_RX_COMP/current_state_reg_n_0_[1]
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.048     1.944 r  UART_COMP/UART_RX_COMP/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.180     2.124    UART_COMP/UART_RX_COMP/next_state__0[2]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_TX_COMP/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.189ns (26.454%)  route 0.525ns (73.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/current_state_reg[0]/Q
                         net (fo=8, routed)           0.130     1.749    UART_COMP/UART_TX_COMP/current_state[0]
    SLICE_X27Y49         LUT5 (Prop_lut5_I2_O)        0.048     1.797 r  UART_COMP/UART_TX_COMP/next_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.395     2.192    UART_COMP/UART_TX_COMP/next_state__0[2]
    SLICE_X27Y49         LDCE                                         r  UART_COMP/UART_TX_COMP/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/halfbaudrate_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_COMP/UART_RX_COMP/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.186ns (23.530%)  route 0.604ns (76.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.505    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  UART_COMP/UART_RX_COMP/halfbaudrate_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  UART_COMP/UART_RX_COMP/halfbaudrate_done_reg/Q
                         net (fo=3, routed)           0.215     1.861    UART_COMP/UART_RX_COMP/halfbaudrate_done_reg_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.906 r  UART_COMP/UART_RX_COMP/next_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.389     2.295    UART_COMP/UART_RX_COMP/next_state__0[0]
    SLICE_X37Y48         LDCE                                         r  UART_COMP/UART_RX_COMP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.373ns (77.600%)  route 0.396ns (22.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.589     1.501    i_clock_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  reset_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  reset_reg_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.038    reset_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.270 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.270    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.403ns (60.158%)  route 0.929ns (39.842%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.566     1.478    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART_COMP/UART_TX_COMP/current_state_reg[2]/Q
                         net (fo=8, routed)           0.162     1.781    UART_COMP/UART_TX_COMP/current_state[2]
    SLICE_X27Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  UART_COMP/UART_TX_COMP/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.767     2.593    uart_tx_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.809 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    uart_tx
    H15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.010ns (24.287%)  route 3.149ns (75.713%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.176 r  UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1/O
                         net (fo=32, routed)          0.983     4.159    UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.504     4.896    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[12]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.010ns (24.287%)  route 3.149ns (75.713%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.176 r  UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1/O
                         net (fo=32, routed)          0.983     4.159    UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.504     4.896    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[13]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.010ns (24.287%)  route 3.149ns (75.713%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.176 r  UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1/O
                         net (fo=32, routed)          0.983     4.159    UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.504     4.896    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[14]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.010ns (24.287%)  route 3.149ns (75.713%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.176 r  UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1/O
                         net (fo=32, routed)          0.983     4.159    UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.504     4.896    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[15]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 0.886ns (21.530%)  route 3.229ns (78.470%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          1.755     4.115    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.487     4.878    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X27Y50         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[0]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.038ns (25.422%)  route 3.045ns (74.578%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.152     3.204 r  UART_COMP/UART_TX_COMP/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.879     4.083    UART_COMP/UART_TX_COMP/data_buffer[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503     4.895    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[0]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.038ns (25.422%)  route 3.045ns (74.578%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.152     3.204 r  UART_COMP/UART_TX_COMP/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.879     4.083    UART_COMP/UART_TX_COMP/data_buffer[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503     4.895    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[5]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.038ns (25.422%)  route 3.045ns (74.578%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.152     3.204 r  UART_COMP/UART_TX_COMP/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.879     4.083    UART_COMP/UART_TX_COMP/data_buffer[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503     4.895    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[6]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.038ns (25.422%)  route 3.045ns (74.578%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.152     3.204 r  UART_COMP/UART_TX_COMP/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.879     4.083    UART_COMP/UART_TX_COMP/data_buffer[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503     4.895    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_buffer_reg[7]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/baudrate_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.066ns  (logic 1.010ns (24.837%)  route 3.056ns (75.163%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           1.474     2.236    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.360 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.692     3.052    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.176 r  UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1/O
                         net (fo=32, routed)          0.890     4.066    UART_COMP/UART_TX_COMP/baudrate_count[0]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.504     4.896    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/baudrate_count_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.158ns (54.016%)  route 0.135ns (45.984%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[1]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[1]/Q
                         net (fo=3, routed)           0.135     0.293    UART_COMP/UART_RX_COMP/next_state[1]
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.861     2.020    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[1]/C

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.158ns (53.985%)  route 0.135ns (46.015%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[0]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[0]/Q
                         net (fo=3, routed)           0.135     0.293    UART_COMP/UART_RX_COMP/next_state[0]
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.861     2.020    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[0]/C

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.158ns (46.406%)  route 0.182ns (53.594%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/Q
                         net (fo=3, routed)           0.182     0.340    UART_COMP/UART_RX_COMP/next_state[2]
    SLICE_X37Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.862     2.021    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/current_state_reg[2]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.223ns (48.810%)  route 0.234ns (51.190%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  UART_COMP/UART_TX_COMP/next_state_reg[0]/Q
                         net (fo=2, routed)           0.234     0.457    UART_COMP/UART_TX_COMP/next_state[0]
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[0]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.223ns (48.361%)  route 0.238ns (51.639%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/Q
                         net (fo=2, routed)           0.238     0.461    UART_COMP/UART_TX_COMP/next_state[2]
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  UART_COMP/UART_TX_COMP/current_state_reg[2]/C

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/data_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.732%)  route 0.272ns (57.268%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/Q
                         net (fo=3, routed)           0.131     0.289    UART_COMP/UART_RX_COMP/next_state[2]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  UART_COMP/UART_RX_COMP/data_count[31]_i_1__0/O
                         net (fo=36, routed)          0.141     0.475    UART_COMP/UART_RX_COMP/data_count[31]_i_1__0_n_0
    SLICE_X39Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.861     2.020    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[12]/C

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/data_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.203ns (38.413%)  route 0.325ns (61.587%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/Q
                         net (fo=3, routed)           0.131     0.289    UART_COMP/UART_RX_COMP/next_state[2]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  UART_COMP/UART_RX_COMP/data_count[31]_i_1__0/O
                         net (fo=36, routed)          0.195     0.528    UART_COMP/UART_RX_COMP/data_count[31]_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.862     2.021    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[16]/C

Slack:                    inf
  Source:                 UART_COMP/UART_RX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_RX_COMP/data_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.203ns (36.991%)  route 0.346ns (63.009%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UART_COMP/UART_RX_COMP/next_state_reg[2]/Q
                         net (fo=3, routed)           0.131     0.289    UART_COMP/UART_RX_COMP/next_state[2]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  UART_COMP/UART_RX_COMP/data_count[31]_i_1__0/O
                         net (fo=36, routed)          0.215     0.549    UART_COMP/UART_RX_COMP/data_count[31]_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.861     2.020    UART_COMP/UART_RX_COMP/i_clock_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  UART_COMP/UART_RX_COMP/data_count_reg[8]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.268ns (47.252%)  route 0.299ns (52.748%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/Q
                         net (fo=2, routed)           0.071     0.294    UART_COMP/UART_TX_COMP/next_state[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.228     0.567    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[11]/C

Slack:                    inf
  Source:                 UART_COMP/UART_TX_COMP/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UART_COMP/UART_TX_COMP/data_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.268ns (47.252%)  route 0.299ns (52.748%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         LDCE                         0.000     0.000 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/G
    SLICE_X27Y49         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  UART_COMP/UART_TX_COMP/next_state_reg[2]/Q
                         net (fo=2, routed)           0.071     0.294    UART_COMP/UART_TX_COMP/next_state[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  UART_COMP/UART_TX_COMP/data_count[31]_i_1/O
                         net (fo=44, routed)          0.228     0.567    UART_COMP/UART_TX_COMP/data_count[31]_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.834     1.993    UART_COMP/UART_TX_COMP/i_clock_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  UART_COMP/UART_TX_COMP/data_count_reg[12]/C





