// Seed: 3499855648
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.type_4 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0
    , id_8,
    input wor id_1,
    input supply1 id_2,
    output logic id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6
);
  reg  id_9;
  wire id_10;
  always @(1'd0 ==? 1) begin : LABEL_0
    id_3 = #id_11 id_9;
  end
  wire id_12;
  assign id_8 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8
  );
  tri id_14 = 1'b0;
endmodule
