#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* USBUART_bus_reset */
#define USBUART_bus_reset__ES2_PATCH 0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_bus_reset__INTC_MASK 0x80u
#define USBUART_bus_reset__INTC_NUMBER 23
#define USBUART_bus_reset__INTC_PRIOR_NUM 7
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_INTC_PRIOR23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_bus_reset__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Eu)

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* USBUART_arb_int */
#define USBUART_arb_int__ES2_PATCH 0
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_arb_int__INTC_MASK 0x40u
#define USBUART_arb_int__INTC_NUMBER 22
#define USBUART_arb_int__INTC_PRIOR_NUM 7
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_INTC_PRIOR22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_arb_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Cu)

/* USBUART_sof_int */
#define USBUART_sof_int__ES2_PATCH 0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_sof_int__INTC_MASK 0x20u
#define USBUART_sof_int__INTC_NUMBER 21
#define USBUART_sof_int__INTC_PRIOR_NUM 7
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_INTC_PRIOR21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_sof_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Au)

/* USBUART_dp_int */
#define USBUART_dp_int__ES2_PATCH 0
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define USBUART_dp_int__INTC_MASK 0x10u
#define USBUART_dp_int__INTC_NUMBER 12
#define USBUART_dp_int__INTC_PRIOR_NUM 7
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_INTC_PRIOR12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define USBUART_dp_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x18)

/* USBUART_ep_0 */
#define USBUART_ep_0__ES2_PATCH 0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define USBUART_ep_0__INTC_MASK 0x01u
#define USBUART_ep_0__INTC_NUMBER 24
#define USBUART_ep_0__INTC_PRIOR_NUM 7
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_INTC_PRIOR24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define USBUART_ep_0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x30)

/* USBUART_ep_1 */
#define USBUART_ep_1__ES2_PATCH 0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0
#define USBUART_ep_1__INTC_PRIOR_NUM 7
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBUART_ep_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00)

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBUART_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_USB__USBIO_CR2 CYREG_USB_USBIO_CR2
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* Echo_ISR_0 */
#define Echo_ISR_0__ES2_PATCH 0
#define Echo_ISR_0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define Echo_ISR_0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define Echo_ISR_0__INTC_MASK 0x02u
#define Echo_ISR_0__INTC_NUMBER 9
#define Echo_ISR_0__INTC_PRIOR_NUM 7
#define Echo_ISR_0__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define Echo_ISR_0__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define Echo_ISR_0__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define Echo_ISR_0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12)

/* Echo_ISR_1 */
#define Echo_ISR_1__ES2_PATCH 0
#define Echo_ISR_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Echo_ISR_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Echo_ISR_1__INTC_MASK 0x40u
#define Echo_ISR_1__INTC_NUMBER 6
#define Echo_ISR_1__INTC_PRIOR_NUM 7
#define Echo_ISR_1__INTC_PRIOR_REG CYREG_INTC_PRIOR6
#define Echo_ISR_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Echo_ISR_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Echo_ISR_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Cu)

/* USBUART_Dm */
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15
#define USBUART_Dm__0__SHIFT 7
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__PORT 15
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15
#define USBUART_Dp__0__SHIFT 6
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU15_SNAP

/* Timer_ISR */
#define Timer_ISR__ES2_PATCH 0
#define Timer_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define Timer_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define Timer_ISR__INTC_MASK 0x80u
#define Timer_ISR__INTC_NUMBER 31
#define Timer_ISR__INTC_PRIOR_NUM 7
#define Timer_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR31
#define Timer_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define Timer_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define Timer_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Eu)

/* Trigger */
#define Trigger__0__MASK 0x80u
#define Trigger__0__PC CYREG_PRT2_PC7
#define Trigger__0__PORT 2
#define Trigger__0__SHIFT 7
#define Trigger__AG CYREG_PRT2_AG
#define Trigger__AMUX CYREG_PRT2_AMUX
#define Trigger__BIE CYREG_PRT2_BIE
#define Trigger__BIT_MASK CYREG_PRT2_BIT_MASK
#define Trigger__BYP CYREG_PRT2_BYP
#define Trigger__CTL CYREG_PRT2_CTL
#define Trigger__DM0 CYREG_PRT2_DM0
#define Trigger__DM1 CYREG_PRT2_DM1
#define Trigger__DM2 CYREG_PRT2_DM2
#define Trigger__DR CYREG_PRT2_DR
#define Trigger__INP_DIS CYREG_PRT2_INP_DIS
#define Trigger__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Trigger__LCD_EN CYREG_PRT2_LCD_EN
#define Trigger__MASK 0x80u
#define Trigger__PORT 2
#define Trigger__PRT CYREG_PRT2_PRT
#define Trigger__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Trigger__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Trigger__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Trigger__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Trigger__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Trigger__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Trigger__PS CYREG_PRT2_PS
#define Trigger__SHIFT 7
#define Trigger__SLW CYREG_PRT2_SLW

/* Echo_0 */
#define Echo_0__0__MASK 0x01u
#define Echo_0__0__PC CYREG_PRT5_PC0
#define Echo_0__0__PORT 5
#define Echo_0__0__SHIFT 0
#define Echo_0__1__MASK 0x02u
#define Echo_0__1__PC CYREG_PRT5_PC1
#define Echo_0__1__PORT 5
#define Echo_0__1__SHIFT 1
#define Echo_0__2__MASK 0x04u
#define Echo_0__2__PC CYREG_PRT5_PC2
#define Echo_0__2__PORT 5
#define Echo_0__2__SHIFT 2
#define Echo_0__3__MASK 0x08u
#define Echo_0__3__PC CYREG_PRT5_PC3
#define Echo_0__3__PORT 5
#define Echo_0__3__SHIFT 3
#define Echo_0__4__MASK 0x10u
#define Echo_0__4__PC CYREG_PRT5_PC4
#define Echo_0__4__PORT 5
#define Echo_0__4__SHIFT 4
#define Echo_0__5__MASK 0x20u
#define Echo_0__5__PC CYREG_PRT5_PC5
#define Echo_0__5__PORT 5
#define Echo_0__5__SHIFT 5
#define Echo_0__AG CYREG_PRT5_AG
#define Echo_0__AMUX CYREG_PRT5_AMUX
#define Echo_0__BIE CYREG_PRT5_BIE
#define Echo_0__BIT_MASK CYREG_PRT5_BIT_MASK
#define Echo_0__BYP CYREG_PRT5_BYP
#define Echo_0__CTL CYREG_PRT5_CTL
#define Echo_0__DM0 CYREG_PRT5_DM0
#define Echo_0__DM1 CYREG_PRT5_DM1
#define Echo_0__DM2 CYREG_PRT5_DM2
#define Echo_0__DR CYREG_PRT5_DR
#define Echo_0__INP_DIS CYREG_PRT5_INP_DIS
#define Echo_0__INTSTAT CYREG_PICU5_INTSTAT
#define Echo_0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Echo_0__LCD_EN CYREG_PRT5_LCD_EN
#define Echo_0__MASK 0x3Fu
#define Echo_0__PORT 5
#define Echo_0__PRT CYREG_PRT5_PRT
#define Echo_0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Echo_0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Echo_0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Echo_0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Echo_0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Echo_0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Echo_0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Echo_0__PS CYREG_PRT5_PS
#define Echo_0__SHIFT 0
#define Echo_0__SLW CYREG_PRT5_SLW
#define Echo_0__SNAP CYREG_PICU5_SNAP

/* Echo_1 */
#define Echo_1__0__MASK 0x01u
#define Echo_1__0__PC CYREG_PRT2_PC0
#define Echo_1__0__PORT 2
#define Echo_1__0__SHIFT 0
#define Echo_1__1__MASK 0x02u
#define Echo_1__1__PC CYREG_PRT2_PC1
#define Echo_1__1__PORT 2
#define Echo_1__1__SHIFT 1
#define Echo_1__2__MASK 0x04u
#define Echo_1__2__PC CYREG_PRT2_PC2
#define Echo_1__2__PORT 2
#define Echo_1__2__SHIFT 2
#define Echo_1__3__MASK 0x08u
#define Echo_1__3__PC CYREG_PRT2_PC3
#define Echo_1__3__PORT 2
#define Echo_1__3__SHIFT 3
#define Echo_1__4__MASK 0x10u
#define Echo_1__4__PC CYREG_PRT2_PC4
#define Echo_1__4__PORT 2
#define Echo_1__4__SHIFT 4
#define Echo_1__5__MASK 0x20u
#define Echo_1__5__PC CYREG_PRT2_PC5
#define Echo_1__5__PORT 2
#define Echo_1__5__SHIFT 5
#define Echo_1__AG CYREG_PRT2_AG
#define Echo_1__AMUX CYREG_PRT2_AMUX
#define Echo_1__BIE CYREG_PRT2_BIE
#define Echo_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Echo_1__BYP CYREG_PRT2_BYP
#define Echo_1__CTL CYREG_PRT2_CTL
#define Echo_1__DM0 CYREG_PRT2_DM0
#define Echo_1__DM1 CYREG_PRT2_DM1
#define Echo_1__DM2 CYREG_PRT2_DM2
#define Echo_1__DR CYREG_PRT2_DR
#define Echo_1__INP_DIS CYREG_PRT2_INP_DIS
#define Echo_1__INTSTAT CYREG_PICU2_INTSTAT
#define Echo_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Echo_1__LCD_EN CYREG_PRT2_LCD_EN
#define Echo_1__MASK 0x3Fu
#define Echo_1__PORT 2
#define Echo_1__PRT CYREG_PRT2_PRT
#define Echo_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Echo_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Echo_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Echo_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Echo_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Echo_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Echo_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Echo_1__PS CYREG_PRT2_PS
#define Echo_1__SHIFT 0
#define Echo_1__SLW CYREG_PRT2_SLW
#define Echo_1__SNAP CYREG_PICU2_SNAP

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_USBUART 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CyBtldr_USBUART CYDEV_BOOTLOADER_IO_COMP_USBUART
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
