<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="441" />
   <clocksource preferredWidth="441" />
   <frequency preferredWidth="422" />
  </columns>
 </clocktable>
 <window width="1600" height="860" x="0" y="0" />
 <library
   expandedCategories="Library/Verification,Project,Library/Verification/Debug &amp; Performance,Library/University Program/Generic IO,Library/University Program/Bridges,Library/University Program,Library" />
 <hdlexample language="VHDL" />
</preferences>
