#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Feb  6 20:59:16 2025
# Process ID: 14500
# Current directory: D:/Github/tt10-test/vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15284 D:\Github\tt10-test\vivado\project_1\project_1.xpr
# Log file: D:/Github/tt10-test/vivado/project_1/vivado.log
# Journal file: D:/Github/tt10-test/vivado/project_1\vivado.jou
# Running On        :GHOST
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17041 MB
# Swap memory       :1073 MB
# Total Virtual     :18114 MB
# Available Virtual :13059 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/tt10-test/vivado/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/tt10-test/vivado/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1495.000 ; gain = 429.336
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_i8bit_mul'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i8bit_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_i8bit_mul_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'ot' [D:/Github/tt10-test/src/i4bit_mul.sv:22]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i8bit_mul_behav -key {Behavioral:sim_1:Functional:tb_i8bit_mul} -tclbatch {tb_i8bit_mul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_i8bit_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
At time                30000: a = 10101010, b = 01010101 -> product = 0xxxxxx0x1110010 (X)
At time                40000: a = 11111111, b = 11111111 -> product = 111xxxx1x0000001 (X)
At time                50000: a = 10101011, b = 11001101 -> product = xxxxxxx0xx101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = xxxxxxx0xx010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 0000xxx1x1010001 (X)
At time                80000: a = 00001111, b = 00011111 -> product = 0000xxx1x1010001 (X)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i8bit_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.949 ; gain = 21.125
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
run 10 ns
At time                30000: a = 10101010, b = 01010101 -> product = 0xxxxxx0x1110010 (X)
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/N4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/N1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/N2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/N3}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/N4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
run 10 ns
At time                30000: a = 10101010, b = 01010101 -> product = 0xxxxxx0x1110010 (X)
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/C1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_i8bit_mul/uut/C1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000xxx000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 0000xxx000111100 (X)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 000xxxx0x0010000 (X)
run 10 ns
At time                30000: a = 10101010, b = 01010101 -> product = 0xxxxxx0x1110010 (X)
run 10 ns
At time                40000: a = 11111111, b = 11111111 -> product = 111xxxx1x0000001 (X)
run 10 ns
At time                50000: a = 10101011, b = 11001101 -> product = xxxxxxx0xx101111 (X)
run 10 ns
At time                60000: a = 11101110, b = 11111111 -> product = xxxxxxx0xx010010 (X)
run 10 ns
At time                70000: a = 00011111, b = 00001111 -> product = 0000xxx1x1010001 (X)
run 10 ns
At time                80000: a = 00001111, b = 00011111 -> product = 0000xxx1x1010001 (X)
run 10 ns
run 10 ns
run 10 ns
save_wave_config {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg
set_property xsim.view D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_i8bit_mul'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i8bit_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_i8bit_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/fa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i2bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i4bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i4bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i8bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/tb_i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i8bit_mul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'ot' [D:/Github/tt10-test/src/i4bit_mul.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2bit_mul
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.csa_1_4bit
Compiling module xil_defaultlib.csa_2_4bit
Compiling module xil_defaultlib.i4bit_mul
Compiling module xil_defaultlib.csa_1_8bit
Compiling module xil_defaultlib.csa_2_8bit
Compiling module xil_defaultlib.i8bit_mul
Compiling module xil_defaultlib.tb_i8bit_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i8bit_mul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i8bit_mul_behav -key {Behavioral:sim_1:Functional:tb_i8bit_mul} -tclbatch {tb_i8bit_mul.tcl} -view {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg
source tb_i8bit_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1110111000000001 (60929)
At time                50000: a = 10101011, b = 11001101 -> product = 0111100xxx101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = 1101110xxx010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
At time                80000: a = 00001111, b = 00011111 -> product = 0000000111010001 (465)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i8bit_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2611.484 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
run 10 ns
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
run 10 ns
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
run 10 ns
At time                40000: a = 11111111, b = 11111111 -> product = 1110111000000001 (60929)
run 10 ns
At time                50000: a = 10101011, b = 11001101 -> product = 0111100xxx101111 (X)
run 10 ns
At time                60000: a = 11101110, b = 11111111 -> product = 1101110xxx010010 (X)
run 10 ns
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
run 10 ns
At time                80000: a = 00001111, b = 00011111 -> product = 0000000111010001 (465)
run 10 ns
run 10 ns
run 10 ns
current_wave_config {tb_i8bit_mul_behav.wcfg}
tb_i8bit_mul_behav.wcfg
add_wave {{/tb_i8bit_mul/uut/C1/ha_5}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 70 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1110111000000001 (60929)
At time                50000: a = 10101011, b = 11001101 -> product = 0111100xxx101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = 1101110xxx010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
current_wave_config {tb_i8bit_mul_behav.wcfg}
tb_i8bit_mul_behav.wcfg
add_wave {{/tb_i8bit_mul/uut/C1/fa_5}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 70 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1110111000000001 (60929)
At time                50000: a = 10101011, b = 11001101 -> product = 0111100xxx101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = 1101110xxx010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
save_wave_config {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_i8bit_mul'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i8bit_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_i8bit_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/fa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i2bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i4bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i4bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i8bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/tb_i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i8bit_mul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'ot' [D:/Github/tt10-test/src/i4bit_mul.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2bit_mul
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.csa_1_4bit
Compiling module xil_defaultlib.csa_2_4bit
Compiling module xil_defaultlib.i4bit_mul
Compiling module xil_defaultlib.csa_1_8bit
Compiling module xil_defaultlib.csa_2_8bit
Compiling module xil_defaultlib.i8bit_mul
Compiling module xil_defaultlib.tb_i8bit_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i8bit_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i8bit_mul_behav -key {Behavioral:sim_1:Functional:tb_i8bit_mul} -tclbatch {tb_i8bit_mul.tcl} -view {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg
source tb_i8bit_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: a = 00000000, b = 00000000 -> product = 000x000000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 000x000000111100 (X)
At time                20000: a = 11110000, b = 00001111 -> product = 000x111000010000 (X)
At time                30000: a = 10101010, b = 01010101 -> product = 0xxx100001110010 (X)
At time                40000: a = 11111111, b = 11111111 -> product = 111x111000000001 (X)
At time                50000: a = 10101011, b = 11001101 -> product = xxxx100011101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = 11xx110100010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 000x000111010001 (X)
At time                80000: a = 00001111, b = 00011111 -> product = 000x000111010001 (X)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i8bit_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2611.484 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 70 ns
At time                    0: a = 00000000, b = 00000000 -> product = 000x000000000000 (X)
At time                10000: a = 00001100, b = 00000101 -> product = 000x000000111100 (X)
At time                20000: a = 11110000, b = 00001111 -> product = 000x111000010000 (X)
At time                30000: a = 10101010, b = 01010101 -> product = 0xxx100001110010 (X)
At time                40000: a = 11111111, b = 11111111 -> product = 111x111000000001 (X)
At time                50000: a = 10101011, b = 11001101 -> product = xxxx100011101111 (X)
At time                60000: a = 11101110, b = 11111111 -> product = 11xx110100010010 (X)
At time                70000: a = 00011111, b = 00001111 -> product = 000x000111010001 (X)
run 70 ns
At time                80000: a = 00001111, b = 00011111 -> product = 000x000111010001 (X)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_i8bit_mul'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i8bit_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_i8bit_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_1_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_1_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/csa_2_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/fa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i2bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i4bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i4bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i8bit_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-test/src/tb_i8bit_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i8bit_mul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i8bit_mul_behav xil_defaultlib.tb_i8bit_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'ot' [D:/Github/tt10-test/src/i4bit_mul.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2bit_mul
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.csa_1_4bit
Compiling module xil_defaultlib.csa_2_4bit
Compiling module xil_defaultlib.i4bit_mul
Compiling module xil_defaultlib.csa_1_8bit
Compiling module xil_defaultlib.csa_2_8bit
Compiling module xil_defaultlib.i8bit_mul
Compiling module xil_defaultlib.tb_i8bit_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i8bit_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-test/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i8bit_mul_behav -key {Behavioral:sim_1:Functional:tb_i8bit_mul} -tclbatch {tb_i8bit_mul.tcl} -view {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg
source tb_i8bit_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1111111000000001 (65025)
At time                50000: a = 10101011, b = 11001101 -> product = 1000100011101111 (35055)
At time                60000: a = 11101110, b = 11111111 -> product = 1110110100010010 (60690)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
At time                80000: a = 00001111, b = 00011111 -> product = 0000000111010001 (465)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i8bit_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2611.484 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 70 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1111111000000001 (65025)
At time                50000: a = 10101011, b = 11001101 -> product = 1000100011101111 (35055)
At time                60000: a = 11101110, b = 11111111 -> product = 1110110100010010 (60690)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
current_wave_config {tb_i8bit_mul_behav.wcfg}
tb_i8bit_mul_behav.wcfg
add_wave {{/tb_i8bit_mul}} 
run 70 ns
At time                80000: a = 00001111, b = 00011111 -> product = 0000000111010001 (465)
restart
INFO: [Wavedata 42-604] Simulation restarted
run 70 ns
At time                    0: a = 00000000, b = 00000000 -> product = 0000000000000000 (0)
At time                10000: a = 00001100, b = 00000101 -> product = 0000000000111100 (60)
At time                20000: a = 11110000, b = 00001111 -> product = 0000111000010000 (3600)
At time                30000: a = 10101010, b = 01010101 -> product = 0011100001110010 (14450)
At time                40000: a = 11111111, b = 11111111 -> product = 1111111000000001 (65025)
At time                50000: a = 10101011, b = 11001101 -> product = 1000100011101111 (35055)
At time                60000: a = 11101110, b = 11111111 -> product = 1110110100010010 (60690)
At time                70000: a = 00011111, b = 00001111 -> product = 0000000111010001 (465)
save_wave_config {D:/Github/tt10-test/vivado/project_1/tb_i8bit_mul_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 22:21:00 2025...
