library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity dff_sync_reset is
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;   -- reset synchronous, aktif tinggi
           d   : in STD_LOGIC;
           q   : out STD_LOGIC );
end dff_sync_reset;

architecture Behavioral of dff_sync_reset is
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                q <= '0';
            else
                q <= d;
            end if;
        end if;
    end process;
end Behavioral;