Amit Golander , Shlomo Weiss, Reexecution and Selective Reuse in Checkpoint Processors, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Patrick Akl , Andreas Moshovos, BranchTap: improving performance with very few checkpoints through adaptive speculation control, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
Amit Golander , Shlomo Weiss, Checkpoint allocation and release, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-27, September 2009
Satish Narayanasamy , Ayse K. Coskun , Brad Calder, Transient fault prediction based on anomalies in processor events, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Elham Safi , Andreas Moshovos , Andreas Veneris, A physical level study and optimization of CAM-based checkpointed register alias table, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
Elham Safi , Andreas Moshovos , Andreas Veneris, On the latency and energy of checkpointed superscalar register alias tables, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.3, p.365-377, March 2010
Patrick Akl , Andreas Moshovos, Turbo-ROB: a low cost checkpoint/restore accelerator, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Elham Safi , Patrick Akl , Andreas Moshovos , Andreas Veneris , Aggeliki Arapoyianni, On the latency, energy and area of checkpointed, superscalar register alias tables, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
Peng Zhou , Soner Önder , Steve Carr, Fast branch misprediction recovery in out-of-order superscalar processors, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
Min Choi , Jong Hyuk Park , Seungho Lim , Young-Sik Jeong, Achieving reliable system performance by fast recovery of branch miss prediction, Journal of Network and Computer Applications, v.35 n.3, p.982-991, May, 2012
Amit Golander , Shlomo Weiss, Hiding the misprediction penalty of a resource-efficient high-performance processor, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-32, January 2008
Mageda Sharafeddin , Haitham Akkary, A small and power efficient checkpoint core architecture for manycore processors, International Journal of High Performance Systems Architecture, v.5 n.4, p.216-227, November 2015
Komal Jothi , Haitham Akkary, Tuning the continual flow pipeline architecture with virtual register renaming, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-27, February 2014
Mageda Sharafeddine , Haitham Akkary , Doug Carmean, Virtual register renaming, Proceedings of the 26th international conference on Architecture of Computing Systems, p.86-97, February 19-22, 2013, Prague, Czech Republic
S. Petit , R. Ubal , J. Sahuquillo , P. López, A power-aware hybrid RAM-CAM renaming mechanism for fast recovery, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
