
--------------------------------------------------

SRAM_Single_Port_16_Bit - Test

--------------------------------------------------


--------------------------------------------------

Default State

--------------------------------------------------

[          20.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0x3524 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[          40.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0x5e81 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[          60.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0xd609 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1

--------------------------------------------------
[          60.000 ns] : Dump_Memory_Contents - DUT.SRAM_MEMORY and tb_SRAM_MEMORY 
--------------------------------------------------
DUT.SRAM_MEMORY[0x0] = 0xxxxx , tb_SRAM_MEMORY[0x0] = 0xxxxx
DUT.SRAM_MEMORY[0x1] = 0xxxxx , tb_SRAM_MEMORY[0x1] = 0xxxxx
DUT.SRAM_MEMORY[0x2] = 0xxxxx , tb_SRAM_MEMORY[0x2] = 0xxxxx
DUT.SRAM_MEMORY[0x3] = 0xxxxx , tb_SRAM_MEMORY[0x3] = 0xxxxx
DUT.SRAM_MEMORY[0x4] = 0xxxxx , tb_SRAM_MEMORY[0x4] = 0xxxxx
DUT.SRAM_MEMORY[0x5] = 0xxxxx , tb_SRAM_MEMORY[0x5] = 0xxxxx
DUT.SRAM_MEMORY[0x6] = 0xxxxx , tb_SRAM_MEMORY[0x6] = 0xxxxx
DUT.SRAM_MEMORY[0x7] = 0xxxxx , tb_SRAM_MEMORY[0x7] = 0xxxxx
DUT.SRAM_MEMORY[0x8] = 0xxxxx , tb_SRAM_MEMORY[0x8] = 0xxxxx
DUT.SRAM_MEMORY[0x9] = 0xxxxx , tb_SRAM_MEMORY[0x9] = 0xxxxx
DUT.SRAM_MEMORY[0xA] = 0xxxxx , tb_SRAM_MEMORY[0xA] = 0xxxxx
DUT.SRAM_MEMORY[0xB] = 0xxxxx , tb_SRAM_MEMORY[0xB] = 0xxxxx
DUT.SRAM_MEMORY[0xC] = 0xxxxx , tb_SRAM_MEMORY[0xC] = 0xxxxx
DUT.SRAM_MEMORY[0xD] = 0xxxxx , tb_SRAM_MEMORY[0xD] = 0xxxxx
DUT.SRAM_MEMORY[0xE] = 0xxxxx , tb_SRAM_MEMORY[0xE] = 0xxxxx
DUT.SRAM_MEMORY[0xF] = 0xxxxx , tb_SRAM_MEMORY[0xF] = 0xxxxx

--------------------------------------------------


--------------------------------------------------

Write Data Operations

--------------------------------------------------

[         120.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0x5663 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         140.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x1 , Port_1_Write_Data_In = 0x7b0d , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         160.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x998d , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         180.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x8465 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         200.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x4 , Port_1_Write_Data_In = 0x5212 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         220.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x5 , Port_1_Write_Data_In = 0xe301 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         240.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x6 , Port_1_Write_Data_In = 0xcd0d , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         260.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x7 , Port_1_Write_Data_In = 0xf176 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         280.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x8 , Port_1_Write_Data_In = 0xcd3d , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         300.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x9 , Port_1_Write_Data_In = 0x57ed , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         320.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xa , Port_1_Write_Data_In = 0xf78c , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         340.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xb , Port_1_Write_Data_In = 0xe9f9 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         360.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xc , Port_1_Write_Data_In = 0x24c6 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         380.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xd , Port_1_Write_Data_In = 0x84c5 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         400.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xe , Port_1_Write_Data_In = 0xd2aa , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         420.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xf , Port_1_Write_Data_In = 0xf7e5 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         440.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0x7277 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1

--------------------------------------------------

After Data Write State

--------------------------------------------------


--------------------------------------------------
[         440.000 ns] : Dump_Memory_Contents - DUT.SRAM_MEMORY and tb_SRAM_MEMORY 
--------------------------------------------------
DUT.SRAM_MEMORY[0x0] = 0x5663 , tb_SRAM_MEMORY[0x0] = 0x5663
DUT.SRAM_MEMORY[0x1] = 0x7b0d , tb_SRAM_MEMORY[0x1] = 0x7b0d
DUT.SRAM_MEMORY[0x2] = 0x998d , tb_SRAM_MEMORY[0x2] = 0x998d
DUT.SRAM_MEMORY[0x3] = 0x8465 , tb_SRAM_MEMORY[0x3] = 0x8465
DUT.SRAM_MEMORY[0x4] = 0x5212 , tb_SRAM_MEMORY[0x4] = 0x5212
DUT.SRAM_MEMORY[0x5] = 0xe301 , tb_SRAM_MEMORY[0x5] = 0xe301
DUT.SRAM_MEMORY[0x6] = 0xcd0d , tb_SRAM_MEMORY[0x6] = 0xcd0d
DUT.SRAM_MEMORY[0x7] = 0xf176 , tb_SRAM_MEMORY[0x7] = 0xf176
DUT.SRAM_MEMORY[0x8] = 0xcd3d , tb_SRAM_MEMORY[0x8] = 0xcd3d
DUT.SRAM_MEMORY[0x9] = 0x57ed , tb_SRAM_MEMORY[0x9] = 0x57ed
DUT.SRAM_MEMORY[0xA] = 0xf78c , tb_SRAM_MEMORY[0xA] = 0xf78c
DUT.SRAM_MEMORY[0xB] = 0xe9f9 , tb_SRAM_MEMORY[0xB] = 0xe9f9
DUT.SRAM_MEMORY[0xC] = 0x24c6 , tb_SRAM_MEMORY[0xC] = 0x24c6
DUT.SRAM_MEMORY[0xD] = 0x84c5 , tb_SRAM_MEMORY[0xD] = 0x84c5
DUT.SRAM_MEMORY[0xE] = 0xd2aa , tb_SRAM_MEMORY[0xE] = 0xd2aa
DUT.SRAM_MEMORY[0xF] = 0xf7e5 , tb_SRAM_MEMORY[0xF] = 0xf7e5

--------------------------------------------------


--------------------------------------------------

Read Data Operations

--------------------------------------------------

[         500.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x0 , Port_1_Write_Data_In = 0xd612 , Port_1_Read_Data_Out = 0x5663 , tb_Port_1_Read_Data_Out = 0x5663 , Is_Same = 1
[         520.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x1 , Port_1_Write_Data_In = 0xdb8f , Port_1_Read_Data_Out = 0x7b0d , tb_Port_1_Read_Data_Out = 0x7b0d , Is_Same = 1
[         540.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x69f2 , Port_1_Read_Data_Out = 0x998d , tb_Port_1_Read_Data_Out = 0x998d , Is_Same = 1
[         560.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x96ce , Port_1_Read_Data_Out = 0x8465 , tb_Port_1_Read_Data_Out = 0x8465 , Is_Same = 1
[         580.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x4 , Port_1_Write_Data_In = 0x7ae8 , Port_1_Read_Data_Out = 0x5212 , tb_Port_1_Read_Data_Out = 0x5212 , Is_Same = 1
[         600.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x5 , Port_1_Write_Data_In = 0x4ec5 , Port_1_Read_Data_Out = 0xe301 , tb_Port_1_Read_Data_Out = 0xe301 , Is_Same = 1
[         620.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x6 , Port_1_Write_Data_In = 0x495c , Port_1_Read_Data_Out = 0xcd0d , tb_Port_1_Read_Data_Out = 0xcd0d , Is_Same = 1
[         640.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x7 , Port_1_Write_Data_In = 0x28bd , Port_1_Read_Data_Out = 0xf176 , tb_Port_1_Read_Data_Out = 0xf176 , Is_Same = 1
[         660.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x8 , Port_1_Write_Data_In = 0x582d , Port_1_Read_Data_Out = 0xcd3d , tb_Port_1_Read_Data_Out = 0xcd3d , Is_Same = 1
[         680.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x9 , Port_1_Write_Data_In = 0x2665 , Port_1_Read_Data_Out = 0x57ed , tb_Port_1_Read_Data_Out = 0x57ed , Is_Same = 1
[         700.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xa , Port_1_Write_Data_In = 0x6263 , Port_1_Read_Data_Out = 0xf78c , tb_Port_1_Read_Data_Out = 0xf78c , Is_Same = 1
[         720.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xb , Port_1_Write_Data_In = 0x870a , Port_1_Read_Data_Out = 0xe9f9 , tb_Port_1_Read_Data_Out = 0xe9f9 , Is_Same = 1
[         740.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xc , Port_1_Write_Data_In = 0x2280 , Port_1_Read_Data_Out = 0x24c6 , tb_Port_1_Read_Data_Out = 0x24c6 , Is_Same = 1
[         760.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xd , Port_1_Write_Data_In = 0x2120 , Port_1_Read_Data_Out = 0x84c5 , tb_Port_1_Read_Data_Out = 0x84c5 , Is_Same = 1
[         780.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xe , Port_1_Write_Data_In = 0x45aa , Port_1_Read_Data_Out = 0xd2aa , tb_Port_1_Read_Data_Out = 0xd2aa , Is_Same = 1
[         800.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xf , Port_1_Write_Data_In = 0xcc9d , Port_1_Read_Data_Out = 0xf7e5 , tb_Port_1_Read_Data_Out = 0xf7e5 , Is_Same = 1
[         820.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xf , Port_1_Write_Data_In = 0x3e96 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1

--------------------------------------------------

After Data Read State

--------------------------------------------------


--------------------------------------------------
[         820.000 ns] : Dump_Memory_Contents - DUT.SRAM_MEMORY and tb_SRAM_MEMORY 
--------------------------------------------------
DUT.SRAM_MEMORY[0x0] = 0x5663 , tb_SRAM_MEMORY[0x0] = 0x5663
DUT.SRAM_MEMORY[0x1] = 0x7b0d , tb_SRAM_MEMORY[0x1] = 0x7b0d
DUT.SRAM_MEMORY[0x2] = 0x998d , tb_SRAM_MEMORY[0x2] = 0x998d
DUT.SRAM_MEMORY[0x3] = 0x8465 , tb_SRAM_MEMORY[0x3] = 0x8465
DUT.SRAM_MEMORY[0x4] = 0x5212 , tb_SRAM_MEMORY[0x4] = 0x5212
DUT.SRAM_MEMORY[0x5] = 0xe301 , tb_SRAM_MEMORY[0x5] = 0xe301
DUT.SRAM_MEMORY[0x6] = 0xcd0d , tb_SRAM_MEMORY[0x6] = 0xcd0d
DUT.SRAM_MEMORY[0x7] = 0xf176 , tb_SRAM_MEMORY[0x7] = 0xf176
DUT.SRAM_MEMORY[0x8] = 0xcd3d , tb_SRAM_MEMORY[0x8] = 0xcd3d
DUT.SRAM_MEMORY[0x9] = 0x57ed , tb_SRAM_MEMORY[0x9] = 0x57ed
DUT.SRAM_MEMORY[0xA] = 0xf78c , tb_SRAM_MEMORY[0xA] = 0xf78c
DUT.SRAM_MEMORY[0xB] = 0xe9f9 , tb_SRAM_MEMORY[0xB] = 0xe9f9
DUT.SRAM_MEMORY[0xC] = 0x24c6 , tb_SRAM_MEMORY[0xC] = 0x24c6
DUT.SRAM_MEMORY[0xD] = 0x84c5 , tb_SRAM_MEMORY[0xD] = 0x84c5
DUT.SRAM_MEMORY[0xE] = 0xd2aa , tb_SRAM_MEMORY[0xE] = 0xd2aa
DUT.SRAM_MEMORY[0xF] = 0xf7e5 , tb_SRAM_MEMORY[0xF] = 0xf7e5

--------------------------------------------------


--------------------------------------------------

Enable/Read/Write - On/Off Data Operations

--------------------------------------------------

Enable On - No Operation
[         880.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xb813 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable Off - No Operation
[         900.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x380d , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable Off - Write
[         920.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xd653 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         940.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xdd6b , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable Off - Read
[         960.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x2ad5 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[         980.000 ns] : Enable_In = 0x0 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x4a02 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable On - No Operation
[        1000.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x3eae , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable On - Read
[        1020.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xe91d , Port_1_Read_Data_Out = 0x998d , tb_Port_1_Read_Data_Out = 0x998d , Is_Same = 1
[        1040.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x72cf , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
Enable On - Write and Read Simultaneously
[        1060.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x0005 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1080.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x0006 , Port_1_Read_Data_Out = 0x0005 , tb_Port_1_Read_Data_Out = 0x0005 , Is_Same = 1
[        1100.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x0007 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1120.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x0008 , Port_1_Read_Data_Out = 0x0005 , tb_Port_1_Read_Data_Out = 0x0005 , Is_Same = 1
[        1140.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x3 , Port_1_Write_Data_In = 0x0009 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1

--------------------------------------------------

After Enable/Read/Write - On/Off Data Operations State

--------------------------------------------------


--------------------------------------------------
[        1140.000 ns] : Dump_Memory_Contents - DUT.SRAM_MEMORY and tb_SRAM_MEMORY 
--------------------------------------------------
DUT.SRAM_MEMORY[0x0] = 0x5663 , tb_SRAM_MEMORY[0x0] = 0x5663
DUT.SRAM_MEMORY[0x1] = 0x7b0d , tb_SRAM_MEMORY[0x1] = 0x7b0d
DUT.SRAM_MEMORY[0x2] = 0x998d , tb_SRAM_MEMORY[0x2] = 0x998d
DUT.SRAM_MEMORY[0x3] = 0x0005 , tb_SRAM_MEMORY[0x3] = 0x0005
DUT.SRAM_MEMORY[0x4] = 0x5212 , tb_SRAM_MEMORY[0x4] = 0x5212
DUT.SRAM_MEMORY[0x5] = 0xe301 , tb_SRAM_MEMORY[0x5] = 0xe301
DUT.SRAM_MEMORY[0x6] = 0xcd0d , tb_SRAM_MEMORY[0x6] = 0xcd0d
DUT.SRAM_MEMORY[0x7] = 0xf176 , tb_SRAM_MEMORY[0x7] = 0xf176
DUT.SRAM_MEMORY[0x8] = 0xcd3d , tb_SRAM_MEMORY[0x8] = 0xcd3d
DUT.SRAM_MEMORY[0x9] = 0x57ed , tb_SRAM_MEMORY[0x9] = 0x57ed
DUT.SRAM_MEMORY[0xA] = 0xf78c , tb_SRAM_MEMORY[0xA] = 0xf78c
DUT.SRAM_MEMORY[0xB] = 0xe9f9 , tb_SRAM_MEMORY[0xB] = 0xe9f9
DUT.SRAM_MEMORY[0xC] = 0x24c6 , tb_SRAM_MEMORY[0xC] = 0x24c6
DUT.SRAM_MEMORY[0xD] = 0x84c5 , tb_SRAM_MEMORY[0xD] = 0x84c5
DUT.SRAM_MEMORY[0xE] = 0xd2aa , tb_SRAM_MEMORY[0xE] = 0xd2aa
DUT.SRAM_MEMORY[0xF] = 0xf7e5 , tb_SRAM_MEMORY[0xF] = 0xf7e5

--------------------------------------------------


--------------------------------------------------

Random Operations

--------------------------------------------------

[        1200.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xa , Port_1_Write_Data_In = 0x4c3c , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1220.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x1 , Port_1_Write_Data_In = 0x34d8 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1240.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xb , Port_1_Write_Data_In = 0x65b6 , Port_1_Read_Data_Out = 0xe9f9 , tb_Port_1_Read_Data_Out = 0xe9f9 , Is_Same = 1
[        1260.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xc , Port_1_Write_Data_In = 0xdd2a , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1280.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x5 , Port_1_Write_Data_In = 0x554f , Port_1_Read_Data_Out = 0xe301 , tb_Port_1_Read_Data_Out = 0xe301 , Is_Same = 1
[        1300.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xe , Port_1_Write_Data_In = 0x4b15 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1320.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xfb4c , Port_1_Read_Data_Out = 0x998d , tb_Port_1_Read_Data_Out = 0x998d , Is_Same = 1
[        1340.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x8 , Port_1_Write_Data_In = 0x60b7 , Port_1_Read_Data_Out = 0xcd3d , tb_Port_1_Read_Data_Out = 0xcd3d , Is_Same = 1
[        1360.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xb , Port_1_Write_Data_In = 0x3789 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1380.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x7 , Port_1_Write_Data_In = 0xfc51 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1400.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0xedc8 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1420.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x2 , Port_1_Write_Data_In = 0x007e , Port_1_Read_Data_Out = 0x998d , tb_Port_1_Read_Data_Out = 0x998d , Is_Same = 1
[        1440.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xf , Port_1_Write_Data_In = 0xf6d3 , Port_1_Read_Data_Out = 0xf7e5 , tb_Port_1_Read_Data_Out = 0xf7e5 , Is_Same = 1
[        1460.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xb , Port_1_Write_Data_In = 0x4b49 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1480.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x8 , Port_1_Write_Data_In = 0x3886 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1500.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0xa , Port_1_Write_Data_In = 0xbc26 , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1520.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0xf , Port_1_Write_Data_In = 0x92b3 , Port_1_Read_Data_Out = 0xf7e5 , tb_Port_1_Read_Data_Out = 0xf7e5 , Is_Same = 1
[        1540.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x1 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x7 , Port_1_Write_Data_In = 0x36cb , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1560.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x0 , Port_1_Address_In = 0x9 , Port_1_Write_Data_In = 0xe2ed , Port_1_Read_Data_Out = 0xzzzz , tb_Port_1_Read_Data_Out = 0xzzzz , Is_Same = 1
[        1580.000 ns] : Enable_In = 0x1 , Port_1_Write_Enable_In = 0x0 , Port_1_Read_Enable_In = 0x1 , Port_1_Address_In = 0x5 , Port_1_Write_Data_In = 0x94df , Port_1_Read_Data_Out = 0xe301 , tb_Port_1_Read_Data_Out = 0xe301 , Is_Same = 1

--------------------------------------------------

After Random Operations Complete State

--------------------------------------------------


--------------------------------------------------
[        1580.000 ns] : Dump_Memory_Contents - DUT.SRAM_MEMORY and tb_SRAM_MEMORY 
--------------------------------------------------
DUT.SRAM_MEMORY[0x0] = 0x5663 , tb_SRAM_MEMORY[0x0] = 0x5663
DUT.SRAM_MEMORY[0x1] = 0x7b0d , tb_SRAM_MEMORY[0x1] = 0x7b0d
DUT.SRAM_MEMORY[0x2] = 0x998d , tb_SRAM_MEMORY[0x2] = 0x998d
DUT.SRAM_MEMORY[0x3] = 0x0005 , tb_SRAM_MEMORY[0x3] = 0x0005
DUT.SRAM_MEMORY[0x4] = 0x5212 , tb_SRAM_MEMORY[0x4] = 0x5212
DUT.SRAM_MEMORY[0x5] = 0xe301 , tb_SRAM_MEMORY[0x5] = 0xe301
DUT.SRAM_MEMORY[0x6] = 0xcd0d , tb_SRAM_MEMORY[0x6] = 0xcd0d
DUT.SRAM_MEMORY[0x7] = 0x36cb , tb_SRAM_MEMORY[0x7] = 0x36cb
DUT.SRAM_MEMORY[0x8] = 0x3886 , tb_SRAM_MEMORY[0x8] = 0x3886
DUT.SRAM_MEMORY[0x9] = 0x57ed , tb_SRAM_MEMORY[0x9] = 0x57ed
DUT.SRAM_MEMORY[0xA] = 0x4c3c , tb_SRAM_MEMORY[0xA] = 0x4c3c
DUT.SRAM_MEMORY[0xB] = 0x4b49 , tb_SRAM_MEMORY[0xB] = 0x4b49
DUT.SRAM_MEMORY[0xC] = 0x24c6 , tb_SRAM_MEMORY[0xC] = 0x24c6
DUT.SRAM_MEMORY[0xD] = 0x84c5 , tb_SRAM_MEMORY[0xD] = 0x84c5
DUT.SRAM_MEMORY[0xE] = 0x4b15 , tb_SRAM_MEMORY[0xE] = 0x4b15
DUT.SRAM_MEMORY[0xF] = 0xf7e5 , tb_SRAM_MEMORY[0xF] = 0xf7e5

--------------------------------------------------


--------------------------------------------------
Test Results :
--------------------------------------------------
Passed_Checks =          71
Failed_Checks =           0
Total_Checks  =          71
--------------------------------------------------

