#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 17 15:44:51 2021
# Process ID: 14140
# Current directory: E:/core2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10424 E:\core2\core2.xpr
# Log file: E:/core2/vivado.log
# Journal file: E:/core2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/core2/core2.xpr
INFO: [Project 1-313] Project file moved from 'C:/work/2016114869/core2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/ip_repo', nor could it be found using path 'C:/work/2016114869/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_tftlcd_0_0
system_textlcd_2_0_0
system_pushbutton_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 769.633 ; gain = 164.734
update_compile_order -fileset sources_1
open_bd_design {E:/core2/core2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:textlcd_2:1.0 - textlcd_2_0
Adding component instance block -- xilinx.com:user:pushbutton:1.0 - pushbutton_0
Adding component instance block -- xilinx.com:user:tftlcd:1.0 - tftlcd_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <system> from BD file <E:/core2/core2.srcs/sources_1/bd/system/system.bd>
exit
