Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: SEQ001_1007.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SEQ001_1007.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SEQ001_1007"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : SEQ001_1007
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\admin\Desktop\FPGASDP_120A1107\SEQ001_1007\SEQ001_1007.v" into library work
Parsing module <SEQ001_1007>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SEQ001_1007>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SEQ001_1007>.
    Related source file is "C:\Users\admin\Desktop\FPGASDP_120A1107\SEQ001_1007\SEQ001_1007.v".
        s0 = 2'b00
        s1 = 2'b01
        s2 = 2'b10
        s3 = 2'b11
    Found 29-bit register for signal <divider>.
    Found 2-bit register for signal <pre_s>.
    Found finite state machine <FSM_0> for signal <pre_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | divider<28> (rising_edge)                      |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <divider[28]_GND_1_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SEQ001_1007> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 29-bit adder                                          : 1
# Registers                                            : 1
 29-bit register                                       : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SEQ001_1007>.
The following registers are absorbed into counter <divider>: 1 register on signal <divider>.
Unit <SEQ001_1007> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 29-bit up counter                                     : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pre_s[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

Optimizing unit <SEQ001_1007> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SEQ001_1007, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SEQ001_1007.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 92
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 28
#      LUT2                        : 4
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 32
#      FDC                         : 29
#      FDR                         : 2
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  11440     0%  
 Number of Slice LUTs:                   33  out of   5720     0%  
    Number used as Logic:                33  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     34
   Number with an unused Flip Flop:       2  out of     34     5%  
   Number with an unused LUT:             1  out of     34     2%  
   Number of fully used LUT-FF pairs:    31  out of     34    91%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    200     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
divider_28                         | NONE(pre_s_FSM_FFd3)   | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.199ns (Maximum Frequency: 454.783MHz)
   Minimum input arrival time before clock: 3.728ns
   Maximum output required time after clock: 4.521ns
   Maximum combinational path delay: 5.431ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.199ns (frequency: 454.783MHz)
  Total number of paths / destination ports: 435 / 29
-------------------------------------------------------------------------
Delay:               2.199ns (Levels of Logic = 30)
  Source:            divider_0 (FF)
  Destination:       divider_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider_0 to divider_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  divider_0 (divider_0)
     INV:I->O              1   0.206   0.000  Mcount_divider_lut<0>_INV_0 (Mcount_divider_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_divider_cy<0> (Mcount_divider_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<1> (Mcount_divider_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<2> (Mcount_divider_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<3> (Mcount_divider_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<4> (Mcount_divider_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<5> (Mcount_divider_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<6> (Mcount_divider_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<7> (Mcount_divider_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<8> (Mcount_divider_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<9> (Mcount_divider_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<10> (Mcount_divider_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<11> (Mcount_divider_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<12> (Mcount_divider_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<13> (Mcount_divider_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<14> (Mcount_divider_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<15> (Mcount_divider_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<16> (Mcount_divider_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<17> (Mcount_divider_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<18> (Mcount_divider_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<19> (Mcount_divider_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<20> (Mcount_divider_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<21> (Mcount_divider_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<22> (Mcount_divider_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<23> (Mcount_divider_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<24> (Mcount_divider_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<25> (Mcount_divider_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_divider_cy<26> (Mcount_divider_cy<26>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_divider_cy<27> (Mcount_divider_cy<27>)
     XORCY:CI->O           1   0.180   0.000  Mcount_divider_xor<28> (Result<28>)
     FDC:D                     0.102          divider_28
    ----------------------------------------
    Total                      2.199ns (1.620ns logic, 0.579ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider_28'
  Clock period: 1.405ns (frequency: 711.617MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.405ns (Levels of Logic = 1)
  Source:            pre_s_FSM_FFd3 (FF)
  Destination:       pre_s_FSM_FFd1 (FF)
  Source Clock:      divider_28 rising
  Destination Clock: divider_28 rising

  Data Path: pre_s_FSM_FFd3 to pre_s_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.447   0.651  pre_s_FSM_FFd3 (pre_s_FSM_FFd3)
     LUT2:I1->O            2   0.205   0.000  pre_s_FSM_FFd1-In1 (next_s_1_OBUF)
     FDR:D                     0.102          pre_s_FSM_FFd1
    ----------------------------------------
    Total                      1.405ns (0.754ns logic, 0.651ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       divider_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to divider_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          divider_0
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider_28'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              3.728ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       pre_s_FSM_FFd2 (FF)
  Destination Clock: divider_28 rising

  Data Path: reset to pre_s_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.292  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.205   0.579  in1 (in_0)
     FDR:R                     0.430          pre_s_FSM_FFd2
    ----------------------------------------
    Total                      3.728ns (1.857ns logic, 1.871ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider_28'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            pre_s_FSM_FFd1 (FF)
  Destination:       out (PAD)
  Source Clock:      divider_28 rising

  Data Path: pre_s_FSM_FFd1 to out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  pre_s_FSM_FFd1 (pre_s_FSM_FFd1)
     LUT2:I0->O            1   0.203   0.579  pre_s_out1 (out_OBUF)
     OBUF:I->O                 2.571          out_OBUF (out)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.431ns (Levels of Logic = 3)
  Source:            in (PAD)
  Destination:       next_s<1> (PAD)

  Data Path: in to next_s<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.819  in_IBUF (in_IBUF)
     LUT2:I0->O            2   0.203   0.616  pre_s_FSM_FFd1-In1 (next_s_1_OBUF)
     OBUF:I->O                 2.571          next_s_1_OBUF (next_s<1>)
    ----------------------------------------
    Total                      5.431ns (3.996ns logic, 1.435ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider_28     |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.44 secs
 
--> 

Total memory usage is 4508584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

