#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 16 03:59:12 2022
# Process ID: 2001547
# Current directory: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1
# Command line: vivado -log design_1_OutputLayer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_OutputLayer_0_0.tcl
# Log file: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/design_1_OutputLayer_0_0.vds
# Journal file: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_OutputLayer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_OutputLayer_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2001760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2357.938 ; gain = 0.000 ; free physical = 3810 ; free virtual = 14880
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_OutputLayer_0_0' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_OutputLayer_0_0/synth/design_1_OutputLayer_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 31'b1000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_CTRL_s_axi' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_Y_DATA_0 bound to: 6'b010000 
	Parameter ADDR_Y_CTRL bound to: 6'b010100 
	Parameter ADDR_DY_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DY_CTRL bound to: 6'b011100 
	Parameter ADDR_DIM_DATA_0 bound to: 6'b100000 
	Parameter ADDR_DIM_CTRL bound to: 6'b100100 
	Parameter ADDR_DDRTOBRAM_DATA_0 bound to: 6'b101000 
	Parameter ADDR_DDRTOBRAM_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_CTRL_s_axi.v:214]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_CTRL_s_axi' (1#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_write' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_fifo' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_fifo' (2#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_decoder' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_decoder' (3#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_reg_slice' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_reg_slice' (4#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized0' (4#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_buffer' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_buffer' (5#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized1' (5#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_fifo__parameterized2' (5#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_write' (6#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_read' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_buffer__parameterized0' (6#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_read' (7#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'OutputLayer_gmem_m_axi_throttle' [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi_throttle' (8#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer_gmem_m_axi' (9#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer_gmem_m_axi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OutputLayer' (10#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ipshared/410d/hdl/verilog/OutputLayer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_OutputLayer_0_0' (11#1) [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_OutputLayer_0_0/synth/design_1_OutputLayer_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.938 ; gain = 0.000 ; free physical = 2220 ; free virtual = 11929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.938 ; gain = 0.000 ; free physical = 5339 ; free virtual = 15049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.938 ; gain = 0.000 ; free physical = 5338 ; free virtual = 15047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2357.938 ; gain = 0.000 ; free physical = 5311 ; free virtual = 15021
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_OutputLayer_0_0/constraints/OutputLayer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_OutputLayer_0_0/constraints/OutputLayer_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.711 ; gain = 0.000 ; free physical = 5174 ; free virtual = 14883
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2451.680 ; gain = 2.969 ; free physical = 5210 ; free virtual = 14919
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 5096 ; free virtual = 14811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 5095 ; free virtual = 14810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 5094 ; free virtual = 14808
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'OutputLayer_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'OutputLayer_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OutputLayer_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OutputLayer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'OutputLayer_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'OutputLayer_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'OutputLayer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'OutputLayer_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 4896 ; free virtual = 14616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               31 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 82    
+---RAMs : 
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               4K Bit	(256 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   31 Bit        Muxes := 3     
	   3 Input   31 Bit        Muxes := 1     
	  32 Input   31 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 45    
	   3 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 4015 ; free virtual = 13740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 4290 ; free virtual = 14010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6750 ; free virtual = 16479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6598 ; free virtual = 16327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6696 ; free virtual = 16443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6698 ; free virtual = 16445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6671 ; free virtual = 16418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6676 ; free virtual = 16423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6677 ; free virtual = 16428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6669 ; free virtual = 16420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   126|
|2     |LUT1     |    80|
|3     |LUT2     |   191|
|4     |LUT3     |   396|
|5     |LUT4     |   227|
|6     |LUT5     |   117|
|7     |LUT6     |   310|
|8     |RAMB18E1 |     2|
|10    |SRL16E   |   140|
|11    |FDRE     |  1807|
|12    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6669 ; free virtual = 16420
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2451.680 ; gain = 0.000 ; free physical = 6718 ; free virtual = 16469
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2451.680 ; gain = 93.742 ; free physical = 6718 ; free virtual = 16469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2451.680 ; gain = 0.000 ; free physical = 6785 ; free virtual = 16541
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.695 ; gain = 0.000 ; free physical = 5949 ; free virtual = 15719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2481.695 ; gain = 123.828 ; free physical = 5930 ; free virtual = 15707
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/design_1_OutputLayer_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_OutputLayer_0_0, cache-ID = f7eb67f131b50813
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/design_1_OutputLayer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_OutputLayer_0_0_utilization_synth.rpt -pb design_1_OutputLayer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 16 04:00:17 2022...
