module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h331):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire0;
  input wire signed [(4'hf):(1'h0)] wire1;
  input wire signed [(5'h12):(1'h0)] wire2;
  input wire [(5'h12):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire4;
  wire signed [(3'h6):(1'h0)] wire272;
  wire signed [(2'h3):(1'h0)] wire271;
  wire [(4'he):(1'h0)] wire222;
  wire signed [(5'h14):(1'h0)] wire65;
  wire signed [(2'h2):(1'h0)] wire64;
  wire signed [(5'h11):(1'h0)] wire63;
  wire [(5'h10):(1'h0)] wire5;
  wire signed [(4'hf):(1'h0)] wire52;
  wire [(4'h9):(1'h0)] wire224;
  wire [(2'h3):(1'h0)] wire225;
  wire signed [(5'h11):(1'h0)] wire232;
  wire signed [(3'h4):(1'h0)] wire233;
  wire [(4'h9):(1'h0)] wire234;
  wire [(5'h14):(1'h0)] wire240;
  wire signed [(5'h14):(1'h0)] wire266;
  wire signed [(4'h8):(1'h0)] wire267;
  wire [(4'he):(1'h0)] wire268;
  wire signed [(4'h8):(1'h0)] wire269;
  reg [(4'hb):(1'h0)] reg265 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg264 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg263 = (1'h0);
  reg [(5'h14):(1'h0)] reg262 = (1'h0);
  reg [(5'h14):(1'h0)] reg261 = (1'h0);
  reg [(5'h13):(1'h0)] reg260 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg259 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg258 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg257 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg256 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg255 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg254 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg253 = (1'h0);
  reg [(5'h12):(1'h0)] reg252 = (1'h0);
  reg [(3'h6):(1'h0)] reg251 = (1'h0);
  reg [(4'hb):(1'h0)] reg250 = (1'h0);
  reg [(3'h7):(1'h0)] reg249 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg248 = (1'h0);
  reg [(5'h15):(1'h0)] reg247 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg246 = (1'h0);
  reg [(5'h12):(1'h0)] reg245 = (1'h0);
  reg [(2'h3):(1'h0)] reg244 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg243 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg242 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg241 = (1'h0);
  reg [(4'h9):(1'h0)] reg239 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg238 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg237 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg236 = (1'h0);
  reg [(5'h14):(1'h0)] reg235 = (1'h0);
  reg [(5'h15):(1'h0)] reg231 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg230 = (1'h0);
  reg signed [(4'he):(1'h0)] reg229 = (1'h0);
  reg [(4'ha):(1'h0)] reg228 = (1'h0);
  reg [(5'h12):(1'h0)] reg227 = (1'h0);
  reg [(5'h12):(1'h0)] reg226 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg61 = (1'h0);
  reg [(4'he):(1'h0)] reg60 = (1'h0);
  reg [(4'hd):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg58 = (1'h0);
  reg [(4'ha):(1'h0)] reg57 = (1'h0);
  reg [(3'h6):(1'h0)] reg56 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg54 = (1'h0);
  assign y = {wire272,
                 wire271,
                 wire222,
                 wire65,
                 wire64,
                 wire63,
                 wire5,
                 wire52,
                 wire224,
                 wire225,
                 wire232,
                 wire233,
                 wire234,
                 wire240,
                 wire266,
                 wire267,
                 wire268,
                 wire269,
                 reg265,
                 reg264,
                 reg263,
                 reg262,
                 reg261,
                 reg260,
                 reg259,
                 reg258,
                 reg257,
                 reg256,
                 reg255,
                 reg254,
                 reg253,
                 reg252,
                 reg251,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg242,
                 reg241,
                 reg239,
                 reg238,
                 reg237,
                 reg236,
                 reg235,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 (1'h0)};
  assign wire5 = {(8'h9f)};
  module6 #() modinst53 (wire52, clk, wire5, wire2, wire0, wire1, wire4);
  always
    @(posedge clk) begin
      reg54 <= $signed($unsigned((wire1 ?
          wire5[(2'h3):(2'h3)] : {wire1[(4'h9):(3'h6)], $unsigned(wire3)})));
      if (((&wire3) ?
          wire3 : ($unsigned(($signed((8'hb8)) ? (~wire5) : $signed(wire2))) ?
              $unsigned(reg54[(1'h0):(1'h0)]) : {wire2[(4'hd):(4'h8)],
                  (wire5 ? (wire3 ? (8'hb9) : wire2) : {wire5, wire2})})))
        begin
          reg55 <= wire52;
        end
      else
        begin
          reg55 <= (wire1[(3'h5):(1'h1)] ?
              (~&((-reg54) ?
                  ($unsigned(wire2) ?
                      $signed(reg55) : $unsigned(wire52)) : wire0[(4'he):(3'h4)])) : $unsigned(reg55));
          reg56 <= (8'ha5);
          reg57 <= reg54;
          if ($signed(($signed(wire52[(4'hc):(4'h8)]) && $unsigned($unsigned((wire0 <= wire52))))))
            begin
              reg58 <= wire5;
              reg59 <= ($signed((~^$unsigned((+wire2)))) != (~|wire5));
              reg60 <= $signed($signed(wire3));
            end
          else
            begin
              reg58 <= ((((^(|wire2)) ?
                  ((8'hb2) ?
                      reg59 : $signed(reg56)) : (|wire2)) ^~ $signed($signed((|reg57)))) - (~&{reg55[(1'h1):(1'h0)]}));
              reg59 <= ((wire3 ?
                  {({reg59,
                          (8'haf)} >= (^~reg54))} : $unsigned((8'ha1))) & wire1[(4'h8):(2'h2)]);
              reg60 <= reg54[(3'h5):(2'h3)];
              reg61 <= (($unsigned((|(!wire0))) ?
                      $signed(wire1) : (reg54 | $unsigned((reg58 ?
                          wire52 : wire3)))) ?
                  (8'hb8) : (((wire2 ?
                          ((8'hb2) & (8'ha8)) : reg58) >>> {$unsigned(reg60),
                          {(8'ha2), (8'hb3)}}) ?
                      (~(-$unsigned(reg54))) : $unsigned(((wire2 + (8'hab)) == ((8'h9c) ?
                          reg59 : wire4)))));
            end
        end
      reg62 <= ($unsigned(wire52) ?
          reg60[(4'h9):(1'h1)] : reg55[(1'h1):(1'h1)]);
    end
  assign wire63 = $signed(wire1);
  assign wire64 = wire52;
  assign wire65 = $signed(reg59[(4'h9):(4'h8)]);
  module66 #() modinst223 (.wire71(reg62), .y(wire222), .wire70(wire1), .wire67(wire65), .clk(clk), .wire68(wire5), .wire69(reg59));
  assign wire224 = (((&$signed((reg60 >> reg62))) >>> $signed((((8'hb3) ?
                       reg56 : wire222) <<< (reg62 ?
                       reg54 : wire2)))) & ((^$unsigned((wire52 ?
                       wire2 : wire222))) << $signed(reg57)));
  assign wire225 = (~((wire63[(3'h5):(2'h2)] ?
                           wire63 : ($unsigned(reg60) ?
                               $unsigned((8'hbf)) : (~^reg61))) ?
                       {(~&$unsigned(reg54)),
                           $unsigned($signed((8'hbd)))} : (~&{$unsigned(wire3)})));
  always
    @(posedge clk) begin
      if ((((&$signed(reg57)) ?
              $signed(($signed(wire2) ?
                  reg55[(4'ha):(3'h7)] : {wire63,
                      (8'hac)})) : (~&(~^$unsigned(wire222)))) ?
          (^~{reg58[(4'hc):(2'h3)]}) : (8'hb4)))
        begin
          reg226 <= wire222;
          reg227 <= wire222[(3'h4):(2'h3)];
          reg228 <= $signed(reg57[(4'ha):(3'h7)]);
          reg229 <= $unsigned($signed($unsigned($unsigned(wire65))));
        end
      else
        begin
          reg226 <= $signed(((($unsigned(wire225) ?
                  (wire225 ? reg229 : wire1) : (+(8'hbe))) ?
              $signed(reg60[(2'h2):(1'h1)]) : $signed({reg227,
                  reg55})) <= $unsigned($unsigned((reg59 || wire63)))));
          reg227 <= (|$unsigned((8'ha7)));
          reg228 <= $unsigned((({wire5[(3'h7):(1'h1)],
              wire63[(4'h8):(2'h2)]} <<< ((wire0 ? wire224 : wire4) ?
              {reg57, reg58} : $unsigned(wire0))) >= (~reg58)));
          reg229 <= (($unsigned($signed((~&wire222))) ?
              ((reg55 <= {reg58}) >> $signed(wire2[(4'hd):(1'h1)])) : wire52[(4'hb):(4'hb)]) <= (^~wire64));
        end
      reg230 <= ({wire5[(2'h2):(1'h1)]} * reg60);
      reg231 <= reg230[(1'h1):(1'h1)];
    end
  assign wire232 = reg55;
  assign wire233 = (8'hbd);
  assign wire234 = ((wire4[(3'h5):(1'h0)] ?
                           reg56[(3'h4):(1'h1)] : (((+reg55) ?
                               {reg231,
                                   wire4} : (reg57 > wire65)) | wire3[(3'h5):(3'h5)])) ?
                       $signed((~&reg230)) : $signed(({wire233[(2'h2):(2'h2)],
                               wire63} ?
                           $unsigned(reg226[(3'h4):(1'h0)]) : {wire224,
                               reg54[(4'h8):(3'h7)]})));
  always
    @(posedge clk) begin
      reg235 <= (reg55[(2'h3):(2'h3)] | reg59[(3'h4):(2'h3)]);
      if ({wire224[(3'h5):(3'h5)],
          (~&(reg228 > ((wire233 ? reg229 : wire3) ?
              (8'hac) : {wire4, (8'h9e)})))})
        begin
          if ($unsigned($unsigned((|$unsigned((reg231 ? (7'h43) : wire63))))))
            begin
              reg236 <= ((~^(~|(~&reg62))) ?
                  (wire2[(3'h4):(1'h0)] ^ (^~($unsigned(wire63) != $signed(wire65)))) : reg61);
              reg237 <= wire222[(4'hb):(2'h2)];
            end
          else
            begin
              reg236 <= $unsigned((($unsigned($unsigned(reg61)) * ((wire2 ?
                  reg59 : (8'ha4)) <= $signed(reg58))) > wire233[(1'h0):(1'h0)]));
              reg237 <= $signed(reg60[(4'ha):(2'h2)]);
              reg238 <= (reg58 << (($unsigned($unsigned((8'h9e))) ?
                      $unsigned($unsigned(wire1)) : ((^(8'hbc)) + $unsigned(reg60))) ?
                  $signed({(reg236 ? reg59 : wire1),
                      reg236[(3'h5):(2'h2)]}) : $signed($signed((reg54 <= wire52)))));
            end
          reg239 <= (reg235[(3'h5):(2'h2)] - reg227[(4'hb):(1'h0)]);
        end
      else
        begin
          reg236 <= ($unsigned((~|wire234)) ?
              (~$unsigned(reg56[(1'h0):(1'h0)])) : {wire0,
                  (($signed(reg227) ^ $signed(reg236)) ?
                      ((reg230 ?
                          reg55 : wire4) >= $unsigned(reg239)) : {(!reg57),
                          (!reg227)})});
          reg237 <= $signed(wire0);
          reg238 <= wire222;
          reg239 <= reg56[(3'h6):(3'h5)];
        end
    end
  assign wire240 = $signed({((^~(reg237 ? (8'had) : (8'ha6))) ?
                           ($unsigned(reg54) + $signed(wire65)) : ($signed(reg58) ?
                               wire2 : (^~reg229))),
                       (wire65[(4'h8):(1'h0)] ?
                           ((reg61 < reg59) ?
                               reg54 : {wire0,
                                   wire225}) : $unsigned({wire232}))});
  always
    @(posedge clk) begin
      if (($signed($signed($signed(reg235))) ?
          reg59 : (+$unsigned((!(reg229 >>> wire5))))))
        begin
          reg241 <= $signed((~&($signed((reg56 - reg60)) ^ reg62[(3'h4):(2'h3)])));
          reg242 <= (reg237 ? reg54[(2'h2):(1'h0)] : wire233);
          if ($signed($unsigned({$unsigned(((8'ha9) ^ reg61)),
              ($signed((7'h44)) ? wire63[(3'h5):(2'h3)] : (~&reg231))})))
            begin
              reg243 <= (8'ha2);
              reg244 <= ((|((&$unsigned((8'ha7))) * ((wire64 ?
                      (8'hb8) : wire2) ?
                  {wire64} : (!reg59)))) > $signed(((reg59 ?
                  (wire5 ~^ reg237) : {wire232, (8'hab)}) != (~(reg230 ?
                  reg61 : wire2)))));
              reg245 <= reg230[(2'h2):(1'h1)];
              reg246 <= (wire65 ^~ ((8'hb4) ?
                  (reg62 ?
                      (~&reg238[(4'hc):(3'h4)]) : (8'ha2)) : ($unsigned(reg244) || $signed((~^wire233)))));
            end
          else
            begin
              reg243 <= $signed((|$unsigned(((-wire4) ?
                  $signed(wire3) : (reg243 && reg229)))));
              reg244 <= ($signed((8'hbc)) ? wire240 : wire240);
              reg245 <= wire234;
              reg246 <= ({(~&((reg57 ? wire5 : reg237) ?
                          $unsigned(wire52) : {reg231, reg54}))} ?
                  reg58[(1'h0):(1'h0)] : wire3[(3'h5):(1'h0)]);
            end
          reg247 <= $unsigned({$signed(({(8'haa)} ? (~^wire2) : reg62)),
              wire224});
        end
      else
        begin
          reg241 <= ((($signed((reg61 >> reg239)) ?
              $unsigned($signed(reg243)) : reg228) << reg236) <= wire224);
          reg242 <= $signed($unsigned((&wire222[(4'he):(2'h2)])));
          reg243 <= (!reg247);
          if (((~&reg55) ?
              $unsigned((reg60 ?
                  $signed($signed(wire3)) : {((8'hbe) ~^ wire65)})) : (~(^$unsigned(wire222[(1'h1):(1'h0)])))))
            begin
              reg244 <= (reg54 | (wire3[(1'h0):(1'h0)] ?
                  $signed($signed((~(7'h44)))) : {(|((8'ha5) ^~ reg60)),
                      $unsigned({(8'hb4)})}));
              reg245 <= reg227;
              reg246 <= (~(|(~($unsigned(wire224) ?
                  ((8'hb2) ? reg228 : reg59) : wire0))));
            end
          else
            begin
              reg244 <= ((~reg60[(4'hc):(3'h4)]) ?
                  ((reg236[(2'h3):(2'h3)] | (reg231[(3'h5):(1'h1)] ^ (!reg245))) - $unsigned(wire225[(2'h3):(2'h3)])) : {(reg237 >= ({reg57,
                              wire65} ?
                          (^~wire234) : (reg54 ? wire65 : wire232))),
                      (+(~(^reg54)))});
              reg245 <= $signed($unsigned({wire4}));
              reg246 <= reg58;
              reg247 <= (($signed({reg246}) >= $unsigned(((reg241 > reg58) ^~ (-reg243)))) == $signed(wire240));
              reg248 <= $unsigned(($signed((|((8'hba) ? reg236 : reg228))) ?
                  wire64[(1'h1):(1'h1)] : ((~|$unsigned(reg239)) <= ($signed(wire222) << ((8'ha3) ?
                      (8'hb1) : (8'hb1))))));
            end
          if ($unsigned($unsigned((~&(&reg231[(3'h5):(2'h2)])))))
            begin
              reg249 <= wire5;
              reg250 <= wire222;
              reg251 <= ($unsigned(($signed($unsigned(wire240)) <<< reg248)) ?
                  (($unsigned({reg243}) ?
                      ({(8'ha7), reg229} ?
                          reg60 : reg249[(3'h5):(2'h2)]) : reg58[(4'hb):(3'h6)]) > wire225) : (8'hb6));
            end
          else
            begin
              reg249 <= reg231;
              reg250 <= $unsigned(reg247);
              reg251 <= reg242;
              reg252 <= (8'hbb);
              reg253 <= $unsigned((reg249[(3'h5):(1'h0)] != reg243[(1'h0):(1'h0)]));
            end
        end
      if ($signed(($unsigned(((8'hb5) <<< {wire3})) ?
          $signed((reg244[(2'h2):(1'h1)] ?
              (|reg248) : reg58)) : (!$signed((reg246 <= (8'hbd)))))))
        begin
          reg254 <= reg238[(4'hd):(1'h1)];
          reg255 <= (reg229[(3'h5):(3'h5)] ?
              reg242 : $unsigned((^(^wire0[(3'h6):(2'h2)]))));
        end
      else
        begin
          reg254 <= (((+{reg59, $unsigned(reg227)}) ?
              (reg61[(1'h1):(1'h0)] ?
                  $unsigned((reg235 ^ reg238)) : $unsigned(reg246)) : $signed($signed((+reg62)))) >>> (($signed((wire3 & reg60)) == reg249) | reg243[(4'ha):(4'h9)]));
          reg255 <= wire3;
          if ($unsigned($signed((+(-{reg253, reg253})))))
            begin
              reg256 <= $signed(((~(wire2 ?
                  $unsigned(wire240) : reg253[(1'h1):(1'h0)])) > (wire1 ?
                  ((reg61 ?
                      reg59 : wire52) * $unsigned(reg247)) : {((8'hb1) && (8'had)),
                      reg236[(1'h0):(1'h0)]})));
              reg257 <= reg230;
              reg258 <= (8'ha9);
            end
          else
            begin
              reg256 <= (+reg236[(4'h9):(3'h7)]);
            end
          reg259 <= wire52;
        end
      if ((wire0 << wire64[(1'h0):(1'h0)]))
        begin
          if ($unsigned(wire232[(4'hc):(4'h9)]))
            begin
              reg260 <= ((~|reg247[(4'ha):(4'ha)]) >>> (~&(wire232[(2'h2):(2'h2)] + $signed($signed(reg238)))));
              reg261 <= (((reg58[(4'ha):(4'h8)] ?
                      (8'ha5) : $signed($signed(reg242))) ?
                  ($signed((reg231 ? reg239 : (7'h43))) ?
                      reg250[(3'h7):(2'h3)] : {(7'h40),
                          $unsigned(wire52)}) : (8'ha3)) <= (reg245 ?
                  (wire240[(5'h10):(3'h5)] ?
                      (reg60 ?
                          (reg56 ^~ reg58) : {wire52}) : reg255[(1'h0):(1'h0)]) : ((~&wire240[(4'hb):(3'h5)]) ?
                      reg55[(2'h2):(1'h0)] : reg249)));
            end
          else
            begin
              reg260 <= {$signed($unsigned($signed((~|reg257))))};
            end
          reg262 <= {(8'h9c)};
          reg263 <= {((-$unsigned(reg246)) << reg260)};
        end
      else
        begin
          reg260 <= reg257[(4'h9):(2'h3)];
        end
      reg264 <= $unsigned($signed(($unsigned((~^(7'h40))) ?
          ($unsigned(reg263) ?
              {(7'h42),
                  reg59} : reg244[(2'h3):(1'h1)]) : ($unsigned((8'hb8)) != $unsigned((8'hac))))));
      reg265 <= {$signed($unsigned(reg235))};
    end
  assign wire266 = $unsigned(reg261[(5'h12):(2'h3)]);
  assign wire267 = (8'ha4);
  assign wire268 = ($unsigned(($signed(reg264[(3'h6):(1'h0)]) <= (reg230 ?
                       (8'hbe) : wire267))) || (reg261 ?
                       (~|(7'h43)) : (~($unsigned(reg239) ?
                           {(8'ha5), wire266} : (!reg264)))));
  module66 #() modinst270 (.clk(clk), .wire71(reg264), .wire70(wire232), .wire69(reg238), .wire68(reg242), .y(wire269), .wire67(reg236));
  assign wire271 = ((~&((wire240 + (wire225 | wire267)) * $signed($unsigned(reg54)))) >= (reg229[(4'he):(3'h4)] ?
                       (&reg61[(4'he):(4'he)]) : reg249[(1'h0):(1'h0)]));
  assign wire272 = wire63;
endmodule

module module66  (y, clk, wire67, wire68, wire69, wire70, wire71);
  output wire [(32'h38b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire67;
  input wire [(5'h10):(1'h0)] wire68;
  input wire signed [(4'hd):(1'h0)] wire69;
  input wire [(2'h2):(1'h0)] wire70;
  input wire signed [(5'h15):(1'h0)] wire71;
  wire [(4'hd):(1'h0)] wire221;
  wire signed [(3'h5):(1'h0)] wire220;
  wire signed [(4'ha):(1'h0)] wire219;
  wire [(4'he):(1'h0)] wire218;
  wire signed [(3'h7):(1'h0)] wire217;
  wire signed [(4'hb):(1'h0)] wire216;
  wire signed [(3'h5):(1'h0)] wire215;
  wire signed [(4'hc):(1'h0)] wire213;
  wire signed [(3'h4):(1'h0)] wire175;
  wire signed [(4'h8):(1'h0)] wire174;
  wire signed [(5'h11):(1'h0)] wire167;
  wire signed [(3'h4):(1'h0)] wire88;
  wire signed [(3'h7):(1'h0)] wire89;
  wire signed [(5'h13):(1'h0)] wire90;
  wire [(3'h7):(1'h0)] wire91;
  wire [(4'hf):(1'h0)] wire123;
  reg [(3'h5):(1'h0)] reg184 = (1'h0);
  reg [(2'h3):(1'h0)] reg183 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg182 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg181 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg180 = (1'h0);
  reg [(5'h10):(1'h0)] reg179 = (1'h0);
  reg [(3'h4):(1'h0)] reg178 = (1'h0);
  reg [(3'h5):(1'h0)] reg177 = (1'h0);
  reg [(4'h9):(1'h0)] reg176 = (1'h0);
  reg [(4'hc):(1'h0)] reg173 = (1'h0);
  reg [(4'h9):(1'h0)] reg172 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg171 = (1'h0);
  reg [(5'h13):(1'h0)] reg170 = (1'h0);
  reg [(2'h2):(1'h0)] reg169 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg107 = (1'h0);
  reg [(4'ha):(1'h0)] reg106 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg105 = (1'h0);
  reg [(4'hc):(1'h0)] reg104 = (1'h0);
  reg [(5'h14):(1'h0)] reg103 = (1'h0);
  reg [(4'hb):(1'h0)] reg102 = (1'h0);
  reg [(5'h13):(1'h0)] reg101 = (1'h0);
  reg [(4'hd):(1'h0)] reg100 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg99 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg98 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg97 = (1'h0);
  reg [(4'h8):(1'h0)] reg96 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg95 = (1'h0);
  reg [(5'h12):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg93 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg92 = (1'h0);
  reg [(4'h8):(1'h0)] reg87 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg86 = (1'h0);
  reg [(5'h14):(1'h0)] reg85 = (1'h0);
  reg [(4'hc):(1'h0)] reg84 = (1'h0);
  reg [(4'ha):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg82 = (1'h0);
  reg [(5'h10):(1'h0)] reg81 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg77 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg75 = (1'h0);
  reg [(4'hc):(1'h0)] reg74 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg73 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg72 = (1'h0);
  reg [(4'hb):(1'h0)] reg125 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg126 = (1'h0);
  reg [(5'h14):(1'h0)] reg127 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg128 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg129 = (1'h0);
  reg [(3'h5):(1'h0)] reg130 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg131 = (1'h0);
  reg signed [(4'he):(1'h0)] reg132 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg133 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg134 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg135 = (1'h0);
  reg [(4'h8):(1'h0)] reg136 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg137 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg138 = (1'h0);
  assign y = {wire221,
                 wire220,
                 wire219,
                 wire218,
                 wire217,
                 wire216,
                 wire215,
                 wire213,
                 wire175,
                 wire174,
                 wire167,
                 wire88,
                 wire89,
                 wire90,
                 wire91,
                 wire123,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg125,
                 reg126,
                 reg127,
                 reg128,
                 reg129,
                 reg130,
                 reg131,
                 reg132,
                 reg133,
                 reg134,
                 reg135,
                 reg136,
                 reg137,
                 reg138,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire68[(4'h9):(3'h6)])
        begin
          reg72 <= wire70;
          reg73 <= wire68[(3'h4):(1'h0)];
        end
      else
        begin
          if (((8'hbc) ?
              (!($signed($signed((8'hb1))) | ((&wire69) < {(8'ha8),
                  reg72}))) : {wire69}))
            begin
              reg72 <= $unsigned($unsigned(((8'h9e) ?
                  ((wire67 ? reg72 : wire67) ?
                      $signed(wire71) : reg73) : $signed($signed(reg72)))));
              reg73 <= $unsigned({$signed($signed((~&wire67))),
                  (|(!$unsigned(wire68)))});
            end
          else
            begin
              reg72 <= (-$signed((&$unsigned((8'ha9)))));
            end
          if (wire71[(2'h2):(1'h0)])
            begin
              reg74 <= ({({wire68, {wire68, wire71}} - {(^~wire68)}),
                  $unsigned((~$signed(wire70)))} ^ ((($signed(reg73) ^ $signed(wire69)) * wire69[(3'h7):(2'h3)]) ?
                  (&{wire71,
                      (^(8'hb4))}) : (wire69[(1'h1):(1'h1)] < ((~wire71) <= (wire67 ?
                      (8'hb9) : reg73)))));
              reg75 <= {wire67[(4'he):(4'h8)]};
              reg76 <= (reg74[(3'h7):(1'h0)] ~^ $unsigned(wire70[(1'h1):(1'h1)]));
              reg77 <= reg73;
            end
          else
            begin
              reg74 <= {(^$unsigned($signed($signed(reg72))))};
            end
          if (((reg77[(3'h4):(2'h2)] >>> reg76[(3'h7):(2'h3)]) > $signed({(-reg74),
              reg76[(2'h3):(2'h3)]})))
            begin
              reg78 <= reg76[(3'h7):(2'h2)];
              reg79 <= wire71[(4'hf):(4'hb)];
              reg80 <= ($unsigned({(((7'h40) | reg78) << (reg79 ?
                          wire67 : reg74)),
                      $signed((reg73 || wire68))}) ?
                  (($signed({reg75, reg75}) ?
                          ((|wire68) >= $signed(reg73)) : $signed($unsigned(wire69))) ?
                      (~&$signed((!reg79))) : reg74[(3'h5):(3'h5)]) : (wire71[(3'h4):(1'h1)] == reg73));
            end
          else
            begin
              reg78 <= wire69;
              reg79 <= $signed((^wire69));
              reg80 <= $unsigned({$unsigned((reg79 ?
                      (|reg80) : ((8'h9d) ? reg78 : (8'hb2))))});
            end
        end
      reg81 <= (~|wire71);
      reg82 <= (~|{($signed(reg75[(3'h4):(2'h2)]) ?
              reg78[(1'h1):(1'h0)] : ((reg77 ? reg72 : (8'hac)) ?
                  $signed(reg73) : (~reg72))),
          reg79[(4'he):(4'ha)]});
      if ($unsigned($signed(reg78[(1'h0):(1'h0)])))
        begin
          if ((((({reg77} || (8'h9f)) == wire67[(4'h8):(1'h0)]) ?
              reg75 : $signed(wire67[(5'h11):(5'h10)])) || wire69[(2'h2):(1'h1)]))
            begin
              reg83 <= $signed($signed((reg81 && (reg75[(3'h6):(3'h6)] != $unsigned(reg74)))));
              reg84 <= (-((reg77 ^~ wire69[(3'h5):(2'h3)]) ?
                  reg83 : (($unsigned(wire71) ?
                      (wire69 ? wire71 : reg74) : (reg78 ?
                          reg74 : wire70)) >>> {(reg83 ? reg78 : reg83)})));
            end
          else
            begin
              reg83 <= wire69[(4'ha):(1'h0)];
              reg84 <= (reg79 ?
                  reg72[(4'h9):(4'h8)] : $signed(({$unsigned(reg82),
                      $signed(reg83)} >= {reg73, reg75[(1'h1):(1'h1)]})));
              reg85 <= ((&(!wire67)) - ((($signed(wire67) ?
                  (~^(8'ha6)) : (reg73 != reg73)) >= reg81[(2'h3):(1'h0)]) ^~ $unsigned(({(8'hb3),
                      wire70} ?
                  $signed(reg82) : (~|(8'ha0))))));
            end
          reg86 <= (reg83 ?
              ($unsigned((wire68[(2'h3):(1'h0)] ?
                  reg81[(1'h0):(1'h0)] : (reg72 <<< wire67))) >>> (wire67[(4'ha):(3'h5)] > reg74[(4'h9):(4'h9)])) : reg77[(1'h1):(1'h1)]);
        end
      else
        begin
          reg83 <= $unsigned((^~(wire71[(4'ha):(3'h4)] ?
              $signed($signed(wire68)) : reg72)));
        end
      reg87 <= reg85[(3'h6):(3'h6)];
    end
  assign wire88 = (^~(8'had));
  assign wire89 = (wire67[(5'h10):(3'h7)] ?
                      $signed($unsigned($unsigned((reg78 * wire69)))) : reg81[(1'h0):(1'h0)]);
  assign wire90 = reg72;
  assign wire91 = $unsigned(reg81);
  always
    @(posedge clk) begin
      reg92 <= $unsigned(wire89[(1'h0):(1'h0)]);
      reg93 <= ($signed(reg87) << wire69);
      reg94 <= ((!reg73) ?
          ((wire69[(4'hd):(3'h5)] ?
                  ((reg82 ? reg75 : wire91) ?
                      $unsigned(reg74) : (^wire90)) : reg82) ?
              $unsigned($signed($signed(reg85))) : (((reg77 <= reg80) & (8'ha9)) ?
                  ((^reg74) ?
                      $signed(reg85) : {reg87, reg84}) : {$unsigned(wire70),
                      (reg78 ^~ reg77)})) : ($unsigned((((8'ha0) ?
                      reg74 : reg74) ?
                  (!reg82) : (reg78 ? wire90 : wire68))) ?
              ($unsigned((~&wire68)) >>> ((wire68 ?
                  wire69 : reg83) || $unsigned(wire71))) : (&(+(~^reg92)))));
    end
  always
    @(posedge clk) begin
      reg95 <= $unsigned(wire69);
      reg96 <= (reg73[(1'h1):(1'h1)] ?
          {({reg74, reg81[(1'h0):(1'h0)]} ? reg81 : wire71),
              ($unsigned(((8'had) ? reg82 : wire67)) ?
                  (wire71[(4'hb):(1'h0)] ?
                      {(8'hbf)} : (^~(8'had))) : reg78[(4'he):(2'h2)])} : (8'hac));
      if (reg75)
        begin
          reg97 <= (~$unsigned(((!reg82[(3'h6):(2'h2)]) ?
              (&$unsigned(wire88)) : $signed((wire67 ? wire89 : reg94)))));
          reg98 <= (&(($unsigned($unsigned(reg75)) ?
                  {{wire90}} : reg85[(3'h4):(2'h2)]) ?
              $unsigned(reg94[(4'hf):(2'h2)]) : (-wire69)));
        end
      else
        begin
          if ({reg84, (^~wire69[(2'h2):(2'h2)])})
            begin
              reg97 <= ($unsigned(reg85) ?
                  $unsigned(({(8'hbb)} + reg95[(2'h3):(2'h2)])) : wire90[(4'he):(4'hd)]);
            end
          else
            begin
              reg97 <= reg95;
              reg98 <= $unsigned(wire70[(1'h1):(1'h1)]);
              reg99 <= (+(8'haa));
              reg100 <= reg80[(1'h0):(1'h0)];
              reg101 <= ((reg96[(3'h5):(2'h2)] ?
                  wire91 : reg72) >= {(&$unsigned(wire89[(2'h2):(1'h1)]))});
            end
          reg102 <= {$signed(reg76[(1'h0):(1'h0)]),
              ((&((reg83 & (8'h9d)) + $signed(reg78))) ?
                  $signed(reg93[(2'h2):(1'h1)]) : (!$unsigned($unsigned(reg79))))};
          reg103 <= reg77;
          reg104 <= (wire68 ?
              $signed(wire69) : {$unsigned(reg85[(5'h13):(4'hd)]),
                  (~&(7'h41))});
        end
    end
  always
    @(posedge clk) begin
      if ((reg86 ? reg95[(2'h2):(1'h0)] : wire90[(5'h10):(4'h8)]))
        begin
          reg105 <= (8'ha6);
          reg106 <= ($signed($signed((-reg96[(3'h5):(3'h4)]))) ?
              ({$signed((~^reg86)), $signed(reg104)} ?
                  reg85[(5'h12):(5'h10)] : $unsigned($unsigned(reg76[(1'h1):(1'h1)]))) : wire71[(4'h8):(4'h8)]);
          reg107 <= (~^$unsigned($unsigned(reg84)));
        end
      else
        begin
          if ($unsigned((7'h42)))
            begin
              reg105 <= $signed(reg85);
            end
          else
            begin
              reg105 <= $unsigned(({$signed((^wire69)),
                  (reg105[(4'hb):(4'h9)] <<< reg76[(3'h7):(2'h3)])} >> $unsigned($signed($unsigned(reg104)))));
              reg106 <= $signed(reg86);
            end
          reg107 <= $unsigned((reg94 + reg74));
        end
    end
  module108 #() modinst124 (.wire110(wire71), .wire112(reg93), .y(wire123), .clk(clk), .wire111(reg103), .wire109(reg97));
  always
    @(posedge clk) begin
      reg125 <= (~|(reg100 > ((|$signed(reg97)) != $signed((reg72 > wire91)))));
      if (($signed($signed(reg96[(4'h8):(3'h7)])) ?
          ((8'h9d) ?
              (~&$unsigned((~reg79))) : reg94[(2'h3):(2'h3)]) : (($signed((-wire69)) >= $signed($signed(wire71))) ^ {((!wire88) ?
                  reg101 : $unsigned(reg84))})))
        begin
          reg126 <= $unsigned(reg107);
        end
      else
        begin
          if (((8'hb8) | reg74))
            begin
              reg126 <= $signed(($unsigned(($signed(reg84) ?
                  $signed((8'ha2)) : {(7'h41), wire89})) ^~ reg74));
              reg127 <= $unsigned(({$signed({reg82})} ?
                  reg72[(2'h3):(2'h3)] : (~|reg77[(3'h5):(1'h0)])));
              reg128 <= $unsigned({reg127[(5'h11):(3'h5)],
                  ((7'h44) ^~ (-$unsigned(reg104)))});
              reg129 <= $signed({$unsigned($unsigned(reg85)),
                  $signed(reg127[(2'h2):(1'h1)])});
            end
          else
            begin
              reg126 <= reg126[(3'h4):(2'h3)];
              reg127 <= (!{$unsigned(((reg85 ? wire70 : reg73) ?
                      (wire67 ? reg104 : reg80) : {reg87, (8'hbe)})),
                  $signed(reg79[(3'h6):(3'h5)])});
              reg128 <= reg77[(3'h7):(3'h7)];
              reg129 <= (($signed($signed((reg129 <<< wire88))) - reg125) ?
                  reg72 : ({((8'ha3) ^ (8'hab)),
                      ($unsigned(reg73) ?
                          $unsigned(reg81) : $signed(reg102))} ^~ reg106));
              reg130 <= ($unsigned($unsigned((wire90[(3'h5):(1'h1)] ~^ $unsigned(reg128)))) ?
                  $signed((!$unsigned(wire91))) : $signed($unsigned(($signed(reg106) > reg98))));
            end
          reg131 <= wire69[(4'hc):(1'h0)];
          if ($signed(reg78[(2'h2):(1'h1)]))
            begin
              reg132 <= reg84[(4'h9):(3'h6)];
              reg133 <= reg102[(1'h0):(1'h0)];
              reg134 <= reg102[(1'h0):(1'h0)];
              reg135 <= reg97;
            end
          else
            begin
              reg132 <= reg86[(2'h3):(1'h0)];
              reg133 <= reg107;
              reg134 <= ($signed($signed(($signed(wire70) ^~ (+reg135)))) ?
                  (reg77 ?
                      (($unsigned(reg73) && $signed(reg83)) >> {(wire89 ?
                              reg74 : (7'h43)),
                          {reg102}}) : (^~$unsigned($signed(wire123)))) : (~&{((!wire71) ?
                          wire88[(1'h1):(1'h1)] : reg130[(2'h3):(2'h3)]),
                      ((+(8'ha8)) << $signed(wire69))}));
              reg135 <= (~$unsigned(reg78));
            end
        end
      reg136 <= ($signed($unsigned($signed($signed((8'ha6))))) ?
          $signed(reg134[(3'h4):(1'h1)]) : ((8'haf) >= reg87));
      if ((reg132[(3'h7):(1'h0)] ?
          (~&reg82[(4'hc):(4'hb)]) : $unsigned($signed(reg87[(3'h6):(2'h3)]))))
        begin
          reg137 <= reg135[(1'h0):(1'h0)];
          reg138 <= (-{(!{wire88})});
        end
      else
        begin
          reg137 <= (wire123 || $signed($signed(reg93)));
        end
    end
  module139 #() modinst168 (wire167, clk, reg94, reg128, reg105, reg79, reg74);
  always
    @(posedge clk) begin
      reg169 <= reg132;
      reg170 <= wire71;
      reg171 <= $signed(reg128[(5'h13):(4'hd)]);
      reg172 <= reg99[(1'h0):(1'h0)];
      reg173 <= ((wire67 ? reg72 : reg82) ?
          {{reg82[(4'hb):(3'h4)],
                  ($unsigned(reg133) ?
                      $unsigned(reg93) : reg138)}} : $unsigned(((~&(reg138 ?
              wire67 : reg78)) >= $signed($unsigned((8'ha2))))));
    end
  assign wire174 = $signed($signed((~reg94[(4'he):(4'hd)])));
  assign wire175 = $signed($signed($unsigned(reg72)));
  always
    @(posedge clk) begin
      if ($signed((((reg74[(3'h7):(3'h6)] ?
          reg105 : (8'ha8)) & {wire67}) << (8'h9d))))
        begin
          if (((reg73 ?
                  ((!$signed(reg78)) + $signed((wire123 ?
                      reg98 : reg128))) : (^~$signed((|(8'hb0))))) ?
              $unsigned(((~&$unsigned(reg136)) ?
                  $signed(((8'h9f) || reg107)) : wire67)) : wire67[(5'h13):(4'hb)]))
            begin
              reg176 <= ((reg135 <= {wire123[(4'he):(1'h0)]}) != (reg101 ?
                  $unsigned((-$unsigned((8'hb0)))) : $signed(reg74[(3'h5):(3'h4)])));
              reg177 <= reg105[(1'h0):(1'h0)];
              reg178 <= (!reg106);
              reg179 <= $unsigned(((wire69 & reg92) ?
                  (($signed(reg97) > (-reg107)) && ($signed(reg77) && (reg172 ?
                      wire70 : reg73))) : (wire71[(3'h7):(3'h6)] ?
                      $signed($signed((8'hbc))) : reg171)));
            end
          else
            begin
              reg176 <= {{$unsigned((~&(~^wire91))), reg73}};
              reg177 <= {reg104, reg178};
              reg178 <= ((!$signed(((reg128 | (8'hb4)) | $unsigned((8'hb8))))) >= reg173[(4'ha):(3'h6)]);
            end
        end
      else
        begin
          if ((($unsigned($unsigned((reg75 ?
                  reg80 : reg105))) > {reg103[(3'h7):(3'h7)],
                  reg170[(4'hb):(1'h1)]}) ?
              (~reg136[(2'h2):(2'h2)]) : (|$unsigned(((reg80 ?
                      (8'hb1) : (8'h9e)) ?
                  $signed(wire90) : wire175)))))
            begin
              reg176 <= (((7'h40) & $unsigned($unsigned({reg99}))) ?
                  $unsigned($unsigned($signed((reg129 ?
                      reg104 : reg79)))) : ({$signed((8'hb4)), (!(-(8'hae)))} ?
                      wire89 : reg170));
              reg177 <= wire175;
              reg178 <= wire89;
              reg179 <= wire174[(3'h7):(2'h3)];
            end
          else
            begin
              reg176 <= reg130;
            end
          reg180 <= ($signed(reg80) && (($unsigned((8'ha1)) <= reg170) ?
              (~(-reg134[(4'h8):(3'h4)])) : reg77));
          if (reg169)
            begin
              reg181 <= $unsigned((8'h9c));
              reg182 <= $unsigned((reg94 | $unsigned($signed((wire68 ?
                  reg169 : (8'hb7))))));
            end
          else
            begin
              reg181 <= $unsigned($signed(reg94));
              reg182 <= $unsigned($signed((((wire91 ?
                      reg86 : reg131) || reg132[(3'h6):(3'h4)]) ?
                  ($unsigned(reg86) ?
                      (reg104 <<< reg92) : reg132[(4'hb):(1'h1)]) : (+(+reg181)))));
              reg183 <= {reg96};
            end
          reg184 <= reg80[(3'h6):(3'h5)];
        end
    end
  module185 #() modinst214 (wire213, clk, reg129, reg137, reg95, reg106);
  assign wire215 = $unsigned(reg77[(4'he):(1'h0)]);
  assign wire216 = (~^$unsigned({wire67[(5'h12):(5'h10)]}));
  assign wire217 = {reg97};
  assign wire218 = ((reg183 >= $unsigned(($unsigned((8'ha4)) ?
                       $signed(wire70) : reg87))) != (reg173 ^ {wire88}));
  assign wire219 = (^reg79[(1'h0):(1'h0)]);
  assign wire220 = (((reg78[(3'h5):(2'h2)] ?
                           (^((7'h44) ?
                               reg79 : reg79)) : reg76) >>> wire67[(4'he):(3'h4)]) ?
                       (8'ha8) : (8'hb0));
  assign wire221 = ($unsigned($unsigned({(reg97 ^ (7'h41)),
                           (reg176 >> reg106)})) ?
                       {{wire88},
                           ((^~reg83[(1'h0):(1'h0)]) + $signed(reg182))} : ($signed(((reg177 <<< wire90) ^ (^~reg104))) ^~ (~&$unsigned((8'hae)))));
endmodule

module module6  (y, clk, wire11, wire10, wire9, wire8, wire7);
  output wire [(32'h10d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire11;
  input wire signed [(5'h12):(1'h0)] wire10;
  input wire [(4'hb):(1'h0)] wire9;
  input wire [(4'hf):(1'h0)] wire8;
  input wire [(4'hb):(1'h0)] wire7;
  wire signed [(5'h14):(1'h0)] wire51;
  wire [(4'h9):(1'h0)] wire50;
  wire signed [(4'hc):(1'h0)] wire49;
  wire [(5'h12):(1'h0)] wire48;
  wire [(4'hf):(1'h0)] wire46;
  wire signed [(4'he):(1'h0)] wire45;
  wire signed [(4'hf):(1'h0)] wire43;
  wire [(4'h8):(1'h0)] wire21;
  wire signed [(5'h12):(1'h0)] wire20;
  wire signed [(4'hb):(1'h0)] wire19;
  wire signed [(5'h13):(1'h0)] wire13;
  wire signed [(5'h12):(1'h0)] wire12;
  reg signed [(4'he):(1'h0)] reg47 = (1'h0);
  reg [(5'h10):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg17 = (1'h0);
  reg [(4'he):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg15 = (1'h0);
  reg [(5'h13):(1'h0)] reg14 = (1'h0);
  assign y = {wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire46,
                 wire45,
                 wire43,
                 wire21,
                 wire20,
                 wire19,
                 wire13,
                 wire12,
                 reg47,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 (1'h0)};
  assign wire12 = $signed($unsigned({{$signed(wire7)}}));
  assign wire13 = {(&($signed($signed(wire8)) ?
                          ((&wire9) <<< $signed((8'ha5))) : (|wire9)))};
  always
    @(posedge clk) begin
      reg14 <= (wire12 ? wire11[(3'h5):(3'h4)] : (~wire11));
      reg15 <= $unsigned($unsigned(wire8[(4'hb):(4'h9)]));
      reg16 <= ($unsigned({(^$unsigned(wire11)),
          $unsigned($signed(reg14))}) >= (7'h40));
      reg17 <= $unsigned((~|wire9[(4'hb):(4'ha)]));
      reg18 <= ($unsigned((reg17 > $signed($signed(wire12)))) ^ ({({wire7,
                  wire11} ^~ (reg15 * wire7)),
              $signed((~^wire9))} ?
          $unsigned($signed($signed(reg17))) : $unsigned(((reg15 ?
              (8'haa) : wire13) != (&wire10)))));
    end
  assign wire19 = wire11;
  assign wire20 = wire19;
  assign wire21 = $signed({$unsigned(((wire9 ? reg17 : wire9) ?
                          wire13 : $signed(wire7))),
                      wire13[(1'h0):(1'h0)]});
  module22 #() modinst44 (wire43, clk, wire8, wire11, wire20, wire13);
  assign wire45 = $unsigned({(7'h44)});
  assign wire46 = wire7[(3'h6):(1'h1)];
  always
    @(posedge clk) begin
      reg47 <= $signed($unsigned(($unsigned({wire45,
          wire8}) ^ ($unsigned(reg17) || $signed(wire11)))));
    end
  assign wire48 = $unsigned((wire13[(4'h8):(3'h4)] ?
                      wire12 : $signed((^~$signed((8'haf))))));
  assign wire49 = $unsigned($signed(wire11[(4'h9):(2'h3)]));
  assign wire50 = wire21[(2'h2):(2'h2)];
  assign wire51 = ($signed(wire19[(3'h5):(3'h4)]) ?
                      $unsigned({($signed(reg47) < wire9),
                          (&(wire10 ~^ wire8))}) : $signed(wire46[(4'hb):(4'h8)]));
endmodule

module module22  (y, clk, wire26, wire25, wire24, wire23);
  output wire [(32'hce):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire26;
  input wire [(4'h9):(1'h0)] wire25;
  input wire [(4'h9):(1'h0)] wire24;
  input wire [(5'h13):(1'h0)] wire23;
  wire signed [(3'h5):(1'h0)] wire42;
  wire signed [(4'hd):(1'h0)] wire37;
  wire [(4'h9):(1'h0)] wire36;
  wire signed [(4'hf):(1'h0)] wire35;
  wire signed [(2'h2):(1'h0)] wire34;
  wire signed [(5'h13):(1'h0)] wire33;
  wire [(5'h13):(1'h0)] wire32;
  wire [(3'h5):(1'h0)] wire31;
  wire signed [(3'h7):(1'h0)] wire30;
  wire [(4'h8):(1'h0)] wire29;
  wire [(5'h15):(1'h0)] wire28;
  wire [(4'hd):(1'h0)] wire27;
  reg signed [(5'h14):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg38 = (1'h0);
  assign y = {wire42,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire27 = (!($unsigned($signed(wire25[(2'h2):(1'h0)])) < $unsigned((((8'hba) * wire24) ?
                      (wire24 && wire23) : $signed(wire26)))));
  assign wire28 = ($signed(wire24[(2'h3):(2'h3)]) ?
                      (~^wire24) : ((8'hbe) < ($signed((wire26 <= wire26)) ?
                          wire25[(3'h6):(1'h1)] : $unsigned((wire25 ?
                              wire24 : wire25)))));
  assign wire29 = {(((-wire24[(2'h2):(1'h1)]) ?
                              (~{wire26}) : $unsigned((wire26 ~^ wire26))) ?
                          (((^~(8'ha6)) == wire28[(4'hd):(3'h6)]) ?
                              ($signed(wire28) <<< wire25) : (^(wire27 ?
                                  wire26 : wire27))) : (~^$unsigned($unsigned(wire28)))),
                      wire27[(2'h3):(2'h3)]};
  assign wire30 = $unsigned($signed(wire26[(1'h1):(1'h0)]));
  assign wire31 = (8'h9e);
  assign wire32 = $signed(((^~((wire25 | wire25) << (^wire23))) == $signed(($signed(wire23) >= $unsigned(wire24)))));
  assign wire33 = $signed(($signed($signed((wire24 ?
                      wire25 : wire31))) == $signed(($unsigned(wire25) ?
                      $signed((8'ha8)) : (-wire32)))));
  assign wire34 = wire26;
  assign wire35 = (wire33[(4'he):(2'h3)] ?
                      (^($signed((8'hab)) ?
                          $unsigned((-wire23)) : $unsigned(wire34))) : wire27);
  assign wire36 = $signed(($unsigned(wire33[(3'h4):(1'h0)]) << (&{$unsigned(wire29),
                      (wire25 == wire28)})));
  assign wire37 = wire29;
  always
    @(posedge clk) begin
      if ($signed($signed((&$unsigned((&wire37))))))
        begin
          if (wire27)
            begin
              reg38 <= (^$signed($unsigned(wire23)));
              reg39 <= $unsigned({$signed(wire35)});
            end
          else
            begin
              reg38 <= (wire33 >> wire35);
              reg39 <= $unsigned((|($unsigned(wire36[(3'h4):(3'h4)]) ?
                  wire36[(1'h1):(1'h0)] : wire29)));
            end
        end
      else
        begin
          reg38 <= wire27;
          reg39 <= (wire32 ^ ((((wire23 ? wire35 : wire36) ?
                      (wire34 * wire28) : ((8'hb9) ? wire26 : wire34)) ?
                  wire35 : (((7'h43) ? wire33 : wire30) >= $signed((8'hbf)))) ?
              $signed(((wire36 ~^ wire29) ?
                  (7'h41) : wire27[(3'h4):(3'h4)])) : (wire37 == (+$signed((7'h43))))));
          reg40 <= $unsigned(wire30);
        end
      reg41 <= $signed(($unsigned($signed((^wire29))) ?
          {wire28, wire33} : (reg38 >>> (^~(|wire29)))));
    end
  assign wire42 = $signed($unsigned((wire24[(3'h4):(1'h1)] >= ((wire36 && wire28) | (^~(7'h42))))));
endmodule

module module185
#(parameter param211 = (((((^~(8'hb3)) >> (~(8'hba))) ? (((7'h44) ? (8'hb7) : (8'had)) << ((7'h43) ? (8'ha5) : (8'hb5))) : (|(^(8'had)))) << ((^~((8'ha6) | (8'hb2))) & (((8'hac) | (8'hbf)) ? (!(8'hba)) : (~|(7'h42))))) ? {(~|(^((8'hb7) && (8'hb5)))), ({((8'ha1) > (8'hbe))} >= (&(^~(7'h44))))} : (~((~|((8'ha8) ? (8'haa) : (8'hac))) ? (!((7'h41) ^ (8'hb4))) : ({(8'h9e), (8'h9e)} || ((8'haa) ? (7'h40) : (7'h41)))))), 
parameter param212 = (((+((param211 ? param211 : (8'ha6)) != (~|param211))) ? {{(param211 ^ param211)}} : {((param211 > param211) <= (param211 * param211))}) * (+(({param211} != (8'hb6)) && (param211 || (param211 ? param211 : param211))))))
(y, clk, wire189, wire188, wire187, wire186);
  output wire [(32'hf5):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire189;
  input wire [(5'h13):(1'h0)] wire188;
  input wire signed [(5'h13):(1'h0)] wire187;
  input wire [(2'h3):(1'h0)] wire186;
  wire signed [(5'h15):(1'h0)] wire210;
  wire signed [(4'hb):(1'h0)] wire202;
  wire [(3'h6):(1'h0)] wire196;
  wire [(5'h13):(1'h0)] wire195;
  wire [(3'h6):(1'h0)] wire194;
  wire signed [(2'h2):(1'h0)] wire193;
  wire signed [(2'h3):(1'h0)] wire192;
  wire signed [(4'h9):(1'h0)] wire191;
  wire signed [(4'hb):(1'h0)] wire190;
  reg [(4'ha):(1'h0)] reg209 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg208 = (1'h0);
  reg [(4'hc):(1'h0)] reg207 = (1'h0);
  reg [(5'h11):(1'h0)] reg206 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg205 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg204 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg203 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg201 = (1'h0);
  reg [(4'h8):(1'h0)] reg200 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg199 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg198 = (1'h0);
  reg [(5'h11):(1'h0)] reg197 = (1'h0);
  assign y = {wire210,
                 wire202,
                 wire196,
                 wire195,
                 wire194,
                 wire193,
                 wire192,
                 wire191,
                 wire190,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 (1'h0)};
  assign wire190 = wire187;
  assign wire191 = (-($unsigned(wire187[(5'h13):(5'h10)]) ?
                       {$unsigned(wire188[(5'h12):(1'h1)])} : {{$signed(wire190),
                               {(7'h43)}},
                           (((8'h9e) ?
                               (8'hb7) : wire186) << $unsigned(wire188))}));
  assign wire192 = wire188;
  assign wire193 = wire187[(3'h7):(3'h6)];
  assign wire194 = ($unsigned((!$unsigned(wire190[(4'h8):(1'h1)]))) ?
                       wire188[(1'h1):(1'h1)] : wire187);
  assign wire195 = wire188;
  assign wire196 = wire190[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg197 <= (~($unsigned($signed((wire194 ? wire192 : wire189))) ?
          $unsigned({wire186[(2'h2):(2'h2)],
              $unsigned(wire187)}) : $unsigned(($unsigned(wire190) ?
              $unsigned(wire187) : $unsigned(wire195)))));
      reg198 <= $unsigned({{{(wire186 < wire192)},
              ((8'hbf) + wire194[(2'h2):(1'h0)])}});
      reg199 <= reg198;
      if ((8'hb5))
        begin
          reg200 <= ({$signed(((+wire195) ~^ $unsigned((8'hbd)))),
                  ((wire188 | $signed(reg199)) > ((reg197 != (7'h42)) + wire195[(5'h11):(1'h1)]))} ?
              wire186[(2'h2):(2'h2)] : (8'ha2));
        end
      else
        begin
          if (($unsigned(((!{wire196, wire193}) - $signed((~^wire187)))) ?
              $unsigned($signed($signed($unsigned(wire194)))) : (~{$unsigned((^wire190))})))
            begin
              reg200 <= $unsigned(({$signed(wire188)} ?
                  $unsigned((reg197 ?
                      wire188[(4'hc):(4'hc)] : wire196)) : wire191));
              reg201 <= ($unsigned((wire196[(1'h1):(1'h1)] >> (^~$signed(reg198)))) ?
                  (7'h40) : (-($signed((wire193 != (8'ha6))) ?
                      reg197 : $unsigned((~&wire190)))));
            end
          else
            begin
              reg200 <= reg197;
              reg201 <= (-(wire196 ?
                  (((|reg200) >>> $signed(wire188)) ?
                      {(!reg200),
                          $unsigned(reg197)} : (&wire192)) : {(+(wire189 <= wire196)),
                      {(8'hab), {wire186, wire195}}}));
            end
        end
    end
  assign wire202 = (({(8'hb2)} ?
                           (&reg201) : ({((8'ha0) && wire189)} ?
                               ((8'hac) ?
                                   $unsigned(wire186) : $signed(reg198)) : ((~(7'h42)) + wire194))) ?
                       $signed($signed($signed((8'hb8)))) : (($signed((wire188 - wire190)) ^~ (~wire189)) ?
                           ({$unsigned(reg201)} ?
                               wire195 : (^~(wire191 ?
                                   wire190 : wire188))) : (((8'hac) == {(8'ha3),
                               reg201}) != reg200)));
  always
    @(posedge clk) begin
      reg203 <= (({$unsigned((wire194 && wire188)),
              $unsigned($unsigned((8'hb7)))} ?
          (($signed(wire193) ? {wire193} : wire188[(4'hc):(2'h3)]) ?
              (reg198[(3'h7):(3'h4)] + (~reg198)) : reg197) : ($signed(wire193) ?
              wire191 : (+(wire187 ~^ wire192)))) < (~^wire187));
      reg204 <= wire191;
    end
  always
    @(posedge clk) begin
      reg205 <= (($signed(($signed(reg203) ? $signed(wire194) : wire193)) ?
          wire202[(1'h1):(1'h0)] : wire192[(2'h3):(2'h3)]) == wire189[(4'ha):(1'h0)]);
      if ({$unsigned(wire188), (~|(7'h42))})
        begin
          reg206 <= ((($signed($unsigned((8'hb3))) ~^ wire188) ?
              (((+reg198) ~^ wire196[(3'h5):(2'h3)]) ?
                  $unsigned(reg198) : (|(!(8'hb2)))) : {wire194[(1'h0):(1'h0)],
                  wire196}) > $signed(reg205));
        end
      else
        begin
          if ((($unsigned($unsigned(wire192)) ^ $unsigned(((reg206 ?
                  reg200 : wire186) ^~ reg203))) ?
              $unsigned(($signed((&wire191)) - wire189[(2'h3):(2'h3)])) : (~($unsigned(reg200[(4'h8):(1'h0)]) * reg200[(1'h1):(1'h0)]))))
            begin
              reg206 <= (reg201[(1'h0):(1'h0)] ?
                  {wire195} : ($signed(({reg204, wire192} && $signed(reg200))) ?
                      ($unsigned($signed(wire192)) < {{wire189, reg206},
                          ((8'haf) - wire189)}) : reg201));
            end
          else
            begin
              reg206 <= wire189[(1'h1):(1'h1)];
              reg207 <= $signed(wire186);
            end
        end
      reg208 <= (($unsigned($signed($signed(reg201))) ?
              (reg206[(1'h1):(1'h1)] ?
                  ({reg207} ?
                      (wire195 + (8'h9d)) : wire186[(2'h2):(2'h2)]) : ($unsigned(wire186) ?
                      $unsigned(wire195) : (reg207 ?
                          reg197 : wire196))) : (-(8'hb2))) ?
          (($unsigned((reg198 ?
              wire193 : reg206)) ~^ $unsigned((-wire189))) >> (8'hb0)) : ($signed(wire192[(2'h2):(2'h2)]) << ($signed({reg206}) << (~|wire186[(2'h3):(1'h0)]))));
      reg209 <= ($unsigned(wire190[(3'h5):(3'h5)]) <<< ((~|(reg205[(2'h3):(1'h0)] * {reg199,
          (8'ha9)})) || (^~reg204)));
    end
  assign wire210 = (~^(({(~reg209),
                           (wire193 ?
                               reg198 : (8'hbe))} * $unsigned((^reg199))) ?
                       $unsigned(reg208) : (&$signed((~^reg208)))));
endmodule

module module139
#(parameter param165 = ({((8'hb4) ^~ {((8'ha5) && (8'ha1))}), ({(|(8'haf)), (~^(8'ha6))} ? (((8'hb7) ? (8'ha3) : (7'h41)) ? ((8'had) ~^ (8'ha4)) : (|(8'hb9))) : (((8'hac) * (8'ha0)) ? ((8'hb5) ? (8'ha3) : (8'hb0)) : ((8'hbc) ^~ (8'h9f))))} ? ((((+(8'hb9)) & ((8'h9c) ? (8'ha4) : (8'ha8))) ? ((|(8'hb5)) ? (~(8'hae)) : (-(8'hbc))) : (((8'had) ? (8'hb4) : (8'hba)) != {(8'hba)})) ? (~|{(~(8'h9d))}) : (({(7'h41), (8'ha9)} ? ((8'hb5) & (8'hb4)) : ((8'ha1) ? (8'ha5) : (7'h41))) <= (~((8'ha3) + (8'hac))))) : (((((8'ha0) ? (8'hb8) : (8'hb7)) ? ((8'hb9) ? (7'h40) : (8'ha1)) : ((7'h41) < (8'hb3))) ? ((~(8'h9c)) >>> ((8'hb4) < (8'ha4))) : ((^~(7'h41)) ^ ((8'ha8) ? (8'hbf) : (8'hbf)))) | (7'h40))), 
parameter param166 = param165)
(y, clk, wire144, wire143, wire142, wire141, wire140);
  output wire [(32'he3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire144;
  input wire signed [(4'hd):(1'h0)] wire143;
  input wire signed [(3'h6):(1'h0)] wire142;
  input wire [(5'h15):(1'h0)] wire141;
  input wire signed [(3'h4):(1'h0)] wire140;
  wire [(5'h15):(1'h0)] wire164;
  wire signed [(3'h4):(1'h0)] wire163;
  wire [(3'h6):(1'h0)] wire152;
  wire [(5'h10):(1'h0)] wire151;
  wire [(4'he):(1'h0)] wire149;
  wire [(5'h11):(1'h0)] wire148;
  wire signed [(5'h13):(1'h0)] wire147;
  wire signed [(2'h3):(1'h0)] wire146;
  wire signed [(4'he):(1'h0)] wire145;
  reg [(3'h4):(1'h0)] reg162 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg161 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg160 = (1'h0);
  reg [(3'h7):(1'h0)] reg159 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg158 = (1'h0);
  reg [(4'hb):(1'h0)] reg157 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg156 = (1'h0);
  reg [(4'hf):(1'h0)] reg155 = (1'h0);
  reg [(4'hf):(1'h0)] reg154 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg153 = (1'h0);
  reg [(5'h12):(1'h0)] reg150 = (1'h0);
  assign y = {wire164,
                 wire163,
                 wire152,
                 wire151,
                 wire149,
                 wire148,
                 wire147,
                 wire146,
                 wire145,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg150,
                 (1'h0)};
  assign wire145 = {($unsigned((wire143 ?
                           $unsigned(wire140) : wire144[(3'h5):(2'h3)])) <<< wire142[(3'h4):(2'h3)])};
  assign wire146 = $unsigned((~^wire145));
  assign wire147 = $signed(wire140);
  assign wire148 = (($signed(wire145) ?
                       wire147 : ($signed((wire141 || wire147)) ?
                           {(wire142 ?
                                   wire146 : wire144)} : (8'hb2))) ^ (wire147[(2'h3):(2'h2)] > (|wire141[(5'h10):(3'h4)])));
  assign wire149 = $signed(wire146[(1'h0):(1'h0)]);
  always
    @(posedge clk) begin
      reg150 <= (wire141 << ($signed(wire141[(5'h11):(4'hf)]) <= $signed($signed($unsigned(wire143)))));
    end
  assign wire151 = $signed(($unsigned(wire145[(2'h2):(1'h1)]) < $unsigned((8'hbf))));
  assign wire152 = wire151;
  always
    @(posedge clk) begin
      reg153 <= (((8'hae) >> $unsigned((-$unsigned(reg150)))) ?
          (8'haf) : ($signed(($signed(wire141) << $signed(wire142))) ?
              (~&(wire146[(1'h0):(1'h0)] + reg150)) : ((~|(+wire147)) & wire148)));
      reg154 <= {($signed(((!wire144) ?
              wire151 : (wire152 != wire141))) | wire145[(2'h2):(1'h0)]),
          (+(wire152[(1'h1):(1'h1)] ?
              ($unsigned((8'h9e)) ?
                  (wire143 >> (8'h9e)) : $unsigned(wire144)) : $unsigned(wire148)))};
      reg155 <= $unsigned(wire140[(2'h3):(2'h2)]);
      if (reg153[(3'h7):(2'h3)])
        begin
          if (wire151)
            begin
              reg156 <= (wire149 ?
                  (+wire142[(3'h6):(1'h1)]) : wire143[(4'h8):(2'h2)]);
              reg157 <= wire147;
              reg158 <= $signed(({((~^reg156) + wire141[(4'ha):(3'h7)])} + (^~(|reg155[(3'h4):(2'h3)]))));
              reg159 <= $unsigned(($signed($signed((reg155 ?
                  wire147 : wire143))) << wire144[(1'h1):(1'h1)]));
            end
          else
            begin
              reg156 <= wire145[(1'h1):(1'h1)];
              reg157 <= (~^(~^reg154[(4'h9):(3'h6)]));
              reg158 <= (wire145[(4'hb):(1'h0)] == (^(!$signed($unsigned((8'ha2))))));
              reg159 <= (8'h9d);
              reg160 <= wire147;
            end
        end
      else
        begin
          reg156 <= (~|$signed($unsigned((((7'h42) ?
              wire144 : (8'ha1)) >= (wire148 || (8'had))))));
          reg157 <= wire151[(4'he):(4'he)];
          if ((~^((+(wire145 ? reg158 : {wire140})) ?
              wire147[(4'hf):(4'hf)] : $unsigned(wire151[(3'h4):(1'h0)]))))
            begin
              reg158 <= ($unsigned($unsigned(reg157)) ?
                  ((8'ha3) ?
                      $unsigned(wire141[(3'h7):(2'h3)]) : (+wire143)) : {(|$signed($signed(reg158))),
                      reg160[(3'h5):(3'h4)]});
              reg159 <= ($unsigned((({(8'hac), wire152} ?
                  (wire142 <<< wire140) : $signed(wire140)) | $unsigned((reg160 + (8'ha8))))) <<< (({reg158} >= {wire142[(3'h6):(2'h2)]}) ?
                  (~|$signed((reg154 ? wire148 : wire146))) : (wire140 ?
                      $signed($unsigned(wire143)) : reg156)));
              reg160 <= {reg153[(4'h8):(3'h4)]};
              reg161 <= ((~|(((~|reg150) & {reg159}) ?
                  (^wire141[(1'h0):(1'h0)]) : (wire144[(4'h8):(3'h6)] & $unsigned(wire146)))) != $unsigned(wire152));
            end
          else
            begin
              reg158 <= reg160;
              reg159 <= (8'ha5);
              reg160 <= $unsigned((7'h44));
            end
        end
      reg162 <= wire148;
    end
  assign wire163 = ({(^wire147[(3'h4):(1'h1)]), $unsigned(reg160)} ^ {(8'hb6)});
  assign wire164 = (wire151[(4'hb):(3'h5)] && (^~{(&wire142[(2'h2):(1'h0)])}));
endmodule

module module108  (y, clk, wire112, wire111, wire110, wire109);
  output wire [(32'h71):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire112;
  input wire signed [(4'ha):(1'h0)] wire111;
  input wire signed [(5'h15):(1'h0)] wire110;
  input wire [(3'h7):(1'h0)] wire109;
  wire signed [(4'h8):(1'h0)] wire122;
  wire signed [(4'hd):(1'h0)] wire120;
  wire signed [(5'h14):(1'h0)] wire119;
  wire signed [(3'h4):(1'h0)] wire118;
  reg signed [(3'h6):(1'h0)] reg121 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg117 = (1'h0);
  reg [(4'hf):(1'h0)] reg116 = (1'h0);
  reg [(5'h10):(1'h0)] reg115 = (1'h0);
  reg [(3'h5):(1'h0)] reg114 = (1'h0);
  reg [(5'h10):(1'h0)] reg113 = (1'h0);
  assign y = {wire122,
                 wire120,
                 wire119,
                 wire118,
                 reg121,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg113 <= $signed(($signed($signed(wire109)) ?
          wire112 : wire112[(5'h13):(1'h0)]));
      reg114 <= ($unsigned((reg113 ?
          wire112[(5'h10):(3'h6)] : ($signed(wire109) | (wire109 ?
              wire110 : wire111)))) + $unsigned($signed(wire110[(3'h6):(2'h3)])));
      reg115 <= $signed((&wire111[(2'h3):(1'h1)]));
      reg116 <= reg113;
      reg117 <= $signed(({$signed(reg113)} ?
          (+$signed(((8'hba) ? wire111 : reg113))) : reg115[(3'h5):(3'h4)]));
    end
  assign wire118 = (((8'ha4) < $signed((~^{reg116, wire110}))) ?
                       $signed((|$unsigned($signed(reg113)))) : reg113);
  assign wire119 = wire110;
  assign wire120 = {((+wire111) << (~&wire109))};
  always
    @(posedge clk) begin
      reg121 <= (((^reg114[(3'h5):(2'h2)]) ?
              reg115 : ((wire119[(3'h4):(2'h2)] + (~reg116)) ?
                  $signed($unsigned(reg116)) : (!((8'hbc) <<< reg116)))) ?
          reg117 : wire120[(2'h3):(1'h0)]);
    end
  assign wire122 = (~|$signed(((wire118 && $unsigned(reg114)) == ((7'h43) ?
                       reg113[(1'h0):(1'h0)] : $unsigned(wire120)))));
endmodule
