# Verilog-Basics
Basic codes for verilog. Including a test bench.

*Notes*
1. Source file has the sources for the modules.
2. Testbench file has the testbench files.
3. File names that end with "bit" means that the module was implemented with bit operations.
4. File names that end with "prim" means that the module was implemented with primitive gates.
5. File names that end with "if" means that the module was implemented using if.
