Analysis & Synthesis report for Processor
Thu Dec 13 21:29:01 2012
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Source assignments for adder:inst4|lpm_add_sub:Add0|addcore:adder
 11. Source assignments for alu:inst12|lpm_add_sub:Add1|addcore:adder
 12. Source assignments for alu:inst12|lpm_add_sub:Add0|addcore:adder
 13. Source assignments for Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder
 14. Parameter Settings for User Entity Instance: lpm_rom0:inst2|lpm_rom:lpm_rom_component
 15. Parameter Settings for User Entity Instance: eightbit_register_file:inst9
 16. Parameter Settings for User Entity Instance: eightbit_register_file:inst9|altdpram:regfile[0][7]__1
 17. Parameter Settings for User Entity Instance: eightbit_register_file:inst9|altdpram:regfile[0][7]__2
 18. Parameter Settings for User Entity Instance: lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component
 19. Parameter Settings for User Entity Instance: lpm_rom2:inst28|lpm_rom:lpm_rom_component
 20. Parameter Settings for User Entity Instance: lpm_rom2:inst31|lpm_rom:lpm_rom_component
 21. Parameter Settings for Inferred Entity Instance: adder:inst4|lpm_add_sub:Add0
 22. Parameter Settings for Inferred Entity Instance: alu:inst12|lpm_add_sub:Add1
 23. Parameter Settings for Inferred Entity Instance: alu:inst12|lpm_add_sub:Add0
 24. Parameter Settings for Inferred Entity Instance: Clock1Hz:inst21|lpm_add_sub:Add0
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 13 21:29:01 2012        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; Processor                                    ;
; Top-level Entity Name       ; processor                                    ;
; Family                      ; FLEX10K                                      ;
; Total logic elements        ; 565                                          ;
; Total pins                  ; 143                                          ;
; Total memory bits           ; 6,368                                        ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPF10K70RC240-4 ;               ;
; Top-level entity name                                        ; Processor       ; Processor     ;
; Family name                                                  ; FLEX10K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Redundant Logic Cells                                 ; Off             ; Off           ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Off             ; Off           ;
; Ignore SOFT Buffers                                          ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Auto Implement in ROM                                        ; Off             ; Off           ;
; Optimization Technique                                       ; Area            ; Area          ;
; Carry Chain Length                                           ; 32              ; 32            ;
; Cascade Chain Length                                         ; 2               ; 2             ;
; Auto Carry Chains                                            ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto ROM Replacement                                         ; On              ; On            ;
; Auto RAM Replacement                                         ; On              ; On            ;
; Auto Clock Enable Replacement                                ; On              ; On            ;
; Strict RAM Replacement                                       ; Off             ; Off           ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; clock1hz.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd                   ;
; sign_extender.vhd                ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/sign_extender.vhd              ;
; mux_3_bit.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/mux_3_bit.vhd                  ;
; mux.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/mux.vhd                        ;
; eightbit_register_file.vhd       ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/eightbit_register_file.vhd     ;
; controller.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/controller.vhd                 ;
; alu_control.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/alu_control.vhd                ;
; alu.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/alu.vhd                        ;
; adder.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/adder.vhd                      ;
; program_counter.vhd              ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/program_counter.vhd            ;
; processor.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Paul/Documents/GitHub/Processor/processor.bdf                  ;
; lpm_rom0.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd                   ;
; lpm_ram_dq0.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd                ;
; q_splitter.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/q_splitter.vhd                 ;
; mem_intercept.vhd                ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd              ;
; lpm_rom2.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Paul/Documents/GitHub/Processor/lpm_rom2.vhd                   ;
; read_mux.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd                   ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf             ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc              ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf              ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc          ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc             ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc            ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc          ;
; rom.MIF                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Paul/Documents/GitHub/Processor/rom.MIF                        ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf            ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc             ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf             ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; bypassff.tdf                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.tdf            ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; muxlut.tdf                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf              ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf          ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/declut.inc              ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc        ;
; db/decode_off.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Paul/Documents/GitHub/Processor/db/decode_off.tdf              ;
; db/cmpr_vlc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Paul/Documents/GitHub/Processor/db/cmpr_vlc.tdf                ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf          ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc              ;
; altram.tdf                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf              ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+-----------------------------------+--------------------------+
; Resource                          ; Usage                    ;
+-----------------------------------+--------------------------+
; Total logic elements              ; 565                      ;
; Total combinational functions     ; 474                      ;
;     -- Total 4-input functions    ; 289                      ;
;     -- Total 3-input functions    ; 98                       ;
;     -- Total 2-input functions    ; 58                       ;
;     -- Total 1-input functions    ; 28                       ;
;     -- Total 0-input functions    ; 1                        ;
; Total registers                   ; 166                      ;
; Total logic cells in carry chains ; 37                       ;
; I/O pins                          ; 143                      ;
; Total memory bits                 ; 6368                     ;
; Maximum fan-out node              ; controller:inst3|RegDest ;
; Maximum fan-out                   ; 108                      ;
; Total fan-out                     ; 2498                     ;
; Average fan-out                   ; 3.35                     ;
+-----------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor                              ; 565 (1)     ; 166          ; 6368        ; 143  ; 399 (1)      ; 91 (0)            ; 75 (0)           ; 37 (0)          ; 0 (0)      ; |processor                                                                                                                     ; work         ;
;    |Clock1Hz:inst21|                    ; 44 (31)     ; 25           ; 0           ; 0    ; 19 (6)       ; 6 (6)             ; 19 (19)          ; 13 (0)          ; 0 (0)      ; |processor|Clock1Hz:inst21                                                                                                     ; work         ;
;       |lpm_add_sub:Add0|                ; 13 (0)      ; 0            ; 0           ; 0    ; 13 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0                                                                                    ; work         ;
;          |addcore:adder|                ; 13 (1)      ; 0            ; 0           ; 0    ; 13 (1)       ; 0 (0)             ; 0 (0)            ; 13 (1)          ; 0 (0)      ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder                                                                      ; work         ;
;             |a_csnbuffer:result_node|   ; 12 (12)     ; 0            ; 0           ; 0    ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                              ; work         ;
;    |adder:inst4|                        ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |processor|adder:inst4                                                                                                         ; work         ;
;       |lpm_add_sub:Add0|                ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |processor|adder:inst4|lpm_add_sub:Add0                                                                                        ; work         ;
;          |addcore:adder|                ; 7 (1)       ; 0            ; 0           ; 0    ; 7 (1)        ; 0 (0)             ; 0 (0)            ; 7 (1)           ; 0 (0)      ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder                                                                          ; work         ;
;             |a_csnbuffer:result_node|   ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                  ; work         ;
;    |alu:inst12|                         ; 161 (145)   ; 10           ; 0           ; 0    ; 151 (135)    ; 0 (0)             ; 10 (10)          ; 16 (0)          ; 0 (0)      ; |processor|alu:inst12                                                                                                          ; work         ;
;       |lpm_add_sub:Add0|                ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add0                                                                                         ; work         ;
;          |addcore:adder|                ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder                                                                           ; work         ;
;             |a_csnbuffer:result_node|   ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                   ; work         ;
;       |lpm_add_sub:Add1|                ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add1                                                                                         ; work         ;
;          |addcore:adder|                ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder                                                                           ; work         ;
;             |a_csnbuffer:result_node|   ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node                                                   ; work         ;
;    |alu_control:inst1|                  ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|alu_control:inst1                                                                                                   ; work         ;
;    |controller:inst3|                   ; 12 (12)     ; 12           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 0 (0)           ; 0 (0)      ; |processor|controller:inst3                                                                                                    ; work         ;
;    |eightbit_register_file:inst9|       ; 235 (3)     ; 83           ; 0           ; 0    ; 152 (0)      ; 59 (3)            ; 24 (0)           ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9                                                                                        ; work         ;
;       |altdpram:regfile[0][7]__1|       ; 40 (8)      ; 8            ; 0           ; 0    ; 32 (0)       ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1                                                              ; work         ;
;          |lpm_mux:mux|                  ; 32 (0)      ; 0            ; 0           ; 0    ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux                                                  ; work         ;
;             |muxlut:$00010|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00014                      ; work         ;
;             |muxlut:$00012|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00012|muxlut:$00014                      ; work         ;
;             |muxlut:$00014|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00014|muxlut:$00014                      ; work         ;
;             |muxlut:$00016|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00016|muxlut:$00014                      ; work         ;
;             |muxlut:$00018|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00018|muxlut:$00014                      ; work         ;
;             |muxlut:$00020|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00020|muxlut:$00014                      ; work         ;
;             |muxlut:$00022|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00022|muxlut:$00014                      ; work         ;
;             |muxlut:$00024|             ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024                                    ; work         ;
;                |muxlut:$00012|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00014                      ; work         ;
;       |altdpram:regfile[0][7]__2|       ; 192 (72)    ; 72           ; 0           ; 0    ; 120 (0)      ; 56 (56)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2                                                              ; work         ;
;          |lpm_decode:wdecoder|          ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder                                          ; work         ;
;             |decode_off:auto_generated| ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated                ; work         ;
;                |cmpr_vlc:cmpr1|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr1 ; work         ;
;                |cmpr_vlc:cmpr2|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr2 ; work         ;
;                |cmpr_vlc:cmpr3|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr3 ; work         ;
;                |cmpr_vlc:cmpr4|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr4 ; work         ;
;                |cmpr_vlc:cmpr5|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr5 ; work         ;
;                |cmpr_vlc:cmpr6|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr6 ; work         ;
;                |cmpr_vlc:cmpr7|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr7 ; work         ;
;                |cmpr_vlc:cmpr8|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr8 ; work         ;
;          |lpm_mux:mux|                  ; 112 (0)     ; 0            ; 0           ; 0    ; 112 (0)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux                                                  ; work         ;
;             |muxlut:$00010|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00010|muxlut:$00014                      ; work         ;
;             |muxlut:$00012|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00012|muxlut:$00014                      ; work         ;
;             |muxlut:$00014|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00014|muxlut:$00014                      ; work         ;
;             |muxlut:$00016|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00016|muxlut:$00014                      ; work         ;
;             |muxlut:$00018|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00018|muxlut:$00014                      ; work         ;
;             |muxlut:$00020|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00020|muxlut:$00014                      ; work         ;
;             |muxlut:$00022|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00022|muxlut:$00014                      ; work         ;
;             |muxlut:$00024|             ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024                                    ; work         ;
;                |muxlut:$00012|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024|muxlut:$00012                      ; work         ;
;                |muxlut:$00014|          ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|eightbit_register_file:inst9|altdpram:regfile[0][7]__2|lpm_mux:mux|muxlut:$00024|muxlut:$00014                      ; work         ;
;    |lpm_ram_dq0:inst13|                 ; 0 (0)       ; 0            ; 2048        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_ram_dq0:inst13                                                                                                  ; work         ;
;       |lpm_ram_dq:lpm_ram_dq_component| ; 0 (0)       ; 0            ; 2048        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component                                                                  ; work         ;
;          |altram:sram|                  ; 0 (0)       ; 0            ; 2048        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram                                                      ; work         ;
;    |lpm_rom0:inst2|                     ; 0 (0)       ; 0            ; 4096        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom0:inst2                                                                                                      ; work         ;
;       |lpm_rom:lpm_rom_component|       ; 0 (0)       ; 0            ; 4096        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component                                                                            ; work         ;
;          |altrom:srom|                  ; 0 (0)       ; 0            ; 4096        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom                                                                ; work         ;
;    |lpm_rom2:inst28|                    ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst28                                                                                                     ; work         ;
;       |lpm_rom:lpm_rom_component|       ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst28|lpm_rom:lpm_rom_component                                                                           ; work         ;
;          |altrom:srom|                  ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst28|lpm_rom:lpm_rom_component|altrom:srom                                                               ; work         ;
;    |lpm_rom2:inst31|                    ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst31                                                                                                     ; work         ;
;       |lpm_rom:lpm_rom_component|       ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst31|lpm_rom:lpm_rom_component                                                                           ; work         ;
;          |altrom:srom|                  ; 0 (0)       ; 0            ; 112         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom                                                               ; work         ;
;    |mem_intercept:inst27|               ; 35 (35)     ; 28           ; 0           ; 0    ; 7 (7)        ; 26 (26)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |processor|mem_intercept:inst27                                                                                                ; work         ;
;    |mux:inst11|                         ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux:inst11                                                                                                          ; work         ;
;    |mux:inst14|                         ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux:inst14                                                                                                          ; work         ;
;    |mux:inst16|                         ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux:inst16                                                                                                          ; work         ;
;    |mux:inst17|                         ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux:inst17                                                                                                          ; work         ;
;    |mux:inst5|                          ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux:inst5                                                                                                           ; work         ;
;    |mux_3bit:inst10|                    ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|mux_3bit:inst10                                                                                                     ; work         ;
;    |program_counter:inst|               ; 9 (9)       ; 8            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 1 (1)           ; 0 (0)      ; |processor|program_counter:inst                                                                                                ; work         ;
;    |read_mux:inst34|                    ; 9 (9)       ; 0            ; 0           ; 0    ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor|read_mux:inst34                                                                                                     ; work         ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                      ;
+------------------------------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                   ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+------------------------------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; none        ;
; lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|content           ; ROM         ; 256          ; 16           ; --           ; --           ; 4096 ; rom.MIF     ;
; lpm_rom2:inst28|lpm_rom:lpm_rom_component|altrom:srom|content          ; ROM         ; 16           ; 7            ; --           ; --           ; 112  ; display.mif ;
; lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|content          ; ROM         ; 16           ; 7            ; --           ; --           ; 112  ; display.mif ;
+------------------------------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; alu:inst12|less_than[1..7]                                         ; Stuck at GND due to stuck port data_in                                         ;
; controller:inst3|RegWrite                                          ; Merged with controller:inst3|RegDest                                           ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[3][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[2][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[2][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[7][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[7][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[6][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[6][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][0] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][0] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][7] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][7] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][6] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][6] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][5] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][5] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][4] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][4] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][3] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][3] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][2] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][2] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[1][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[1][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[0][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[0][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[5][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] ;
; eightbit_register_file:inst9|altdpram:regfile[0][7]__1|cells[4][1] ; Merged with eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] ;
; Total Number of Removed Registers = 72                             ;                                                                                ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 166   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 103   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Source assignments for adder:inst4|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+------------------------------------------------------------------+
; Source assignments for alu:inst12|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                     ;
+---------------------------+-------+------+-----------------------+


+------------------------------------------------------------------+
; Source assignments for alu:inst12|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                     ;
+---------------------------+-------+------+-----------------------+


+-----------------------------------------------------------------------+
; Source assignments for Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom0:inst2|lpm_rom:lpm_rom_component ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                  ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                                  ;
; LPM_NUMWORDS           ; 256        ; Untyped                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                         ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                         ;
; LPM_FILE               ; rom.MIF    ; Untyped                                         ;
; DEVICE_FAMILY          ; FLEX10K    ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eightbit_register_file:inst9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_size      ; 8     ; Signed Integer                                   ;
; addr_size      ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eightbit_register_file:inst9|altdpram:regfile[0][7]__1 ;
+-------------------------------------+--------------+------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                           ;
+-------------------------------------+--------------+------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                        ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                        ;
; WIDTH                               ; 8            ; Untyped                                        ;
; WIDTHAD                             ; 3            ; Untyped                                        ;
; NUMWORDS                            ; 8            ; Untyped                                        ;
; FILE                                ; UNUSED       ; Untyped                                        ;
; LPM_FILE                            ; UNUSED       ; Untyped                                        ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                        ;
; INDATA_ACLR                         ; OFF          ; Untyped                                        ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                        ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                        ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                        ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                        ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                        ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                        ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                        ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                        ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                        ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                        ;
; USE_EAB                             ; ON           ; Untyped                                        ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                        ;
; DEVICE_FAMILY                       ; FLEX10K      ; Untyped                                        ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY              ; APEX20KE     ; Untyped                                        ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                        ;
; RAM_BLOCK_TYPE                      ; AUTO         ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                        ;
; BYTE_SIZE                           ; 8            ; Untyped                                        ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                        ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                        ;
; CBXI_PARAMETER                      ; NOTHING      ; Untyped                                        ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                 ;
+-------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eightbit_register_file:inst9|altdpram:regfile[0][7]__2 ;
+-------------------------------------+--------------+------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                           ;
+-------------------------------------+--------------+------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                        ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                        ;
; WIDTH                               ; 8            ; Untyped                                        ;
; WIDTHAD                             ; 3            ; Untyped                                        ;
; NUMWORDS                            ; 8            ; Untyped                                        ;
; FILE                                ; UNUSED       ; Untyped                                        ;
; LPM_FILE                            ; UNUSED       ; Untyped                                        ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                        ;
; INDATA_ACLR                         ; OFF          ; Untyped                                        ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                        ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                        ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                        ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                        ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                        ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                        ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                        ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                        ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                        ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                        ;
; USE_EAB                             ; ON           ; Untyped                                        ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                        ;
; DEVICE_FAMILY                       ; FLEX10K      ; Untyped                                        ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY              ; APEX20KE     ; Untyped                                        ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                        ;
; RAM_BLOCK_TYPE                      ; AUTO         ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                        ;
; BYTE_SIZE                           ; 8            ; Untyped                                        ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                        ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                        ;
; CBXI_PARAMETER                      ; NOTHING      ; Untyped                                        ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                 ;
+-------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                            ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                                            ;
; LPM_NUMWORDS           ; 256        ; Untyped                                                   ;
; LPM_INDATA             ; REGISTERED ; Untyped                                                   ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                                   ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                                   ;
; LPM_FILE               ; UNUSED     ; Untyped                                                   ;
; USE_EAB                ; ON         ; Untyped                                                   ;
; DEVICE_FAMILY          ; FLEX10K    ; Untyped                                                   ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom2:inst28|lpm_rom:lpm_rom_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                  ;
; LPM_WIDTHAD            ; 4           ; Signed Integer                                  ;
; LPM_NUMWORDS           ; 16          ; Untyped                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED  ; Untyped                                         ;
; LPM_OUTDATA            ; REGISTERED  ; Untyped                                         ;
; LPM_FILE               ; display.mif ; Untyped                                         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom2:inst31|lpm_rom:lpm_rom_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                  ;
; LPM_WIDTHAD            ; 4           ; Signed Integer                                  ;
; LPM_NUMWORDS           ; 16          ; Untyped                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED  ; Untyped                                         ;
; LPM_OUTDATA            ; REGISTERED  ; Untyped                                         ;
; LPM_FILE               ; display.mif ; Untyped                                         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adder:inst4|lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------------------+
; Parameter Name         ; Value       ; Type                                   ;
+------------------------+-------------+----------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                     ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                ;
; USE_WYS                ; OFF         ; Untyped                                ;
; STYLE                  ; FAST        ; Untyped                                ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                         ;
+------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:inst12|lpm_add_sub:Add1 ;
+------------------------+-------------+---------------------------------------+
; Parameter Name         ; Value       ; Type                                  ;
+------------------------+-------------+---------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                               ;
; LPM_PIPELINE           ; 0           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                    ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                               ;
; USE_WYS                ; OFF         ; Untyped                               ;
; STYLE                  ; FAST        ; Untyped                               ;
; CBXI_PARAMETER         ; add_sub_sjh ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                        ;
+------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:inst12|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------+
; Parameter Name         ; Value       ; Type                                  ;
+------------------------+-------------+---------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                               ;
; LPM_PIPELINE           ; 0           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                    ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                               ;
; USE_WYS                ; OFF         ; Untyped                               ;
; STYLE                  ; FAST        ; Untyped                               ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                        ;
+------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock1Hz:inst21|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; LPM_WIDTH              ; 14          ; Untyped                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                    ;
; USE_WYS                ; OFF         ; Untyped                                    ;
; STYLE                  ; FAST        ; Untyped                                    ;
; CBXI_PARAMETER         ; add_sub_soh ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 13 21:28:58 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd
    Info: Found design unit 1: Clock1Hz-a
    Info: Found entity 1: Clock1Hz
Info: Found 2 design units, including 1 entities, in source file sign_extender.vhd
    Info: Found design unit 1: sign_extender-dataflow
    Info: Found entity 1: sign_extender
Info: Found 2 design units, including 1 entities, in source file mux_3_bit.vhd
    Info: Found design unit 1: mux_3bit-dataflow
    Info: Found entity 1: mux_3bit
Warning: Entity "mux" obtained from "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file mux.vhd
    Info: Found design unit 1: mux-dataflow
    Info: Found entity 1: mux
Info: Found 2 design units, including 1 entities, in source file eightbit_register_file.vhd
    Info: Found design unit 1: eightbit_register_file-dataflow
    Info: Found entity 1: eightbit_register_file
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-dataflow
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info: Found design unit 1: alu_control-dataflow
    Info: Found entity 1: alu_control
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-dataflow
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file adder.vhd
    Info: Found design unit 1: adder-dataflow
    Info: Found entity 1: adder
Info: Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info: Found design unit 1: program_counter-dataflow
    Info: Found entity 1: program_counter
Info: Found 1 design units, including 1 entities, in source file processor.bdf
    Info: Found entity 1: processor
Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd
    Info: Found design unit 1: lpm_rom1-SYN
    Info: Found entity 1: lpm_rom1
Info: Found 2 design units, including 1 entities, in source file q_splitter.vhd
    Info: Found design unit 1: q_splitter-dataflow
    Info: Found entity 1: q_splitter
Info: Found 2 design units, including 1 entities, in source file mem_intercept.vhd
    Info: Found design unit 1: mem_intercept-dataflow
    Info: Found entity 1: mem_intercept
Info: Found 2 design units, including 1 entities, in source file lpm_rom2.vhd
    Info: Found design unit 1: lpm_rom2-SYN
    Info: Found entity 1: lpm_rom2
Info: Found 2 design units, including 1 entities, in source file led_switch.vhd
    Info: Found design unit 1: display_switch-dataflow
    Info: Found entity 1: display_switch
Info: Found 2 design units, including 1 entities, in source file read_mux.vhd
    Info: Found design unit 1: read_mux-dataflow
    Info: Found entity 1: read_mux
Info: Elaborating entity "Processor" for the top level hierarchy
Warning: Block or symbol "mux" of instance "inst5" overlaps another block or symbol
Warning: Block or symbol "alu" of instance "inst12" overlaps another block or symbol
Info: Elaborating entity "controller" for hierarchy "controller:inst3"
Info: Elaborating entity "Clock1Hz" for hierarchy "Clock1Hz:inst21"
Info: Elaborating entity "q_splitter" for hierarchy "q_splitter:inst19"
Info: Elaborating entity "lpm_rom0" for hierarchy "lpm_rom0:inst2"
Info: Elaborating entity "lpm_rom" for hierarchy "lpm_rom0:inst2|lpm_rom:lpm_rom_component"
Info: Elaborated megafunction instantiation "lpm_rom0:inst2|lpm_rom:lpm_rom_component"
Info: Instantiated megafunction "lpm_rom0:inst2|lpm_rom:lpm_rom_component" with the following parameter:
    Info: Parameter "intended_device_family" = "FLEX10K"
    Info: Parameter "lpm_address_control" = "REGISTERED"
    Info: Parameter "lpm_file" = "rom.MIF"
    Info: Parameter "lpm_outdata" = "REGISTERED"
    Info: Parameter "lpm_type" = "LPM_ROM"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthad" = "8"
Info: Elaborating entity "altrom" for hierarchy "lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom"
Warning: 47 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 47 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborated megafunction instantiation "lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "lpm_rom0:inst2|lpm_rom:lpm_rom_component"
Info: Elaborating entity "program_counter" for hierarchy "program_counter:inst"
Info: Elaborating entity "mux" for hierarchy "mux:inst5"
Info: Elaborating entity "alu" for hierarchy "alu:inst12"
Info: Elaborating entity "alu_control" for hierarchy "alu_control:inst1"
Info: Elaborating entity "eightbit_register_file" for hierarchy "eightbit_register_file:inst9"
Info: Elaborating entity "altdpram" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Warning: Assertion warning: Current device family (FLEX10K) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Instantiated megafunction "eightbit_register_file:inst9|altdpram:regfile[0][7]__1" with the following parameter:
    Info: Parameter "WIDTH" = "8"
    Info: Parameter "WIDTHAD" = "3"
    Info: Parameter "NUMWORDS" = "8"
    Info: Parameter "WRADDRESS_REG" = "INCLOCK"
    Info: Parameter "WRADDRESS_ACLR" = "OFF"
    Info: Parameter "WRCONTROL_REG" = "INCLOCK"
    Info: Parameter "WRCONTROL_ACLR" = "OFF"
    Info: Parameter "RDADDRESS_REG" = "UNREGISTERED"
    Info: Parameter "RDADDRESS_ACLR" = "OFF"
    Info: Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info: Parameter "RDCONTROL_ACLR" = "OFF"
    Info: Parameter "INDATA_REG" = "INCLOCK"
    Info: Parameter "INDATA_ACLR" = "OFF"
    Info: Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info: Parameter "OUTDATA_ACLR" = "OFF"
    Info: Parameter "LPM_FILE" = "UNUSED"
Info: Elaborating entity "lpm_mux" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "bypassff" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|bypassff:sel_latency_ff[0]"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|bypassff:sel_latency_ff[0]", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "altshift" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|altshift:external_latency_ffs"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|altshift:external_latency_ffs", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "muxlut" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "muxlut" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00012"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00012", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "muxlut" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00016"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00010|muxlut:$00016", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Elaborating entity "lpm_decode" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder"
Info: Elaborated megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder", which is child of megafunction instantiation "eightbit_register_file:inst9|altdpram:regfile[0][7]__1"
Info: Found 1 design units, including 1 entities, in source file db/decode_off.tdf
    Info: Found entity 1: decode_off
Info: Elaborating entity "decode_off" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_vlc.tdf
    Info: Found entity 1: cmpr_vlc
Info: Elaborating entity "cmpr_vlc" for hierarchy "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_decode:wdecoder|decode_off:auto_generated|cmpr_vlc:cmpr1"
Info: Elaborating entity "read_mux" for hierarchy "read_mux:inst34"
Info: Elaborating entity "lpm_ram_dq0" for hierarchy "lpm_ram_dq0:inst13"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component"
Info: Elaborated megafunction instantiation "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component"
Info: Instantiated megafunction "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component" with the following parameter:
    Info: Parameter "intended_device_family" = "FLEX10K"
    Info: Parameter "lpm_address_control" = "REGISTERED"
    Info: Parameter "lpm_indata" = "REGISTERED"
    Info: Parameter "lpm_outdata" = "REGISTERED"
    Info: Parameter "lpm_type" = "LPM_RAM_DQ"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthad" = "8"
Info: Elaborating entity "altram" for hierarchy "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram"
Info: Elaborated megafunction instantiation "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram", which is child of megafunction instantiation "lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component"
Info: Elaborating entity "mem_intercept" for hierarchy "mem_intercept:inst27"
Info: Elaborating entity "mux_3bit" for hierarchy "mux_3bit:inst10"
Info: Elaborating entity "sign_extender" for hierarchy "sign_extender:inst15"
Info: Elaborating entity "adder" for hierarchy "adder:inst4"
Info: Elaborating entity "lpm_rom2" for hierarchy "lpm_rom2:inst28"
Info: Elaborating entity "lpm_rom" for hierarchy "lpm_rom2:inst28|lpm_rom:lpm_rom_component"
Info: Elaborated megafunction instantiation "lpm_rom2:inst28|lpm_rom:lpm_rom_component"
Info: Instantiated megafunction "lpm_rom2:inst28|lpm_rom:lpm_rom_component" with the following parameter:
    Info: Parameter "intended_device_family" = "FLEX10K"
    Info: Parameter "lpm_address_control" = "REGISTERED"
    Info: Parameter "lpm_file" = "display.mif"
    Info: Parameter "lpm_outdata" = "REGISTERED"
    Info: Parameter "lpm_type" = "LPM_ROM"
    Info: Parameter "lpm_width" = "7"
    Info: Parameter "lpm_widthad" = "4"
Info: Elaborating entity "altrom" for hierarchy "lpm_rom2:inst28|lpm_rom:lpm_rom_component|altrom:srom"
Info: Elaborated megafunction instantiation "lpm_rom2:inst28|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "lpm_rom2:inst28|lpm_rom:lpm_rom_component"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "adder:inst4|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:inst12|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:inst12|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Clock1Hz:inst21|Add0"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Instantiated megafunction "adder:inst4|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "adder:inst4|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "adder:inst4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add1"
Info: Instantiated megafunction "alu:inst12|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "alu:inst12|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "alu:inst12|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "alu:inst12|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "alu:inst12|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "alu:inst12|lpm_add_sub:Add0"
Info: Instantiated megafunction "alu:inst12|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0"
Info: Instantiated megafunction "Clock1Hz:inst21|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "14"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "Clock1Hz:inst21|lpm_add_sub:Add0"
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[6]" to the node "led_1[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[5]" to the node "led_1[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[4]" to the node "led_1[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[3]" to the node "led_1[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[2]" to the node "led_1[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[1]" to the node "led_1[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst28|lpm_rom:lpm_rom_component|otri[0]" to the node "led_1[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[6]" to the node "led_2[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[5]" to the node "led_2[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[4]" to the node "led_2[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[3]" to the node "led_2[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[2]" to the node "led_2[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[1]" to the node "led_2[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom2:inst31|lpm_rom:lpm_rom_component|otri[0]" to the node "led_2[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[5]" to the node "rom_output[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[4]" to the node "rom_output[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[3]" to the node "rom_output[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[2]" to the node "rom_output[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[1]" to the node "rom_output[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[0]" to the node "rom_output[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[11]" to the node "rom_output[11]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[10]" to the node "rom_output[10]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[9]" to the node "rom_output[9]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[15]" to the node "rom_output[15]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[14]" to the node "rom_output[14]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[13]" to the node "rom_output[13]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[12]" to the node "rom_output[12]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[8]" to the node "rom_output[8]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[7]" to the node "rom_output[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[6]" to the node "rom_output[6]" into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[5]" to the node "mux:inst14|mux1_out[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[4]" to the node "mux:inst14|mux1_out[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[3]" to the node "mux:inst14|mux1_out[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[2]" to the node "mux:inst14|mux1_out[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[1]" to the node "mux:inst14|mux1_out[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[0]" to the node "mux:inst14|mux1_out[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[11]" to the node "eightbit_register_file:inst9|savedWriteRegister[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[10]" to the node "eightbit_register_file:inst9|savedWriteRegister[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[9]" to the node "eightbit_register_file:inst9|savedWriteRegister[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[15]" to the node "controller:inst3|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[14]" to the node "controller:inst3|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[13]" to the node "controller:inst3|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[12]" to the node "controller:inst3|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[8]" to the node "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00016|result_node" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[7]" to the node "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00014|_" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom0:inst2|lpm_rom:lpm_rom_component|otri[6]" to the node "eightbit_register_file:inst9|altdpram:regfile[0][7]__1|lpm_mux:mux|muxlut:$00024|muxlut:$00014|_" into an OR gate
Info: Implemented 746 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 131 output pins
    Info: Implemented 565 logic cells
    Info: Implemented 38 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Thu Dec 13 21:29:01 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


