Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    L-795KQQ2
Date:        Wed Apr 10 19:52:06 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch lat_bert_impl0_synplify.tcl
ProductType: synplify_pro




log file: "C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srr"
Running: impl0 in foreground

Running proj_1|impl0

Running: compile (Compile) on proj_1|impl0
# Wed Apr 10 19:52:06 2019

Running: compile_flow (Compile Process) on proj_1|impl0
# Wed Apr 10 19:52:06 2019

Running: compiler (Compile Input) on proj_1|impl0
# Wed Apr 10 19:52:06 2019
Copied C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_comp.srs to C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srs

compiler completed
# Wed Apr 10 19:52:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl0
# Wed Apr 10 19:52:07 2019

multi_srs_gen completed
# Wed Apr 10 19:52:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_mult.srs to C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srs
Copied C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srr to C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srf
Complete: Compile Process on proj_1|impl0

Running: premap (Pre-mapping) on proj_1|impl0
# Wed Apr 10 19:52:07 2019

premap completed with warnings
# Wed Apr 10 19:52:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl0

Running: map (Map) on proj_1|impl0
# Wed Apr 10 19:52:08 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl0
# Wed Apr 10 19:52:08 2019
Copied C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_m.srm to C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srm

fpga_mapper completed with warnings
# Wed Apr 10 19:52:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|impl0
Copied C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srr to C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.srf
Complete: Logic Synthesis on proj_1|impl0
TCL script complete: "lat_bert_impl0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\git\lat_bert\fpga_prj\impl0\proj_1.prj
batch mode default:no
