{"Source Block": ["hdl/library/common/ad_gt_es.v@246:256@HdlIdDef", "  reg             axi_wvalid = 'd0;\n  reg     [31:0]  axi_wdata = 'd0;\n  reg             up_es_dmaerr = 'd0;\n  reg             up_es_status = 'd0;\n  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_es.v@248:258", "  reg             up_es_dmaerr = 'd0;\n  reg             up_es_status = 'd0;\n  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@245:255", "  reg     [31:0]  axi_awaddr = 'd0;\n  reg             axi_wvalid = 'd0;\n  reg     [31:0]  axi_wdata = 'd0;\n  reg             up_es_dmaerr = 'd0;\n  reg             up_es_status = 'd0;\n  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@251:261", "  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n  reg             up_es_drp_sel = 'd0;\n  reg             up_es_drp_wr = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@250:260", "  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n  reg             up_es_drp_sel = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@247:257", "  reg     [31:0]  axi_wdata = 'd0;\n  reg             up_es_dmaerr = 'd0;\n  reg             up_es_status = 'd0;\n  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@252:262", "  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n  reg             up_es_drp_sel = 'd0;\n  reg             up_es_drp_wr = 'd0;\n  reg     [11:0]  up_es_drp_addr = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@253:263", "  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n  reg             up_es_drp_sel = 'd0;\n  reg             up_es_drp_wr = 'd0;\n  reg     [11:0]  up_es_drp_addr = 'd0;\n  reg     [15:0]  up_es_drp_wdata = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@249:259", "  reg             up_es_status = 'd0;\n  reg             up_es_ut = 'd0;\n  reg     [31:0]  up_es_dma_addr = 'd0;\n  reg     [11:0]  up_es_hoffset = 'd0;\n  reg     [ 7:0]  up_es_voffset = 'd0;\n  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n"], ["hdl/library/common/ad_gt_es.v@254:264", "  reg     [15:0]  up_es_hoffset_rdata = 'd0;\n  reg     [15:0]  up_es_voffset_rdata = 'd0;\n  reg     [15:0]  up_es_ctrl_rdata = 'd0;\n  reg     [15:0]  up_es_scnt_rdata = 'd0;\n  reg     [15:0]  up_es_ecnt_rdata = 'd0;\n  reg     [ 5:0]  up_es_fsm = 'd0;\n  reg             up_es_drp_sel = 'd0;\n  reg             up_es_drp_wr = 'd0;\n  reg     [11:0]  up_es_drp_addr = 'd0;\n  reg     [15:0]  up_es_drp_wdata = 'd0;\n\n"]], "Diff Content": {"Delete": [[251, "  reg     [31:0]  up_es_dma_addr = 'd0;\n"]], "Add": [[251, "  reg     [31:0]  up_es_addr = 'd0;\n"]]}}