(module "74LVC1G08FW5-7" (layer F.Cu) (tedit 620CDE81)
  (descr "74LVC1G08FW5-7, 74LVC AND Gate 1 2 X1-DFN1010-6 Gates ROHS")
  (tags "74LVC AND Gate 1 2 X1-DFN1010-6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.500368) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74LVC1G08FW5-7 (at 0 2.500368) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.664935 0.78048) (end -0.639535 0.78048) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -0.817336 0.93288) (end -0.787338 0.93288) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.664986 0.500368) (end 0.664986 -0.500368) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.664986 0.500368) (end -0.664986 -0.499632) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.344895 0.350457 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.005118 0.350457 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.355131 0.350457 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.355131 -0.349568 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.005118 -0.349568 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.344895 -0.349568 180) (size 0.2 0.5) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.500368) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74LVC1G08FW5-7.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)