
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036891                       # Number of seconds simulated
sim_ticks                                 36891119721                       # Number of ticks simulated
final_tick                               563857482906                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142548                       # Simulator instruction rate (inst/s)
host_op_rate                                   179829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2389803                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889464                       # Number of bytes of host memory used
host_seconds                                 15436.89                       # Real time elapsed on the host
sim_insts                                  2200498077                       # Number of instructions simulated
sim_ops                                    2776004300                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3267328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1674752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4945536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1639936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1639936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25526                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13084                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38637                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12812                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12812                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88566789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45397158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134057628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              93681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44453408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44453408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44453408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88566789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45397158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178511036                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88467914                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087865                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267453                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117081                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13040564                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12143171                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279075                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89770                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31176340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172358757                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087865                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15422246                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37914668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11384539                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7015031                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15269182                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85326169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47411501     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3323051      3.89%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2696629      3.16%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546280      7.67%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1787474      2.09%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2274255      2.67%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1640678      1.92%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925085      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721216     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85326169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948263                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32618410                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6821245                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36459920                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248674                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177918                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5307545                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42548                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206105803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82654                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177918                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35006652                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1518115                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1766463                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34262167                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3594852                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198858682                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        36492                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488348                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2897                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278332828                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928398429                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928398429                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107637279                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40778                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23032                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9846676                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18553856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147936                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2685539                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188046549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149416536                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291780                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64926440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198245974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85326169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751122                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29974791     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18362939     21.52%     56.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11778949     13.80%     70.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8855037     10.38%     80.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7665374      8.98%     89.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946977      4.63%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384684      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633241      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724177      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85326169                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874312     70.89%     70.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            12      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179743     14.57%     85.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179195     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124480337     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127207      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14821352      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7971106      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149416536                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.688935                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1233262                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008254                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385684282                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253012993                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145614292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150649798                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7319888                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425239                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177918                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         611006                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82341                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188085913                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       404320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18553856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451015                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22830                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1262463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1194836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457299                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147041176                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913725                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375359                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21666172                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743937                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7752447                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662085                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145710475                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145614292                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94907858                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267957158                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.645956                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354190                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65277561                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76148251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29933878     39.31%     39.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955265     27.52%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8531537     11.20%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798025      6.30%     84.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3906130      5.13%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1574460      2.07%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1871874      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947699      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3629383      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76148251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3629383                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260605864                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385357677                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3141745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.884679                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.884679                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.130353                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.130353                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661500051                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201207905                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190169278                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88467914                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31799696                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25882717                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2124635                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13543078                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12536450                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3273429                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93684                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35145245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173651098                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31799696                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15809879                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36489985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10899535                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6005741                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17179190                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       853250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86379709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.475898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49889724     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1971215      2.28%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2567169      2.97%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3865071      4.47%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3757083      4.35%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2852759      3.30%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1699660      1.97%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2539704      2.94%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17237324     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86379709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359449                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.962871                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36306940                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5884803                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35174353                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       275152                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8738459                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5382030                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207736891                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8738459                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38233050                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1073102                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2007904                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33478262                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2848925                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201682722                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          990                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1232105                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       894104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    281032361                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    939261049                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    939261049                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174763486                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106268797                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42802                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24194                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8051138                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18689905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9904922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       191021                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3208182                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187448449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151010696                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281264                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60925913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185272338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86379709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30295220     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18897981     21.88%     56.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12192794     14.12%     71.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8318530      9.63%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7784036      9.01%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4153622      4.81%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3057846      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       917233      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       762447      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86379709                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         741967     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152745     14.23%     83.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178473     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125658770     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2133453      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17060      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14905838      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8295575      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151010696                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.706954                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1073193                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389755558                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248415917                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146773495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152083889                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       511735                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7156901                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          891                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2512586                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8738459                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         637207                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100350                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187489157                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1286389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18689905                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9904922                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23643                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          891                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1301416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1196614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2498030                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148123203                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14033770                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2887493                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22145228                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20748049                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8111458                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674316                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146812408                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146773495                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94300188                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264806697                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659059                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356110                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102351415                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125794451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61694861                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2159758                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77641250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30192222     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22186966     28.58%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8175074     10.53%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4683257      6.03%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3904446      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1920978      2.47%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1911950      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       817664      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3848693      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77641250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102351415                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125794451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18925314                       # Number of memory references committed
system.switch_cpus1.commit.loads             11532989                       # Number of loads committed
system.switch_cpus1.commit.membars              17060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18041837                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113386730                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566759                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3848693                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           261281869                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383721721                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2088205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102351415                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125794451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102351415                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864355                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864355                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156933                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156933                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666568019                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202720545                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191879619                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34120                       # number of misc regfile writes
system.l20.replacements                         25541                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371263                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29637                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.527010                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.399575                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.708051                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2684.257982                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1371.634391                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000661                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.655336                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334872                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47242                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47242                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14103                       # number of Writeback hits
system.l20.Writeback_hits::total                14103                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47242                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47242                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47242                       # number of overall hits
system.l20.overall_hits::total                  47242                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25526                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25540                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25526                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25540                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25526                       # number of overall misses
system.l20.overall_misses::total                25540                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1278289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2516555898                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2517834187                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1278289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2516555898                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2517834187                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1278289                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2516555898                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2517834187                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72768                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72782                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14103                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14103                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72768                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72782                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72768                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72782                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.350786                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.350911                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.350786                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.350911                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.350786                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.350911                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98587.945546                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98583.954072                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98587.945546                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98583.954072                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98587.945546                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98583.954072                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4426                       # number of writebacks
system.l20.writebacks::total                     4426                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25526                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25540                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25526                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25540                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25526                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25540                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1174119                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2326071834                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2327245953                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1174119                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2326071834                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2327245953                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1174119                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2326071834                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2327245953                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.350786                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.350911                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.350786                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.350911                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.350786                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.350911                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83865.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91125.590927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91121.611316                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 83865.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91125.590927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91121.611316                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 83865.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91125.590927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91121.611316                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13100                       # number of replacements
system.l21.tagsinuse                      4095.981449                       # Cycle average of tags in use
system.l21.total_refs                          392014                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17196                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.796813                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.005151                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.140503                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2773.026958                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1232.808837                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021241                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000767                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.677009                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.300979                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40465                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40465                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23916                       # number of Writeback hits
system.l21.Writeback_hits::total                23916                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40465                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40465                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40465                       # number of overall hits
system.l21.overall_hits::total                  40465                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13081                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13094                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13085                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13098                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13085                       # number of overall misses
system.l21.overall_misses::total                13098                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1116696                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1209293741                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1210410437                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       344099                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       344099                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1116696                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1209637840                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1210754536                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1116696                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1209637840                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1210754536                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53546                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53559                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23916                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23916                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53550                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53563                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53550                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53563                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244295                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244478                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244351                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244534                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244351                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244534                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 85899.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 92446.582142                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 92440.082251                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 86024.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 86024.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 85899.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 92444.619029                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 92438.123072                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 85899.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 92444.619029                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 92438.123072                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8386                       # number of writebacks
system.l21.writebacks::total                     8386                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13081                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13094                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13085                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13098                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13085                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13098                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1017181                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1107689841                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1108707022                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       312135                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       312135                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1017181                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1108001976                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1109019157                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1017181                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1108001976                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1109019157                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244295                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244478                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244351                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244534                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244351                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244534                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78244.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84679.293708                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84672.905300                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78033.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 78033.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 78244.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84677.262209                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84670.877768                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 78244.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84677.262209                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84670.877768                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996066                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015276783                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042810.428571                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15269166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15269166                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15269166                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15269166                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15269166                       # number of overall hits
system.cpu0.icache.overall_hits::total       15269166                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1472876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1472876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15269182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15269182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15269182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15269182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15269182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15269182                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72768                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180558363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73024                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2472.589327                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10566225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10566225                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22415                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22415                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17558930                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17558930                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17558930                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17558930                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156022                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156022                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156022                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156022                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156022                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8215254301                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8215254301                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8215254301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8215254301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8215254301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8215254301                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10722247                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10722247                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17714952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17714952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17714952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17714952                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014551                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52654.460916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52654.460916                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 52654.460916                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52654.460916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 52654.460916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52654.460916                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14103                       # number of writebacks
system.cpu0.dcache.writebacks::total            14103                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83254                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83254                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83254                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83254                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72768                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72768                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72768                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72768                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2890709871                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2890709871                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2890709871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2890709871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2890709871                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2890709871                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39725.014718                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39725.014718                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39725.014718                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39725.014718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39725.014718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39725.014718                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996597                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015333450                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047043.245968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996597                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17179174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17179174                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17179174                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17179174                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17179174                       # number of overall hits
system.cpu1.icache.overall_hits::total       17179174                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1339228                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1339228                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1339228                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1339228                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1339228                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1339228                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17179190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17179190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17179190                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17179190                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17179190                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17179190                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83701.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83701.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83701.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83701.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83701.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83701.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1129931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1129931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1129931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1129931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1129931                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1129931                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86917.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86917.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 86917.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86917.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 86917.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86917.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53549                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173753201                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53805                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3229.313279                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.212843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.787157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10677687                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10677687                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7353794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7353794                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18058                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17060                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17060                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18031481                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18031481                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18031481                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18031481                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135425                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3377                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138802                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138802                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6837284639                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6837284639                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    318253634                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    318253634                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7155538273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7155538273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7155538273                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7155538273                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10813112                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10813112                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7357171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7357171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17060                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17060                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18170283                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18170283                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18170283                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18170283                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012524                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000459                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000459                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007639                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50487.610404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50487.610404                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94241.526207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94241.526207                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51552.126576                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51552.126576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51552.126576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51552.126576                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       916581                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 76381.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23916                       # number of writebacks
system.cpu1.dcache.writebacks::total            23916                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81879                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81879                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3373                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3373                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85252                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53546                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53550                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53550                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1552132526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1552132526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       348099                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       348099                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1552480625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1552480625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1552480625                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1552480625                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002947                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002947                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002947                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002947                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28986.899600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28986.899600                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 87024.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87024.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28991.234827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28991.234827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28991.234827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28991.234827                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
