Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 13:01:37 2024
| Host         : HP running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: comp1/temp1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: comp2/temp2_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: comp3/temp_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.563        0.000                      0                  130        0.103        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.563        0.000                      0                  130        0.103        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.704ns (18.319%)  route 3.139ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.136     8.929    comp1/temp1
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.704ns (18.319%)  route 3.139ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.136     8.929    comp1/temp1
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.704ns (18.319%)  route 3.139ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.136     8.929    comp1/temp1
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 comp2/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp2/counter2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.035%)  route 3.108ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    comp2/CLK
    SLICE_X62Y24         FDRE                                         r  comp2/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  comp2/counter2_reg[0]/Q
                         net (fo=3, routed)           1.091     6.686    comp2/counter2[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.810 f  comp2/counter2[31]_i_6/O
                         net (fo=1, routed)           0.279     7.089    comp2/counter2[31]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  comp2/counter2[31]_i_2/O
                         net (fo=2, routed)           0.626     7.839    comp2/counter2[31]_i_2_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  comp2/counter2[31]_i_1/O
                         net (fo=32, routed)          1.113     9.076    comp2/counter2[31]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    comp2/CLK
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    comp2/counter2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 comp2/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp2/counter2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.035%)  route 3.108ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    comp2/CLK
    SLICE_X62Y24         FDRE                                         r  comp2/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  comp2/counter2_reg[0]/Q
                         net (fo=3, routed)           1.091     6.686    comp2/counter2[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.810 f  comp2/counter2[31]_i_6/O
                         net (fo=1, routed)           0.279     7.089    comp2/counter2[31]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  comp2/counter2[31]_i_2/O
                         net (fo=2, routed)           0.626     7.839    comp2/counter2[31]_i_2_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  comp2/counter2[31]_i_1/O
                         net (fo=32, routed)          1.113     9.076    comp2/counter2[31]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    comp2/CLK
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    comp2/counter2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 comp2/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp2/counter2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.035%)  route 3.108ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    comp2/CLK
    SLICE_X62Y24         FDRE                                         r  comp2/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  comp2/counter2_reg[0]/Q
                         net (fo=3, routed)           1.091     6.686    comp2/counter2[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.810 f  comp2/counter2[31]_i_6/O
                         net (fo=1, routed)           0.279     7.089    comp2/counter2[31]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.213 r  comp2/counter2[31]_i_2/O
                         net (fo=2, routed)           0.626     7.839    comp2/counter2[31]_i_2_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  comp2/counter2[31]_i_1/O
                         net (fo=32, routed)          1.113     9.076    comp2/counter2[31]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    comp2/CLK
    SLICE_X63Y30         FDRE                                         r  comp2/counter2_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    comp2/counter2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.021%)  route 2.997ns (80.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          0.994     8.787    comp1/temp1
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.021%)  route 2.997ns (80.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          0.994     8.787    comp1/temp1
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.021%)  route 2.997ns (80.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          0.994     8.787    comp1/temp1
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.021%)  route 2.997ns (80.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    comp1/CLK
    SLICE_X32Y44         FDRE                                         r  comp1/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    comp1/counter1[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  comp1/counter1[31]_i_2/O
                         net (fo=1, routed)           0.958     7.670    comp1/counter1[31]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          0.994     8.787    comp1/temp1
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    comp1/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  comp1/counter10_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.922    comp1/p_1_in[25]
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  comp1/counter10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.933    comp1/p_1_in[27]
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  comp1/counter10_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.958    comp1/p_1_in[26]
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  comp1/counter10_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.958    comp1/p_1_in[28]
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y50         FDRE                                         r  comp1/counter1_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    comp1/counter10_carry__5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  comp1/counter10_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.961    comp1/p_1_in[29]
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    comp1/counter10_carry__5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  comp1/counter10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.972    comp1/p_1_in[31]
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    comp1/counter1[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    comp1/counter10_carry__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    comp1/counter10_carry__5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  comp1/counter10_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.997    comp1/p_1_in[30]
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    comp1/CLK
    SLICE_X33Y51         FDRE                                         r  comp1/counter1_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    comp1/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X33Y46         FDRE                                         r  comp1/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[12]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  comp1/counter10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    comp1/p_1_in[12]
    SLICE_X33Y46         FDRE                                         r  comp1/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    comp1/CLK
    SLICE_X33Y46         FDRE                                         r  comp1/counter1_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    comp1/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp2/counter2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp2/counter2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    comp2/CLK
    SLICE_X63Y24         FDRE                                         r  comp2/counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  comp2/counter2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.723    comp2/counter2[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  comp2/counter20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.831    comp2/counter20_carry__0_n_4
    SLICE_X63Y24         FDRE                                         r  comp2/counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    comp2/CLK
    SLICE_X63Y24         FDRE                                         r  comp2/counter2_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    comp2/counter2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    comp1/CLK
    SLICE_X33Y47         FDRE                                         r  comp1/counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  comp1/counter1_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    comp1/counter1[16]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  comp1/counter10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.813    comp1/p_1_in[16]
    SLICE_X33Y47         FDRE                                         r  comp1/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    comp1/CLK
    SLICE_X33Y47         FDRE                                         r  comp1/counter1_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    comp1/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   comp1/counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   comp1/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   comp1/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   comp1/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   comp1/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   comp1/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   comp1/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   comp1/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   comp1/counter1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   comp1/counter1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   comp1/counter1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   comp1/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   comp1/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   comp1/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   comp1/counter1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   comp1/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   comp1/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   comp1/counter1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.460ns  (logic 18.186ns (33.393%)  route 36.274ns (66.607%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 r  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.289    50.082    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.206 f  comp4/temp_reg[6]_i_7/O
                         net (fo=7, routed)           1.437    51.643    comp4/digit4[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.152    51.795 r  comp4/temp_reg[4]_i_2/O
                         net (fo=2, routed)           0.675    52.470    comp4/temp_reg[4]_i_2_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.348    52.818 r  comp4/temp_reg[4]_i_3/O
                         net (fo=1, routed)           0.815    53.632    comp4/temp_reg[4]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.124    53.756 r  comp4/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.704    54.460    comp6/D[4]
    SLICE_X62Y31         LDCE                                         r  comp6/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.459ns  (logic 18.170ns (33.365%)  route 36.289ns (66.635%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 r  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.432    50.225    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.349 f  comp4/temp_reg[6]_i_5/O
                         net (fo=7, routed)           1.430    51.779    comp4/digit4[1]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.153    51.932 r  comp4/temp_reg[6]_i_2/O
                         net (fo=2, routed)           0.729    52.661    comp4/temp_reg[6]_i_2_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.331    52.992 r  comp4/temp_reg[6]_i_3/O
                         net (fo=1, routed)           0.879    53.871    comp4/temp_reg[6]_i_3_n_0
    SLICE_X63Y33         LUT5 (Prop_lut5_I2_O)        0.124    53.995 r  comp4/temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.464    54.459    comp6/D[6]
    SLICE_X64Y32         LDCE                                         r  comp6/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.430ns  (logic 18.160ns (33.364%)  route 36.270ns (66.636%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 r  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.289    50.082    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.206 f  comp4/temp_reg[6]_i_7/O
                         net (fo=7, routed)           1.445    51.651    comp4/digit4[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.146    51.797 r  comp4/temp_reg[1]_i_2/O
                         net (fo=2, routed)           0.834    52.630    comp4/temp_reg[1]_i_2_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.328    52.958 r  comp4/temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.502    53.460    comp4/temp_reg[1]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.124    53.584 r  comp4/temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.846    54.430    comp6/D[1]
    SLICE_X62Y32         LDCE                                         r  comp6/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.132ns  (logic 17.934ns (33.130%)  route 36.198ns (66.870%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 f  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.289    50.082    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.206 r  comp4/temp_reg[6]_i_7/O
                         net (fo=7, routed)           1.437    51.643    comp4/digit4[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.124    51.767 r  comp4/temp_reg[3]_i_2/O
                         net (fo=2, routed)           0.965    52.732    comp4/temp_reg[3]_i_2_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.856 r  comp4/temp_reg[3]_i_3/O
                         net (fo=1, routed)           0.685    53.541    comp4/temp_reg[3]_i_3_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I2_O)        0.124    53.665 r  comp4/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.468    54.132    comp6/D[3]
    SLICE_X64Y30         LDCE                                         r  comp6/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.819ns  (logic 17.934ns (33.323%)  route 35.885ns (66.677%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 f  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.432    50.225    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.349 r  comp4/temp_reg[6]_i_5/O
                         net (fo=7, routed)           1.430    51.779    comp4/digit4[1]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.124    51.903 r  comp4/temp_reg[5]_i_2/O
                         net (fo=2, routed)           0.457    52.360    comp4/temp_reg[5]_i_2_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    52.484 r  comp4/temp_reg[5]_i_3/O
                         net (fo=1, routed)           0.879    53.364    comp4/temp_reg[5]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I2_O)        0.124    53.488 r  comp4/temp_reg[5]_i_1/O
                         net (fo=1, routed)           0.332    53.819    comp6/D[5]
    SLICE_X62Y31         LDCE                                         r  comp6/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.767ns  (logic 17.934ns (33.355%)  route 35.833ns (66.645%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 f  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.289    50.082    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.206 r  comp4/temp_reg[6]_i_7/O
                         net (fo=7, routed)           1.445    51.651    comp4/digit4[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.124    51.775 r  comp4/temp_reg[2]_i_2/O
                         net (fo=2, routed)           0.317    52.092    comp4/temp_reg[2]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I2_O)        0.124    52.216 r  comp4/temp_reg[2]_i_3/O
                         net (fo=1, routed)           0.879    53.095    comp4/temp_reg[2]_i_3_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.124    53.219 r  comp4/temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.548    53.767    comp6/D[2]
    SLICE_X62Y32         LDCE                                         r  comp6/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.968ns  (logic 17.934ns (33.858%)  route 35.034ns (66.142%))
  Logic Levels:           63  (CARRY4=35 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.637     1.093    comp4/seconds_reg[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.150     1.243 r  comp4/temp_reg[6]_i_1143/O
                         net (fo=1, routed)           0.382     1.626    comp4/temp_reg[6]_i_1143_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     2.410 r  comp4/temp_reg[6]_i_814/CO[3]
                         net (fo=1, routed)           0.000     2.410    comp4/temp_reg[6]_i_814_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.524 r  comp4/temp_reg[6]_i_797/CO[3]
                         net (fo=1, routed)           0.000     2.524    comp4/temp_reg[6]_i_797_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.763 f  comp4/temp_reg[6]_i_796/O[2]
                         net (fo=13, routed)          1.997     4.760    comp4/int_bin[0]8[11]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.330     5.090 f  comp4/temp_reg[6]_i_1058/O
                         net (fo=20, routed)          2.169     7.258    comp4/temp_reg[6]_i_1058_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.326     7.584 r  comp4/temp_reg[6]_i_1608/O
                         net (fo=4, routed)           0.832     8.416    comp4/temp_reg[6]_i_1608_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  comp4/temp_reg[6]_i_1612/O
                         net (fo=1, routed)           0.000     8.540    comp4/temp_reg[6]_i_1612_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.920 r  comp4/temp_reg[6]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     8.920    comp4/temp_reg[6]_i_1445_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  comp4/temp_reg[6]_i_1256/CO[3]
                         net (fo=1, routed)           0.000     9.037    comp4/temp_reg[6]_i_1256_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  comp4/temp_reg[6]_i_1008/CO[3]
                         net (fo=1, routed)           0.000     9.154    comp4/temp_reg[6]_i_1008_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000     9.271    comp4/temp_reg[6]_i_659_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.510 r  comp4/temp_reg[6]_i_436/O[2]
                         net (fo=2, routed)           1.090    10.600    comp4/temp_reg[6]_i_436_n_5
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.329    10.929 r  comp4/temp_reg[6]_i_191/O
                         net (fo=2, routed)           0.666    11.595    comp4/temp_reg[6]_i_191_n_0
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.921 r  comp4/temp_reg[6]_i_195/O
                         net (fo=1, routed)           0.000    11.921    comp4/temp_reg[6]_i_195_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.471 r  comp4/temp_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.471    comp4/temp_reg[6]_i_76_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.585 r  comp4/temp_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    12.585    comp4/temp_reg[6]_i_187_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  comp4/temp_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.000    12.699    comp4/temp_reg[6]_i_647_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.938 r  comp4/temp_reg[6]_i_528/O[2]
                         net (fo=11, routed)          0.987    13.925    comp4/temp_reg[6]_i_528_n_5
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.330    14.255 r  comp4/temp_reg[6]_i_1305/O
                         net (fo=2, routed)           1.048    15.303    comp4/temp_reg[6]_i_1305_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326    15.629 r  comp4/temp_reg[6]_i_1309/O
                         net (fo=1, routed)           0.000    15.629    comp4/temp_reg[6]_i_1309_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.179 r  comp4/temp_reg[6]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    16.179    comp4/temp_reg[6]_i_1072_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.492 r  comp4/temp_reg[6]_i_722/O[3]
                         net (fo=3, routed)           1.125    17.616    comp4/temp_reg[6]_i_722_n_4
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.306    17.922 r  comp4/temp_reg[6]_i_712/O
                         net (fo=1, routed)           0.502    18.424    comp4/temp_reg[6]_i_712_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.950 r  comp4/temp_reg[6]_i_439/CO[3]
                         net (fo=1, routed)           0.000    18.950    comp4/temp_reg[6]_i_439_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.107 r  comp4/temp_reg[6]_i_197/CO[1]
                         net (fo=1, routed)           0.849    19.956    comp4/temp_reg[6]_i_197_n_2
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.329    20.285 r  comp4/temp_reg[6]_i_77/O
                         net (fo=67, routed)          2.527    22.812    comp4/temp_reg[6]_i_77_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.936 r  comp4/temp_reg[6]_i_81/O
                         net (fo=73, routed)          1.895    24.831    comp4/temp_reg[6]_i_181_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    25.429 f  comp4/temp_reg[6]_i_186/O[1]
                         net (fo=2, routed)           1.143    26.572    comp4/int_bin[0]5[2]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.303    26.875 r  comp4/temp_reg[6]_i_184/O
                         net (fo=1, routed)           0.000    26.875    comp4/temp_reg[6]_i_184_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  comp4/temp_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.425    comp4/temp_reg[6]_i_72_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  comp4/temp_reg[6]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.539    comp4/temp_reg[6]_i_842_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  comp4/temp_reg[6]_i_868/CO[3]
                         net (fo=1, routed)           0.000    27.653    comp4/temp_reg[6]_i_868_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  comp4/temp_reg[6]_i_565/CO[3]
                         net (fo=1, routed)           0.000    27.767    comp4/temp_reg[6]_i_565_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  comp4/temp_reg[6]_i_335/CO[3]
                         net (fo=1, routed)           0.000    27.881    comp4/temp_reg[6]_i_335_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.215 r  comp4/temp_reg[6]_i_145/O[1]
                         net (fo=31, routed)          4.269    32.484    comp4/temp_reg[6]_i_145_n_6
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.303    32.787 r  comp4/temp_reg[6]_i_625/O
                         net (fo=1, routed)           0.000    32.787    comp4/temp_reg[6]_i_625_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.185 r  comp4/temp_reg[6]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.185    comp4/temp_reg[6]_i_369_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.299 r  comp4/temp_reg[6]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.299    comp4/temp_reg[6]_i_541_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.521 r  comp4/temp_reg[6]_i_539/O[0]
                         net (fo=2, routed)           0.788    34.309    comp4/temp_reg[6]_i_539_n_7
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.325    34.634 r  comp4/temp_reg[6]_i_264/O
                         net (fo=2, routed)           1.275    35.909    comp4/temp_reg[6]_i_264_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I3_O)        0.326    36.235 r  comp4/temp_reg[6]_i_268/O
                         net (fo=1, routed)           0.000    36.235    comp4/temp_reg[6]_i_268_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.785 r  comp4/temp_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    36.785    comp4/temp_reg[6]_i_120_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.119 r  comp4/temp_reg[6]_i_130/O[1]
                         net (fo=3, routed)           1.097    38.216    comp4/temp_reg[6]_i_130_n_6
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.303    38.519 r  comp4/temp_reg[6]_i_129/O
                         net (fo=2, routed)           0.645    39.164    comp4/temp_reg[6]_i_129_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.150    39.314 r  comp4/temp_reg[6]_i_1394/O
                         net (fo=2, routed)           1.189    40.503    comp4/temp_reg[6]_i_1394_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326    40.829 r  comp4/temp_reg[6]_i_1398/O
                         net (fo=1, routed)           0.000    40.829    comp4/temp_reg[6]_i_1398_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.342 r  comp4/temp_reg[6]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    41.342    comp4/temp_reg[6]_i_1192_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.581 r  comp4/temp_reg[6]_i_901/O[2]
                         net (fo=3, routed)           1.185    42.765    comp4/temp_reg[6]_i_901_n_5
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.301    43.066 r  comp4/temp_reg[6]_i_900/O
                         net (fo=1, routed)           0.000    43.066    comp4/temp_reg[6]_i_900_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.579 r  comp4/temp_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.001    43.580    comp4/temp_reg[6]_i_570_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.895 r  comp4/temp_reg[6]_i_340/O[3]
                         net (fo=3, routed)           1.049    44.944    comp4/temp_reg[6]_i_340_n_4
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.307    45.251 r  comp4/temp_reg[6]_i_330/O
                         net (fo=1, routed)           0.732    45.983    comp4/temp_reg[6]_i_330_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.509 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.001    46.510    comp4/temp_reg[6]_i_136_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  comp4/temp_reg[6]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.624    comp4/temp_reg[6]_i_53_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.895 r  comp4/temp_reg[6]_i_19/CO[0]
                         net (fo=4, routed)           0.885    47.779    comp4/temp_reg[6]_i_19_n_3
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.373    48.152 f  comp4/temp_reg[6]_i_6/O
                         net (fo=9, routed)           0.520    48.673    comp4/digit4[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.797 r  comp4/temp_reg[6]_i_23/O
                         net (fo=2, routed)           0.872    49.668    comp4/temp_reg[6]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    49.792 f  comp4/temp_reg[6]_i_8/O
                         net (fo=9, routed)           0.289    50.082    comp4/digit4[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.206 r  comp4/temp_reg[6]_i_7/O
                         net (fo=7, routed)           1.252    51.458    comp4/digit4[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.124    51.582 r  comp4/temp_reg[0]_i_2/O
                         net (fo=2, routed)           0.980    52.562    comp4/temp_reg[0]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    52.686 r  comp4/temp_reg[0]_i_3/O
                         net (fo=1, routed)           0.158    52.844    comp4/temp_reg[0]_i_3_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.124    52.968 r  comp4/temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    52.968    comp6/D[0]
    SLICE_X62Y30         LDCE                                         r  comp6/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minuteadder[1]
                            (input port)
  Destination:            comp4/seconds_reg[31]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 2.761ns (37.782%)  route 4.547ns (62.218%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  minuteadder[1] (IN)
                         net (fo=0)                   0.000     0.000    minuteadder[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  minuteadder_IBUF[1]_inst/O
                         net (fo=12, routed)          3.097     4.548    comp4/minuteadder_IBUF[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.672 r  comp4/seconds[8]_i_3/O
                         net (fo=1, routed)           0.000     4.672    comp4/seconds[8]_i_3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.073 r  comp4/seconds_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.073    comp4/seconds_reg[8]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  comp4/seconds_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    comp4/seconds_reg[12]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  comp4/seconds_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.301    comp4/seconds_reg[16]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  comp4/seconds_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.415    comp4/seconds_reg[20]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  comp4/seconds_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.529    comp4/seconds_reg[24]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.858 r  comp4/seconds_reg[28]_i_1/O[3]
                         net (fo=6, routed)           1.450     7.308    comp4/seconds_reg[28]_i_1_n_4
    SLICE_X40Y33         FDCE                                         r  comp4/seconds_reg[31]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minuteadder[1]
                            (input port)
  Destination:            comp4/seconds_reg[31]_rep__2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 2.761ns (38.506%)  route 4.410ns (61.494%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  minuteadder[1] (IN)
                         net (fo=0)                   0.000     0.000    minuteadder[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  minuteadder_IBUF[1]_inst/O
                         net (fo=12, routed)          3.097     4.548    comp4/minuteadder_IBUF[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.672 r  comp4/seconds[8]_i_3/O
                         net (fo=1, routed)           0.000     4.672    comp4/seconds[8]_i_3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.073 r  comp4/seconds_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.073    comp4/seconds_reg[8]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  comp4/seconds_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    comp4/seconds_reg[12]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  comp4/seconds_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.301    comp4/seconds_reg[16]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  comp4/seconds_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.415    comp4/seconds_reg[20]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  comp4/seconds_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.529    comp4/seconds_reg[24]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.858 r  comp4/seconds_reg[28]_i_1/O[3]
                         net (fo=6, routed)           1.313     7.171    comp4/seconds_reg[28]_i_1_n_4
    SLICE_X40Y33         FDCE                                         r  comp4/seconds_reg[31]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minuteadder[1]
                            (input port)
  Destination:            comp4/seconds_reg[31]_rep__3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 2.761ns (39.883%)  route 4.162ns (60.117%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  minuteadder[1] (IN)
                         net (fo=0)                   0.000     0.000    minuteadder[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  minuteadder_IBUF[1]_inst/O
                         net (fo=12, routed)          3.097     4.548    comp4/minuteadder_IBUF[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.672 r  comp4/seconds[8]_i_3/O
                         net (fo=1, routed)           0.000     4.672    comp4/seconds[8]_i_3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.073 r  comp4/seconds_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.073    comp4/seconds_reg[8]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  comp4/seconds_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    comp4/seconds_reg[12]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  comp4/seconds_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.301    comp4/seconds_reg[16]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  comp4/seconds_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.415    comp4/seconds_reg[20]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  comp4/seconds_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.529    comp4/seconds_reg[24]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.858 r  comp4/seconds_reg[28]_i_1/O[3]
                         net (fo=6, routed)           1.065     6.923    comp4/seconds_reg[28]_i_1_n_4
    SLICE_X41Y38         FDCE                                         r  comp4/seconds_reg[31]_rep__3/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.089     0.230    comp4/seconds_reg[0]
    SLICE_X32Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  comp4/seconds_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    comp4/seconds_reg[0]_i_1_n_6
    SLICE_X32Y30         FDCE                                         r  comp4/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.268ns (73.722%)  route 0.096ns (26.278%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  comp4/seconds_reg[6]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[6]/Q
                         net (fo=15, routed)          0.096     0.237    comp4/seconds_reg[6]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.364 r  comp4/seconds_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    comp4/seconds_reg[4]_i_1_n_4
    SLICE_X32Y31         FDCE                                         r  comp4/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[10]/Q
                         net (fo=22, routed)          0.096     0.237    comp4/seconds_reg[10]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.364 r  comp4/seconds_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    comp4/seconds_reg[8]_i_1_n_4
    SLICE_X32Y32         FDCE                                         r  comp4/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  comp4/seconds_reg[5]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[5]/Q
                         net (fo=23, routed)          0.081     0.222    comp4/seconds_reg[5]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.368 r  comp4/seconds_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    comp4/seconds_reg[4]_i_1_n_5
    SLICE_X32Y31         FDCE                                         r  comp4/seconds_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  comp4/seconds_reg[18]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[18]/Q
                         net (fo=19, routed)          0.134     0.275    comp4/seconds_reg[18]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  comp4/seconds_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    comp4/seconds_reg[16]_i_1_n_5
    SLICE_X32Y34         FDCE                                         r  comp4/seconds_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE                         0.000     0.000 r  comp4/seconds_reg[22]/C
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[22]/Q
                         net (fo=14, routed)          0.134     0.275    comp4/seconds_reg[22]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  comp4/seconds_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    comp4/seconds_reg[20]_i_1_n_5
    SLICE_X32Y35         FDCE                                         r  comp4/seconds_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.298ns (77.088%)  route 0.089ns (22.912%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.089     0.230    comp4/seconds_reg[0]
    SLICE_X32Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.387 r  comp4/seconds_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.387    comp4/seconds_reg[0]_i_1_n_5
    SLICE_X32Y30         FDCE                                         r  comp4/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE                         0.000     0.000 r  comp4/seconds_reg[11]/C
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[11]/Q
                         net (fo=17, routed)          0.085     0.226    comp4/seconds_reg[11]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.339 r  comp4/seconds_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    comp4/seconds_reg[8]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  comp4/seconds_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    comp4/seconds_reg[12]_i_1_n_7
    SLICE_X32Y33         FDCE                                         r  comp4/seconds_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  comp4/seconds_reg[3]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[3]/Q
                         net (fo=23, routed)          0.085     0.226    comp4/seconds_reg[3]
    SLICE_X32Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.339 r  comp4/seconds_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    comp4/seconds_reg[0]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  comp4/seconds_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    comp4/seconds_reg[4]_i_1_n_7
    SLICE_X32Y31         FDCE                                         r  comp4/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  comp4/seconds_reg[7]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[7]/Q
                         net (fo=17, routed)          0.085     0.226    comp4/seconds_reg[7]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.339 r  comp4/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    comp4/seconds_reg[4]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  comp4/seconds_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    comp4/seconds_reg[8]_i_1_n_7
    SLICE_X32Y32         FDCE                                         r  comp4/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------





