#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr  2 21:05:19 2024
# Process ID: 11628
# Current directory: E:/Verilog/Problema_3_CV_nr_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6500 E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.xpr
# Log file: E:/Verilog/Problema_3_CV_nr_generator/vivado.log
# Journal file: E:/Verilog/Problema_3_CV_nr_generator\vivado.jou
# Running On: DESKTOP-NHVLCUB, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 12825 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Vlad/Problema_2_CV_pseudorandom_nr_generator/.Xil/Vivado-21840-DESKTOP-O4HNEOH/PrjAr/_X_' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Verilog/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.871 ; gain = 294.449
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:58]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.066 ; gain = 15.578
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
file mkdir E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v w ]
add_files -fileset sim_1 E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:58]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'out' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr_r' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.691 ; gain = 9.117
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'out' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr_r' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1166.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'out' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr_r' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.703 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.281 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sim_1\new\sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\subs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Verilog\Problema_3_CV_nr_generator\Problema_3_CV_nr_generator.srcs\sources_1\new\RAM2k.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'in_top' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COMP_EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COM_BEH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/MUXXX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXXX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/RAM2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/compute_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/ct_11b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ct_11b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/paritate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paritate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/reg_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/subs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.281 ; gain = 0.000
archive_project E:/Verilog/Problema_3_CV_nr_generator.xpr.zip -temp_dir E:/Verilog/Problema_3_CV_nr_generator/.Xil/Vivado-11628-DESKTOP-NHVLCUB -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'E:/Verilog/Problema_3_CV_nr_generator/.Xil/Vivado-11628-DESKTOP-NHVLCUB' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'E:/Verilog/Problema_3_CV_nr_generator/.Xil/Vivado-11628-DESKTOP-NHVLCUB/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
