Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 15 17:57:53 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: m0/pbreg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m1/pbreg_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: m8/div_res_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.826        0.000                      0                  176        0.084        0.000                      0                  176        4.600        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.826        0.000                      0                  176        0.084        0.000                      0                  176        4.600        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.345ns (17.968%)  route 1.575ns (82.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.758     6.438    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.374    14.149    m7/M2/clk
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[1]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.178    14.264    m7/M2/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.345ns (17.968%)  route 1.575ns (82.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.758     6.438    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.374    14.149    m7/M2/clk
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[2]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.178    14.264    m7/M2/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.345ns (18.073%)  route 1.564ns (81.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.747     6.427    m7/M2/buffer[63]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  m7/M2/buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.373    14.148    m7/M2/clk
    SLICE_X3Y88          FDRE                                         r  m7/M2/buffer_reg[15]/C
                         clock pessimism              0.349    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.201    14.261    m7/M2/buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.345ns (18.073%)  route 1.564ns (81.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.747     6.427    m7/M2/buffer[63]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  m7/M2/buffer_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.373    14.148    m7/M2/clk
    SLICE_X3Y88          FDRE                                         r  m7/M2/buffer_reg[48]/C
                         clock pessimism              0.349    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.201    14.261    m7/M2/buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.345ns (19.064%)  route 1.465ns (80.936%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.647     6.328    m7/M2/buffer[63]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  m7/M2/buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.374    14.149    m7/M2/clk
    SLICE_X7Y92          FDRE                                         r  m7/M2/buffer_reg[3]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X7Y92          FDRE (Setup_fdre_C_CE)      -0.201    14.241    m7/M2/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.345ns (18.893%)  route 1.481ns (81.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.664     6.344    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.373    14.148    m7/M2/clk
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[37]/C
                         clock pessimism              0.328    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.178    14.263    m7/M2/buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.345ns (18.893%)  route 1.481ns (81.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.664     6.344    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.373    14.148    m7/M2/clk
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[38]/C
                         clock pessimism              0.328    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.178    14.263    m7/M2/buffer_reg[38]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.345ns (18.893%)  route 1.481ns (81.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.664     6.344    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.373    14.148    m7/M2/clk
    SLICE_X6Y90          FDRE                                         r  m7/M2/buffer_reg[39]/C
                         clock pessimism              0.328    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.178    14.263    m7/M2/buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.345ns (18.965%)  route 1.474ns (81.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.657     6.337    m7/M2/buffer[63]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  m7/M2/buffer_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.376    14.151    m7/M2/clk
    SLICE_X3Y92          FDRE                                         r  m7/M2/buffer_reg[44]/C
                         clock pessimism              0.349    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X3Y92          FDRE (Setup_fdre_C_CE)      -0.201    14.264    m7/M2/buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.345ns (18.965%)  route 1.474ns (81.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.259     4.777 f  m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.466     5.244    m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.043     5.287 r  m7/M2/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.351     5.638    m7/M2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.681 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.657     6.337    m7/M2/buffer[63]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  m7/M2/buffer_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.376    14.151    m7/M2/clk
    SLICE_X3Y92          FDRE                                         r  m7/M2/buffer_reg[45]/C
                         clock pessimism              0.349    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X3Y92          FDRE (Setup_fdre_C_CE)      -0.201    14.264    m7/M2/buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  7.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X3Y86          FDRE                                         r  m7/M2/buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  m7/M2/buffer_reg[23]/Q
                         net (fo=1, routed)           0.054     2.060    m7/M2/in10[22]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.028     2.088 r  m7/M2/buffer[22]_i_1/O
                         net (fo=1, routed)           0.000     2.088    m7/M2/buffer[22]
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.880     2.365    m7/M2/clk
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[22]/C
                         clock pessimism             -0.447     1.918    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.087     2.005    m7/M2/buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.664     1.910    m7/M2/clk
    SLICE_X3Y91          FDRE                                         r  m7/M2/buffer_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  m7/M2/buffer_reg[43]/Q
                         net (fo=1, routed)           0.056     2.065    m7/M2/in10[42]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.028     2.093 r  m7/M2/buffer[42]_i_1/O
                         net (fo=1, routed)           0.000     2.093    m7/M2/buffer[42]
    SLICE_X2Y91          FDRE                                         r  m7/M2/buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.884     2.369    m7/M2/clk
    SLICE_X2Y91          FDRE                                         r  m7/M2/buffer_reg[42]/C
                         clock pessimism             -0.448     1.921    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.087     2.008    m7/M2/buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.663     1.909    m7/M2/clk
    SLICE_X7Y92          FDRE                                         r  m7/M2/buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  m7/M2/buffer_reg[3]/Q
                         net (fo=1, routed)           0.083     2.091    m7/M2/in10[2]
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.028     2.119 r  m7/M2/buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    m7/M2/buffer[2]
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     2.368    m7/M2/clk
    SLICE_X6Y92          FDRE                                         r  m7/M2/buffer_reg[2]/C
                         clock pessimism             -0.448     1.920    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.087     2.007    m7/M2/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m7/M2/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.132ns (54.770%)  route 0.109ns (45.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X3Y84          FDCE                                         r  m7/M2/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.100     2.007 r  m7/M2/shift_count_reg[1]/Q
                         net (fo=6, routed)           0.109     2.116    m7/M2/shift_count_reg_n_0_[1]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.032     2.148 r  m7/M2/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.148    m7/M2/shift_count[3]
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.879     2.364    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[3]/C
                         clock pessimism             -0.446     1.918    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.096     2.014    m7/M2/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.186%)  route 0.100ns (43.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X5Y87          FDRE                                         r  m7/M2/buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  m7/M2/buffer_reg[26]/Q
                         net (fo=1, routed)           0.100     2.107    m7/M2/in10[25]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.028     2.135 r  m7/M2/buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     2.135    m7/M2/buffer[25]
    SLICE_X3Y87          FDRE                                         r  m7/M2/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.881     2.366    m7/M2/clk
    SLICE_X3Y87          FDRE                                         r  m7/M2/buffer_reg[25]/C
                         clock pessimism             -0.427     1.939    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.060     1.999    m7/M2/buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 m7/M2/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.007%)  route 0.109ns (45.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X3Y84          FDCE                                         r  m7/M2/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.100     2.007 r  m7/M2/shift_count_reg[1]/Q
                         net (fo=6, routed)           0.109     2.116    m7/M2/shift_count_reg_n_0_[1]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.028     2.144 r  m7/M2/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.144    m7/M2/shift_count[2]
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.879     2.364    m7/M2/clk
    SLICE_X2Y84          FDCE                                         r  m7/M2/shift_count_reg[2]/C
                         clock pessimism             -0.446     1.918    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.087     2.005    m7/M2/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.146ns (60.160%)  route 0.097ns (39.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.664     1.910    m7/M2/clk
    SLICE_X2Y91          FDRE                                         r  m7/M2/buffer_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.118     2.028 r  m7/M2/buffer_reg[42]/Q
                         net (fo=1, routed)           0.097     2.124    m7/M2/in10[41]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.028     2.152 r  m7/M2/buffer[41]_i_1/O
                         net (fo=1, routed)           0.000     2.152    m7/M2/buffer[41]
    SLICE_X2Y90          FDRE                                         r  m7/M2/buffer_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.884     2.369    m7/M2/clk
    SLICE_X2Y90          FDRE                                         r  m7/M2/buffer_reg[41]/C
                         clock pessimism             -0.445     1.924    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.087     2.011    m7/M2/buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.663     1.909    m7/M2/clk
    SLICE_X3Y88          FDRE                                         r  m7/M2/buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  m7/M2/buffer_reg[48]/Q
                         net (fo=1, routed)           0.121     2.129    m7/M2/in10[47]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.028     2.157 r  m7/M2/buffer[47]_i_1/O
                         net (fo=1, routed)           0.000     2.157    m7/M2/buffer[47]
    SLICE_X2Y89          FDRE                                         r  m7/M2/buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     2.368    m7/M2/clk
    SLICE_X2Y89          FDRE                                         r  m7/M2/buffer_reg[47]/C
                         clock pessimism             -0.445     1.923    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.087     2.010    m7/M2/buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.663     1.909    m7/M2/clk
    SLICE_X7Y91          FDRE                                         r  m7/M2/buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  m7/M2/buffer_reg[6]/Q
                         net (fo=1, routed)           0.094     2.102    m7/M2/in10[5]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.028     2.130 r  m7/M2/buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.130    m7/M2/buffer[5]
    SLICE_X7Y90          FDRE                                         r  m7/M2/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     2.368    m7/M2/clk
    SLICE_X7Y90          FDRE                                         r  m7/M2/buffer_reg[5]/C
                         clock pessimism             -0.445     1.923    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.060     1.983    m7/M2/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.118     2.025 r  m7/M2/buffer_reg[19]/Q
                         net (fo=1, routed)           0.077     2.101    m7/M2/in10[18]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.028     2.129 r  m7/M2/buffer[18]_i_1/O
                         net (fo=1, routed)           0.000     2.129    m7/M2/buffer[18]
    SLICE_X3Y86          FDRE                                         r  m7/M2/buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.880     2.365    m7/M2/clk
    SLICE_X3Y86          FDRE                                         r  m7/M2/buffer_reg[18]/C
                         clock pessimism             -0.447     1.918    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.060     1.978    m7/M2/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y84    m7/M2/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y88    m7/M2/buffer_reg[63]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X2Y84    m7/M2/shift_count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X2Y84    m7/M2/shift_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X6Y88    m7/M2/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y90    m7/M2/buffer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y91    m7/M2/buffer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y91    m7/M2/buffer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y89    m7/M2/buffer_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y84    m7/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y88    m7/M2/buffer_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y88    m7/M2/buffer_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    m7/M2/shift_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    m7/M2/shift_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y84    m7/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    m7/M2/shift_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    m7/M2/shift_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y82    m8/div_res_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y83    m8/div_res_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y84    m7/M2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y88    m7/M2/buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y90    m7/M2/buffer_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y91    m7/M2/buffer_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y91    m7/M2/buffer_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y89    m7/M2/buffer_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y89    m7/M2/buffer_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y88    m7/M2/buffer_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y87    m7/M2/buffer_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y87    m7/M2/buffer_reg[17]/C



