{
  "module_name": "aqc111.h",
  "hash_id": "542992d51f3c8155363c68d4eff1d29de063501a41bb543a52829d3e437e1f86",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/usb/aqc111.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_USBNET_AQC111_H\n#define __LINUX_USBNET_AQC111_H\n\n#define URB_SIZE\t(1024 * 62)\n\n#define AQ_MCAST_FILTER_SIZE\t\t8\n#define AQ_MAX_MCAST\t\t\t64\n\n#define AQ_ACCESS_MAC\t\t\t0x01\n#define AQ_FLASH_PARAMETERS\t\t0x20\n#define AQ_PHY_POWER\t\t\t0x31\n#define AQ_WOL_CFG\t\t\t0x60\n#define AQ_PHY_OPS\t\t\t0x61\n\n#define AQ_USB_PHY_SET_TIMEOUT\t\t10000\n#define AQ_USB_SET_TIMEOUT\t\t4000\n\n \n#define AQ_SUPPORT_FEATURE\t(NETIF_F_SG | NETIF_F_IP_CSUM |\\\n\t\t\t\t NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM |\\\n\t\t\t\t NETIF_F_TSO | NETIF_F_HW_VLAN_CTAG_TX |\\\n\t\t\t\t NETIF_F_HW_VLAN_CTAG_RX)\n\n#define AQ_SUPPORT_HW_FEATURE\t(NETIF_F_SG | NETIF_F_IP_CSUM |\\\n\t\t\t\t NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM |\\\n\t\t\t\t NETIF_F_TSO | NETIF_F_HW_VLAN_CTAG_FILTER)\n\n#define AQ_SUPPORT_VLAN_FEATURE (NETIF_F_SG | NETIF_F_IP_CSUM |\\\n\t\t\t\t NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM |\\\n\t\t\t\t NETIF_F_TSO)\n\n \n\n#define SFR_GENERAL_STATUS\t\t0x03\n#define SFR_CHIP_STATUS\t\t\t0x05\n#define SFR_RX_CTL\t\t\t0x0B\n\t#define SFR_RX_CTL_TXPADCRC\t\t0x0400\n\t#define SFR_RX_CTL_IPE\t\t\t0x0200\n\t#define SFR_RX_CTL_DROPCRCERR\t\t0x0100\n\t#define SFR_RX_CTL_START\t\t0x0080\n\t#define SFR_RX_CTL_RF_WAK\t\t0x0040\n\t#define SFR_RX_CTL_AP\t\t\t0x0020\n\t#define SFR_RX_CTL_AM\t\t\t0x0010\n\t#define SFR_RX_CTL_AB\t\t\t0x0008\n\t#define SFR_RX_CTL_AMALL\t\t0x0002\n\t#define SFR_RX_CTL_PRO\t\t\t0x0001\n\t#define SFR_RX_CTL_STOP\t\t\t0x0000\n#define SFR_INTER_PACKET_GAP_0\t\t0x0D\n#define SFR_NODE_ID\t\t\t0x10\n#define SFR_MULTI_FILTER_ARRY\t\t0x16\n#define SFR_MEDIUM_STATUS_MODE\t\t0x22\n\t#define SFR_MEDIUM_XGMIIMODE\t\t0x0001\n\t#define SFR_MEDIUM_FULL_DUPLEX\t\t0x0002\n\t#define SFR_MEDIUM_RXFLOW_CTRLEN\t0x0010\n\t#define SFR_MEDIUM_TXFLOW_CTRLEN\t0x0020\n\t#define SFR_MEDIUM_JUMBO_EN\t\t0x0040\n\t#define SFR_MEDIUM_RECEIVE_EN\t\t0x0100\n#define SFR_MONITOR_MODE\t\t0x24\n\t#define SFR_MONITOR_MODE_EPHYRW\t\t0x01\n\t#define SFR_MONITOR_MODE_RWLC\t\t0x02\n\t#define SFR_MONITOR_MODE_RWMP\t\t0x04\n\t#define SFR_MONITOR_MODE_RWWF\t\t0x08\n\t#define SFR_MONITOR_MODE_RW_FLAG\t0x10\n\t#define SFR_MONITOR_MODE_PMEPOL\t\t0x20\n\t#define SFR_MONITOR_MODE_PMETYPE\t0x40\n#define SFR_PHYPWR_RSTCTL\t\t0x26\n\t#define SFR_PHYPWR_RSTCTL_BZ\t\t0x0010\n\t#define SFR_PHYPWR_RSTCTL_IPRL\t\t0x0020\n#define SFR_VLAN_ID_ADDRESS\t\t0x2A\n#define SFR_VLAN_ID_CONTROL\t\t0x2B\n\t#define SFR_VLAN_CONTROL_WE\t\t0x0001\n\t#define SFR_VLAN_CONTROL_RD\t\t0x0002\n\t#define SFR_VLAN_CONTROL_VSO\t\t0x0010\n\t#define SFR_VLAN_CONTROL_VFE\t\t0x0020\n#define SFR_VLAN_ID_DATA0\t\t0x2C\n#define SFR_VLAN_ID_DATA1\t\t0x2D\n#define SFR_RX_BULKIN_QCTRL\t\t0x2E\n\t#define SFR_RX_BULKIN_QCTRL_TIME\t0x01\n\t#define SFR_RX_BULKIN_QCTRL_IFG\t\t0x02\n\t#define SFR_RX_BULKIN_QCTRL_SIZE\t0x04\n#define SFR_RX_BULKIN_QTIMR_LOW\t\t0x2F\n#define SFR_RX_BULKIN_QTIMR_HIGH\t0x30\n#define SFR_RX_BULKIN_QSIZE\t\t0x31\n#define SFR_RX_BULKIN_QIFG\t\t0x32\n#define SFR_RXCOE_CTL\t\t\t0x34\n\t#define SFR_RXCOE_IP\t\t\t0x01\n\t#define SFR_RXCOE_TCP\t\t\t0x02\n\t#define SFR_RXCOE_UDP\t\t\t0x04\n\t#define SFR_RXCOE_ICMP\t\t\t0x08\n\t#define SFR_RXCOE_IGMP\t\t\t0x10\n\t#define SFR_RXCOE_TCPV6\t\t\t0x20\n\t#define SFR_RXCOE_UDPV6\t\t\t0x40\n\t#define SFR_RXCOE_ICMV6\t\t\t0x80\n#define SFR_TXCOE_CTL\t\t\t0x35\n\t#define SFR_TXCOE_IP\t\t\t0x01\n\t#define SFR_TXCOE_TCP\t\t\t0x02\n\t#define SFR_TXCOE_UDP\t\t\t0x04\n\t#define SFR_TXCOE_ICMP\t\t\t0x08\n\t#define SFR_TXCOE_IGMP\t\t\t0x10\n\t#define SFR_TXCOE_TCPV6\t\t\t0x20\n\t#define SFR_TXCOE_UDPV6\t\t\t0x40\n\t#define SFR_TXCOE_ICMV6\t\t\t0x80\n#define SFR_BM_INT_MASK\t\t\t0x41\n#define SFR_BMRX_DMA_CONTROL\t\t0x43\n\t#define SFR_BMRX_DMA_EN\t\t\t0x80\n#define SFR_BMTX_DMA_CONTROL\t\t0x46\n#define SFR_PAUSE_WATERLVL_LOW\t\t0x54\n#define SFR_PAUSE_WATERLVL_HIGH\t\t0x55\n#define SFR_ARC_CTRL\t\t\t0x9E\n#define SFR_SWP_CTRL\t\t\t0xB1\n#define SFR_TX_PAUSE_RESEND_T\t\t0xB2\n#define SFR_ETH_MAC_PATH\t\t0xB7\n\t#define SFR_RX_PATH_READY\t\t0x01\n#define SFR_BULK_OUT_CTRL\t\t0xB9\n\t#define SFR_BULK_OUT_FLUSH_EN\t\t0x01\n\t#define SFR_BULK_OUT_EFF_EN\t\t0x02\n\n#define AQ_FW_VER_MAJOR\t\t\t0xDA\n#define AQ_FW_VER_MINOR\t\t\t0xDB\n#define AQ_FW_VER_REV\t\t\t0xDC\n\n \n\n#define AQ_ADV_100M\tBIT(0)\n#define AQ_ADV_1G\tBIT(1)\n#define AQ_ADV_2G5\tBIT(2)\n#define AQ_ADV_5G\tBIT(3)\n#define AQ_ADV_MASK\t0x0F\n\n#define AQ_PAUSE\tBIT(16)\n#define AQ_ASYM_PAUSE\tBIT(17)\n#define AQ_LOW_POWER\tBIT(18)\n#define AQ_PHY_POWER_EN\tBIT(19)\n#define AQ_WOL\t\tBIT(20)\n#define AQ_DOWNSHIFT\tBIT(21)\n\n#define AQ_DSH_RETRIES_SHIFT\t0x18\n#define AQ_DSH_RETRIES_MASK\t0xF000000\n\n#define AQ_WOL_FLAG_MP\t\t\t0x2\n\n \n\nstruct aqc111_wol_cfg {\n\tu8 hw_addr[6];\n\tu8 flags;\n\tu8 rsvd[283];\n} __packed;\n\n#define WOL_CFG_SIZE sizeof(struct aqc111_wol_cfg)\n\nstruct aqc111_data {\n\tu16 rxctl;\n\tu8 rx_checksum;\n\tu8 link_speed;\n\tu8 link;\n\tu8 autoneg;\n\tu32 advertised_speed;\n\tstruct {\n\t\tu8 major;\n\t\tu8 minor;\n\t\tu8 rev;\n\t} fw_ver;\n\tu32 phy_cfg;\n\tu8 wol_flags;\n};\n\n#define AQ_LS_MASK\t\t0x8000\n#define AQ_SPEED_MASK\t\t0x7F00\n#define AQ_SPEED_SHIFT\t\t0x0008\n#define AQ_INT_SPEED_5G\t\t0x000F\n#define AQ_INT_SPEED_2_5G\t0x0010\n#define AQ_INT_SPEED_1G\t\t0x0011\n#define AQ_INT_SPEED_100M\t0x0013\n\n \n#define AQ_TX_DESC_LEN_MASK\t0x1FFFFF\n#define AQ_TX_DESC_DROP_PADD\tBIT(28)\n#define AQ_TX_DESC_VLAN\t\tBIT(29)\n#define AQ_TX_DESC_MSS_MASK\t0x7FFF\n#define AQ_TX_DESC_MSS_SHIFT\t0x20\n#define AQ_TX_DESC_VLAN_MASK\t0xFFFF\n#define AQ_TX_DESC_VLAN_SHIFT\t0x30\n\n#define AQ_RX_HW_PAD\t\t\t0x02\n\n \n#define AQ_RX_PD_L4_ERR\t\tBIT(0)\n#define AQ_RX_PD_L3_ERR\t\tBIT(1)\n#define AQ_RX_PD_L4_TYPE_MASK\t0x1C\n#define AQ_RX_PD_L4_UDP\t\t0x04\n#define AQ_RX_PD_L4_TCP\t\t0x10\n#define AQ_RX_PD_L3_TYPE_MASK\t0x60\n#define AQ_RX_PD_L3_IP\t\t0x20\n#define AQ_RX_PD_L3_IP6\t\t0x40\n\n#define AQ_RX_PD_VLAN\t\tBIT(10)\n#define AQ_RX_PD_RX_OK\t\tBIT(11)\n#define AQ_RX_PD_DROP\t\tBIT(31)\n#define AQ_RX_PD_LEN_MASK\t0x7FFF0000\n#define AQ_RX_PD_LEN_SHIFT\t0x10\n#define AQ_RX_PD_VLAN_SHIFT\t0x20\n\n \n#define AQ_RX_DH_PKT_CNT_MASK\t\t0x1FFF\n#define AQ_RX_DH_DESC_OFFSET_MASK\t0xFFFFE000\n#define AQ_RX_DH_DESC_OFFSET_SHIFT\t0x0D\n\nstatic struct {\n\tunsigned char ctrl;\n\tunsigned char timer_l;\n\tunsigned char timer_h;\n\tunsigned char size;\n\tunsigned char ifg;\n} AQC111_BULKIN_SIZE[] = {\n\t \n\t{7, 0x00, 0x01, 0x1E, 0xFF}, \n\t{7, 0xA0, 0x00, 0x14, 0x00}, \n\t \n\t{7, 0x00, 0x01, 0x18, 0xFF},\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}