Analysis & Synthesis report for brick_breaker
Thu Nov 19 21:26:40 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |brick_breaker|sync:u3|current_hs_state
 10. State Machine - |brick_breaker|sync:u3|current_vs_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: myPLL:u2|altpll:altpll_component
 16. Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod0
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "sync:u3"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 19 21:26:40 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; brick_breaker                               ;
; Top-level Entity Name              ; brick_breaker                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,028                                       ;
;     Total combinational functions  ; 3,025                                       ;
;     Dedicated logic registers      ; 141                                         ;
; Total registers                    ; 141                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; brick_breaker      ; brick_breaker      ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                               ; Library ;
+-------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; sync.vhd                                        ; yes             ; User VHDL File               ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd                                        ;         ;
; sound_board.vhd                                 ; yes             ; User VHDL File               ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sound_board.vhd                                 ;         ;
; my_adc/synthesis/submodules/my_adc_adc_mega_0.v ; yes             ; User Verilog HDL File        ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v ; my_adc  ;
; myPLL.vhd                                       ; yes             ; User Wizard-Generated File   ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd                                       ;         ;
; brick_breaker.vhd                               ; yes             ; Auto-Found VHDL File         ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd                               ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; aglobal201.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                      ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; db/mypll_altpll.v                               ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/mypll_altpll.v                               ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                      ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                     ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                 ;         ;
; db/lpm_divide_25o.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/lpm_divide_25o.tdf                           ;         ;
; db/abs_divider_4dg.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/abs_divider_4dg.tdf                          ;         ;
; db/alt_u_div_ske.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/alt_u_div_ske.tdf                            ;         ;
; db/add_sub_t3c.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/add_sub_t3c.tdf                              ;         ;
; db/add_sub_u3c.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/add_sub_u3c.tdf                              ;         ;
; db/lpm_abs_8b9.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/lpm_abs_8b9.tdf                              ;         ;
+-------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 3,028              ;
;                                             ;                    ;
; Total combinational functions               ; 3025               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 1035               ;
;     -- 3 input functions                    ; 801                ;
;     -- <=2 input functions                  ; 1189               ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 2103               ;
;     -- arithmetic mode                      ; 922                ;
;                                             ;                    ;
; Total registers                             ; 141                ;
;     -- Dedicated logic registers            ; 141                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 56                 ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- PLLs                                 ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; sync:u3|count1[31] ;
; Maximum fan-out                             ; 193                ;
; Total fan-out                               ; 9383               ;
; Average fan-out                             ; 2.86               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                 ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |brick_breaker                           ; 3025 (0)            ; 141 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 56   ; 0            ; 0          ; |brick_breaker                                                                                                      ; brick_breaker   ; work         ;
;    |myPLL:u2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2                                                                                             ; myPLL           ; work         ;
;       |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2|altpll:altpll_component                                                                     ; altpll          ; work         ;
;          |myPLL_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2|altpll:altpll_component|myPLL_altpll:auto_generated                                         ; myPLL_altpll    ; work         ;
;    |sound_board:u0|                      ; 136 (136)           ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sound_board:u0                                                                                       ; sound_board     ; work         ;
;    |sync:u3|                             ; 2889 (274)          ; 104 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3                                                                                              ; sync            ; work         ;
;       |lpm_divide:Mod0|                  ; 1122 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_25o:auto_generated| ; 1122 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o  ; work         ;
;             |abs_divider_4dg:divider|    ; 1122 (58)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg ; work         ;
;                |alt_u_div_ske:divider|   ; 1064 (1064)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske   ; work         ;
;       |lpm_divide:Mod1|                  ; 1493 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_25o:auto_generated| ; 1493 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o  ; work         ;
;             |abs_divider_4dg:divider|    ; 1493 (59)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg ; work         ;
;                |alt_u_div_ske:divider|   ; 1387 (1387)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske   ; work         ;
;                |lpm_abs_8b9:my_abs_num|  ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9     ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |brick_breaker|myPLL:u2 ; myPLL.vhd       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|sync:u3|current_hs_state                                                                                             ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+
; Name                           ; current_hs_state.P_DATA ; current_hs_state.H_BACK_PORCH ; current_hs_state.H_SYNC ; current_hs_state.H_FRONT_PORCH ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+
; current_hs_state.H_FRONT_PORCH ; 0                       ; 0                             ; 0                       ; 0                              ;
; current_hs_state.H_SYNC        ; 0                       ; 0                             ; 1                       ; 1                              ;
; current_hs_state.H_BACK_PORCH  ; 0                       ; 1                             ; 0                       ; 1                              ;
; current_hs_state.P_DATA        ; 1                       ; 0                             ; 0                       ; 1                              ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|sync:u3|current_vs_state                                                                                           ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+
; Name                           ; current_vs_state.DATA ; current_vs_state.V_BACK_PORCH ; current_vs_state.V_SYNC ; current_vs_state.V_FRONT_PORCH ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+
; current_vs_state.V_FRONT_PORCH ; 0                     ; 0                             ; 0                       ; 0                              ;
; current_vs_state.V_SYNC        ; 0                     ; 0                             ; 1                       ; 1                              ;
; current_vs_state.V_BACK_PORCH  ; 0                     ; 1                             ; 0                       ; 1                              ;
; current_vs_state.DATA          ; 1                     ; 0                             ; 0                       ; 1                              ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------+--------------------------------+
; Register name                          ; Reason for Removal             ;
+----------------------------------------+--------------------------------+
; sync:u3|count2[31]                     ; Merged with sync:u3|count1[31] ;
; sync:u3|count2[30]                     ; Merged with sync:u3|count1[30] ;
; sync:u3|count2[29]                     ; Merged with sync:u3|count1[29] ;
; sync:u3|count2[28]                     ; Merged with sync:u3|count1[28] ;
; sync:u3|count2[27]                     ; Merged with sync:u3|count1[27] ;
; sync:u3|count2[26]                     ; Merged with sync:u3|count1[26] ;
; sync:u3|count2[25]                     ; Merged with sync:u3|count1[25] ;
; sync:u3|count2[24]                     ; Merged with sync:u3|count1[24] ;
; sync:u3|count2[23]                     ; Merged with sync:u3|count1[23] ;
; sync:u3|count2[22]                     ; Merged with sync:u3|count1[22] ;
; sync:u3|count2[21]                     ; Merged with sync:u3|count1[21] ;
; sync:u3|count2[20]                     ; Merged with sync:u3|count1[20] ;
; sync:u3|count2[19]                     ; Merged with sync:u3|count1[19] ;
; sync:u3|count2[18]                     ; Merged with sync:u3|count1[18] ;
; sync:u3|count2[17]                     ; Merged with sync:u3|count1[17] ;
; sync:u3|count2[16]                     ; Merged with sync:u3|count1[16] ;
; sync:u3|count2[15]                     ; Merged with sync:u3|count1[15] ;
; sync:u3|count2[14]                     ; Merged with sync:u3|count1[14] ;
; sync:u3|count2[13]                     ; Merged with sync:u3|count1[13] ;
; sync:u3|count2[12]                     ; Merged with sync:u3|count1[12] ;
; sync:u3|count2[11]                     ; Merged with sync:u3|count1[11] ;
; sync:u3|count2[10]                     ; Merged with sync:u3|count1[10] ;
; sync:u3|count2[9]                      ; Merged with sync:u3|count1[9]  ;
; sync:u3|count2[8]                      ; Merged with sync:u3|count1[8]  ;
; sync:u3|count2[7]                      ; Merged with sync:u3|count1[7]  ;
; sync:u3|count2[6]                      ; Merged with sync:u3|count1[6]  ;
; sync:u3|count2[5]                      ; Merged with sync:u3|count1[5]  ;
; sync:u3|count2[4]                      ; Merged with sync:u3|count1[4]  ;
; sync:u3|count2[3]                      ; Merged with sync:u3|count1[3]  ;
; sync:u3|count2[2]                      ; Merged with sync:u3|count1[2]  ;
; sync:u3|count2[1]                      ; Merged with sync:u3|count1[1]  ;
; sync:u3|count2[0]                      ; Merged with sync:u3|count1[0]  ;
; Total Number of Removed Registers = 32 ;                                ;
+----------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sound_board:u0|ready                   ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |brick_breaker|sync:u3|x_pos[14]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |brick_breaker|sync:u3|y_pos[25]             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |brick_breaker|sound_board:u0|sound_count[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myPLL:u2|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------+
; Parameter Name                ; Value                   ; Type                ;
+-------------------------------+-------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped             ;
; PLL_TYPE                      ; AUTO                    ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=myPLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped             ;
; SCAN_CHAIN                    ; LONG                    ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped             ;
; LOCK_HIGH                     ; 1                       ; Untyped             ;
; LOCK_LOW                      ; 1                       ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped             ;
; SKIP_VCO                      ; OFF                     ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped             ;
; BANDWIDTH                     ; 0                       ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped             ;
; DOWN_SPREAD                   ; 0                       ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 12587483                ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25000000                ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped             ;
; DPA_DIVIDER                   ; 0                       ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped             ;
; VCO_MIN                       ; 0                       ; Untyped             ;
; VCO_MAX                       ; 0                       ; Untyped             ;
; VCO_CENTER                    ; 0                       ; Untyped             ;
; PFD_MIN                       ; 0                       ; Untyped             ;
; PFD_MAX                       ; 0                       ; Untyped             ;
; M_INITIAL                     ; 0                       ; Untyped             ;
; M                             ; 0                       ; Untyped             ;
; N                             ; 1                       ; Untyped             ;
; M2                            ; 1                       ; Untyped             ;
; N2                            ; 1                       ; Untyped             ;
; SS                            ; 1                       ; Untyped             ;
; C0_HIGH                       ; 0                       ; Untyped             ;
; C1_HIGH                       ; 0                       ; Untyped             ;
; C2_HIGH                       ; 0                       ; Untyped             ;
; C3_HIGH                       ; 0                       ; Untyped             ;
; C4_HIGH                       ; 0                       ; Untyped             ;
; C5_HIGH                       ; 0                       ; Untyped             ;
; C6_HIGH                       ; 0                       ; Untyped             ;
; C7_HIGH                       ; 0                       ; Untyped             ;
; C8_HIGH                       ; 0                       ; Untyped             ;
; C9_HIGH                       ; 0                       ; Untyped             ;
; C0_LOW                        ; 0                       ; Untyped             ;
; C1_LOW                        ; 0                       ; Untyped             ;
; C2_LOW                        ; 0                       ; Untyped             ;
; C3_LOW                        ; 0                       ; Untyped             ;
; C4_LOW                        ; 0                       ; Untyped             ;
; C5_LOW                        ; 0                       ; Untyped             ;
; C6_LOW                        ; 0                       ; Untyped             ;
; C7_LOW                        ; 0                       ; Untyped             ;
; C8_LOW                        ; 0                       ; Untyped             ;
; C9_LOW                        ; 0                       ; Untyped             ;
; C0_INITIAL                    ; 0                       ; Untyped             ;
; C1_INITIAL                    ; 0                       ; Untyped             ;
; C2_INITIAL                    ; 0                       ; Untyped             ;
; C3_INITIAL                    ; 0                       ; Untyped             ;
; C4_INITIAL                    ; 0                       ; Untyped             ;
; C5_INITIAL                    ; 0                       ; Untyped             ;
; C6_INITIAL                    ; 0                       ; Untyped             ;
; C7_INITIAL                    ; 0                       ; Untyped             ;
; C8_INITIAL                    ; 0                       ; Untyped             ;
; C9_INITIAL                    ; 0                       ; Untyped             ;
; C0_MODE                       ; BYPASS                  ; Untyped             ;
; C1_MODE                       ; BYPASS                  ; Untyped             ;
; C2_MODE                       ; BYPASS                  ; Untyped             ;
; C3_MODE                       ; BYPASS                  ; Untyped             ;
; C4_MODE                       ; BYPASS                  ; Untyped             ;
; C5_MODE                       ; BYPASS                  ; Untyped             ;
; C6_MODE                       ; BYPASS                  ; Untyped             ;
; C7_MODE                       ; BYPASS                  ; Untyped             ;
; C8_MODE                       ; BYPASS                  ; Untyped             ;
; C9_MODE                       ; BYPASS                  ; Untyped             ;
; C0_PH                         ; 0                       ; Untyped             ;
; C1_PH                         ; 0                       ; Untyped             ;
; C2_PH                         ; 0                       ; Untyped             ;
; C3_PH                         ; 0                       ; Untyped             ;
; C4_PH                         ; 0                       ; Untyped             ;
; C5_PH                         ; 0                       ; Untyped             ;
; C6_PH                         ; 0                       ; Untyped             ;
; C7_PH                         ; 0                       ; Untyped             ;
; C8_PH                         ; 0                       ; Untyped             ;
; C9_PH                         ; 0                       ; Untyped             ;
; L0_HIGH                       ; 1                       ; Untyped             ;
; L1_HIGH                       ; 1                       ; Untyped             ;
; G0_HIGH                       ; 1                       ; Untyped             ;
; G1_HIGH                       ; 1                       ; Untyped             ;
; G2_HIGH                       ; 1                       ; Untyped             ;
; G3_HIGH                       ; 1                       ; Untyped             ;
; E0_HIGH                       ; 1                       ; Untyped             ;
; E1_HIGH                       ; 1                       ; Untyped             ;
; E2_HIGH                       ; 1                       ; Untyped             ;
; E3_HIGH                       ; 1                       ; Untyped             ;
; L0_LOW                        ; 1                       ; Untyped             ;
; L1_LOW                        ; 1                       ; Untyped             ;
; G0_LOW                        ; 1                       ; Untyped             ;
; G1_LOW                        ; 1                       ; Untyped             ;
; G2_LOW                        ; 1                       ; Untyped             ;
; G3_LOW                        ; 1                       ; Untyped             ;
; E0_LOW                        ; 1                       ; Untyped             ;
; E1_LOW                        ; 1                       ; Untyped             ;
; E2_LOW                        ; 1                       ; Untyped             ;
; E3_LOW                        ; 1                       ; Untyped             ;
; L0_INITIAL                    ; 1                       ; Untyped             ;
; L1_INITIAL                    ; 1                       ; Untyped             ;
; G0_INITIAL                    ; 1                       ; Untyped             ;
; G1_INITIAL                    ; 1                       ; Untyped             ;
; G2_INITIAL                    ; 1                       ; Untyped             ;
; G3_INITIAL                    ; 1                       ; Untyped             ;
; E0_INITIAL                    ; 1                       ; Untyped             ;
; E1_INITIAL                    ; 1                       ; Untyped             ;
; E2_INITIAL                    ; 1                       ; Untyped             ;
; E3_INITIAL                    ; 1                       ; Untyped             ;
; L0_MODE                       ; BYPASS                  ; Untyped             ;
; L1_MODE                       ; BYPASS                  ; Untyped             ;
; G0_MODE                       ; BYPASS                  ; Untyped             ;
; G1_MODE                       ; BYPASS                  ; Untyped             ;
; G2_MODE                       ; BYPASS                  ; Untyped             ;
; G3_MODE                       ; BYPASS                  ; Untyped             ;
; E0_MODE                       ; BYPASS                  ; Untyped             ;
; E1_MODE                       ; BYPASS                  ; Untyped             ;
; E2_MODE                       ; BYPASS                  ; Untyped             ;
; E3_MODE                       ; BYPASS                  ; Untyped             ;
; L0_PH                         ; 0                       ; Untyped             ;
; L1_PH                         ; 0                       ; Untyped             ;
; G0_PH                         ; 0                       ; Untyped             ;
; G1_PH                         ; 0                       ; Untyped             ;
; G2_PH                         ; 0                       ; Untyped             ;
; G3_PH                         ; 0                       ; Untyped             ;
; E0_PH                         ; 0                       ; Untyped             ;
; E1_PH                         ; 0                       ; Untyped             ;
; E2_PH                         ; 0                       ; Untyped             ;
; E3_PH                         ; 0                       ; Untyped             ;
; M_PH                          ; 0                       ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped             ;
; CLK0_COUNTER                  ; G0                      ; Untyped             ;
; CLK1_COUNTER                  ; G0                      ; Untyped             ;
; CLK2_COUNTER                  ; G0                      ; Untyped             ;
; CLK3_COUNTER                  ; G0                      ; Untyped             ;
; CLK4_COUNTER                  ; G0                      ; Untyped             ;
; CLK5_COUNTER                  ; G0                      ; Untyped             ;
; CLK6_COUNTER                  ; E0                      ; Untyped             ;
; CLK7_COUNTER                  ; E1                      ; Untyped             ;
; CLK8_COUNTER                  ; E2                      ; Untyped             ;
; CLK9_COUNTER                  ; E3                      ; Untyped             ;
; L0_TIME_DELAY                 ; 0                       ; Untyped             ;
; L1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G0_TIME_DELAY                 ; 0                       ; Untyped             ;
; G1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G2_TIME_DELAY                 ; 0                       ; Untyped             ;
; G3_TIME_DELAY                 ; 0                       ; Untyped             ;
; E0_TIME_DELAY                 ; 0                       ; Untyped             ;
; E1_TIME_DELAY                 ; 0                       ; Untyped             ;
; E2_TIME_DELAY                 ; 0                       ; Untyped             ;
; E3_TIME_DELAY                 ; 0                       ; Untyped             ;
; M_TIME_DELAY                  ; 0                       ; Untyped             ;
; N_TIME_DELAY                  ; 0                       ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped             ;
; ENABLE0_COUNTER               ; L0                      ; Untyped             ;
; ENABLE1_COUNTER               ; L0                      ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped             ;
; LOOP_FILTER_C                 ; 5                       ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped             ;
; VCO_POST_SCALE                ; 0                       ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK0                     ; PORT_USED               ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped             ;
; M_TEST_SOURCE                 ; 5                       ; Untyped             ;
; C0_TEST_SOURCE                ; 5                       ; Untyped             ;
; C1_TEST_SOURCE                ; 5                       ; Untyped             ;
; C2_TEST_SOURCE                ; 5                       ; Untyped             ;
; C3_TEST_SOURCE                ; 5                       ; Untyped             ;
; C4_TEST_SOURCE                ; 5                       ; Untyped             ;
; C5_TEST_SOURCE                ; 5                       ; Untyped             ;
; C6_TEST_SOURCE                ; 5                       ; Untyped             ;
; C7_TEST_SOURCE                ; 5                       ; Untyped             ;
; C8_TEST_SOURCE                ; 5                       ; Untyped             ;
; C9_TEST_SOURCE                ; 5                       ; Untyped             ;
; CBXI_PARAMETER                ; myPLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped             ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE      ;
+-------------------------------+-------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; myPLL:u2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "sync:u3"          ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; reset      ; Input ; Info     ; Stuck at VCC ;
; pot[10..0] ; Input ; Info     ; Stuck at GND ;
; pot[11]    ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 141                         ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 64                          ;
;     SCLR              ; 64                          ;
;     plain             ; 10                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3028                        ;
;     arith             ; 922                         ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 737                         ;
;     normal            ; 2106                        ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 960                         ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 1035                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 104.90                      ;
; Average LUT depth     ; 79.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 19 21:26:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off brick_breaker -c brick_breaker
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: sync-behavioral File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 16
    Info (12023): Found entity 1: sync File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sound_board.vhd
    Info (12022): Found design unit 1: sound_board-behavioral File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sound_board.vhd Line: 13
    Info (12023): Found entity 1: sound_board File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sound_board.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_adc/synthesis/my_adc.vhd
    Info (12022): Found design unit 1: my_adc-rtl File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd Line: 24
    Info (12023): Found entity 1: my_adc File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/my_adc_adc_mega_0.v
    Info (12023): Found entity 1: my_adc_adc_mega_0 File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mypll.vhd
    Info (12022): Found design unit 1: mypll-SYN File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd Line: 52
    Info (12023): Found entity 1: myPLL File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd Line: 43
Warning (12125): Using design file brick_breaker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: brick_breaker-behavioral File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 23
    Info (12023): Found entity 1: brick_breaker File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 5
Info (12127): Elaborating entity "brick_breaker" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at brick_breaker.vhd(25): used explicit default value for signal "pot" because signal was never assigned a value File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at brick_breaker.vhd(30): used explicit default value for signal "vga_rst" because signal was never assigned a value File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at brick_breaker.vhd(32): used explicit default value for signal "pad" because signal was never assigned a value File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "ARDUINO_IO[15..8]" at brick_breaker.vhd(18) File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "ARDUINO_IO[6..0]" at brick_breaker.vhd(18) File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Info (12128): Elaborating entity "sound_board" for hierarchy "sound_board:u0" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 71
Info (12128): Elaborating entity "myPLL" for hierarchy "myPLL:u2" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "myPLL:u2|altpll:altpll_component" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "myPLL:u2|altpll:altpll_component" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd Line: 134
Info (12133): Instantiated megafunction "myPLL:u2|altpll:altpll_component" with the following parameter: File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/myPLL.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12587483"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=myPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: myPLL_altpll File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/mypll_altpll.v Line: 30
Info (12128): Elaborating entity "myPLL_altpll" for hierarchy "myPLL:u2|altpll:altpll_component|myPLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync" for hierarchy "sync:u3" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 92
Warning (10492): VHDL Process Statement warning at sync.vhd(179): signal "pad_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 179
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sync:u3|Mod1" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sync:u3|Mod0" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "sync:u3|lpm_divide:Mod1" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 123
Info (12133): Instantiated megafunction "sync:u3|lpm_divide:Mod1" with the following parameter: File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "sync:u3|lpm_divide:Mod0" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 80
Info (12133): Instantiated megafunction "sync:u3|lpm_divide:Mod0" with the following parameter: File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/sync.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13014): Ignored 62 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 11
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 13
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 13
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 14
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 14
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 14
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 15
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 15
    Warning (13410): Pin "ARDUINO_IO[0]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[1]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[2]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[3]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[4]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[5]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[6]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[8]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[9]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[10]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[11]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[12]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[13]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[14]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[15]" is stuck at GND File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "my_adc" -- entity does not exist in design
Info (144001): Generated suppressed messages file E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 7
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 10
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.vhd Line: 12
Info (21057): Implemented 3085 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3028 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Thu Nov 19 21:26:40 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Desktop/Reconfigurable Computing  Labs/brick_breaker/brick_breaker/vhdl/brick_breaker.map.smsg.


