module sign
(input logic[31:0] inst,
input logic [6:0] opcode,
output logic[31:0] imm);


case(opcode)
assign opcode=inst[6:0];
always @(*) 
begin 
case(opcode)
7'b0010011:begin
imm={20[inst[31]],inst[31:10]};

end 

endmodule 