0.7
2020.2
Nov 18 2020
09:20:35
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.gen/sources_1/ip/data_ram/sim/data_ram.v,1609053713,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.gen/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.gen/sources_1/ip/inst_ram/sim/inst_ram.v,1609053691,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/adder.v,,inst_ram,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sim_1/new/testbench.v,1608967914,verilog,,,,mips_min_tb,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/adder.v,1589977175,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu.v,,adder,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu.v,1609054246,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu_dec.v,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/defines.vh,alu,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu_dec.v,1608981164,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/controller.v,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/defines.vh,alu_dec,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/controller.v,1608982903,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/datapath.v,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/defines.vh,controller,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/datapath.v,1608975911,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/flopenrc.v,,datapath,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/defines.vh,1608992212,verilog,,,,,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/flopenrc.v,1592834194,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/floprc.v,,flopenrc,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/floprc.v,1592794075,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/hazard.v,,floprc,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/hazard.v,1592838045,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/hilo_reg.v,,hazard,,,../../../../cpu.srcs/sources_1/new,,,,,
,,,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/main_dec.v,,hilo_reg,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/main_dec.v,1608986969,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mips.v,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/defines.vh,main_dec,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mips.v,1608977286,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux2.v,,mips,,,../../../../cpu.srcs/sources_1/new,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux2.v,1591145482,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux3.v,1592826237,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/pc.v,,mux3,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/pc.v,1592962466,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/regfile.v,,pc,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/regfile.v,1592838704,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sign_extend.v,,regfile,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sign_extend.v,1589976174,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sl2.v,,sign_extend,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sl2.v,1589981675,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/top.v,,sl2,,,,,,,,
/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/top.v,1593307004,verilog,,/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sim_1/new/testbench.v,,top,,,,,,,,
