Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  9 11:42:33 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           49 |
| No           | No                    | Yes                    |             483 |          229 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           13 |
| Yes          | No                    | Yes                    |            1152 |          499 |
| Yes          | Yes                   | No                     |             162 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/control[3]_i_1__1_n_0    |                                    |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/ps2/shift_frame          | CPU/stepper1/ps2/reset_bit_count   |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/control[3]_i_1_n_0       |                                    |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/ps2/shift_frame          | CPU/stepper2/ps2/reset_bit_count   |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/control[3]_i_1__0_n_0    |                                    |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/ps2/shift_frame          | CPU/stepper3/ps2/reset_bit_count   |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/ps2/load_rx_data         |                                    |                1 |              7 |         7.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/ps2/load_rx_data         |                                    |                1 |              7 |         7.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/ps2/load_rx_data         |                                    |                1 |              8 |         8.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/current[9]_i_2__1_n_0    | CPU/stepper3/current[9]_i_1__1_n_0 |                2 |             10 |         5.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/ps2/shift_frame          |                                    |                2 |             10 |         5.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/current[9]_i_2_n_0       | CPU/stepper1/current[9]_i_1_n_0    |                2 |             10 |         5.00 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/ps2/shift_frame          |                                    |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/current[9]_i_2__0_n_0    | CPU/stepper2/current[9]_i_1__0_n_0 |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/ps2/shift_frame          |                                    |                2 |             10 |         5.00 |
|  cpu_clock_BUFG       |                                       |                                    |                6 |             17 |         2.83 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper1/count_reg[17]_i_2_n_1    | CPU/stepper1/count[17]_i_1_n_0     |                5 |             18 |         3.60 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper3/count_reg[17]_i_2__1_n_1 | CPU/stepper3/count[17]_i_1__1_n_0  |                5 |             18 |         3.60 |
|  clk_100mhz_IBUF_BUFG | CPU/stepper2/count_reg[17]_i_2__0_n_1 | CPU/stepper2/count[17]_i_1__0_n_0  |                5 |             18 |         3.60 |
|  clk_100mhz_IBUF_BUFG | SW_IBUF[0]                            | CPU/stepper1/ScanCode/BTNR         |                5 |             22 |         4.40 |
|  clk_100mhz_IBUF_BUFG | SW_IBUF[0]                            | CPU/stepper1/ScanCode/BTNR_0       |                5 |             22 |         4.40 |
|  clk_100mhz_IBUF_BUFG | SW_IBUF[0]                            | CPU/stepper3/ScanCode/BTNR         |                6 |             22 |         3.67 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en025_out  | BTNU_IBUF                          |                9 |             32 |         3.56 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en019_out  | BTNU_IBUF                          |               12 |             32 |         2.67 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en053_out  | BTNU_IBUF                          |               19 |             32 |         1.68 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en0        | BTNU_IBUF                          |               14 |             32 |         2.29 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en011_out  | BTNU_IBUF                          |               14 |             32 |         2.29 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en029_out  | BTNU_IBUF                          |               21 |             32 |         1.52 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en031_out  | BTNU_IBUF                          |               13 |             32 |         2.46 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en035_out  | BTNU_IBUF                          |               13 |             32 |         2.46 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en055_out  | BTNU_IBUF                          |                9 |             32 |         3.56 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en07_out   | BTNU_IBUF                          |               12 |             32 |         2.67 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en01_out   | BTNU_IBUF                          |               13 |             32 |         2.46 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en013_out  | BTNU_IBUF                          |               26 |             32 |         1.23 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en039_out  | BTNU_IBUF                          |               17 |             32 |         1.88 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en057_out  | BTNU_IBUF                          |                8 |             32 |         4.00 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en027_out  | BTNU_IBUF                          |               11 |             32 |         2.91 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en09_out   | BTNU_IBUF                          |               13 |             32 |         2.46 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en017_out  | BTNU_IBUF                          |               10 |             32 |         3.20 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en033_out  | BTNU_IBUF                          |               10 |             32 |         3.20 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en041_out  | BTNU_IBUF                          |               12 |             32 |         2.67 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en047_out  | BTNU_IBUF                          |               22 |             32 |         1.45 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en051_out  | BTNU_IBUF                          |                6 |             32 |         5.33 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en03_out   | BTNU_IBUF                          |               15 |             32 |         2.13 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en021_out  | BTNU_IBUF                          |               14 |             32 |         2.29 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en05_out   | BTNU_IBUF                          |               14 |             32 |         2.29 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en045_out  | BTNU_IBUF                          |               20 |             32 |         1.60 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en015_out  | BTNU_IBUF                          |               18 |             32 |         1.78 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en049_out  | BTNU_IBUF                          |               10 |             32 |         3.20 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en037_out  | BTNU_IBUF                          |                9 |             32 |         3.56 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en043_out  | BTNU_IBUF                          |               20 |             32 |         1.60 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en023_out  | BTNU_IBUF                          |               10 |             32 |         3.20 |
|  cpu_clock_BUFG       | CPU/mw/dff_loop[19].dff/in_en059_out  | BTNU_IBUF                          |                7 |             32 |         4.57 |
| ~cpu_clock_BUFG       | CPU/dx/dff_loop[29].dff/q_reg_10      | BTNU_IBUF                          |               34 |             70 |         2.06 |
| ~cpu_clock_BUFG       | CPU/xm/dff_loop[25].dff/in_en0_0      | BTNU_IBUF                          |               44 |             90 |         2.05 |
|  cpu_clock_BUFG       |                                       | CPU/dx/dff_loop[29].dff/q_reg_12   |               87 |            139 |         1.60 |
|  clk_100mhz_IBUF_BUFG |                                       |                                    |               43 |            149 |         3.47 |
| ~cpu_clock_BUFG       |                                       | BTNU_IBUF                          |              142 |            344 |         2.42 |
+-----------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+


