<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 416</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page416-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce416.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-4&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MEMORY&#160;CACHE CONTROL</p>
<p style="position:absolute;top:436px;left:68px;white-space:nowrap" class="ft08">Intel 64 and&#160;IA-32&#160;processors&#160;may implement four&#160;types of&#160;caches: the&#160;trace&#160;cache, the&#160;level 1&#160;(L1)&#160;cache, the&#160;<br/>level 2&#160;(L2)&#160;cache, and the&#160;level 3&#160;(L3)&#160;cache. S<a href="o_fe12b1e2a880e0ce-413.html">ee Figure&#160;11-1</a>.&#160;Cache availability&#160;is described&#160;below:</p>
<p style="position:absolute;top:475px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:475px;left:93px;white-space:nowrap" class="ft04"><b>Intel Core i7, i5, i3 processor&#160;Family&#160;and Intel Xeon&#160;processor Family based on&#160;Intel</b></p>
<p style="position:absolute;top:473px;left:727px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:475px;left:737px;white-space:nowrap" class="ft04"><b>&#160;microarchi-</b></p>
<p style="position:absolute;top:492px;left:93px;white-space:nowrap" class="ft04"><b>tecture code name&#160;Nehalem&#160;and Intel</b></p>
<p style="position:absolute;top:489px;left:377px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:492px;left:388px;white-space:nowrap" class="ft04"><b>&#160;microarchitecture code name Westmere&#160;</b>— The&#160;L1 cache&#160;is&#160;</p>
<p style="position:absolute;top:508px;left:93px;white-space:nowrap" class="ft08">divided into&#160;two sections: one&#160;section is&#160;dedicated&#160;to&#160;caching instructions (pre-decoded&#160;instructions) and&#160;the&#160;<br/>other caches&#160;data. The L2 cache is&#160;a unified data and instruction&#160;cache.&#160;Each processor core has its own L1 and&#160;<br/>L2. The L3 cache is&#160;an&#160;inclusive, unified&#160;data&#160;and instruction&#160;cache, shared by all&#160;processor&#160;cores inside a&#160;<br/>physical package.&#160;No trace cache&#160;is&#160;implemented.</p>
<p style="position:absolute;top:580px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:580px;left:93px;white-space:nowrap" class="ft04"><b>Intel</b></p>
<p style="position:absolute;top:578px;left:130px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:580px;left:141px;white-space:nowrap" class="ft04"><b>&#160;Core™ 2 processor family and Intel</b></p>
<p style="position:absolute;top:578px;left:405px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:580px;left:415px;white-space:nowrap" class="ft04"><b>&#160;Xeon</b></p>
<p style="position:absolute;top:578px;left:457px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:580px;left:468px;white-space:nowrap" class="ft04"><b>&#160;processor family&#160;based on&#160;Intel</b></p>
<p style="position:absolute;top:578px;left:707px;white-space:nowrap" class="ft06"><b>®</b></p>
<p style="position:absolute;top:580px;left:717px;white-space:nowrap" class="ft04"><b>&#160;Core™&#160;microar-</b></p>
<p style="position:absolute;top:597px;left:93px;white-space:nowrap" class="ft08"><b>chitecture&#160;</b>— The&#160;L1 cache&#160;is divided&#160;into two sections:&#160;one section&#160;is dedicated&#160;to caching&#160;instructions&#160;(pre-<br/>decoded instructions) and&#160;the other&#160;caches&#160;data. The&#160;L2&#160;cache&#160;is a&#160;unified data and&#160;instruction&#160;cache located&#160;<br/>on&#160;the&#160;processor&#160;chip; it&#160;is shared between two processor cores in&#160;a dual-core&#160;processor&#160;implementation.&#160;<br/>Quad-core processors have&#160;two L2,&#160;each&#160;shared by&#160;two processor cores.&#160;No trace cache&#160;is implemented.</p>
<p style="position:absolute;top:668px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:669px;left:93px;white-space:nowrap" class="ft04"><b>Intel</b></p>
<p style="position:absolute;top:666px;left:130px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:669px;left:141px;white-space:nowrap" class="ft04"><b>&#160;Atom™&#160;processor&#160;</b>—&#160;The L1&#160;cache is&#160;divided into&#160;two sections: one&#160;section is&#160;dedicated&#160;to caching&#160;</p>
<p style="position:absolute;top:685px;left:93px;white-space:nowrap" class="ft08">instructions (pre-decoded&#160;instructions)&#160;and the&#160;other caches&#160;data. The&#160;L2 cache&#160;is a&#160;unified data and&#160;<br/>instruction cache&#160;is located&#160;on&#160;the processor chip. No trace&#160;cache&#160;is&#160;implemented.</p>
<p style="position:absolute;top:724px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:724px;left:93px;white-space:nowrap" class="ft04"><b>Intel</b></p>
<p style="position:absolute;top:722px;left:130px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:724px;left:141px;white-space:nowrap" class="ft04"><b>&#160;Core™ Solo and Intel</b></p>
<p style="position:absolute;top:722px;left:302px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:724px;left:313px;white-space:nowrap" class="ft04"><b>&#160;Core™ Duo processors</b>&#160;— The&#160;L1 cache&#160;is divided&#160;into two sections:&#160;one&#160;</p>
<p style="position:absolute;top:741px;left:93px;white-space:nowrap" class="ft08">section&#160;is dedicated to caching instructions (pre-decoded&#160;instructions) and the&#160;other&#160;caches&#160;data. The L2&#160;cache&#160;<br/>is&#160;a unified&#160;data&#160;and instruction cache&#160;located on&#160;the&#160;processor chip.&#160;It&#160;is shared between two processor cores&#160;<br/>in a&#160;dual-core processor implementation.&#160;No&#160;trace cache&#160;is implemented.</p>
<p style="position:absolute;top:796px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:796px;left:93px;white-space:nowrap" class="ft04"><b>Pentium</b></p>
<p style="position:absolute;top:794px;left:156px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:796px;left:167px;white-space:nowrap" class="ft04"><b>&#160;4&#160;and Intel</b></p>
<p style="position:absolute;top:794px;left:254px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:796px;left:265px;white-space:nowrap" class="ft04"><b>&#160;Xeon</b></p>
<p style="position:absolute;top:794px;left:307px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:796px;left:318px;white-space:nowrap" class="ft04"><b>&#160;processors Based&#160;on Intel NetBurst</b></p>
<p style="position:absolute;top:794px;left:589px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:796px;left:600px;white-space:nowrap" class="ft04"><b>&#160;microarchitecture&#160;</b>— The trace&#160;</p>
<p style="position:absolute;top:813px;left:93px;white-space:nowrap" class="ft02">cache caches&#160;decoded instructions (μops) from the instruction decoder and the L1&#160;cache contains data. The L2&#160;</p>
<p style="position:absolute;top:829px;left:93px;white-space:nowrap" class="ft08">and L3 caches are unified data and&#160;instruction caches located on&#160;the processor chip. Dualcore processors have&#160;<br/>two L2, one in each processor core. Note that the L3 cache is only implemented on&#160;some Intel Xeon processors.</p>
<p style="position:absolute;top:868px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:868px;left:93px;white-space:nowrap" class="ft08"><b>P6 family&#160;processors</b>&#160;—&#160;The L1&#160;cache is&#160;divided into&#160;two sections: one&#160;dedicated&#160;to caching&#160;instructions&#160;(pre-<br/>decoded instructions) and&#160;the other&#160;to caching&#160;data. The&#160;L2 cache&#160;is a&#160;unified&#160;data and&#160;instruction&#160;cache&#160;<br/>located&#160;on the&#160;processor&#160;chip. P6 family processors do&#160;not&#160;implement&#160;a trace cache.</p>
<p style="position:absolute;top:923px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:924px;left:93px;white-space:nowrap" class="ft04"><b>Pentium</b></p>
<p style="position:absolute;top:921px;left:156px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:924px;left:167px;white-space:nowrap" class="ft04"><b>&#160;processors&#160;</b>— The L1 cache&#160;has&#160;the&#160;same&#160;structure&#160;as&#160;on&#160;P6&#160;family&#160;processors. There&#160;is&#160;no&#160;trace&#160;</p>
<p style="position:absolute;top:940px;left:93px;white-space:nowrap" class="ft08">cache. The&#160;L2 cache&#160;is&#160;a unified&#160;data and instruction cache&#160;external to&#160;the processor chip on earlier Pentium&#160;<br/>processors&#160;and&#160;implemented on the&#160;processor chip in&#160;later&#160;Pentium processors.&#160;For Pentium processors where&#160;<br/>the L2 cache is&#160;external to&#160;the processor,&#160;access&#160;to the&#160;cache is&#160;through the&#160;system bus.</p>
<p style="position:absolute;top:997px;left:68px;white-space:nowrap" class="ft08">For Intel&#160;Core i7 processors and&#160;processors&#160;based on&#160;Intel Core,&#160;Intel&#160;Atom, and Intel&#160;NetBurst microarchitectures,&#160;<br/>Intel Core&#160;Duo,&#160;Intel Core&#160;Solo&#160;and Pentium M&#160;processors, the&#160;cache lines&#160;for&#160;the L1 and L2&#160;caches&#160;(and&#160;L3 caches&#160;<br/>if&#160;supported) are 64 bytes wide. The processor&#160;always reads a cache&#160;line&#160;from&#160;system memory beginning&#160;on a&#160;64-<br/>byte boundary. (A 64-byte&#160;aligned cache&#160;line&#160;begins at&#160;an&#160;address with its&#160;6&#160;least-significant bits clear.) A cache&#160;</p>
<p style="position:absolute;top:169px;left:74px;white-space:nowrap" class="ft02">Store&#160;Buffer</p>
<p style="position:absolute;top:169px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;i7,&#160;i5, i3&#160;processors: 32entries.</p>
<p style="position:absolute;top:184px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;2&#160;Duo&#160;processors: 20 entries.</p>
<p style="position:absolute;top:199px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors: 8&#160;entries, used&#160;for both&#160;WC&#160;and store buffers.</p>
<p style="position:absolute;top:214px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and&#160;Intel Xeon&#160;processors:&#160;24&#160;entries.</p>
<p style="position:absolute;top:229px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;M processor: 16&#160;entries.</p>
<p style="position:absolute;top:244px;left:202px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 12&#160;entries.</p>
<p style="position:absolute;top:259px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processor: 2&#160;buffers, 1&#160;entry each (Pentium&#160;processors with&#160;MMX technology have&#160;4&#160;buffers for&#160;4&#160;</p>
<p style="position:absolute;top:274px;left:218px;white-space:nowrap" class="ft02">entries).</p>
<p style="position:absolute;top:298px;left:74px;white-space:nowrap" class="ft02">Write&#160;Combining&#160;</p>
<p style="position:absolute;top:314px;left:74px;white-space:nowrap" class="ft02">(WC) Buffer</p>
<p style="position:absolute;top:298px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;2&#160;Duo&#160;processors: 8 entries.</p>
<p style="position:absolute;top:313px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors: 8&#160;entries, used&#160;for both&#160;WC&#160;and store buffers.</p>
<p style="position:absolute;top:328px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and&#160;Intel Xeon&#160;processors:&#160;6 or&#160;8&#160;entries.</p>
<p style="position:absolute;top:343px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;Duo, Intel Core&#160;Solo, Pentium M&#160;processors: 6 entries.</p>
<p style="position:absolute;top:358px;left:202px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 4&#160;entries.</p>
<p style="position:absolute;top:382px;left:74px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:402px;left:74px;white-space:nowrap" class="ft02">1&#160;Introduced&#160;to&#160;the IA-32&#160;architecture&#160;in&#160;the Pentium&#160;4 and&#160;Intel Xeon&#160;processors.</p>
<p style="position:absolute;top:100px;left:231px;white-space:nowrap" class="ft07">Table 11-1. &#160;Characteristics of&#160;the&#160;Caches, TLBs, Store&#160;Buffer, and&#160;</p>
<p style="position:absolute;top:120px;left:235px;white-space:nowrap" class="ft07">Write Combining Buffer in&#160;Intel&#160;64&#160;and&#160;IA-32 Processors&#160;(Contd.)</p>
<p style="position:absolute;top:145px;left:74px;white-space:nowrap" class="ft02">Cache or Buffer</p>
<p style="position:absolute;top:145px;left:202px;white-space:nowrap" class="ft02">Characteristics</p>
</div>
</body>
</html>
