<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.06</td>
<td class="s2 cl rt"><a href="mod1919.html#Line" > 24.67</a></td>
<td class="s1 cl rt"><a href="mod1919.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1919.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1919.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1919.html#inst_tag_231127"  onclick="showContent('inst_tag_231127')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.dig_tx_rx_reg_inst</a></td>
<td class="s1 cl rt"> 11.06</td>
<td class="s2 cl rt"><a href="mod1919.html#Line" > 24.67</a></td>
<td class="s1 cl rt"><a href="mod1919.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1919.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1919.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_231127"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_231127" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.dig_tx_rx_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.06</td>
<td class="s2 cl rt"><a href="mod1919.html#Line" > 24.67</a></td>
<td class="s1 cl rt"><a href="mod1919.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1919.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1919.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.06</td>
<td class="s2 cl rt"> 24.67</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1380.html#inst_tag_170293" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1919.html" >dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>227</td><td>56</td><td>24.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>16674</td><td>126</td><td>54</td><td>42.86</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>16845</td><td>101</td><td>2</td><td>1.98</td></tr>
</table>
<pre class="code"><br clear=all>
16673                   begin
16674      1/1          if(!PRESETn)
16675                     begin
16676      1/1              RX_REG0_fsls_no_eop_timeout        &lt;= RX_REG0_fsls_no_eop_timeout_BIT_RESET;
16677      1/1              RX_REG0_fsls_timeout_en            &lt;= RX_REG0_fsls_timeout_en_BIT_RESET;
16678      1/1              RX_REG0_hs_sync_det_bits           &lt;= RX_REG0_hs_sync_det_bits_BIT_RESET;
16679      1/1              RX_REG0_fs_eop_se0_threshold       &lt;= RX_REG0_fs_eop_se0_threshold_BIT_RESET;
16680      1/1              RX_REG0_fs_eop_se0_en              &lt;= RX_REG0_fs_eop_se0_en_BIT_RESET;
16681      1/1              RX_REG1_ls_eop_se0_threshold       &lt;= RX_REG1_ls_eop_se0_threshold_BIT_RESET;
16682      1/1              RX_REG1_ls_eop_se0_en              &lt;= RX_REG1_ls_eop_se0_en_BIT_RESET;
16683      1/1              RX_REG1_fs_no_eop_timeout_en       &lt;= RX_REG1_fs_no_eop_timeout_en_BIT_RESET;
16684      1/1              TX_REG0_unused                     &lt;= TX_REG0_unused_BIT_RESET;
16685      1/1              TX_REG0_fs_preamble_en             &lt;= TX_REG0_fs_preamble_en_BIT_RESET;
16686      1/1              TX_REG0_sof_extension              &lt;= TX_REG0_sof_extension_BIT_RESET;
16687      1/1              TX_REG0_sof_extension_en           &lt;= TX_REG0_sof_extension_en_BIT_RESET;
16688      1/1              TX_REG1_preamble_value             &lt;= TX_REG1_preamble_value_BIT_RESET;
16689      1/1              CDR_REG0_unused                    &lt;= CDR_REG0_unused_BIT_RESET;
16690      1/1              CDR_REG0_pll_clkdiv                &lt;= CDR_REG0_pll_clkdiv_BIT_RESET;
16691      1/1              CDR_REG0_pll_clkdiv_en             &lt;= CDR_REG0_pll_clkdiv_en_BIT_RESET;
16692      1/1              CDR_REG0_squelch_delay             &lt;= CDR_REG0_squelch_delay_BIT_RESET;
16693      1/1              CDR_REG0_squelch_delay_en          &lt;= CDR_REG0_squelch_delay_en_BIT_RESET;
16694      1/1              CDR_REG1_unused                    &lt;= CDR_REG1_unused_BIT_RESET;
16695      1/1              CDR_REG1_calib_comp_out            &lt;= CDR_REG1_calib_comp_out_BIT_RESET;
16696      1/1              CDR_REG1_calib_spc_threshold       &lt;= CDR_REG1_calib_spc_threshold_BIT_RESET;
16697      1/1              CDR_REG1_calib_spc_threshold_en    &lt;= CDR_REG1_calib_spc_threshold_en_BIT_RESET;
16698      1/1              CDR_REG1_calib_iteration           &lt;= CDR_REG1_calib_iteration_BIT_RESET;
16699      1/1              CDR_REG1_dynamic_calib_en          &lt;= CDR_REG1_dynamic_calib_en_BIT_RESET;
16700      1/1              CDR_REG2_unused                    &lt;= CDR_REG2_unused_BIT_RESET;
16701      1/1              CDR_REG2_hsrx_en_del               &lt;= CDR_REG2_hsrx_en_del_BIT_RESET;
16702      1/1              CDR_REG2_hsrx_en_del_en            &lt;= CDR_REG2_hsrx_en_del_en_BIT_RESET;
16703      1/1              CDR_REG2_hsrx_en                   &lt;= CDR_REG2_hsrx_en_BIT_RESET;
16704      1/1              CDR_REG2_hsrx_en_en                &lt;= CDR_REG2_hsrx_en_en_BIT_RESET;
16705      1/1              CDR_REG2_calib_clock               &lt;= CDR_REG2_calib_clock_BIT_RESET;
16706      1/1              CDR_REG2_calib_clock_en            &lt;= CDR_REG2_calib_clock_en_BIT_RESET;
16707      1/1              CDR_REG2_calib_out_en              &lt;= CDR_REG2_calib_out_en_BIT_RESET;
16708      1/1              CDR_REG3_calib_active              &lt;= CDR_REG3_calib_active_BIT_RESET;
16709      1/1              CDR_REG3_calib_done                &lt;= CDR_REG3_calib_done_BIT_RESET;
16710      1/1              CDR_REG3_calib_code                &lt;= CDR_REG3_calib_code_BIT_RESET;
16711      1/1              CDR_REG4_clk_gate_value            &lt;= CDR_REG4_clk_gate_value_BIT_RESET;
16712      1/1              CDR_REG4_clk_gate_en               &lt;= CDR_REG4_clk_gate_en_BIT_RESET;
16713      1/1              CDR_REG4_clk_gate_sq_mask          &lt;= CDR_REG4_clk_gate_sq_mask_BIT_RESET;
16714      1/1              CDR_REG4_latency_threshold         &lt;= CDR_REG4_latency_threshold_BIT_RESET;
16715      1/1              CDR_REG4_latency_threshold_en      &lt;= CDR_REG4_latency_threshold_en_BIT_RESET;
16716      1/1              CDR_REG4_decision_error_en         &lt;= CDR_REG4_decision_error_en_BIT_RESET;
16717      1/1              CDR_REG4_filter_en                 &lt;= CDR_REG4_filter_en_BIT_RESET;
16718      1/1              CDR_REG5_unused                    &lt;= CDR_REG5_unused_BIT_RESET;
16719      1/1              CDR_REG5_sample_5x_en              &lt;= CDR_REG5_sample_5x_en_BIT_RESET;
16720      1/1              CDR_REG5_small_pulse               &lt;= CDR_REG5_small_pulse_BIT_RESET;
16721      1/1              CDR_REG5_small_pulse_en            &lt;= CDR_REG5_small_pulse_en_BIT_RESET;
16722      1/1              CDR_REG6_unused                    &lt;= CDR_REG6_unused_BIT_RESET;
16723      1/1              CDR_REG7_unused                    &lt;= CDR_REG7_unused_BIT_RESET;
16724      1/1              CDR_REG8_unused                    &lt;= CDR_REG8_unused_BIT_RESET;
16725      1/1              DIG_TXRX_UNUSED_REG0_unused        &lt;= DIG_TXRX_UNUSED_REG0_unused_BIT_RESET;
16726      1/1              DIG_TXRX_UNUSED_REG1_unused        &lt;= DIG_TXRX_UNUSED_REG1_unused_BIT_RESET;
16727      1/1              DIG_TXRX_UNUSED_REG2_unused        &lt;= DIG_TXRX_UNUSED_REG2_unused_BIT_RESET;
16728      1/1              DIG_TXRX_UNUSED_REG3_unused        &lt;= DIG_TXRX_UNUSED_REG3_unused_BIT_RESET;
16729                     end
16730                   else  
16731                     begin
16732      <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
16733                       begin  
16734      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
16735                           RX_REG0_REG_OFFSET[7:0]:
16736      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16737      <font color = "red">0/1     ==>              RX_REG0_fsls_no_eop_timeout[2:0] &lt;= PWDATA[7:5];</font>
16738      <font color = "red">0/1     ==>              RX_REG0_fsls_timeout_en    &lt;= PWDATA[4];</font>
16739      <font color = "red">0/1     ==>              RX_REG0_hs_sync_det_bits   &lt;= PWDATA[3];</font>
16740      <font color = "red">0/1     ==>              RX_REG0_fs_eop_se0_threshold[1:0] &lt;= PWDATA[2:1];</font>
16741      <font color = "red">0/1     ==>              RX_REG0_fs_eop_se0_en      &lt;= PWDATA[0];</font>
16742                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16743                           RX_REG1_REG_OFFSET[7:0]:
16744      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16745      <font color = "red">0/1     ==>              RX_REG1_ls_eop_se0_threshold[5:0] &lt;= PWDATA[7:2];</font>
16746      <font color = "red">0/1     ==>              RX_REG1_ls_eop_se0_en      &lt;= PWDATA[1];</font>
16747      <font color = "red">0/1     ==>              RX_REG1_fs_no_eop_timeout_en &lt;= PWDATA[0];</font>
16748                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16749                           TX_REG0_REG_OFFSET[7:0]:
16750      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16751      <font color = "red">0/1     ==>              TX_REG0_unused[3:0]        &lt;= PWDATA[7:4];</font>
16752      <font color = "red">0/1     ==>              TX_REG0_fs_preamble_en     &lt;= PWDATA[3];</font>
16753      <font color = "red">0/1     ==>              TX_REG0_sof_extension[1:0] &lt;= PWDATA[2:1];</font>
16754      <font color = "red">0/1     ==>              TX_REG0_sof_extension_en   &lt;= PWDATA[0];</font>
16755                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16756                           TX_REG1_REG_OFFSET[7:0]:
16757      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16758      <font color = "red">0/1     ==>              TX_REG1_preamble_value[7:0] &lt;= PWDATA[7:0];</font>
16759                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16760                           CDR_REG0_REG_OFFSET[7:0]:
16761      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16762      <font color = "red">0/1     ==>              CDR_REG0_unused[1:0]       &lt;= PWDATA[7:6];</font>
16763      <font color = "red">0/1     ==>              CDR_REG0_pll_clkdiv[1:0]   &lt;= PWDATA[5:4];</font>
16764      <font color = "red">0/1     ==>              CDR_REG0_pll_clkdiv_en     &lt;= PWDATA[3];</font>
16765      <font color = "red">0/1     ==>              CDR_REG0_squelch_delay[1:0] &lt;= PWDATA[2:1];</font>
16766      <font color = "red">0/1     ==>              CDR_REG0_squelch_delay_en  &lt;= PWDATA[0];</font>
16767                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16768                           CDR_REG1_REG_OFFSET[7:0]:
16769      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16770      <font color = "red">0/1     ==>              CDR_REG1_unused            &lt;= PWDATA[7];</font>
16771      <font color = "red">0/1     ==>              CDR_REG1_calib_comp_out    &lt;= PWDATA[6];</font>
16772      <font color = "red">0/1     ==>              CDR_REG1_calib_spc_threshold[2:0] &lt;= PWDATA[5:3];</font>
16773      <font color = "red">0/1     ==>              CDR_REG1_calib_spc_threshold_en &lt;= PWDATA[2];</font>
16774      <font color = "red">0/1     ==>              CDR_REG1_calib_iteration   &lt;= PWDATA[1];</font>
16775      <font color = "red">0/1     ==>              CDR_REG1_dynamic_calib_en  &lt;= PWDATA[0];</font>
16776                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16777                           CDR_REG2_REG_OFFSET[7:0]:
16778      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16779      <font color = "red">0/1     ==>              CDR_REG2_unused            &lt;= PWDATA[7];</font>
16780      <font color = "red">0/1     ==>              CDR_REG2_hsrx_en_del       &lt;= PWDATA[6];</font>
16781      <font color = "red">0/1     ==>              CDR_REG2_hsrx_en_del_en    &lt;= PWDATA[5];</font>
16782      <font color = "red">0/1     ==>              CDR_REG2_hsrx_en           &lt;= PWDATA[4];</font>
16783      <font color = "red">0/1     ==>              CDR_REG2_hsrx_en_en        &lt;= PWDATA[3];</font>
16784      <font color = "red">0/1     ==>              CDR_REG2_calib_clock       &lt;= PWDATA[2];</font>
16785      <font color = "red">0/1     ==>              CDR_REG2_calib_clock_en    &lt;= PWDATA[1];</font>
16786      <font color = "red">0/1     ==>              CDR_REG2_calib_out_en      &lt;= PWDATA[0];</font>
16787                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16788                           CDR_REG3_REG_OFFSET[7:0]:
16789      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16790      <font color = "red">0/1     ==>              CDR_REG3_calib_active      &lt;= PWDATA[7];</font>
16791      <font color = "red">0/1     ==>              CDR_REG3_calib_done        &lt;= PWDATA[6];</font>
16792      <font color = "red">0/1     ==>              CDR_REG3_calib_code[5:0]   &lt;= PWDATA[5:0];</font>
16793                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16794                           CDR_REG4_REG_OFFSET[7:0]:
16795      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16796      <font color = "red">0/1     ==>              CDR_REG4_clk_gate_value    &lt;= PWDATA[7];</font>
16797      <font color = "red">0/1     ==>              CDR_REG4_clk_gate_en       &lt;= PWDATA[6];</font>
16798      <font color = "red">0/1     ==>              CDR_REG4_clk_gate_sq_mask  &lt;= PWDATA[5];</font>
16799      <font color = "red">0/1     ==>              CDR_REG4_latency_threshold[1:0] &lt;= PWDATA[4:3];</font>
16800      <font color = "red">0/1     ==>              CDR_REG4_latency_threshold_en &lt;= PWDATA[2];</font>
16801      <font color = "red">0/1     ==>              CDR_REG4_decision_error_en &lt;= PWDATA[1];</font>
16802      <font color = "red">0/1     ==>              CDR_REG4_filter_en         &lt;= PWDATA[0];</font>
16803                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16804                           CDR_REG5_REG_OFFSET[7:0]:
16805      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16806      <font color = "red">0/1     ==>              CDR_REG5_unused[4:0]       &lt;= PWDATA[7:3];</font>
16807      <font color = "red">0/1     ==>              CDR_REG5_sample_5x_en      &lt;= PWDATA[2];</font>
16808      <font color = "red">0/1     ==>              CDR_REG5_small_pulse       &lt;= PWDATA[1];</font>
16809      <font color = "red">0/1     ==>              CDR_REG5_small_pulse_en    &lt;= PWDATA[0];</font>
16810                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16811                           CDR_REG6_REG_OFFSET[7:0]:
16812      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16813      <font color = "red">0/1     ==>              CDR_REG6_unused[7:0]       &lt;= PWDATA[7:0];</font>
16814                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16815                           CDR_REG7_REG_OFFSET[7:0]:
16816      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16817      <font color = "red">0/1     ==>              CDR_REG7_unused[7:0]       &lt;= PWDATA[7:0];</font>
16818                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16819                           CDR_REG8_REG_OFFSET[7:0]:
16820      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16821      <font color = "red">0/1     ==>              CDR_REG8_unused[7:0]       &lt;= PWDATA[7:0];</font>
16822                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16823                           DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0]:
16824      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16825      <font color = "red">0/1     ==>              DIG_TXRX_UNUSED_REG0_unused[7:0] &lt;= PWDATA[7:0];</font>
16826                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16827                           DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0]:
16828      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16829      <font color = "red">0/1     ==>              DIG_TXRX_UNUSED_REG1_unused[7:0] &lt;= PWDATA[7:0];</font>
16830                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16831                           DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0]:
16832      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16833      <font color = "red">0/1     ==>              DIG_TXRX_UNUSED_REG2_unused[7:0] &lt;= PWDATA[7:0];</font>
16834                             end
                   <font color = "red">==>  MISSING_ELSE</font>
16835                           DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0]:
16836      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
16837      <font color = "red">0/1     ==>              DIG_TXRX_UNUSED_REG3_unused[7:0] &lt;= PWDATA[7:0];</font>
16838                             end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
16839                           endcase
16840                       end  
                   <font color = "red">==>  MISSING_ELSE</font>
16841                     end  
16842                   end  
16843                   always @(*)
16844                   begin
16845      1/1            PRDATA[7:0] = 8'h0;
16846      1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
16847                       begin
16848      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
16849                           RX_REG0_REG_OFFSET[7:0]: begin
16850      <font color = "red">0/1     ==>            PRDATA[7:5] = RX_REG0_fsls_no_eop_timeout[2:0];</font>
16851      <font color = "red">0/1     ==>            PRDATA[4] = RX_REG0_fsls_timeout_en;</font>
16852      <font color = "red">0/1     ==>            PRDATA[3] = RX_REG0_hs_sync_det_bits;</font>
16853      <font color = "red">0/1     ==>            PRDATA[2:1] = RX_REG0_fs_eop_se0_threshold[1:0];</font>
16854      <font color = "red">0/1     ==>            PRDATA[0] = RX_REG0_fs_eop_se0_en;</font>
16855                           end
16856                           RX_REG1_REG_OFFSET[7:0]: begin
16857      <font color = "red">0/1     ==>            PRDATA[7:2] = RX_REG1_ls_eop_se0_threshold[5:0];</font>
16858      <font color = "red">0/1     ==>            PRDATA[1] = RX_REG1_ls_eop_se0_en;</font>
16859      <font color = "red">0/1     ==>            PRDATA[0] = RX_REG1_fs_no_eop_timeout_en;</font>
16860                           end
16861                           TX_REG0_REG_OFFSET[7:0]: begin
16862      <font color = "red">0/1     ==>            PRDATA[7:4] = TX_REG0_unused[3:0];</font>
16863      <font color = "red">0/1     ==>            PRDATA[3] = TX_REG0_fs_preamble_en;</font>
16864      <font color = "red">0/1     ==>            PRDATA[2:1] = TX_REG0_sof_extension[1:0];</font>
16865      <font color = "red">0/1     ==>            PRDATA[0] = TX_REG0_sof_extension_en;</font>
16866                           end
16867                           TX_REG1_REG_OFFSET[7:0]: begin
16868      <font color = "red">0/1     ==>            PRDATA[7:0] = TX_REG1_preamble_value[7:0];</font>
16869                           end
16870                           CDR_REG0_REG_OFFSET[7:0]: begin
16871      <font color = "red">0/1     ==>            PRDATA[7:6] = CDR_REG0_unused[1:0];</font>
16872      <font color = "red">0/1     ==>            PRDATA[5:4] = CDR_REG0_pll_clkdiv[1:0];</font>
16873      <font color = "red">0/1     ==>            PRDATA[3] = CDR_REG0_pll_clkdiv_en;</font>
16874      <font color = "red">0/1     ==>            PRDATA[2:1] = CDR_REG0_squelch_delay[1:0];</font>
16875      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG0_squelch_delay_en;</font>
16876                           end
16877                           CDR_REG1_REG_OFFSET[7:0]: begin
16878      <font color = "red">0/1     ==>            PRDATA[7] = CDR_REG1_unused;</font>
16879      <font color = "red">0/1     ==>            PRDATA[6] = CDR_REG1_calib_comp_out;</font>
16880      <font color = "red">0/1     ==>            PRDATA[5:3] = CDR_REG1_calib_spc_threshold[2:0];</font>
16881      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG1_calib_spc_threshold_en;</font>
16882      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG1_calib_iteration;</font>
16883      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG1_dynamic_calib_en;</font>
16884                           end
16885                           CDR_REG2_REG_OFFSET[7:0]: begin
16886      <font color = "red">0/1     ==>            PRDATA[7] = CDR_REG2_unused;</font>
16887      <font color = "red">0/1     ==>            PRDATA[6] = CDR_REG2_hsrx_en_del;</font>
16888      <font color = "red">0/1     ==>            PRDATA[5] = CDR_REG2_hsrx_en_del_en;</font>
16889      <font color = "red">0/1     ==>            PRDATA[4] = CDR_REG2_hsrx_en;</font>
16890      <font color = "red">0/1     ==>            PRDATA[3] = CDR_REG2_hsrx_en_en;</font>
16891      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG2_calib_clock;</font>
16892      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG2_calib_clock_en;</font>
16893      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG2_calib_out_en;</font>
16894                           end
16895                           CDR_REG3_REG_OFFSET[7:0]: begin
16896      <font color = "red">0/1     ==>            PRDATA[7] = CDR_REG3_calib_active;</font>
16897      <font color = "red">0/1     ==>            PRDATA[6] = CDR_REG3_calib_done;</font>
16898      <font color = "red">0/1     ==>            PRDATA[5:0] = CDR_REG3_calib_code[5:0];</font>
16899                           end
16900                           CDR_REG4_REG_OFFSET[7:0]: begin
16901      <font color = "red">0/1     ==>            PRDATA[7] = CDR_REG4_clk_gate_value;</font>
16902      <font color = "red">0/1     ==>            PRDATA[6] = CDR_REG4_clk_gate_en;</font>
16903      <font color = "red">0/1     ==>            PRDATA[5] = CDR_REG4_clk_gate_sq_mask;</font>
16904      <font color = "red">0/1     ==>            PRDATA[4:3] = CDR_REG4_latency_threshold[1:0];</font>
16905      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG4_latency_threshold_en;</font>
16906      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG4_decision_error_en;</font>
16907      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG4_filter_en;</font>
16908                           end
16909                           CDR_REG5_REG_OFFSET[7:0]: begin
16910      <font color = "red">0/1     ==>            PRDATA[7:3] = CDR_REG5_unused[4:0];</font>
16911      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG5_sample_5x_en;</font>
16912      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG5_small_pulse;</font>
16913      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG5_small_pulse_en;</font>
16914                           end
16915                           CDR_REG6_REG_OFFSET[7:0]: begin
16916      <font color = "red">0/1     ==>            PRDATA[7:0] = CDR_REG6_unused[7:0];</font>
16917                           end
16918                           CDR_REG7_REG_OFFSET[7:0]: begin
16919      <font color = "red">0/1     ==>            PRDATA[7:0] = CDR_REG7_unused[7:0];</font>
16920                           end
16921                           CDR_REG8_REG_OFFSET[7:0]: begin
16922      <font color = "red">0/1     ==>            PRDATA[7:0] = CDR_REG8_unused[7:0];</font>
16923                           end
16924                           RX_REG2_REG_OFFSET[7:0]: begin
16925      <font color = "red">0/1     ==>            PRDATA[7] = RX_REG2_eb_error_IN;</font>
16926      <font color = "red">0/1     ==>            PRDATA[6] = RX_REG2_cdr_error_IN;</font>
16927      <font color = "red">0/1     ==>            PRDATA[5] = RX_REG2_sync_detected_IN;</font>
16928      <font color = "red">0/1     ==>            PRDATA[4] = RX_REG2_eop_detected_IN;</font>
16929      <font color = "red">0/1     ==>            PRDATA[3] = RX_REG2_hs_eop_condition_IN;</font>
16930      <font color = "red">0/1     ==>            PRDATA[2] = RX_REG2_normal_eop_IN;</font>
16931      <font color = "red">0/1     ==>            PRDATA[1] = RX_REG2_alignment_error_IN;</font>
16932      <font color = "red">0/1     ==>            PRDATA[0] = RX_REG2_no_eop_IN;</font>
16933                           end
16934                           RX_REG3_REG_OFFSET[7:0]: begin
16935      <font color = "red">0/1     ==>            PRDATA[7] = RX_REG3_hs_eop_detected_IN;</font>
16936      <font color = "red">0/1     ==>            PRDATA[6] = RX_REG3_se0_validated_IN;</font>
16937      <font color = "red">0/1     ==>            PRDATA[5] = RX_REG3_lsfs_eop_detected_IN;</font>
16938      <font color = "red">0/1     ==>            PRDATA[4] = RX_REG3_bit_unstuff_error_IN;</font>
16939      <font color = "red">0/1     ==>            PRDATA[3:1] = RX_REG3_rx_state_bitunstuff_IN[2:0];</font>
16940      <font color = "red">0/1     ==>            PRDATA[0] = RX_REG3_start_flag_IN;</font>
16941                           end
16942                           RX_REG4_REG_OFFSET[7:0]: begin
16943      <font color = "red">0/1     ==>            PRDATA[7] = RX_REG4_rxactive_reg_IN;</font>
16944      <font color = "red">0/1     ==>            PRDATA[6] = RX_REG4_deassert_rxactive_reg_IN;</font>
16945      <font color = "red">0/1     ==>            PRDATA[5:0] = RX_REG4_unused_IN[5:0];</font>
16946                           end
16947                           RX_REG5_REG_OFFSET[7:0]: begin
16948      <font color = "red">0/1     ==>            PRDATA[7:0] = RX_REG5_sie_cnt_upper_IN[7:0];</font>
16949                           end
16950                           RX_REG6_REG_OFFSET[7:0]: begin
16951      <font color = "red">0/1     ==>            PRDATA[7:0] = RX_REG6_phy_cnt_upper_IN[7:0];</font>
16952                           end
16953                           RX_REG7_REG_OFFSET[7:0]: begin
16954      <font color = "red">0/1     ==>            PRDATA[7:4] = RX_REG7_phy_cnt_lower_IN[3:0];</font>
16955      <font color = "red">0/1     ==>            PRDATA[3:0] = RX_REG7_sie_cnt_lower_IN[3:0];</font>
16956                           end
16957                           TX_REG2_REG_OFFSET[7:0]: begin
16958      <font color = "red">0/1     ==>            PRDATA[7:4] = TX_REG2_tx_hs_state_IN[3:0];</font>
16959      <font color = "red">0/1     ==>            PRDATA[3] = TX_REG2_eop_transmitted_IN;</font>
16960      <font color = "red">0/1     ==>            PRDATA[2] = TX_REG2_hs_bitstuff_en_IN;</font>
16961      <font color = "red">0/1     ==>            PRDATA[1] = TX_REG2_resume_eop_IN;</font>
16962      <font color = "red">0/1     ==>            PRDATA[0] = TX_REG2_remote_wakeup_IN;</font>
16963                           end
16964                           TX_REG3_REG_OFFSET[7:0]: begin
16965      <font color = "red">0/1     ==>            PRDATA[7:4] = TX_REG3_tx_lsfs_state_IN[3:0];</font>
16966      <font color = "red">0/1     ==>            PRDATA[3:1] = TX_REG3_pd_state_IN[2:0];</font>
16967      <font color = "red">0/1     ==>            PRDATA[0] = TX_REG3_preamble_sent_IN;</font>
16968                           end
16969                           TX_REG4_REG_OFFSET[7:0]: begin
16970      <font color = "red">0/1     ==>            PRDATA[7:2] = TX_REG4_unused_IN[5:0];</font>
16971      <font color = "red">0/1     ==>            PRDATA[1] = TX_REG4_lsfs_bitstuff_en_IN;</font>
16972      <font color = "red">0/1     ==>            PRDATA[0] = TX_REG4_ls_keep_alive_IN;</font>
16973                           end
16974                           CDR_REG9_REG_OFFSET[7:0]: begin
16975      <font color = "red">0/1     ==>            PRDATA[7:3] = CDR_REG9_UNUSED_IN[4:0];</font>
16976      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG9_i_ana_comp_out_IN;</font>
16977      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG9_sampler_calib_done_IN;</font>
16978      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG9_ana_calib_active_IN;</font>
16979                           end
16980                           CDR_REG10_REG_OFFSET[7:0]: begin
16981      <font color = "red">0/1     ==>            PRDATA[7:6] = CDR_REG10_unused_IN[1:0];</font>
16982      <font color = "red">0/1     ==>            PRDATA[5:0] = CDR_REG10_calib_code_IN[5:0];</font>
16983                           end
16984                           CDR_REG11_REG_OFFSET[7:0]: begin
16985      <font color = "red">0/1     ==>            PRDATA[7:4] = CDR_REG11_small_pulse_IN[3:0];</font>
16986      <font color = "red">0/1     ==>            PRDATA[3] = CDR_REG11_o_hsrx_rec_dicision_error_IN;</font>
16987      <font color = "red">0/1     ==>            PRDATA[2] = CDR_REG11_o_ana_clk_gate_IN;</font>
16988      <font color = "red">0/1     ==>            PRDATA[1] = CDR_REG11_receive_start_IN;</font>
16989      <font color = "red">0/1     ==>            PRDATA[0] = CDR_REG11_i_ana_ted_squelch_IN;</font>
16990                           end
16991                           CDR_RE12_REG_OFFSET[7:0]: begin
16992      <font color = "red">0/1     ==>            PRDATA[7:0] = CDR_RE12_unused_IN[7:0];</font>
16993                           end
16994                           DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0]: begin
16995      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_TXRX_UNUSED_REG0_unused[7:0];</font>
16996                           end
16997                           DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0]: begin
16998      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_TXRX_UNUSED_REG1_unused[7:0];</font>
16999                           end
17000                           DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0]: begin
17001      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_TXRX_UNUSED_REG2_unused[7:0];</font>
17002                           end
17003                           DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0]: begin
17004      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_TXRX_UNUSED_REG3_unused[7:0];</font>
17005                           end
17006                          default:
17007      <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
17008                         endcase
17009                       end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1919.html" >dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16732
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16846
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1919.html" >dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">105</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">538</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">105</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG0_fsls_no_eop_timeout_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG0_fsls_timeout_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG0_hs_sync_det_bits_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG0_fs_eop_se0_threshold_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG0_fs_eop_se0_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG1_ls_eop_se0_threshold_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG1_ls_eop_se0_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG1_fs_no_eop_timeout_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_REG0_unused_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_REG0_fs_preamble_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_REG0_sof_extension_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_REG0_sof_extension_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_REG1_preamble_value_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG0_unused_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG0_pll_clkdiv_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG0_pll_clkdiv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG0_squelch_delay_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG0_squelch_delay_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_calib_comp_out_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_calib_spc_threshold_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_calib_spc_threshold_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_calib_iteration_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG1_dynamic_calib_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_hsrx_en_del_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_hsrx_en_del_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_hsrx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_hsrx_en_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_calib_clock_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_calib_clock_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG2_calib_out_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG3_calib_active_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG3_calib_done_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG3_calib_code_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_clk_gate_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_clk_gate_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_clk_gate_sq_mask_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_latency_threshold_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_latency_threshold_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_decision_error_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG4_filter_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG5_unused_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG5_sample_5x_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG5_small_pulse_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG5_small_pulse_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG6_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG7_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CDR_REG8_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_REG2_eb_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_cdr_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_sync_detected_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_eop_detected_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_hs_eop_condition_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_normal_eop_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_alignment_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG2_no_eop_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_hs_eop_detected_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_se0_validated_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_lsfs_eop_detected_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_bit_unstuff_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_rx_state_bitunstuff_IN[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG3_start_flag_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG4_rxactive_reg_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG4_deassert_rxactive_reg_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG4_unused_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG5_sie_cnt_upper_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG6_phy_cnt_upper_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG7_phy_cnt_lower_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_REG7_sie_cnt_lower_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG2_tx_hs_state_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG2_eop_transmitted_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG2_hs_bitstuff_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG2_resume_eop_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG2_remote_wakeup_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG3_tx_lsfs_state_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG3_pd_state_IN[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG3_preamble_sent_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG4_unused_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG4_lsfs_bitstuff_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_REG4_ls_keep_alive_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG9_UNUSED_IN[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG9_i_ana_comp_out_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG9_sampler_calib_done_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG9_ana_calib_active_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG10_unused_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG10_calib_code_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG11_small_pulse_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG11_o_hsrx_rec_dicision_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG11_o_ana_clk_gate_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG11_receive_start_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_REG11_i_ana_ted_squelch_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CDR_RE12_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DIG_TXRX_UNUSED_REG0_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_TXRX_UNUSED_REG1_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_TXRX_UNUSED_REG2_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_TXRX_UNUSED_REG3_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1919.html" >dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">16674</td>
<td class="rt">37</td>
<td class="rt">1</td>
<td class="rt">2.70  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">16846</td>
<td class="rt">32</td>
<td class="rt">1</td>
<td class="rt">3.12  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16674      if(!PRESETn)
           <font color = "red">-1-</font>  
16675        begin
16676          RX_REG0_fsls_no_eop_timeout        <= RX_REG0_fsls_no_eop_timeout_BIT_RESET;
           <font color = "green">    ==></font>
16677          RX_REG0_fsls_timeout_en            <= RX_REG0_fsls_timeout_en_BIT_RESET;
16678          RX_REG0_hs_sync_det_bits           <= RX_REG0_hs_sync_det_bits_BIT_RESET;
16679          RX_REG0_fs_eop_se0_threshold       <= RX_REG0_fs_eop_se0_threshold_BIT_RESET;
16680          RX_REG0_fs_eop_se0_en              <= RX_REG0_fs_eop_se0_en_BIT_RESET;
16681          RX_REG1_ls_eop_se0_threshold       <= RX_REG1_ls_eop_se0_threshold_BIT_RESET;
16682          RX_REG1_ls_eop_se0_en              <= RX_REG1_ls_eop_se0_en_BIT_RESET;
16683          RX_REG1_fs_no_eop_timeout_en       <= RX_REG1_fs_no_eop_timeout_en_BIT_RESET;
16684          TX_REG0_unused                     <= TX_REG0_unused_BIT_RESET;
16685          TX_REG0_fs_preamble_en             <= TX_REG0_fs_preamble_en_BIT_RESET;
16686          TX_REG0_sof_extension              <= TX_REG0_sof_extension_BIT_RESET;
16687          TX_REG0_sof_extension_en           <= TX_REG0_sof_extension_en_BIT_RESET;
16688          TX_REG1_preamble_value             <= TX_REG1_preamble_value_BIT_RESET;
16689          CDR_REG0_unused                    <= CDR_REG0_unused_BIT_RESET;
16690          CDR_REG0_pll_clkdiv                <= CDR_REG0_pll_clkdiv_BIT_RESET;
16691          CDR_REG0_pll_clkdiv_en             <= CDR_REG0_pll_clkdiv_en_BIT_RESET;
16692          CDR_REG0_squelch_delay             <= CDR_REG0_squelch_delay_BIT_RESET;
16693          CDR_REG0_squelch_delay_en          <= CDR_REG0_squelch_delay_en_BIT_RESET;
16694          CDR_REG1_unused                    <= CDR_REG1_unused_BIT_RESET;
16695          CDR_REG1_calib_comp_out            <= CDR_REG1_calib_comp_out_BIT_RESET;
16696          CDR_REG1_calib_spc_threshold       <= CDR_REG1_calib_spc_threshold_BIT_RESET;
16697          CDR_REG1_calib_spc_threshold_en    <= CDR_REG1_calib_spc_threshold_en_BIT_RESET;
16698          CDR_REG1_calib_iteration           <= CDR_REG1_calib_iteration_BIT_RESET;
16699          CDR_REG1_dynamic_calib_en          <= CDR_REG1_dynamic_calib_en_BIT_RESET;
16700          CDR_REG2_unused                    <= CDR_REG2_unused_BIT_RESET;
16701          CDR_REG2_hsrx_en_del               <= CDR_REG2_hsrx_en_del_BIT_RESET;
16702          CDR_REG2_hsrx_en_del_en            <= CDR_REG2_hsrx_en_del_en_BIT_RESET;
16703          CDR_REG2_hsrx_en                   <= CDR_REG2_hsrx_en_BIT_RESET;
16704          CDR_REG2_hsrx_en_en                <= CDR_REG2_hsrx_en_en_BIT_RESET;
16705          CDR_REG2_calib_clock               <= CDR_REG2_calib_clock_BIT_RESET;
16706          CDR_REG2_calib_clock_en            <= CDR_REG2_calib_clock_en_BIT_RESET;
16707          CDR_REG2_calib_out_en              <= CDR_REG2_calib_out_en_BIT_RESET;
16708          CDR_REG3_calib_active              <= CDR_REG3_calib_active_BIT_RESET;
16709          CDR_REG3_calib_done                <= CDR_REG3_calib_done_BIT_RESET;
16710          CDR_REG3_calib_code                <= CDR_REG3_calib_code_BIT_RESET;
16711          CDR_REG4_clk_gate_value            <= CDR_REG4_clk_gate_value_BIT_RESET;
16712          CDR_REG4_clk_gate_en               <= CDR_REG4_clk_gate_en_BIT_RESET;
16713          CDR_REG4_clk_gate_sq_mask          <= CDR_REG4_clk_gate_sq_mask_BIT_RESET;
16714          CDR_REG4_latency_threshold         <= CDR_REG4_latency_threshold_BIT_RESET;
16715          CDR_REG4_latency_threshold_en      <= CDR_REG4_latency_threshold_en_BIT_RESET;
16716          CDR_REG4_decision_error_en         <= CDR_REG4_decision_error_en_BIT_RESET;
16717          CDR_REG4_filter_en                 <= CDR_REG4_filter_en_BIT_RESET;
16718          CDR_REG5_unused                    <= CDR_REG5_unused_BIT_RESET;
16719          CDR_REG5_sample_5x_en              <= CDR_REG5_sample_5x_en_BIT_RESET;
16720          CDR_REG5_small_pulse               <= CDR_REG5_small_pulse_BIT_RESET;
16721          CDR_REG5_small_pulse_en            <= CDR_REG5_small_pulse_en_BIT_RESET;
16722          CDR_REG6_unused                    <= CDR_REG6_unused_BIT_RESET;
16723          CDR_REG7_unused                    <= CDR_REG7_unused_BIT_RESET;
16724          CDR_REG8_unused                    <= CDR_REG8_unused_BIT_RESET;
16725          DIG_TXRX_UNUSED_REG0_unused        <= DIG_TXRX_UNUSED_REG0_unused_BIT_RESET;
16726          DIG_TXRX_UNUSED_REG1_unused        <= DIG_TXRX_UNUSED_REG1_unused_BIT_RESET;
16727          DIG_TXRX_UNUSED_REG2_unused        <= DIG_TXRX_UNUSED_REG2_unused_BIT_RESET;
16728          DIG_TXRX_UNUSED_REG3_unused        <= DIG_TXRX_UNUSED_REG3_unused_BIT_RESET;
16729        end
16730      else  
16731        begin
16732          if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
16733          begin  
16734            case (PADDR[7:0])
                 <font color = "red">-3-</font>  
16735              RX_REG0_REG_OFFSET[7:0]:
16736                if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
16737                  RX_REG0_fsls_no_eop_timeout[2:0] <= PWDATA[7:5];
           <font color = "red">            ==></font>
16738                  RX_REG0_fsls_timeout_en    <= PWDATA[4];
16739                  RX_REG0_hs_sync_det_bits   <= PWDATA[3];
16740                  RX_REG0_fs_eop_se0_threshold[1:0] <= PWDATA[2:1];
16741                  RX_REG0_fs_eop_se0_en      <= PWDATA[0];
16742                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16743              RX_REG1_REG_OFFSET[7:0]:
16744                if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
16745                  RX_REG1_ls_eop_se0_threshold[5:0] <= PWDATA[7:2];
           <font color = "red">            ==></font>
16746                  RX_REG1_ls_eop_se0_en      <= PWDATA[1];
16747                  RX_REG1_fs_no_eop_timeout_en <= PWDATA[0];
16748                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16749              TX_REG0_REG_OFFSET[7:0]:
16750                if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
16751                  TX_REG0_unused[3:0]        <= PWDATA[7:4];
           <font color = "red">            ==></font>
16752                  TX_REG0_fs_preamble_en     <= PWDATA[3];
16753                  TX_REG0_sof_extension[1:0] <= PWDATA[2:1];
16754                  TX_REG0_sof_extension_en   <= PWDATA[0];
16755                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16756              TX_REG1_REG_OFFSET[7:0]:
16757                if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
16758                  TX_REG1_preamble_value[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
16759                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16760              CDR_REG0_REG_OFFSET[7:0]:
16761                if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
16762                  CDR_REG0_unused[1:0]       <= PWDATA[7:6];
           <font color = "red">            ==></font>
16763                  CDR_REG0_pll_clkdiv[1:0]   <= PWDATA[5:4];
16764                  CDR_REG0_pll_clkdiv_en     <= PWDATA[3];
16765                  CDR_REG0_squelch_delay[1:0] <= PWDATA[2:1];
16766                  CDR_REG0_squelch_delay_en  <= PWDATA[0];
16767                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16768              CDR_REG1_REG_OFFSET[7:0]:
16769                if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
16770                  CDR_REG1_unused            <= PWDATA[7];
           <font color = "red">            ==></font>
16771                  CDR_REG1_calib_comp_out    <= PWDATA[6];
16772                  CDR_REG1_calib_spc_threshold[2:0] <= PWDATA[5:3];
16773                  CDR_REG1_calib_spc_threshold_en <= PWDATA[2];
16774                  CDR_REG1_calib_iteration   <= PWDATA[1];
16775                  CDR_REG1_dynamic_calib_en  <= PWDATA[0];
16776                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16777              CDR_REG2_REG_OFFSET[7:0]:
16778                if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
16779                  CDR_REG2_unused            <= PWDATA[7];
           <font color = "red">            ==></font>
16780                  CDR_REG2_hsrx_en_del       <= PWDATA[6];
16781                  CDR_REG2_hsrx_en_del_en    <= PWDATA[5];
16782                  CDR_REG2_hsrx_en           <= PWDATA[4];
16783                  CDR_REG2_hsrx_en_en        <= PWDATA[3];
16784                  CDR_REG2_calib_clock       <= PWDATA[2];
16785                  CDR_REG2_calib_clock_en    <= PWDATA[1];
16786                  CDR_REG2_calib_out_en      <= PWDATA[0];
16787                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16788              CDR_REG3_REG_OFFSET[7:0]:
16789                if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
16790                  CDR_REG3_calib_active      <= PWDATA[7];
           <font color = "red">            ==></font>
16791                  CDR_REG3_calib_done        <= PWDATA[6];
16792                  CDR_REG3_calib_code[5:0]   <= PWDATA[5:0];
16793                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16794              CDR_REG4_REG_OFFSET[7:0]:
16795                if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
16796                  CDR_REG4_clk_gate_value    <= PWDATA[7];
           <font color = "red">            ==></font>
16797                  CDR_REG4_clk_gate_en       <= PWDATA[6];
16798                  CDR_REG4_clk_gate_sq_mask  <= PWDATA[5];
16799                  CDR_REG4_latency_threshold[1:0] <= PWDATA[4:3];
16800                  CDR_REG4_latency_threshold_en <= PWDATA[2];
16801                  CDR_REG4_decision_error_en <= PWDATA[1];
16802                  CDR_REG4_filter_en         <= PWDATA[0];
16803                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16804              CDR_REG5_REG_OFFSET[7:0]:
16805                if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
16806                  CDR_REG5_unused[4:0]       <= PWDATA[7:3];
           <font color = "red">            ==></font>
16807                  CDR_REG5_sample_5x_en      <= PWDATA[2];
16808                  CDR_REG5_small_pulse       <= PWDATA[1];
16809                  CDR_REG5_small_pulse_en    <= PWDATA[0];
16810                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16811              CDR_REG6_REG_OFFSET[7:0]:
16812                if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
16813                  CDR_REG6_unused[7:0]       <= PWDATA[7:0];
           <font color = "red">            ==></font>
16814                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16815              CDR_REG7_REG_OFFSET[7:0]:
16816                if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
16817                  CDR_REG7_unused[7:0]       <= PWDATA[7:0];
           <font color = "red">            ==></font>
16818                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16819              CDR_REG8_REG_OFFSET[7:0]:
16820                if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
16821                  CDR_REG8_unused[7:0]       <= PWDATA[7:0];
           <font color = "red">            ==></font>
16822                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16823              DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0]:
16824                if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
16825                  DIG_TXRX_UNUSED_REG0_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
16826                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16827              DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0]:
16828                if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
16829                  DIG_TXRX_UNUSED_REG1_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
16830                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16831              DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0]:
16832                if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
16833                  DIG_TXRX_UNUSED_REG2_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
16834                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
16835              DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0]:
16836                if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
16837                  DIG_TXRX_UNUSED_REG3_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
16838                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
16839              endcase
16840          end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>RX_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>RX_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>RX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>RX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TX_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TX_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CDR_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16846          if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
16847          begin
16848            case (PADDR[7:0])
                 <font color = "red">-2-</font>  
16849              RX_REG0_REG_OFFSET[7:0]: begin
16850                PRDATA[7:5] = RX_REG0_fsls_no_eop_timeout[2:0];
           <font color = "red">          ==></font>
16851                PRDATA[4] = RX_REG0_fsls_timeout_en;
16852                PRDATA[3] = RX_REG0_hs_sync_det_bits;
16853                PRDATA[2:1] = RX_REG0_fs_eop_se0_threshold[1:0];
16854                PRDATA[0] = RX_REG0_fs_eop_se0_en;
16855              end
16856              RX_REG1_REG_OFFSET[7:0]: begin
16857                PRDATA[7:2] = RX_REG1_ls_eop_se0_threshold[5:0];
           <font color = "red">          ==></font>
16858                PRDATA[1] = RX_REG1_ls_eop_se0_en;
16859                PRDATA[0] = RX_REG1_fs_no_eop_timeout_en;
16860              end
16861              TX_REG0_REG_OFFSET[7:0]: begin
16862                PRDATA[7:4] = TX_REG0_unused[3:0];
           <font color = "red">          ==></font>
16863                PRDATA[3] = TX_REG0_fs_preamble_en;
16864                PRDATA[2:1] = TX_REG0_sof_extension[1:0];
16865                PRDATA[0] = TX_REG0_sof_extension_en;
16866              end
16867              TX_REG1_REG_OFFSET[7:0]: begin
16868                PRDATA[7:0] = TX_REG1_preamble_value[7:0];
           <font color = "red">          ==></font>
16869              end
16870              CDR_REG0_REG_OFFSET[7:0]: begin
16871                PRDATA[7:6] = CDR_REG0_unused[1:0];
           <font color = "red">          ==></font>
16872                PRDATA[5:4] = CDR_REG0_pll_clkdiv[1:0];
16873                PRDATA[3] = CDR_REG0_pll_clkdiv_en;
16874                PRDATA[2:1] = CDR_REG0_squelch_delay[1:0];
16875                PRDATA[0] = CDR_REG0_squelch_delay_en;
16876              end
16877              CDR_REG1_REG_OFFSET[7:0]: begin
16878                PRDATA[7] = CDR_REG1_unused;
           <font color = "red">          ==></font>
16879                PRDATA[6] = CDR_REG1_calib_comp_out;
16880                PRDATA[5:3] = CDR_REG1_calib_spc_threshold[2:0];
16881                PRDATA[2] = CDR_REG1_calib_spc_threshold_en;
16882                PRDATA[1] = CDR_REG1_calib_iteration;
16883                PRDATA[0] = CDR_REG1_dynamic_calib_en;
16884              end
16885              CDR_REG2_REG_OFFSET[7:0]: begin
16886                PRDATA[7] = CDR_REG2_unused;
           <font color = "red">          ==></font>
16887                PRDATA[6] = CDR_REG2_hsrx_en_del;
16888                PRDATA[5] = CDR_REG2_hsrx_en_del_en;
16889                PRDATA[4] = CDR_REG2_hsrx_en;
16890                PRDATA[3] = CDR_REG2_hsrx_en_en;
16891                PRDATA[2] = CDR_REG2_calib_clock;
16892                PRDATA[1] = CDR_REG2_calib_clock_en;
16893                PRDATA[0] = CDR_REG2_calib_out_en;
16894              end
16895              CDR_REG3_REG_OFFSET[7:0]: begin
16896                PRDATA[7] = CDR_REG3_calib_active;
           <font color = "red">          ==></font>
16897                PRDATA[6] = CDR_REG3_calib_done;
16898                PRDATA[5:0] = CDR_REG3_calib_code[5:0];
16899              end
16900              CDR_REG4_REG_OFFSET[7:0]: begin
16901                PRDATA[7] = CDR_REG4_clk_gate_value;
           <font color = "red">          ==></font>
16902                PRDATA[6] = CDR_REG4_clk_gate_en;
16903                PRDATA[5] = CDR_REG4_clk_gate_sq_mask;
16904                PRDATA[4:3] = CDR_REG4_latency_threshold[1:0];
16905                PRDATA[2] = CDR_REG4_latency_threshold_en;
16906                PRDATA[1] = CDR_REG4_decision_error_en;
16907                PRDATA[0] = CDR_REG4_filter_en;
16908              end
16909              CDR_REG5_REG_OFFSET[7:0]: begin
16910                PRDATA[7:3] = CDR_REG5_unused[4:0];
           <font color = "red">          ==></font>
16911                PRDATA[2] = CDR_REG5_sample_5x_en;
16912                PRDATA[1] = CDR_REG5_small_pulse;
16913                PRDATA[0] = CDR_REG5_small_pulse_en;
16914              end
16915              CDR_REG6_REG_OFFSET[7:0]: begin
16916                PRDATA[7:0] = CDR_REG6_unused[7:0];
           <font color = "red">          ==></font>
16917              end
16918              CDR_REG7_REG_OFFSET[7:0]: begin
16919                PRDATA[7:0] = CDR_REG7_unused[7:0];
           <font color = "red">          ==></font>
16920              end
16921              CDR_REG8_REG_OFFSET[7:0]: begin
16922                PRDATA[7:0] = CDR_REG8_unused[7:0];
           <font color = "red">          ==></font>
16923              end
16924              RX_REG2_REG_OFFSET[7:0]: begin
16925                PRDATA[7] = RX_REG2_eb_error_IN;
           <font color = "red">          ==></font>
16926                PRDATA[6] = RX_REG2_cdr_error_IN;
16927                PRDATA[5] = RX_REG2_sync_detected_IN;
16928                PRDATA[4] = RX_REG2_eop_detected_IN;
16929                PRDATA[3] = RX_REG2_hs_eop_condition_IN;
16930                PRDATA[2] = RX_REG2_normal_eop_IN;
16931                PRDATA[1] = RX_REG2_alignment_error_IN;
16932                PRDATA[0] = RX_REG2_no_eop_IN;
16933              end
16934              RX_REG3_REG_OFFSET[7:0]: begin
16935                PRDATA[7] = RX_REG3_hs_eop_detected_IN;
           <font color = "red">          ==></font>
16936                PRDATA[6] = RX_REG3_se0_validated_IN;
16937                PRDATA[5] = RX_REG3_lsfs_eop_detected_IN;
16938                PRDATA[4] = RX_REG3_bit_unstuff_error_IN;
16939                PRDATA[3:1] = RX_REG3_rx_state_bitunstuff_IN[2:0];
16940                PRDATA[0] = RX_REG3_start_flag_IN;
16941              end
16942              RX_REG4_REG_OFFSET[7:0]: begin
16943                PRDATA[7] = RX_REG4_rxactive_reg_IN;
           <font color = "red">          ==></font>
16944                PRDATA[6] = RX_REG4_deassert_rxactive_reg_IN;
16945                PRDATA[5:0] = RX_REG4_unused_IN[5:0];
16946              end
16947              RX_REG5_REG_OFFSET[7:0]: begin
16948                PRDATA[7:0] = RX_REG5_sie_cnt_upper_IN[7:0];
           <font color = "red">          ==></font>
16949              end
16950              RX_REG6_REG_OFFSET[7:0]: begin
16951                PRDATA[7:0] = RX_REG6_phy_cnt_upper_IN[7:0];
           <font color = "red">          ==></font>
16952              end
16953              RX_REG7_REG_OFFSET[7:0]: begin
16954                PRDATA[7:4] = RX_REG7_phy_cnt_lower_IN[3:0];
           <font color = "red">          ==></font>
16955                PRDATA[3:0] = RX_REG7_sie_cnt_lower_IN[3:0];
16956              end
16957              TX_REG2_REG_OFFSET[7:0]: begin
16958                PRDATA[7:4] = TX_REG2_tx_hs_state_IN[3:0];
           <font color = "red">          ==></font>
16959                PRDATA[3] = TX_REG2_eop_transmitted_IN;
16960                PRDATA[2] = TX_REG2_hs_bitstuff_en_IN;
16961                PRDATA[1] = TX_REG2_resume_eop_IN;
16962                PRDATA[0] = TX_REG2_remote_wakeup_IN;
16963              end
16964              TX_REG3_REG_OFFSET[7:0]: begin
16965                PRDATA[7:4] = TX_REG3_tx_lsfs_state_IN[3:0];
           <font color = "red">          ==></font>
16966                PRDATA[3:1] = TX_REG3_pd_state_IN[2:0];
16967                PRDATA[0] = TX_REG3_preamble_sent_IN;
16968              end
16969              TX_REG4_REG_OFFSET[7:0]: begin
16970                PRDATA[7:2] = TX_REG4_unused_IN[5:0];
           <font color = "red">          ==></font>
16971                PRDATA[1] = TX_REG4_lsfs_bitstuff_en_IN;
16972                PRDATA[0] = TX_REG4_ls_keep_alive_IN;
16973              end
16974              CDR_REG9_REG_OFFSET[7:0]: begin
16975                PRDATA[7:3] = CDR_REG9_UNUSED_IN[4:0];
           <font color = "red">          ==></font>
16976                PRDATA[2] = CDR_REG9_i_ana_comp_out_IN;
16977                PRDATA[1] = CDR_REG9_sampler_calib_done_IN;
16978                PRDATA[0] = CDR_REG9_ana_calib_active_IN;
16979              end
16980              CDR_REG10_REG_OFFSET[7:0]: begin
16981                PRDATA[7:6] = CDR_REG10_unused_IN[1:0];
           <font color = "red">          ==></font>
16982                PRDATA[5:0] = CDR_REG10_calib_code_IN[5:0];
16983              end
16984              CDR_REG11_REG_OFFSET[7:0]: begin
16985                PRDATA[7:4] = CDR_REG11_small_pulse_IN[3:0];
           <font color = "red">          ==></font>
16986                PRDATA[3] = CDR_REG11_o_hsrx_rec_dicision_error_IN;
16987                PRDATA[2] = CDR_REG11_o_ana_clk_gate_IN;
16988                PRDATA[1] = CDR_REG11_receive_start_IN;
16989                PRDATA[0] = CDR_REG11_i_ana_ted_squelch_IN;
16990              end
16991              CDR_RE12_REG_OFFSET[7:0]: begin
16992                PRDATA[7:0] = CDR_RE12_unused_IN[7:0];
           <font color = "red">          ==></font>
16993              end
16994              DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0]: begin
16995                PRDATA[7:0] = DIG_TXRX_UNUSED_REG0_unused[7:0];
           <font color = "red">          ==></font>
16996              end
16997              DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0]: begin
16998                PRDATA[7:0] = DIG_TXRX_UNUSED_REG1_unused[7:0];
           <font color = "red">          ==></font>
16999              end
17000              DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0]: begin
17001                PRDATA[7:0] = DIG_TXRX_UNUSED_REG2_unused[7:0];
           <font color = "red">          ==></font>
17002              end
17003              DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0]: begin
17004                PRDATA[7:0] = DIG_TXRX_UNUSED_REG3_unused[7:0];
           <font color = "red">          ==></font>
17005              end
17006             default:
17007                PRDATA = 8'h0;
           <font color = "red">          ==></font>
17008            endcase
17009          end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TX_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TX_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RX_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TX_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TX_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TX_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG9_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG10_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_REG11_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CDR_RE12_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_TXRX_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_231127">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dig_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
