{
  "R32_DMA_INTFR": {
    "name": "R32_DMA_INTFR",
    "address": "0x40020000",
    "info": "DMA interrupt status",
    "reset_value": "register",
    "bits_fields": "[]"
  },
  "R32_DMA_INTFCR": {
    "name": "R32_DMA_INTFCR",
    "address": "0x00000000",
    "info": "0x40020004 DMA interrupt flag clear",
    "reset_value": "register",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR1": {
    "name": "R32_DMA_CFGR1",
    "address": "0x00000000",
    "info": "0x40020008 DMA channel 1 configuration",
    "reset_value": "register",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR1": {
    "name": "R32_DMA_CNTR1",
    "address": "0x00000000",
    "info": "0x4002000C DMA channel 1 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR1": {
    "name": "R32_DMA_PADDR1",
    "address": "0x40020010",
    "info": "DMA channel 1 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR1": {
    "name": "R32_DMA_MADDR1",
    "address": "0x40020014",
    "info": "DMA channel 1 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR2": {
    "name": "R32_DMA_CFGR2",
    "address": "0x4002001C",
    "info": "DMA channel 2 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR2": {
    "name": "R32_DMA_CNTR2",
    "address": "0x40020020",
    "info": "DMA channel 2 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR2": {
    "name": "R32_DMA_PADDR2",
    "address": "0x40020024",
    "info": "DMA channel 2 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR2": {
    "name": "R32_DMA_MADDR2",
    "address": "0x40020028",
    "info": "DMA channel 2 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR3": {
    "name": "R32_DMA_CFGR3",
    "address": "0x40020030",
    "info": "DMA channel 3 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR3": {
    "name": "R32_DMA_CNTR3",
    "address": "0x40020034",
    "info": "DMA channel 3 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR3": {
    "name": "R32_DMA_PADDR3",
    "address": "0x40020038",
    "info": "DMA channel 3 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR3": {
    "name": "R32_DMA_MADDR3",
    "address": "0x4002003C",
    "info": "DMA channel 3 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR4": {
    "name": "R32_DMA_CFGR4",
    "address": "0x40020044",
    "info": "DMA channel 4 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR4": {
    "name": "R32_DMA_CNTR4",
    "address": "0x40020048",
    "info": "DMA channel 4 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR4": {
    "name": "R32_DMA_PADDR4",
    "address": "0x4002004C",
    "info": "DMA channel 4 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR4": {
    "name": "R32_DMA_MADDR4",
    "address": "0x40020050",
    "info": "DMA channel 4 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR5": {
    "name": "R32_DMA_CFGR5",
    "address": "0x40020058",
    "info": "DMA channel 5 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR5": {
    "name": "R32_DMA_CNTR5",
    "address": "0x4002005C",
    "info": "DMA channel 5 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR5": {
    "name": "R32_DMA_PADDR5",
    "address": "0x40020060",
    "info": "DMA channel 5 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR5": {
    "name": "R32_DMA_MADDR5",
    "address": "0x40020064",
    "info": "DMA channel 5 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR6": {
    "name": "R32_DMA_CFGR6",
    "address": "0x4002006C",
    "info": "DMA channel 6 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR6": {
    "name": "R32_DMA_CNTR6",
    "address": "0x40020070",
    "info": "DMA channel 6 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR6": {
    "name": "R32_DMA_PADDR6",
    "address": "0x40020074",
    "info": "DMA channel 6 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR6": {
    "name": "R32_DMA_MADDR6",
    "address": "0x40020078",
    "info": "DMA channel 6 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CFGR7": {
    "name": "R32_DMA_CFGR7",
    "address": "0x40020080",
    "info": "DMA channel 7 configuration register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_CNTR7": {
    "name": "R32_DMA_CNTR7",
    "address": "0x40020084",
    "info": "DMA channel 7 number of data register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_PADDR7": {
    "name": "R32_DMA_PADDR7",
    "address": "0x40020088",
    "info": "DMA channel 7 peripheral address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_DMA_MADDR7": {
    "name": "R32_DMA_MADDR7",
    "address": "0x4002008C",
    "info": "DMA channel 7 memory address register",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  }
}