`timescale 1ns/1ns
module with_nand_not_TB ();
	reg aa=1,bb=1,cc=1,dd=1;
	wire ww;
	with_nand_not wnn(aa,bb,cc,dd,ww);
	initial begin
	#100 aa=0;
	#100 bb=0;
	#100 cc=0;
	#100 dd=0;
	#100 cc=0;
	#100 cc=0;
	#50 $stop;
	end
endmodule
