m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Intel_Verilog_software
vALU
!s110 1753116666
!i10b 1
!s100 [@[EDdU<iehMK=>=eklNl1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IH:ngK>J`CP8c;=>WZXP;=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU
w1753026965
8C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/ALU.v
FC:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/ALU.v
!i122 1
L0 1 42
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1753116666.000000
!s107 C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/ALU.v|
!s90 -reportprogress|300|-work|work|C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/ALU.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@a@l@u
vtestbench_ALU
!s110 1753116667
!i10b 1
!s100 GRYB2D><E5<ID@gj9z[kW2
R0
IjQMmoo2]57:a_0f1NFn<k3
R1
R2
w1753116638
8C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/testbench.v
FC:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/testbench.v
!i122 2
L0 3 53
R3
r1
!s85 0
31
!s108 1753116667.000000
!s107 C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/testbench.v|
!s90 -reportprogress|300|-work|work|C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_6/ALU/testbench.v|
!i113 1
R4
R5
ntestbench_@a@l@u
