Running: E:\tool\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/DigTeleProject/digteleclass/class001/tb_isim_beh.exe -prj E:/DigTeleProject/digteleclass/class001/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/DigTeleProject/digteleclass/class001/top.v" into library work
Analyzing Verilog file "E:/DigTeleProject/digteleclass/class001/tb.v" into library work
Analyzing Verilog file "E:/tool/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159252 KB
Fuse CPU Usage: 281 ms
Compiling module top
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/DigTeleProject/digteleclass/class001/tb_isim_beh.exe
Fuse Memory Usage: 166776 KB
Fuse CPU Usage: 311 ms
