

================================================================
== Vitis HLS Report for 'au_merge_Pipeline_VITIS_LOOP_176_1'
================================================================
* Date:           Wed Sep  3 20:05:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_176_1  |        0|  1073741831|        10|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 13 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln194_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln194" [src/spmm_device_fpga.cpp:183]   --->   Operation 16 'read' 'zext_ln194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_3"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i16 %i_3" [src/spmm_device_fpga.cpp:176]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3_cast1 = zext i16 %i" [src/spmm_device_fpga.cpp:176]   --->   Operation 20 'zext' 'i_3_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%icmp_ln176 = icmp_ult  i30 %i_3_cast1, i30 %zext_ln194_read" [src/spmm_device_fpga.cpp:176]   --->   Operation 22 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln176 = add i16 %i, i16 1" [src/spmm_device_fpga.cpp:176]   --->   Operation 24 'add' 'add_ln176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %if.end19.loopexit51.exitStub, void %for.inc.i12.split" [src/spmm_device_fpga.cpp:176]   --->   Operation 25 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_3_cast4 = zext i16 %i" [src/spmm_device_fpga.cpp:176]   --->   Operation 26 'zext' 'i_3_cast4' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %i_3_cast4" [src/spmm_device_fpga.cpp:177]   --->   Operation 27 'getelementptr' 'AU0_addr' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 28 'load' 'AU0_load' <Predicate = (icmp_ln176)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AU1_addr = getelementptr i32 %AU1, i64 0, i64 %i_3_cast4" [src/spmm_device_fpga.cpp:178]   --->   Operation 29 'getelementptr' 'AU1_addr' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%AU1_load = load i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 30 'load' 'AU1_load' <Predicate = (icmp_ln176)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln176 = store i16 %add_ln176, i16 %i_3" [src/spmm_device_fpga.cpp:176]   --->   Operation 31 'store' 'store_ln176' <Predicate = (icmp_ln176)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 32 [1/1] (1.19ns)   --->   "%streamA38_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamA38" [src/spmm_device_fpga.cpp:177]   --->   Operation 32 'read' 'streamA38_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_2 : Operation 33 [1/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 33 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%streamB39_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamB39" [src/spmm_device_fpga.cpp:178]   --->   Operation 34 'read' 'streamB39_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%AU1_load = load i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 35 'load' 'AU1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln177 = bitcast i32 %streamA38_read" [src/spmm_device_fpga.cpp:177]   --->   Operation 36 'bitcast' 'bitcast_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 37 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln178 = bitcast i32 %streamB39_read" [src/spmm_device_fpga.cpp:178]   --->   Operation 38 'bitcast' 'bitcast_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 39 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 40 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [6/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 41 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [5/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 42 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [5/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 43 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 44 [4/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 44 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [4/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 45 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 46 [3/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 46 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [3/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 47 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 48 [2/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 48 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [2/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 49 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 50 [1/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 50 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 51 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/spmm_device_fpga.cpp:176]   --->   Operation 52 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln177 = store i32 %add_i9, i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 53 'store' 'store_ln177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_10 : Operation 54 [1/1] (1.24ns)   --->   "%store_ln178 = store i32 %add4_i, i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 54 'store' 'store_ln178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc.i12" [src/spmm_device_fpga.cpp:176]   --->   Operation 55 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:176) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('AU0_addr', src/spmm_device_fpga.cpp:177) [25]  (0 ns)
	'load' operation ('AU0_load', src/spmm_device_fpga.cpp:177) on array 'AU0' [26]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('AU0_load', src/spmm_device_fpga.cpp:177) on array 'AU0' [26]  (1.25 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i9', src/spmm_device_fpga.cpp:177) [27]  (2.34 ns)

 <State 10>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln177', src/spmm_device_fpga.cpp:177) of variable 'add_i9', src/spmm_device_fpga.cpp:177 on array 'AU0' [28]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
