=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 56 --> 2 (28 --> 1, 28 --> 1 )
[LOG] Average clause size reduction: 14 --> 0.5 (14 --> 0.5, 14 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 44 --> 2 (22 --> 1, 22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5, 11 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 283 --> 4 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1 )
[LOG] Average clause size reduction: 35.375 --> 0.5 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 219 --> 4 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1 )
[LOG] Average clause size reduction: 27.375 --> 0.5 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 682 --> 6 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1 )
[LOG] Average clause size reduction: 56.8333 --> 0.5 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 526 --> 6 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 43.8333 --> 0.5 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/1 sec (0/1 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253 --> 8 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 78.3125 --> 0.5 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 965 --> 8 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 60.3125 --> 0.5 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1996 --> 10 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1 )
[LOG] Average clause size reduction: 99.8 --> 0.5 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1536 --> 10 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1 )
[LOG] Average clause size reduction: 76.8 --> 0.5 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2911 --> 12 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1 )
[LOG] Average clause size reduction: 121.292 --> 0.5 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2239 --> 12 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1 )
[LOG] Average clause size reduction: 93.2917 --> 0.5 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3998 --> 14 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1 )
[LOG] Average clause size reduction: 142.786 --> 0.5 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3074 --> 14 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1 )
[LOG] Average clause size reduction: 109.786 --> 0.5 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5257 --> 16 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 164.281 --> 0.5 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4041 --> 16 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1 )
[LOG] Average clause size reduction: 126.281 --> 0.5 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6688 --> 18 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1 )
[LOG] Average clause size reduction: 185.778 --> 0.5 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5140 --> 18 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1 )
[LOG] Average clause size reduction: 142.778 --> 0.5 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8291 --> 20 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1 )
[LOG] Average clause size reduction: 207.275 --> 0.5 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6371 --> 20 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1 )
[LOG] Average clause size reduction: 159.275 --> 0.5 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.77 sec (Real time) / 1.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.24 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.76 sec (Real time) / 6.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.37 sec (Real time) / 4.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1172.53 sec (Real time) / 1164.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1909.95 sec (Real time) / 1899.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9966.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.17 sec (Real time) / 2.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9969.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1046.82 sec (Real time) / 1040.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9971.51 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 3.83 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.81/4 sec (0.39/0 sec, 1.55/2 sec, 0.42/0 sec, 1.19/1 sec, 0.15/1 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.35/4 sec (0.02/0.02 sec, 1.54/1.54 sec, 0.41/0.41 sec, 1.18/1.18 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.36/0 sec (0.36/0.36 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.83 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.02 sec (Real time) / 3.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 5.02 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.01/5 sec (0.28/0 sec, 2.37/3 sec, 0.84/1 sec, 1.25/1 sec, 0.16/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.67/5 sec (0.03/0.03 sec, 2.35/2.35 sec, 0.83/0.83 sec, 1.24/1.24 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 5.02 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.22 sec (Real time) / 5.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 3.93 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.91/4 sec (0.28/1 sec, 1.64/1 sec, 0.46/1 sec, 1.27/1 sec, 0.15/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.64/3 sec (0.05/0.05 sec, 1.64/1.64 sec, 0.45/0.45 sec, 1.27/1.27 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.22/1 sec (0.22/0.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.93 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.14 sec (Real time) / 4.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 3.53 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.51/3 sec (0.23/0 sec, 1.53/1 sec, 0.39/1 sec, 1.14/1 sec, 0.14/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.2/3 sec (0.01/0.01 sec, 1.52/1.52 sec, 0.38/0.38 sec, 1.13/1.13 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.53 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.70 sec (Real time) / 3.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 262.49 sec CPU time.
[LOG] Relation determinization time: 263 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 261.92/262 sec (13.84/14 sec, 113.78/114 sec, 86.9/87 sec, 21.37/21 sec, 9.94/10 sec, 3.09/3 sec, 1.84/1 sec, 2.5/3 sec, 1.43/1 sec, 1.26/2 sec, 1.21/1 sec, 1.2/1 sec, 1.19/1 sec, 1.18/2 sec, 1.19/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 247.57/244 sec (2.24/2.24 sec, 113.6/113.6 sec, 86.69/86.69 sec, 21.16/21.16 sec, 9.73/9.73 sec, 2.93/2.93 sec, 1.63/1.63 sec, 2.31/2.31 sec, 1.24/1.24 sec, 1.06/1.06 sec, 1.02/1.02 sec, 1.01/1.01 sec, 0.99/0.99 sec, 0.98/0.98 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 10.76/13 sec (10.76/10.76 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 262.49 sec CPU time.
[LOG] Overall execution time: 263 sec real time.
Synthesis time: 262.78 sec (Real time) / 260.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 290.8 sec CPU time.
[LOG] Relation determinization time: 291 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 290.12/290 sec (14.01/14 sec, 121.84/122 sec, 86.59/87 sec, 21.21/21 sec, 25.89/26 sec, 6.62/7 sec, 2.58/2 sec, 2.69/3 sec, 1.48/1 sec, 1.28/1 sec, 1.23/1 sec, 1.2/1 sec, 1.14/2 sec, 1.18/1 sec, 1.18/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 275.56/278 sec (2.19/2.19 sec, 121.64/121.64 sec, 86.37/86.37 sec, 21.01/21.01 sec, 25.67/25.67 sec, 6.42/6.42 sec, 2.43/2.43 sec, 2.49/2.49 sec, 1.28/1.28 sec, 1.08/1.08 sec, 1.03/1.03 sec, 1/1 sec, 0.99/0.99 sec, 0.98/0.98 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 10.73/8 sec (10.73/10.73 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 290.8 sec CPU time.
[LOG] Overall execution time: 291 sec real time.
Synthesis time: 291.02 sec (Real time) / 288.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 277.3 sec CPU time.
[LOG] Relation determinization time: 278 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 276.69/278 sec (13.77/14 sec, 121.02/121 sec, 92.26/93 sec, 23.93/24 sec, 9.45/9 sec, 3.13/3 sec, 1.91/2 sec, 2.52/3 sec, 1.44/1 sec, 1.27/1 sec, 1.23/2 sec, 1.21/1 sec, 1.19/1 sec, 1.18/1 sec, 1.18/2 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 262.42/264 sec (2.36/2.36 sec, 120.81/120.81 sec, 92.03/92.03 sec, 23.72/23.72 sec, 9.26/9.26 sec, 2.93/2.93 sec, 1.71/1.71 sec, 2.32/2.32 sec, 1.24/1.24 sec, 1.07/1.07 sec, 1.02/1.02 sec, 1/1 sec, 0.99/0.99 sec, 0.98/0.98 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 10.35/9 sec (10.35/10.35 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 277.3 sec CPU time.
[LOG] Overall execution time: 278 sec real time.
Synthesis time: 277.51 sec (Real time) / 274.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 262.01 sec CPU time.
[LOG] Relation determinization time: 262 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 261.32/261 sec (12.1/12 sec, 114.46/115 sec, 85.87/86 sec, 21.51/21 sec, 10.49/11 sec, 3.21/3 sec, 1.92/2 sec, 2.59/2 sec, 1.51/1 sec, 1.34/1 sec, 1.3/2 sec, 1.27/1 sec, 1.25/1 sec, 1.25/2 sec, 1.25/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 248.04/250 sec (2.13/2.13 sec, 114.26/114.26 sec, 85.67/85.67 sec, 21.26/21.26 sec, 10.25/10.25 sec, 2.97/2.97 sec, 1.67/1.67 sec, 2.35/2.35 sec, 1.26/1.26 sec, 1.11/1.11 sec, 1.06/1.06 sec, 1.02/1.02 sec, 1.01/1.01 sec, 1.01/1.01 sec, 1.01/1.01 sec )
[LOG] Total clause minimization time: 8.91/8 sec (8.91/8.91 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 262.01 sec CPU time.
[LOG] Overall execution time: 262 sec real time.
Synthesis time: 262.24 sec (Real time) / 259.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1653.54 sec CPU time.
[LOG] Relation determinization time: 1654 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1647.35/1644 sec (198.33/199 sec, 557.89/558 sec, 272.31/272 sec, 171.55/171 sec, 128.86/129 sec, 68.42/68 sec, 36.21/36 sec, 26.91/27 sec, 23.61/23 sec, 23.62/23 sec, 21.86/21 sec, 21.07/21 sec, 20.73/21 sec, 20.02/20 sec, 19.18/19 sec, 19.19/19 sec, 17.59/17 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1494.57/1511 sec (56.57/56.57 sec, 556.92/556.92 sec, 271.55/271.55 sec, 170.82/170.82 sec, 128.15/128.15 sec, 67.74/67.74 sec, 35.53/35.53 sec, 26.25/26.25 sec, 22.89/22.89 sec, 22.96/22.96 sec, 21.18/21.18 sec, 20.41/20.41 sec, 20.06/20.06 sec, 19.35/19.35 sec, 18.56/18.56 sec, 18.59/18.59 sec, 17.04/17.04 sec )
[LOG] Total clause minimization time: 109.07/105 sec (109.07/109.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1653.54 sec CPU time.
[LOG] Overall execution time: 1654 sec real time.
Synthesis time: 1653.74 sec (Real time) / 1609.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2045.81 sec CPU time.
[LOG] Relation determinization time: 2046 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2040.26/2040 sec (160.72/161 sec, 1118.43/1118 sec, 213.97/214 sec, 147.77/148 sec, 115.3/115 sec, 46.93/47 sec, 32.75/33 sec, 24.81/25 sec, 22.3/22 sec, 22.04/22 sec, 20.33/20 sec, 19.79/20 sec, 19.37/19 sec, 19.1/19 sec, 18.95/19 sec, 18.84/19 sec, 18.86/19 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1915.53/1918 sec (46.09/46.09 sec, 1117.54/1117.54 sec, 213.25/213.25 sec, 147.16/147.16 sec, 114.68/114.68 sec, 46.31/46.31 sec, 32.14/32.14 sec, 24.19/24.19 sec, 21.71/21.71 sec, 21.44/21.44 sec, 19.73/19.73 sec, 19.17/19.17 sec, 18.76/18.76 sec, 18.5/18.5 sec, 18.35/18.35 sec, 18.24/18.24 sec, 18.27/18.27 sec )
[LOG] Total clause minimization time: 88.4/96 sec (88.4/88.4 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2045.81 sec CPU time.
[LOG] Overall execution time: 2046 sec real time.
Synthesis time: 2046.01 sec (Real time) / 2008.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9488.08 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9489.60 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9408.29 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 7827.98 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 7402.23 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 7230.45 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 4 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 0.5 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1079 --> 8 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1 )
[LOG] Average clause size reduction: 67.4375 --> 0.5 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2289 --> 10 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1 )
[LOG] Average clause size reduction: 114.45 --> 0.5 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4046 --> 12 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1 )
[LOG] Average clause size reduction: 168.583 --> 0.5 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6646 --> 14 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1 )
[LOG] Average clause size reduction: 237.357 --> 0.5 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.74 sec (Real time) / 1.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.27 sec (Real time) / 7.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 10007 --> 16 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1 )
[LOG] Average clause size reduction: 312.719 --> 0.5 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.14 sec (Real time) / 10.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.81 sec (Real time) / 53.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23/1 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14075 --> 18 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1 )
[LOG] Average clause size reduction: 390.972 --> 0.5 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 75.97 sec (Real time) / 74.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1033.00 sec (Real time) / 1033.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.21/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19847 --> 20 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1 )
[LOG] Average clause size reduction: 496.175 --> 0.5 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 159.41 sec (Real time) / 156.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3147.40 sec (Real time) / 3147.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.3/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 25118 --> 22 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1 )
[LOG] Average clause size reduction: 570.864 --> 0.5 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 0.59 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.58/1 sec (0.02/1 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.45/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 33953 --> 24 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1 )
[LOG] Average clause size reduction: 707.354 --> 0.5 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5 )
[LOG] Overall execution time: 0.59 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 0.72 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.71/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.51/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40523 --> 26 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1 )
[LOG] Average clause size reduction: 779.288 --> 0.5 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5 )
[LOG] Overall execution time: 0.72 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.01 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.99/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/1 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.71/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 52981 --> 28 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1 )
[LOG] Average clause size reduction: 946.089 --> 0.5 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5 )
[LOG] Overall execution time: 1.02 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.69 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 1.14 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.12/1 sec (0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.78/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61519 --> 30 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1 )
[LOG] Average clause size reduction: 1025.32 --> 0.5 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5 )
[LOG] Overall execution time: 1.15 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.89 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 1.49 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.46/1 sec (0.03/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.03/1 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 80051 --> 32 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1 )
[LOG] Average clause size reduction: 1250.8 --> 0.5 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5 )
[LOG] Overall execution time: 1.51 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.36 sec (Real time) / 2.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.1/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.08/0 sec (0.08/0.08 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.09/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/1 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.42 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52/1 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.6 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.26/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.8 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.7/1 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 0.84 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.59 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 175 AND gates.
[LOG] Size after ABC: 146 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.57/1 sec (0.09/0 sec, 0.14/0 sec, 0.12/0 sec, 0.01/0 sec, 0.14/1 sec, 0.07/0 sec )
[LOG] Nr of iterations: 55 (14, 22, 5, 2, 9, 3 )
[LOG] Total clause computation time: 0.53/1 sec (0.08/0.08 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6055 --> 109 (1794 --> 28, 2604 --> 53, 440 --> 8, 157 --> 0, 856 --> 16, 204 --> 4 )
[LOG] Average clause size reduction: 110.091 --> 1.98182 (128.143 --> 2, 118.364 --> 2.40909, 88 --> 1.6, 78.5 --> 0, 95.1111 --> 1.77778, 68 --> 1.33333 )
[LOG] Overall execution time: 0.59 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 312 5 21 1 282
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.21 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 223 new AND gates.
[LOG] Size before ABC: 248 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.15/2 sec (0.31/1 sec, 0.16/0 sec, 0.15/0 sec, 0.18/0 sec, 0.04/0 sec, 0.27/1 sec, 0.04/0 sec )
[LOG] Nr of iterations: 72 (18, 12, 9, 5, 5, 21, 2 )
[LOG] Total clause computation time: 0.7/1 sec (0.22/0.22 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0.44/1 sec (0.09/0.09 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0/0 sec )
[LOG] Total clause size reduction: 9758 --> 161 (3009 --> 49, 1793 --> 28, 1160 --> 26, 568 --> 9, 524 --> 5, 2580 --> 43, 124 --> 1 )
[LOG] Average clause size reduction: 135.528 --> 2.23611 (167.167 --> 2.72222, 149.417 --> 2.33333, 128.889 --> 2.88889, 113.6 --> 1.8, 104.8 --> 1, 122.857 --> 2.04762, 62 --> 0.5 )
[LOG] Overall execution time: 1.21 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.43 sec (Real time) / 1.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 428 6 24 1 392
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 7.61 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 397 new AND gates.
[LOG] Size before ABC: 466 AND gates.
[LOG] Size after ABC: 395 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.47/7 sec (0.34/0 sec, 0.68/1 sec, 0.5/1 sec, 1.57/1 sec, 0.39/0 sec, 1.41/2 sec, 1.49/1 sec, 0.96/1 sec, 0.13/0 sec )
[LOG] Nr of iterations: 120 (30, 23, 9, 8, 6, 6, 7, 29, 2 )
[LOG] Total clause computation time: 3.15/3 sec (0.14/0.14 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.55/0.55 sec, 0.15/0.15 sec, 1.39/1.39 sec, 0.15/0.15 sec, 0.32/0.32 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 4.27/3 sec (0.19/0.19 sec, 0.5/0.5 sec, 0.34/0.34 sec, 1.02/1.02 sec, 0.23/0.23 sec, 0.02/0.02 sec, 1.33/1.33 sec, 0.64/0.64 sec, 0/0 sec )
[LOG] Total clause size reduction: 19862 --> 351 (6264 --> 107, 4444 --> 77, 1432 --> 22, 1141 --> 13, 770 --> 9, 735 --> 11, 876 --> 24, 4060 --> 87, 140 --> 1 )
[LOG] Average clause size reduction: 165.517 --> 2.925 (208.8 --> 3.56667, 193.217 --> 3.34783, 159.111 --> 2.44444, 142.625 --> 1.625, 128.333 --> 1.5, 122.5 --> 1.83333, 125.143 --> 3.42857, 140 --> 3, 70 --> 0.5 )
[LOG] Overall execution time: 7.61 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.88 sec (Real time) / 7.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.00 sec (Real time) / 1.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 640 7 27 1 599
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 17.3 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 503 new AND gates.
[LOG] Size before ABC: 589 AND gates.
[LOG] Size after ABC: 503 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.9/17 sec (1.09/2 sec, 1.44/1 sec, 1.16/1 sec, 1.69/2 sec, 1.11/1 sec, 3.09/3 sec, 2.61/3 sec, 2.58/2 sec, 1.63/2 sec, 0.5/0 sec )
[LOG] Nr of iterations: 149 (31, 29, 10, 11, 5, 6, 15, 13, 25, 4 )
[LOG] Total clause computation time: 9.69/9 sec (0.67/0.67 sec, 0.96/0.96 sec, 0.51/0.51 sec, 1.65/1.65 sec, 1.1/1.1 sec, 0.48/0.48 sec, 2.59/2.59 sec, 0.52/0.52 sec, 0.71/0.71 sec, 0.5/0.5 sec )
[LOG] Total clause minimization time: 7.11/8 sec (0.41/0.41 sec, 0.47/0.47 sec, 0.64/0.64 sec, 0.03/0.03 sec, 0.01/0.01 sec, 2.6/2.6 sec, 0.01/0.01 sec, 2.05/2.05 sec, 0.89/0.89 sec, 0/0 sec )
[LOG] Total clause size reduction: 29259 --> 452 (7890 --> 101, 6916 --> 116, 1917 --> 12, 2010 --> 19, 848 --> 8, 935 --> 7, 2338 --> 66, 1992 --> 41, 3936 --> 76, 477 --> 6 )
[LOG] Average clause size reduction: 196.369 --> 3.03356 (254.516 --> 3.25806, 238.483 --> 4, 191.7 --> 1.2, 182.727 --> 1.72727, 169.6 --> 1.6, 155.833 --> 1.16667, 155.867 --> 4.4, 153.231 --> 3.15385, 157.44 --> 3.04, 119.25 --> 1.5 )
[LOG] Overall execution time: 17.3 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.57 sec (Real time) / 17.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.81 sec (Real time) / 2.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 793 8 30 1 745
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 46.84 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 878 new AND gates.
[LOG] Size before ABC: 1105 AND gates.
[LOG] Size after ABC: 878 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.06/46 sec (0.95/1 sec, 0.89/1 sec, 5.3/6 sec, 2.29/2 sec, 2.51/2 sec, 3.52/4 sec, 3.79/4 sec, 2.18/2 sec, 2.67/3 sec, 9/9 sec, 4.4/4 sec, 8.56/8 sec )
[LOG] Nr of iterations: 263 (7, 9, 37, 10, 9, 16, 10, 35, 38, 57, 26, 9 )
[LOG] Total clause computation time: 13.09/15 sec (0.91/0.91 sec, 0.87/0.87 sec, 1.11/1.11 sec, 1/1 sec, 0.96/0.96 sec, 1.55/1.55 sec, 1.1/1.1 sec, 1.32/1.32 sec, 0.91/0.91 sec, 0.92/0.92 sec, 1.23/1.23 sec, 1.21/1.21 sec )
[LOG] Total clause minimization time: 32.83/31 sec (0.02/0.02 sec, 0.02/0.02 sec, 4.17/4.17 sec, 1.28/1.28 sec, 1.54/1.54 sec, 1.96/1.96 sec, 2.68/2.68 sec, 0.85/0.85 sec, 1.75/1.75 sec, 8.06/8.06 sec, 3.16/3.16 sec, 7.34/7.34 sec )
[LOG] Total clause size reduction: 54537 --> 947 (1968 --> 14, 2488 --> 22, 9612 --> 140, 2268 --> 25, 1976 --> 13, 3480 --> 31, 1998 --> 19, 7242 --> 139, 7437 --> 157, 10136 --> 310, 4500 --> 59, 1432 --> 18 )
[LOG] Average clause size reduction: 207.365 --> 3.60076 (281.143 --> 2, 276.444 --> 2.44444, 259.784 --> 3.78378, 226.8 --> 2.5, 219.556 --> 1.44444, 217.5 --> 1.9375, 199.8 --> 1.9, 206.914 --> 3.97143, 195.711 --> 4.13158, 177.825 --> 5.4386, 173.077 --> 2.26923, 159.111 --> 2 )
[LOG] Overall execution time: 46.84 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 47.17 sec (Real time) / 46.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.86 sec (Real time) / 5.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1216 9 33 1 1162
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 60.99 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 1012 new AND gates.
[LOG] Size before ABC: 1251 AND gates.
[LOG] Size after ABC: 1011 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 59.85/60 sec (1.29/1 sec, 1.4/2 sec, 2.91/3 sec, 5.35/5 sec, 5.38/6 sec, 3.04/3 sec, 4.66/4 sec, 4.02/4 sec, 4.85/5 sec, 4.17/4 sec, 12.6/13 sec, 4.61/4 sec, 5.57/6 sec )
[LOG] Nr of iterations: 278 (8, 3, 28, 12, 17, 5, 12, 10, 47, 36, 37, 54, 9 )
[LOG] Total clause computation time: 23.36/24 sec (1.23/1.23 sec, 1.39/1.39 sec, 1.33/1.33 sec, 2.07/2.07 sec, 1.9/1.9 sec, 1.56/1.56 sec, 1.53/1.53 sec, 1.61/1.61 sec, 1.77/1.77 sec, 1.7/1.7 sec, 1.4/1.4 sec, 1.97/1.97 sec, 3.9/3.9 sec )
[LOG] Total clause minimization time: 36.28/36 sec (0.05/0.05 sec, 0/0 sec, 1.57/1.57 sec, 3.26/3.26 sec, 3.44/3.44 sec, 1.47/1.47 sec, 3.12/3.12 sec, 2.4/2.4 sec, 3.06/3.06 sec, 2.45/2.45 sec, 11.18/11.18 sec, 2.62/2.62 sec, 1.66/1.66 sec )
[LOG] Total clause size reduction: 62991 --> 1093 (2597 --> 14, 700 --> 4, 7911 --> 88, 3113 --> 27, 4304 --> 38, 1020 --> 6, 2662 --> 25, 2304 --> 14, 11592 --> 197, 8330 --> 207, 6876 --> 197, 10070 --> 252, 1512 --> 24 )
[LOG] Average clause size reduction: 226.586 --> 3.93165 (324.625 --> 1.75, 233.333 --> 1.33333, 282.536 --> 3.14286, 259.417 --> 2.25, 253.176 --> 2.23529, 204 --> 1.2, 221.833 --> 2.08333, 230.4 --> 1.4, 246.638 --> 4.19149, 231.389 --> 5.75, 185.838 --> 5.32432, 186.481 --> 4.66667, 168 --> 2.66667 )
[LOG] Overall execution time: 60.99 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.37 sec (Real time) / 60.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.61 sec (Real time) / 8.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1392 10 35 1 1335
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 66.06 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 1508 new AND gates.
[LOG] Size before ABC: 1871 AND gates.
[LOG] Size after ABC: 1506 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.6/65 sec (1.99/2 sec, 1.81/2 sec, 3.66/3 sec, 4.37/5 sec, 2.92/3 sec, 3.77/3 sec, 6.14/7 sec, 2.55/2 sec, 4.75/5 sec, 4.42/4 sec, 5.15/5 sec, 5.16/6 sec, 7.33/7 sec, 10.58/11 sec )
[LOG] Nr of iterations: 373 (2, 2, 53, 10, 5, 14, 15, 10, 39, 15, 46, 87, 63, 12 )
[LOG] Total clause computation time: 32.85/32 sec (1.98/1.98 sec, 1.8/1.8 sec, 1.9/1.9 sec, 1.62/1.62 sec, 1.66/1.66 sec, 1.68/1.68 sec, 1.58/1.58 sec, 1.54/1.54 sec, 2.46/2.46 sec, 1.59/1.59 sec, 2.02/2.02 sec, 3.86/3.86 sec, 4.79/4.79 sec, 4.37/4.37 sec )
[LOG] Total clause minimization time: 31.52/33 sec (0/0 sec, 0/0 sec, 1.75/1.75 sec, 2.73/2.73 sec, 1.24/1.24 sec, 2.07/2.07 sec, 4.54/4.54 sec, 1/1 sec, 2.26/2.26 sec, 2.82/2.82 sec, 3.11/3.11 sec, 1.28/1.28 sec, 2.52/2.52 sec, 6.2/6.2 sec )
[LOG] Total clause size reduction: 89066 --> 1685 (413 --> 2, 388 --> 1, 16692 --> 292, 2799 --> 17, 1216 --> 6, 3913 --> 29, 3892 --> 26, 2277 --> 16, 10982 --> 136, 3402 --> 22, 9945 --> 298, 17974 --> 488, 12896 --> 320, 2277 --> 32 )
[LOG] Average clause size reduction: 238.783 --> 4.51743 (206.5 --> 1, 194 --> 0.5, 314.943 --> 5.50943, 279.9 --> 1.7, 243.2 --> 1.2, 279.5 --> 2.07143, 259.467 --> 1.73333, 227.7 --> 1.6, 281.59 --> 3.48718, 226.8 --> 1.46667, 216.196 --> 6.47826, 206.598 --> 5.6092, 204.698 --> 5.07937, 189.75 --> 2.66667 )
[LOG] Overall execution time: 66.07 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.50 sec (Real time) / 65.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.93 sec (Real time) / 12.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1929 11 37 1 1869
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 171.02 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 1476 new AND gates.
[LOG] Size before ABC: 1743 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.35/166 sec (7.52/8 sec, 7.73/8 sec, 12.53/12 sec, 7.38/7 sec, 9.37/10 sec, 7.14/7 sec, 8.19/8 sec, 16.18/16 sec, 10.64/11 sec, 7.38/7 sec, 11.37/12 sec, 13.86/14 sec, 14.33/14 sec, 14.7/15 sec, 17.03/17 sec )
[LOG] Nr of iterations: 350 (4, 6, 46, 6, 9, 6, 9, 14, 28, 6, 27, 18, 105, 38, 28 )
[LOG] Total clause computation time: 102.77/105 sec (7.2/7.2 sec, 7.61/7.61 sec, 6.2/6.2 sec, 5.8/5.8 sec, 7.7/7.7 sec, 5.04/5.04 sec, 5.11/5.11 sec, 4.92/4.92 sec, 6.86/6.86 sec, 4.76/4.76 sec, 6.78/6.78 sec, 6.98/6.98 sec, 7.77/7.77 sec, 10.53/10.53 sec, 9.51/9.51 sec )
[LOG] Total clause minimization time: 61.87/61 sec (0.29/0.29 sec, 0.08/0.08 sec, 6.28/6.28 sec, 1.54/1.54 sec, 1.63/1.63 sec, 2.07/2.07 sec, 3.04/3.04 sec, 11.22/11.22 sec, 3.75/3.75 sec, 2.58/2.58 sec, 4.55/4.55 sec, 6.82/6.82 sec, 6.46/6.46 sec, 4.09/4.09 sec, 7.47/7.47 sec )
[LOG] Total clause size reduction: 96425 --> 1523 (1389 --> 3, 2170 --> 13, 16515 --> 265, 1775 --> 8, 2824 --> 13, 1630 --> 7, 2584 --> 14, 3991 --> 21, 9612 --> 139, 1410 --> 7, 8918 --> 112, 4386 --> 73, 24336 --> 648, 8621 --> 131, 6264 --> 69 )
[LOG] Average clause size reduction: 275.5 --> 4.35143 (347.25 --> 0.75, 361.667 --> 2.16667, 359.022 --> 5.76087, 295.833 --> 1.33333, 313.778 --> 1.44444, 271.667 --> 1.16667, 287.111 --> 1.55556, 285.071 --> 1.5, 343.286 --> 4.96429, 235 --> 1.16667, 330.296 --> 4.14815, 243.667 --> 4.05556, 231.771 --> 6.17143, 226.868 --> 3.44737, 223.714 --> 2.46429 )
[LOG] Overall execution time: 171.03 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 171.46 sec (Real time) / 168.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.03 sec (Real time) / 7.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1949 12 40 1 1882
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 97.63 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 1677 new AND gates.
[LOG] Size before ABC: 2109 AND gates.
[LOG] Size after ABC: 1677 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 95.73/96 sec (2.08/2 sec, 2.06/2 sec, 3.79/4 sec, 3.88/4 sec, 2.87/2 sec, 3.77/4 sec, 2.77/3 sec, 3.4/3 sec, 5.19/6 sec, 3.42/3 sec, 5.87/6 sec, 4/4 sec, 4.25/4 sec, 14.19/14 sec, 11.45/12 sec, 11.17/11 sec, 11.57/12 sec )
[LOG] Nr of iterations: 445 (7, 6, 45, 12, 4, 28, 12, 6, 60, 23, 55, 8, 17, 72, 42, 33, 15 )
[LOG] Total clause computation time: 51.83/51 sec (2.03/2.03 sec, 2.01/2.01 sec, 2.18/2.18 sec, 2.5/2.5 sec, 2.12/2.12 sec, 2.78/2.78 sec, 2.05/2.05 sec, 2.73/2.73 sec, 2.45/2.45 sec, 2.99/2.99 sec, 3.06/3.06 sec, 3.2/3.2 sec, 3.69/3.69 sec, 5.72/5.72 sec, 4.64/4.64 sec, 4.03/4.03 sec, 3.65/3.65 sec )
[LOG] Total clause minimization time: 43.45/44 sec (0.03/0.03 sec, 0.03/0.03 sec, 1.59/1.59 sec, 1.37/1.37 sec, 0.73/0.73 sec, 0.96/0.96 sec, 0.7/0.7 sec, 0.65/0.65 sec, 2.71/2.71 sec, 0.41/0.41 sec, 2.75/2.75 sec, 0.78/0.78 sec, 0.54/0.54 sec, 8.41/8.41 sec, 6.78/6.78 sec, 7.12/7.12 sec, 7.89/7.89 sec )
[LOG] Total clause size reduction: 138727 --> 1859 (3156 --> 12, 2465 --> 9, 18744 --> 146, 4488 --> 21, 1206 --> 5, 10422 --> 53, 4070 --> 24, 1755 --> 10, 21122 --> 340, 7392 --> 46, 17388 --> 435, 2128 --> 12, 4880 --> 30, 17821 --> 410, 10250 --> 173, 7968 --> 102, 3472 --> 31 )
[LOG] Average clause size reduction: 311.746 --> 4.17753 (450.857 --> 1.71429, 410.833 --> 1.5, 416.533 --> 3.24444, 374 --> 1.75, 301.5 --> 1.25, 372.214 --> 1.89286, 339.167 --> 2, 292.5 --> 1.66667, 352.033 --> 5.66667, 321.391 --> 2, 316.145 --> 7.90909, 266 --> 1.5, 287.059 --> 1.76471, 247.514 --> 5.69444, 244.048 --> 4.11905, 241.455 --> 3.09091, 231.467 --> 2.06667 )
[LOG] Overall execution time: 97.63 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 98.14 sec (Real time) / 95.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.12 sec (Real time) / 17.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2213 13 43 1 2140
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 139.25 sec CPU time.
[LOG] Relation determinization time: 140 sec real time.
[LOG] Final circuit size: 2084 new AND gates.
[LOG] Size before ABC: 2530 AND gates.
[LOG] Size after ABC: 2083 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 136.83/136 sec (3.22/3 sec, 3.13/3 sec, 4.03/4 sec, 3.72/4 sec, 5.91/6 sec, 5/5 sec, 3.89/3 sec, 4.68/5 sec, 8.12/8 sec, 4.95/5 sec, 7.22/7 sec, 4.53/5 sec, 12.02/12 sec, 4.27/4 sec, 11.47/12 sec, 18.04/18 sec, 14.09/14 sec, 18.54/18 sec )
[LOG] Nr of iterations: 488 (4, 4, 41, 9, 16, 18, 16, 9, 73, 18, 44, 6, 6, 7, 103, 67, 34, 13 )
[LOG] Total clause computation time: 73.47/71 sec (3.12/3.12 sec, 2.96/2.96 sec, 3/3 sec, 2.91/2.91 sec, 4.03/4.03 sec, 3.94/3.94 sec, 2.99/2.99 sec, 3.86/3.86 sec, 4.59/4.59 sec, 3.8/3.8 sec, 5.17/5.17 sec, 3.24/3.24 sec, 3.25/3.25 sec, 3.25/3.25 sec, 3.97/3.97 sec, 8.9/8.9 sec, 4.08/4.08 sec, 6.41/6.41 sec )
[LOG] Total clause minimization time: 62.67/64 sec (0.07/0.07 sec, 0.15/0.15 sec, 0.99/0.99 sec, 0.79/0.79 sec, 1.84/1.84 sec, 1.04/1.04 sec, 0.88/0.88 sec, 0.8/0.8 sec, 3.46/3.46 sec, 1.12/1.12 sec, 2.01/2.01 sec, 1.26/1.26 sec, 8.74/8.74 sec, 0.99/0.99 sec, 7.42/7.42 sec, 9.04/9.04 sec, 9.98/9.98 sec, 12.09/12.09 sec )
[LOG] Total clause size reduction: 161237 --> 2253 (1683 --> 5, 1572 --> 9, 18200 --> 188, 3520 --> 13, 6525 --> 34, 6919 --> 33, 6165 --> 23, 3152 --> 12, 30096 --> 395, 6222 --> 29, 17071 --> 315, 1545 --> 9, 1525 --> 9, 1830 --> 10, 26520 --> 633, 17094 --> 398, 8514 --> 102, 3084 --> 36 )
[LOG] Average clause size reduction: 330.404 --> 4.6168 (420.75 --> 1.25, 393 --> 2.25, 443.902 --> 4.58537, 391.111 --> 1.44444, 407.812 --> 2.125, 384.389 --> 1.83333, 385.312 --> 1.4375, 350.222 --> 1.33333, 412.274 --> 5.41096, 345.667 --> 1.61111, 387.977 --> 7.15909, 257.5 --> 1.5, 254.167 --> 1.5, 261.429 --> 1.42857, 257.476 --> 6.14563, 255.134 --> 5.9403, 250.412 --> 3, 237.231 --> 2.76923 )
[LOG] Overall execution time: 139.26 sec CPU time.
[LOG] Overall execution time: 140 sec real time.
Synthesis time: 139.78 sec (Real time) / 136.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.30 sec (Real time) / 32.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2654 14 45 1 2578
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 158.99 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 1127 new AND gates.
[LOG] Size before ABC: 1351 AND gates.
[LOG] Size after ABC: 1127 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 156.07/156 sec (5.46/6 sec, 5.25/5 sec, 3.66/4 sec, 8.07/8 sec, 7.58/7 sec, 8.76/9 sec, 4.06/4 sec, 6.64/7 sec, 7.98/8 sec, 13.07/13 sec, 15.37/15 sec, 4.34/5 sec, 4.05/4 sec, 7.69/7 sec, 5.82/6 sec, 5.18/5 sec, 9.21/9 sec, 20.95/21 sec, 12.93/13 sec )
[LOG] Nr of iterations: 336 (5, 3, 5, 44, 35, 13, 12, 15, 10, 25, 11, 13, 20, 14, 14, 8, 56, 19, 14 )
[LOG] Total clause computation time: 88.04/87 sec (5.42/5.42 sec, 5.02/5.02 sec, 3.6/3.6 sec, 3.78/3.78 sec, 4.11/4.11 sec, 3.17/3.17 sec, 3.11/3.11 sec, 5.75/5.75 sec, 5.28/5.28 sec, 3.05/3.05 sec, 3.02/3.02 sec, 3.61/3.61 sec, 2.94/2.94 sec, 5.24/5.24 sec, 5.29/5.29 sec, 4.08/4.08 sec, 6.24/6.24 sec, 7.34/7.34 sec, 7.99/7.99 sec )
[LOG] Total clause minimization time: 67.43/69 sec (0.01/0.01 sec, 0.2/0.2 sec, 0.04/0.04 sec, 4.25/4.25 sec, 3.44/3.44 sec, 5.57/5.57 sec, 0.92/0.92 sec, 0.86/0.86 sec, 2.67/2.67 sec, 9.99/9.99 sec, 12.32/12.32 sec, 0.7/0.7 sec, 1.08/1.08 sec, 2.42/2.42 sec, 0.5/0.5 sec, 1.07/1.07 sec, 2.93/2.93 sec, 13.56/13.56 sec, 4.9/4.9 sec )
[LOG] Total clause size reduction: 123514 --> 1088 (2136 --> 8, 1066 --> 4, 2408 --> 8, 24166 --> 190, 18462 --> 195, 5052 --> 19, 4510 --> 21, 5670 --> 28, 3501 --> 14, 8808 --> 68, 3520 --> 24, 4068 --> 28, 6156 --> 41, 4004 --> 26, 3822 --> 39, 1995 --> 17, 15565 --> 243, 5004 --> 73, 3601 --> 42 )
[LOG] Average clause size reduction: 367.601 --> 3.2381 (427.2 --> 1.6, 355.333 --> 1.33333, 481.6 --> 1.6, 549.227 --> 4.31818, 527.486 --> 5.57143, 388.615 --> 1.46154, 375.833 --> 1.75, 378 --> 1.86667, 350.1 --> 1.4, 352.32 --> 2.72, 320 --> 2.18182, 312.923 --> 2.15385, 307.8 --> 2.05, 286 --> 1.85714, 273 --> 2.78571, 249.375 --> 2.125, 277.946 --> 4.33929, 263.368 --> 3.84211, 257.214 --> 3 )
[LOG] Overall execution time: 159 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 159.38 sec (Real time) / 156.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.87 sec (Real time) / 18.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1739 15 47 1 1658
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 133.66 sec CPU time.
[LOG] Relation determinization time: 134 sec real time.
[LOG] Final circuit size: 1558 new AND gates.
[LOG] Size before ABC: 1928 AND gates.
[LOG] Size after ABC: 1558 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 131.41/132 sec (3.34/4 sec, 3.66/3 sec, 2.6/3 sec, 4.03/4 sec, 7.63/8 sec, 5.83/5 sec, 3.84/4 sec, 6.08/6 sec, 4.64/5 sec, 4.52/5 sec, 12.11/12 sec, 4.73/4 sec, 4.57/5 sec, 4.77/5 sec, 5.33/5 sec, 11.14/11 sec, 6.97/7 sec, 6.46/7 sec, 15.89/16 sec, 13.27/13 sec )
[LOG] Nr of iterations: 427 (10, 3, 5, 52, 47, 9, 16, 9, 13, 13, 12, 14, 12, 15, 17, 16, 78, 48, 25, 13 )
[LOG] Total clause computation time: 80.94/84 sec (1.94/1.94 sec, 3.63/3.63 sec, 2.54/2.54 sec, 2.8/2.8 sec, 6.07/6.07 sec, 5.73/5.73 sec, 3.16/3.16 sec, 3.13/3.13 sec, 3.06/3.06 sec, 3.1/3.1 sec, 3.12/3.12 sec, 3.15/3.15 sec, 3.07/3.07 sec, 3.11/3.11 sec, 3.29/3.29 sec, 2.81/2.81 sec, 4.2/4.2 sec, 2.99/2.99 sec, 11.97/11.97 sec, 8.07/8.07 sec )
[LOG] Total clause minimization time: 49.93/48 sec (1.37/1.37 sec, 0.01/0.01 sec, 0.04/0.04 sec, 1.2/1.2 sec, 1.51/1.51 sec, 0.08/0.08 sec, 0.66/0.66 sec, 2.93/2.93 sec, 1.55/1.55 sec, 1.38/1.38 sec, 8.97/8.97 sec, 1.55/1.55 sec, 1.48/1.48 sec, 1.64/1.64 sec, 2.02/2.02 sec, 8.3/8.3 sec, 2.75/2.75 sec, 3.42/3.42 sec, 3.89/3.89 sec, 5.18/5.18 sec )
[LOG] Total clause size reduction: 165460 --> 1638 (5058 --> 19, 1122 --> 3, 2544 --> 7, 30345 --> 207, 26680 --> 340, 3592 --> 10, 6540 --> 27, 3384 --> 18, 4884 --> 20, 4716 --> 19, 4268 --> 28, 5018 --> 31, 4070 --> 32, 4998 --> 40, 5456 --> 52, 4770 --> 35, 23639 --> 398, 13912 --> 195, 6984 --> 116, 3480 --> 41 )
[LOG] Average clause size reduction: 387.494 --> 3.83607 (505.8 --> 1.9, 374 --> 1, 508.8 --> 1.4, 583.558 --> 3.98077, 567.66 --> 7.23404, 399.111 --> 1.11111, 408.75 --> 1.6875, 376 --> 2, 375.692 --> 1.53846, 362.769 --> 1.46154, 355.667 --> 2.33333, 358.429 --> 2.21429, 339.167 --> 2.66667, 333.2 --> 2.66667, 320.941 --> 3.05882, 298.125 --> 2.1875, 303.064 --> 5.10256, 289.833 --> 4.0625, 279.36 --> 4.64, 267.692 --> 3.15385 )
[LOG] Overall execution time: 133.66 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
Synthesis time: 134.09 sec (Real time) / 132.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.28 sec (Real time) / 18.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2204 16 49 1 2119
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 182.62 sec CPU time.
[LOG] Relation determinization time: 183 sec real time.
[LOG] Final circuit size: 1709 new AND gates.
[LOG] Size before ABC: 2066 AND gates.
[LOG] Size after ABC: 1709 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 179.29/179 sec (4.58/4 sec, 4.08/4 sec, 4/4 sec, 6.36/7 sec, 7.67/7 sec, 7.1/7 sec, 7.63/8 sec, 7.4/8 sec, 7.7/7 sec, 7.03/7 sec, 9.5/10 sec, 5.95/6 sec, 5.94/6 sec, 6.91/7 sec, 6.91/6 sec, 6.64/7 sec, 8.78/9 sec, 9.57/9 sec, 11.32/12 sec, 24.08/24 sec, 20.14/20 sec )
[LOG] Nr of iterations: 488 (10, 10, 3, 47, 37, 16, 13, 15, 12, 21, 18, 14, 14, 14, 11, 12, 91, 46, 47, 22, 15 )
[LOG] Total clause computation time: 118.07/117 sec (3.68/3.68 sec, 3.92/3.92 sec, 3.95/3.95 sec, 4.62/4.62 sec, 5.05/5.05 sec, 5.25/5.25 sec, 5.13/5.13 sec, 5.15/5.15 sec, 5/5 sec, 5.03/5.03 sec, 5.05/5.05 sec, 5.07/5.07 sec, 5.46/5.46 sec, 4.98/4.98 sec, 4.93/4.93 sec, 4.93/4.93 sec, 6.32/6.32 sec, 4.81/4.81 sec, 4.91/4.91 sec, 12.59/12.59 sec, 12.24/12.24 sec )
[LOG] Total clause minimization time: 60.46/59 sec (0.87/0.87 sec, 0.13/0.13 sec, 0.02/0.02 sec, 1.7/1.7 sec, 2.58/2.58 sec, 1.81/1.81 sec, 2.46/2.46 sec, 2.22/2.22 sec, 2.68/2.68 sec, 1.97/1.97 sec, 4.42/4.42 sec, 0.85/0.85 sec, 0.45/0.45 sec, 1.9/1.9 sec, 1.94/1.94 sec, 1.68/1.68 sec, 2.36/2.36 sec, 4.72/4.72 sec, 6.37/6.37 sec, 11.46/11.46 sec, 7.87/7.87 sec )
[LOG] Total clause size reduction: 195177 --> 1758 (5409 --> 20, 5400 --> 27, 1188 --> 3, 29210 --> 230, 22356 --> 177, 7185 --> 26, 5604 --> 18, 6342 --> 24, 4818 --> 17, 8480 --> 54, 6953 --> 30, 5148 --> 41, 4927 --> 34, 4888 --> 35, 3700 --> 32, 3927 --> 27, 30240 --> 466, 14400 --> 189, 14306 --> 176, 6426 --> 83, 4270 --> 49 )
[LOG] Average clause size reduction: 399.953 --> 3.60246 (540.9 --> 2, 540 --> 2.7, 396 --> 1, 621.489 --> 4.89362, 604.216 --> 4.78378, 449.062 --> 1.625, 431.077 --> 1.38462, 422.8 --> 1.6, 401.5 --> 1.41667, 403.81 --> 2.57143, 386.278 --> 1.66667, 367.714 --> 2.92857, 351.929 --> 2.42857, 349.143 --> 2.5, 336.364 --> 2.90909, 327.25 --> 2.25, 332.308 --> 5.12088, 313.043 --> 4.1087, 304.383 --> 3.74468, 292.091 --> 3.77273, 284.667 --> 3.26667 )
[LOG] Overall execution time: 182.63 sec CPU time.
[LOG] Overall execution time: 184 sec real time.
Synthesis time: 183.08 sec (Real time) / 179.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.93 sec (Real time) / 28.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2400 17 51 1 2311
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 255.09 sec CPU time.
[LOG] Relation determinization time: 256 sec real time.
[LOG] Final circuit size: 2313 new AND gates.
[LOG] Size before ABC: 2780 AND gates.
[LOG] Size after ABC: 2312 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 250.92/251 sec (9.2/10 sec, 4.66/4 sec, 7.75/8 sec, 10.19/10 sec, 11.2/11 sec, 11.74/12 sec, 8.08/8 sec, 7.9/8 sec, 8.49/9 sec, 8.22/8 sec, 8.34/8 sec, 8.64/9 sec, 8.24/8 sec, 8.3/8 sec, 9.18/10 sec, 8.1/8 sec, 12.45/12 sec, 13.38/13 sec, 13.81/14 sec, 13.94/14 sec, 26.14/26 sec, 32.97/33 sec )
[LOG] Nr of iterations: 590 (10, 10, 2, 56, 48, 17, 10, 8, 16, 13, 16, 18, 11, 14, 17, 12, 108, 46, 53, 21, 59, 25 )
[LOG] Total clause computation time: 167.67/170 sec (5.79/5.79 sec, 4.58/4.58 sec, 7.52/7.52 sec, 8.07/8.07 sec, 7.97/7.97 sec, 9.57/9.57 sec, 7.75/7.75 sec, 6.18/6.18 sec, 6.18/6.18 sec, 6.3/6.3 sec, 6.34/6.34 sec, 6.4/6.4 sec, 6.2/6.2 sec, 6.3/6.3 sec, 6.39/6.39 sec, 7.48/7.48 sec, 8.43/8.43 sec, 8.19/8.19 sec, 8.18/8.18 sec, 8.31/8.31 sec, 10.44/10.44 sec, 15.1/15.1 sec )
[LOG] Total clause minimization time: 82.25/80 sec (3.38/3.38 sec, 0.04/0.04 sec, 0.2/0.2 sec, 2.06/2.06 sec, 3.14/3.14 sec, 2.13/2.13 sec, 0.3/0.3 sec, 1.68/1.68 sec, 2.27/2.27 sec, 1.88/1.88 sec, 1.97/1.97 sec, 2.18/2.18 sec, 2.01/2.01 sec, 1.96/1.96 sec, 2.76/2.76 sec, 0.59/0.59 sec, 3.97/3.97 sec, 5.14/5.14 sec, 5.59/5.59 sec, 5.57/5.57 sec, 15.62/15.62 sec, 17.81/17.81 sec )
[LOG] Total clause size reduction: 247288 --> 2461 (5724 --> 26, 5715 --> 24, 722 --> 1, 37180 --> 457, 30973 --> 299, 8160 --> 28, 4482 --> 14, 3388 --> 11, 7155 --> 24, 5448 --> 24, 6720 --> 32, 7259 --> 57, 4090 --> 26, 5278 --> 29, 6224 --> 30, 4026 --> 31, 38948 --> 578, 15660 --> 152, 17420 --> 223, 6500 --> 76, 18560 --> 219, 7656 --> 100 )
[LOG] Average clause size reduction: 419.132 --> 4.17119 (572.4 --> 2.6, 571.5 --> 2.4, 361 --> 0.5, 663.929 --> 8.16071, 645.271 --> 6.22917, 480 --> 1.64706, 448.2 --> 1.4, 423.5 --> 1.375, 447.188 --> 1.5, 419.077 --> 1.84615, 420 --> 2, 403.278 --> 3.16667, 371.818 --> 2.36364, 377 --> 2.07143, 366.118 --> 1.76471, 335.5 --> 2.58333, 360.63 --> 5.35185, 340.435 --> 3.30435, 328.679 --> 4.20755, 309.524 --> 3.61905, 314.576 --> 3.71186, 306.24 --> 4 )
[LOG] Overall execution time: 255.11 sec CPU time.
[LOG] Overall execution time: 256 sec real time.
Synthesis time: 255.67 sec (Real time) / 250.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.05 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.25 sec (Real time) / 59.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 3044 18 53 1 2952
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 274.1 sec CPU time.
[LOG] Relation determinization time: 275 sec real time.
[LOG] Final circuit size: 2860 new AND gates.
[LOG] Size before ABC: 3431 AND gates.
[LOG] Size after ABC: 2860 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 269.81/269 sec (8.91/8 sec, 4.94/5 sec, 5.03/5 sec, 8.24/9 sec, 13.51/13 sec, 10.52/11 sec, 9.84/10 sec, 15.18/15 sec, 9.66/9 sec, 9.93/10 sec, 10.03/10 sec, 9.57/10 sec, 11.69/12 sec, 9.67/9 sec, 10.03/10 sec, 7.96/8 sec, 11.13/11 sec, 10.82/11 sec, 13.69/14 sec, 12.43/12 sec, 15.54/16 sec, 19.63/20 sec, 31.86/31 sec )
[LOG] Nr of iterations: 641 (9, 6, 3, 54, 54, 14, 11, 18, 10, 14, 16, 10, 20, 16, 11, 15, 104, 51, 56, 18, 15, 97, 19 )
[LOG] Total clause computation time: 204.44/200 sec (7.78/7.78 sec, 4.75/4.75 sec, 4.94/4.94 sec, 5.58/5.58 sec, 9.78/9.78 sec, 9.98/9.98 sec, 8.22/8.22 sec, 8.27/8.27 sec, 9.19/9.19 sec, 7.91/7.91 sec, 8.05/8.05 sec, 9.05/9.05 sec, 8.09/8.09 sec, 8.9/8.9 sec, 7.84/7.84 sec, 6.06/6.06 sec, 8.37/8.37 sec, 7.73/7.73 sec, 9.51/9.51 sec, 9.62/9.62 sec, 11.26/11.26 sec, 13.28/13.28 sec, 20.28/20.28 sec )
[LOG] Total clause minimization time: 64.3/67 sec (1.09/1.09 sec, 0.16/0.16 sec, 0.05/0.05 sec, 2.62/2.62 sec, 3.69/3.69 sec, 0.5/0.5 sec, 1.59/1.59 sec, 6.87/6.87 sec, 0.44/0.44 sec, 1.98/1.98 sec, 1.94/1.94 sec, 0.48/0.48 sec, 3.56/3.56 sec, 0.72/0.72 sec, 2.14/2.14 sec, 1.86/1.86 sec, 2.69/2.69 sec, 3.04/3.04 sec, 4.15/4.15 sec, 2.77/2.77 sec, 4.24/4.24 sec, 6.19/6.19 sec, 11.53/11.53 sec )
[LOG] Total clause size reduction: 282275 --> 3086 (5440 --> 20, 3395 --> 13, 1544 --> 3, 38372 --> 255, 37206 --> 602, 7033 --> 21, 5270 --> 14, 8738 --> 36, 4491 --> 15, 6552 --> 23, 7050 --> 42, 4122 --> 20, 8512 --> 31, 6510 --> 63, 4170 --> 20, 5656 --> 48, 40479 --> 599, 18850 --> 201, 20020 --> 261, 5933 --> 54, 4760 --> 42, 32160 --> 644, 6012 --> 59 )
[LOG] Average clause size reduction: 440.367 --> 4.81435 (604.444 --> 2.22222, 565.833 --> 2.16667, 514.667 --> 1, 710.593 --> 4.72222, 689 --> 11.1481, 502.357 --> 1.5, 479.091 --> 1.27273, 485.444 --> 2, 449.1 --> 1.5, 468 --> 1.64286, 440.625 --> 2.625, 412.2 --> 2, 425.6 --> 1.55, 406.875 --> 3.9375, 379.091 --> 1.81818, 377.067 --> 3.2, 389.221 --> 5.75962, 369.608 --> 3.94118, 357.5 --> 4.66071, 329.611 --> 3, 317.333 --> 2.8, 331.546 --> 6.63918, 316.421 --> 3.10526 )
[LOG] Overall execution time: 274.12 sec CPU time.
[LOG] Overall execution time: 275 sec real time.
Synthesis time: 274.74 sec (Real time) / 271.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.25 sec (Real time) / 36.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3642 19 55 1 3545
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 287.25 sec CPU time.
[LOG] Relation determinization time: 287 sec real time.
[LOG] Final circuit size: 2295 new AND gates.
[LOG] Size before ABC: 2739 AND gates.
[LOG] Size after ABC: 2295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 282.17/282 sec (6.97/6 sec, 11.96/12 sec, 6.78/7 sec, 8.31/9 sec, 9.98/10 sec, 11.89/11 sec, 11.34/12 sec, 11.74/12 sec, 13.01/13 sec, 9.22/9 sec, 9.53/9 sec, 10.12/10 sec, 11.92/12 sec, 12/12 sec, 9.57/10 sec, 9.64/10 sec, 15.79/15 sec, 10.39/11 sec, 14.61/14 sec, 14.69/15 sec, 12.75/13 sec, 13.29/13 sec, 18.62/19 sec, 18.05/18 sec )
[LOG] Nr of iterations: 594 (8, 14, 5, 56, 43, 9, 9, 12, 11, 14, 10, 20, 14, 15, 13, 13, 80, 19, 72, 12, 11, 22, 76, 36 )
[LOG] Total clause computation time: 216.31/219 sec (6.15/6.15 sec, 8.48/8.48 sec, 6.69/6.69 sec, 6.34/6.34 sec, 6.68/6.68 sec, 11.5/11.5 sec, 9.88/9.88 sec, 9.88/9.88 sec, 9.5/9.5 sec, 7.67/7.67 sec, 7.68/7.68 sec, 8.6/8.6 sec, 7.81/7.81 sec, 9.67/9.67 sec, 7.77/7.77 sec, 7.67/7.67 sec, 10.66/10.66 sec, 7.45/7.45 sec, 9.84/9.84 sec, 11.76/11.76 sec, 9.66/9.66 sec, 10.81/10.81 sec, 12.27/12.27 sec, 11.89/11.89 sec )
[LOG] Total clause minimization time: 64.65/62 sec (0.77/0.77 sec, 3.44/3.44 sec, 0.05/0.05 sec, 1.93/1.93 sec, 3.24/3.24 sec, 0.35/0.35 sec, 1.4/1.4 sec, 1.81/1.81 sec, 3.47/3.47 sec, 1.51/1.51 sec, 1.81/1.81 sec, 1.48/1.48 sec, 4.05/4.05 sec, 2.27/2.27 sec, 1.76/1.76 sec, 1.92/1.92 sec, 5.06/5.06 sec, 2.9/2.9 sec, 4.69/4.69 sec, 2.88/2.88 sec, 3.04/3.04 sec, 2.44/2.44 sec, 6.28/6.28 sec, 6.1/6.1 sec )
[LOG] Total clause size reduction: 284415 --> 2353 (5089 --> 9, 9438 --> 24, 3300 --> 13, 42075 --> 244, 31416 --> 366, 4648 --> 11, 4552 --> 15, 6094 --> 18, 5390 --> 13, 6942 --> 25, 4662 --> 15, 9595 --> 34, 6344 --> 27, 6650 --> 36, 5508 --> 33, 5364 --> 25, 34523 --> 528, 7560 --> 38, 29465 --> 331, 4400 --> 36, 3860 --> 28, 8085 --> 51, 26925 --> 302, 12530 --> 131 )
[LOG] Average clause size reduction: 478.813 --> 3.96128 (636.125 --> 1.125, 674.143 --> 1.71429, 660 --> 2.6, 751.339 --> 4.35714, 730.605 --> 8.51163, 516.444 --> 1.22222, 505.778 --> 1.66667, 507.833 --> 1.5, 490 --> 1.18182, 495.857 --> 1.78571, 466.2 --> 1.5, 479.75 --> 1.7, 453.143 --> 1.92857, 443.333 --> 2.4, 423.692 --> 2.53846, 412.615 --> 1.92308, 431.538 --> 6.6, 397.895 --> 2, 409.236 --> 4.59722, 366.667 --> 3, 350.909 --> 2.54545, 367.5 --> 2.31818, 354.276 --> 3.97368, 348.056 --> 3.63889 )
[LOG] Overall execution time: 287.27 sec CPU time.
[LOG] Overall execution time: 287 sec real time.
Synthesis time: 287.86 sec (Real time) / 284.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.54 sec (Real time) / 42.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3130 20 58 1 3028
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 155 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 50 (20, 13, 3, 2, 9, 3 )
[LOG] Total clause computation time: 0.12/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5578 --> 100 (2584 --> 50, 1536 --> 25, 222 --> 3, 166 --> 0, 864 --> 20, 206 --> 2 )
[LOG] Average clause size reduction: 111.56 --> 2 (129.2 --> 2.5, 118.154 --> 1.92308, 74 --> 1, 83 --> 0, 96 --> 2.22222, 68.6667 --> 0.666667 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 299 5 23 1 267
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.86 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 234 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 232 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.82/1 sec (0.07/0 sec, 0.08/0 sec, 0.09/0 sec, 0.17/0 sec, 0.07/0 sec, 0.26/1 sec, 0.08/0 sec )
[LOG] Nr of iterations: 77 (17, 22, 5, 3, 5, 23, 2 )
[LOG] Total clause computation time: 0.64/0 sec (0.06/0.06 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.23/0.23 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 0.18/1 sec (0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 10505 --> 186 (2768 --> 48, 3465 --> 69, 576 --> 8, 264 --> 4, 516 --> 6, 2794 --> 50, 122 --> 1 )
[LOG] Average clause size reduction: 136.429 --> 2.41558 (162.824 --> 2.82353, 157.5 --> 3.13636, 115.2 --> 1.6, 88 --> 1.33333, 103.2 --> 1.2, 121.478 --> 2.17391, 61 --> 0.5 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 445 6 26 1 408
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 3.28 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 370 new AND gates.
[LOG] Size before ABC: 434 AND gates.
[LOG] Size after ABC: 370 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.22/3 sec (0.15/0 sec, 0.24/0 sec, 0.35/0 sec, 0.26/1 sec, 0.22/0 sec, 0.19/0 sec, 0.6/1 sec, 0.64/0 sec, 0.57/1 sec )
[LOG] Nr of iterations: 113 (20, 20, 9, 8, 4, 9, 5, 27, 11 )
[LOG] Total clause computation time: 1.77/1 sec (0.13/0.13 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.45/0.45 sec, 0.56/0.56 sec )
[LOG] Total clause minimization time: 1.41/2 sec (0.02/0.02 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.5/0.5 sec, 0.19/0.19 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 17961 --> 319 (4066 --> 66, 4047 --> 72, 1424 --> 13, 1134 --> 22, 456 --> 5, 1160 --> 37, 576 --> 6, 3718 --> 77, 1380 --> 21 )
[LOG] Average clause size reduction: 158.947 --> 2.82301 (203.3 --> 3.3, 202.35 --> 3.6, 158.222 --> 1.44444, 141.75 --> 2.75, 114 --> 1.25, 128.889 --> 4.11111, 115.2 --> 1.2, 137.704 --> 2.85185, 125.455 --> 1.90909 )
[LOG] Overall execution time: 3.28 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.53 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.31 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 624 7 30 1 578
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 2.73 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 520 new AND gates.
[LOG] Size before ABC: 669 AND gates.
[LOG] Size after ABC: 519 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.65/2 sec (0.03/0 sec, 0.04/0 sec, 0.2/0 sec, 0.08/0 sec, 0.74/1 sec, 0.18/0 sec, 0.26/0 sec, 0.27/0 sec, 0.31/1 sec, 0.54/0 sec )
[LOG] Nr of iterations: 166 (2, 3, 39, 5, 6, 9, 27, 22, 31, 22 )
[LOG] Total clause computation time: 1.48/1 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.73/0.73 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 1.17/1 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 30197 --> 551 (286 --> 1, 546 --> 2, 8474 --> 135, 848 --> 5, 990 --> 8, 1600 --> 17, 5330 --> 102, 4137 --> 79, 4710 --> 149, 3276 --> 53 )
[LOG] Average clause size reduction: 181.91 --> 3.31928 (143 --> 0.5, 182 --> 0.666667, 217.282 --> 3.46154, 169.6 --> 1, 165 --> 1.33333, 177.778 --> 1.88889, 197.407 --> 3.77778, 188.045 --> 3.59091, 151.935 --> 4.80645, 148.909 --> 2.40909 )
[LOG] Overall execution time: 2.73 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.99 sec (Real time) / 2.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.82 sec (Real time) / 1.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 815 8 33 1 765
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 6.89 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 922 new AND gates.
[LOG] Size before ABC: 1175 AND gates.
[LOG] Size after ABC: 921 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.76/6 sec (0.05/0 sec, 0.4/0 sec, 0.46/1 sec, 0.22/0 sec, 0.22/0 sec, 0.23/0 sec, 0.23/0 sec, 0.84/1 sec, 1.09/1 sec, 0.74/1 sec, 0.93/1 sec, 1.35/1 sec )
[LOG] Nr of iterations: 262 (2, 8, 38, 16, 13, 14, 8, 27, 20, 61, 38, 17 )
[LOG] Total clause computation time: 1.83/2 sec (0.05/0.05 sec, 0.39/0.39 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.28/0.28 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 4.89/4 sec (0/0 sec, 0/0 sec, 0.4/0.4 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.74/0.74 sec, 0.98/0.98 sec, 0.56/0.56 sec, 0.65/0.65 sec, 1.06/1.06 sec )
[LOG] Total clause size reduction: 51668 --> 1012 (330 --> 1, 2191 --> 17, 9694 --> 126, 3705 --> 34, 2808 --> 34, 2990 --> 24, 1463 --> 13, 5226 --> 117, 3781 --> 91, 10380 --> 381, 6364 --> 133, 2736 --> 41 )
[LOG] Average clause size reduction: 197.206 --> 3.8626 (165 --> 0.5, 273.875 --> 2.125, 255.105 --> 3.31579, 231.562 --> 2.125, 216 --> 2.61538, 213.571 --> 1.71429, 182.875 --> 1.625, 193.556 --> 4.33333, 189.05 --> 4.55, 170.164 --> 6.2459, 167.474 --> 3.5, 160.941 --> 2.41176 )
[LOG] Overall execution time: 6.89 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.21 sec (Real time) / 6.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.50 sec (Real time) / 4.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1261 9 37 1 1204
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 18.72 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1630 new AND gates.
[LOG] Size before ABC: 2049 AND gates.
[LOG] Size after ABC: 1629 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.51/19 sec (0.19/0 sec, 0.46/1 sec, 1.48/1 sec, 0.39/1 sec, 0.96/1 sec, 0.78/0 sec, 1.03/1 sec, 0.14/1 sec, 1.55/1 sec, 1.58/2 sec, 3.04/3 sec, 2.94/3 sec, 3.97/4 sec )
[LOG] Nr of iterations: 386 (7, 8, 43, 10, 10, 11, 2, 3, 33, 39, 53, 144, 23 )
[LOG] Total clause computation time: 5.43/5 sec (0.19/0.19 sec, 0.45/0.45 sec, 0.74/0.74 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.23/0.23 sec, 1.15/1.15 sec, 1.53/1.53 sec )
[LOG] Total clause minimization time: 13/14 sec (0/0 sec, 0.01/0.01 sec, 0.74/0.74 sec, 0.23/0.23 sec, 0.8/0.8 sec, 0.63/0.63 sec, 0.88/0.88 sec, 0.01/0.01 sec, 1.33/1.33 sec, 1.36/1.36 sec, 2.81/2.81 sec, 1.77/1.77 sec, 2.43/2.43 sec )
[LOG] Total clause size reduction: 82529 --> 1882 (2250 --> 12, 2478 --> 23, 11970 --> 168, 2475 --> 13, 2358 --> 14, 2490 --> 16, 246 --> 2, 542 --> 3, 8544 --> 175, 9652 --> 167, 9516 --> 266, 26026 --> 949, 3982 --> 74 )
[LOG] Average clause size reduction: 213.806 --> 4.87565 (321.429 --> 1.71429, 309.75 --> 2.875, 278.372 --> 3.90698, 247.5 --> 1.3, 235.8 --> 1.4, 226.364 --> 1.45455, 123 --> 1, 180.667 --> 1, 258.909 --> 5.30303, 247.487 --> 4.28205, 179.547 --> 5.01887, 180.736 --> 6.59028, 173.13 --> 3.21739 )
[LOG] Overall execution time: 18.72 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.17 sec (Real time) / 18.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.48 sec (Real time) / 7.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2014 10 40 1 1952
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 17.25 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1855 new AND gates.
[LOG] Size before ABC: 2412 AND gates.
[LOG] Size after ABC: 1854 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.04/17 sec (0.1/1 sec, 0.5/0 sec, 1.21/1 sec, 0.33/1 sec, 0.67/0 sec, 0.36/1 sec, 0.4/0 sec, 0.33/0 sec, 1.61/2 sec, 0.48/0 sec, 0.63/1 sec, 1.5/2 sec, 3.53/3 sec, 5.39/5 sec )
[LOG] Nr of iterations: 421 (2, 12, 28, 8, 5, 19, 11, 16, 30, 11, 32, 127, 108, 12 )
[LOG] Total clause computation time: 6.32/6 sec (0.1/0.1 sec, 0.49/0.49 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.26/0.26 sec, 0.14/0.14 sec, 0.29/0.29 sec, 0.21/0.21 sec, 1.18/1.18 sec, 2.97/2.97 sec )
[LOG] Total clause minimization time: 10.64/11 sec (0/0 sec, 0.01/0.01 sec, 1.11/1.11 sec, 0.23/0.23 sec, 0.56/0.56 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.18/0.18 sec, 1.34/1.34 sec, 0.34/0.34 sec, 0.33/0.33 sec, 1.27/1.27 sec, 2.33/2.33 sec, 2.41/2.41 sec )
[LOG] Total clause size reduction: 95598 --> 2247 (416 --> 1, 4301 --> 30, 8451 --> 85, 2135 --> 10, 1196 --> 6, 5184 --> 30, 2750 --> 17, 4080 --> 26, 8555 --> 117, 2330 --> 20, 7285 --> 140, 25326 --> 1019, 21400 --> 713, 2189 --> 33 )
[LOG] Average clause size reduction: 227.074 --> 5.33729 (208 --> 0.5, 358.417 --> 2.5, 301.821 --> 3.03571, 266.875 --> 1.25, 239.2 --> 1.2, 272.842 --> 1.57895, 250 --> 1.54545, 255 --> 1.625, 285.167 --> 3.9, 211.818 --> 1.81818, 227.656 --> 4.375, 199.417 --> 8.02362, 198.148 --> 6.60185, 182.417 --> 2.75 )
[LOG] Overall execution time: 17.25 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.73 sec (Real time) / 17.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.90 sec (Real time) / 10.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2280 11 43 1 2213
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 19.04 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1478 new AND gates.
[LOG] Size before ABC: 1797 AND gates.
[LOG] Size after ABC: 1477 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.74/19 sec (0.16/0 sec, 0.16/0 sec, 1.67/2 sec, 0.41/1 sec, 0.83/0 sec, 0.62/1 sec, 0.89/1 sec, 0.44/0 sec, 0.74/1 sec, 0.89/1 sec, 3.2/3 sec, 2.73/3 sec, 2.25/2 sec, 1.91/2 sec, 1.84/2 sec )
[LOG] Nr of iterations: 365 (5, 2, 38, 11, 6, 16, 11, 8, 41, 13, 28, 7, 63, 80, 36 )
[LOG] Total clause computation time: 3.71/3 sec (0.15/0.15 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.65/0.65 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.19/0.19 sec, 0.33/0.33 sec, 0.34/0.34 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 14.92/16 sec (0.01/0.01 sec, 0/0 sec, 1.48/1.48 sec, 0.23/0.23 sec, 0.67/0.67 sec, 0.44/0.44 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.49/0.49 sec, 0.67/0.67 sec, 2.95/2.95 sec, 2.53/2.53 sec, 1.91/1.91 sec, 1.54/1.54 sec, 1.49/1.49 sec )
[LOG] Total clause size reduction: 87476 --> 1608 (1832 --> 7, 429 --> 2, 12617 --> 218, 3310 --> 28, 1600 --> 7, 4575 --> 35, 2920 --> 24, 2023 --> 11, 10400 --> 220, 2952 --> 24, 6669 --> 145, 1338 --> 10, 13020 --> 347, 16511 --> 412, 7280 --> 118 )
[LOG] Average clause size reduction: 239.66 --> 4.40548 (366.4 --> 1.4, 214.5 --> 1, 332.026 --> 5.73684, 300.909 --> 2.54545, 266.667 --> 1.16667, 285.938 --> 2.1875, 265.455 --> 2.18182, 252.875 --> 1.375, 253.659 --> 5.36585, 227.077 --> 1.84615, 238.179 --> 5.17857, 191.143 --> 1.42857, 206.667 --> 5.50794, 206.387 --> 5.15, 202.222 --> 3.27778 )
[LOG] Overall execution time: 19.04 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.48 sec (Real time) / 19.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.37 sec (Real time) / 12.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1945 12 46 1 1873
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 31.31 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1706 new AND gates.
[LOG] Size before ABC: 2199 AND gates.
[LOG] Size after ABC: 1704 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.86/31 sec (0.26/0 sec, 0.27/0 sec, 1.35/2 sec, 0.63/0 sec, 1.63/2 sec, 1.49/1 sec, 1.54/2 sec, 1.11/1 sec, 1.92/2 sec, 1.15/1 sec, 2.46/3 sec, 1.21/1 sec, 2.73/3 sec, 2.82/2 sec, 3.56/4 sec, 3.13/3 sec, 3.6/4 sec )
[LOG] Nr of iterations: 463 (2, 2, 21, 7, 22, 13, 15, 19, 59, 15, 46, 17, 4, 75, 70, 60, 16 )
[LOG] Total clause computation time: 8.67/9 sec (0.25/0.25 sec, 0.26/0.26 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.82/0.82 sec, 0.24/0.24 sec, 1.01/1.01 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.65/0.65 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.56/0.56 sec, 0.9/0.9 sec, 0.92/0.92 sec, 1.01/1.01 sec )
[LOG] Total clause minimization time: 22.01/22 sec (0/0 sec, 0/0 sec, 1.09/1.09 sec, 0.35/0.35 sec, 0.81/0.81 sec, 1.23/1.23 sec, 0.53/0.53 sec, 0.83/0.83 sec, 1.61/1.61 sec, 0.5/0.5 sec, 2.11/2.11 sec, 0.89/0.89 sec, 2.4/2.4 sec, 2.24/2.24 sec, 2.65/2.65 sec, 2.19/2.19 sec, 2.58/2.58 sec )
[LOG] Total clause size reduction: 125203 --> 1995 (513 --> 1, 480 --> 1, 7740 --> 70, 2226 --> 9, 7791 --> 58, 4272 --> 21, 4648 --> 21, 5706 --> 33, 20474 --> 310, 3990 --> 35, 12465 --> 262, 4208 --> 35, 795 --> 5, 17094 --> 579, 15870 --> 304, 13511 --> 218, 3420 --> 33 )
[LOG] Average clause size reduction: 270.417 --> 4.30886 (256.5 --> 0.5, 240 --> 0.5, 368.571 --> 3.33333, 318 --> 1.28571, 354.136 --> 2.63636, 328.615 --> 1.61538, 309.867 --> 1.4, 300.316 --> 1.73684, 347.017 --> 5.25424, 266 --> 2.33333, 270.978 --> 5.69565, 247.529 --> 2.05882, 198.75 --> 1.25, 227.92 --> 7.72, 226.714 --> 4.34286, 225.183 --> 3.63333, 213.75 --> 2.0625 )
[LOG] Overall execution time: 31.31 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.81 sec (Real time) / 31.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.20 sec (Real time) / 11.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2227 13 50 1 2149
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 32.87 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 1395 new AND gates.
[LOG] Size before ABC: 1681 AND gates.
[LOG] Size after ABC: 1394 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.35/32 sec (0.16/0 sec, 0.17/0 sec, 0.26/0 sec, 0.84/1 sec, 1.02/1 sec, 0.86/1 sec, 2.82/3 sec, 1.5/1 sec, 0.77/1 sec, 2.08/2 sec, 2.38/3 sec, 2.14/2 sec, 1.43/1 sec, 2.46/3 sec, 2.93/3 sec, 2.87/2 sec, 4.49/5 sec, 3.17/3 sec )
[LOG] Nr of iterations: 379 (6, 8, 2, 43, 40, 13, 12, 9, 10, 13, 20, 12, 14, 22, 14, 71, 26, 44 )
[LOG] Total clause computation time: 8.25/9 sec (0.14/0.14 sec, 0.16/0.16 sec, 0.25/0.25 sec, 0.58/0.58 sec, 0.87/0.87 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.45/0.45 sec, 0.38/0.38 sec, 0.55/0.55 sec, 0.39/0.39 sec, 0.47/0.47 sec, 0.84/0.84 sec, 0.49/0.49 sec, 0.67/0.67 sec, 0.73/0.73 sec )
[LOG] Total clause minimization time: 23.92/23 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.25/0.25 sec, 0.13/0.13 sec, 0.48/0.48 sec, 2.5/2.5 sec, 1.18/1.18 sec, 0.47/0.47 sec, 1.62/1.62 sec, 1.99/1.99 sec, 1.57/1.57 sec, 1.03/1.03 sec, 1.98/1.98 sec, 2.08/2.08 sec, 2.36/2.36 sec, 3.82/3.82 sec, 2.44/2.44 sec )
[LOG] Total clause size reduction: 120408 --> 1451 (2440 --> 12, 3409 --> 17, 550 --> 1, 21252 --> 301, 19422 --> 234, 4296 --> 20, 3828 --> 16, 2752 --> 16, 2907 --> 21, 3708 --> 25, 5833 --> 35, 3135 --> 28, 3666 --> 23, 5859 --> 44, 3510 --> 31, 17360 --> 328, 6075 --> 122, 10406 --> 177 )
[LOG] Average clause size reduction: 317.699 --> 3.8285 (406.667 --> 2, 426.125 --> 2.125, 275 --> 0.5, 494.233 --> 7, 485.55 --> 5.85, 330.462 --> 1.53846, 319 --> 1.33333, 305.778 --> 1.77778, 290.7 --> 2.1, 285.231 --> 1.92308, 291.65 --> 1.75, 261.25 --> 2.33333, 261.857 --> 1.64286, 266.318 --> 2, 250.714 --> 2.21429, 244.507 --> 4.61972, 233.654 --> 4.69231, 236.5 --> 4.02273 )
[LOG] Overall execution time: 32.87 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.29 sec (Real time) / 32.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.40 sec (Real time) / 7.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1954 14 53 1 1870
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 40.6 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1637 new AND gates.
[LOG] Size before ABC: 1955 AND gates.
[LOG] Size after ABC: 1636 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.81/40 sec (0.21/0 sec, 0.2/1 sec, 0.34/0 sec, 1.12/1 sec, 1.99/2 sec, 2.51/3 sec, 1.83/1 sec, 2.47/3 sec, 2.52/2 sec, 1.85/2 sec, 2.27/3 sec, 1.53/1 sec, 2.64/3 sec, 2.9/3 sec, 3.16/3 sec, 3.1/3 sec, 1.96/2 sec, 3.26/3 sec, 3.95/4 sec )
[LOG] Nr of iterations: 422 (10, 7, 2, 27, 42, 14, 7, 13, 13, 13, 10, 10, 20, 16, 14, 25, 102, 40, 37 )
[LOG] Total clause computation time: 10.47/9 sec (0.19/0.19 sec, 0.2/0.2 sec, 0.33/0.33 sec, 0.64/0.64 sec, 0.6/0.6 sec, 0.4/0.4 sec, 0.41/0.41 sec, 0.5/0.5 sec, 1.4/1.4 sec, 0.49/0.49 sec, 0.39/0.39 sec, 0.47/0.47 sec, 0.38/0.38 sec, 0.49/0.49 sec, 0.64/0.64 sec, 0.48/0.48 sec, 0.64/0.64 sec, 0.8/0.8 sec, 1.02/1.02 sec )
[LOG] Total clause minimization time: 29.16/31 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.48/0.48 sec, 1.37/1.37 sec, 2.11/2.11 sec, 1.41/1.41 sec, 1.97/1.97 sec, 1.12/1.12 sec, 1.35/1.35 sec, 1.87/1.87 sec, 1.05/1.05 sec, 2.24/2.24 sec, 2.4/2.4 sec, 2.51/2.51 sec, 2.61/2.61 sec, 1.3/1.3 sec, 2.44/2.44 sec, 2.92/2.92 sec )
[LOG] Total clause size reduction: 136811 --> 1714 (4698 --> 18, 3126 --> 11, 590 --> 1, 14144 --> 160, 21976 --> 378, 4992 --> 24, 2244 --> 8, 4332 --> 33, 4188 --> 29, 4140 --> 35, 2997 --> 21, 2979 --> 18, 5871 --> 51, 4290 --> 37, 3679 --> 29, 6864 --> 78, 26462 --> 480, 10023 --> 174, 9216 --> 129 )
[LOG] Average clause size reduction: 324.197 --> 4.06161 (469.8 --> 1.8, 446.571 --> 1.57143, 295 --> 0.5, 523.852 --> 5.92593, 523.238 --> 9, 356.571 --> 1.71429, 320.571 --> 1.14286, 333.231 --> 2.53846, 322.154 --> 2.23077, 318.462 --> 2.69231, 299.7 --> 2.1, 297.9 --> 1.8, 293.55 --> 2.55, 268.125 --> 2.3125, 262.786 --> 2.07143, 274.56 --> 3.12, 259.431 --> 4.70588, 250.575 --> 4.35, 249.081 --> 3.48649 )
[LOG] Overall execution time: 40.6 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 41.05 sec (Real time) / 40.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.58 sec (Real time) / 10.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2236 15 56 1 2147
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 61.01 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 2475 new AND gates.
[LOG] Size before ABC: 2995 AND gates.
[LOG] Size after ABC: 2474 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 60.37/60 sec (0.23/0 sec, 0.26/0 sec, 0.42/0 sec, 1.13/2 sec, 2.75/2 sec, 1.97/2 sec, 2.68/3 sec, 3.85/4 sec, 2.68/3 sec, 4.54/4 sec, 1.76/2 sec, 1.51/1 sec, 1.61/2 sec, 3.91/4 sec, 4.27/4 sec, 5.83/6 sec, 3.2/3 sec, 2.89/3 sec, 7.11/7 sec, 7.77/8 sec )
[LOG] Nr of iterations: 546 (16, 4, 2, 38, 37, 12, 10, 10, 15, 24, 24, 10, 15, 11, 15, 14, 158, 48, 41, 42 )
[LOG] Total clause computation time: 16.54/14 sec (0.2/0.2 sec, 0.26/0.26 sec, 0.41/0.41 sec, 0.93/0.93 sec, 0.46/0.46 sec, 0.65/0.65 sec, 0.64/0.64 sec, 0.59/0.59 sec, 0.6/0.6 sec, 0.58/0.58 sec, 0.74/0.74 sec, 0.44/0.44 sec, 0.41/0.41 sec, 0.53/0.53 sec, 0.43/0.43 sec, 0.53/0.53 sec, 1.22/1.22 sec, 0.89/0.89 sec, 2.58/2.58 sec, 3.45/3.45 sec )
[LOG] Total clause minimization time: 43.64/46 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.18/0.18 sec, 2.28/2.28 sec, 1.31/1.31 sec, 2.03/2.03 sec, 3.26/3.26 sec, 2.07/2.07 sec, 3.96/3.96 sec, 1.01/1.01 sec, 1.07/1.07 sec, 1.19/1.19 sec, 3.37/3.37 sec, 3.83/3.83 sec, 5.29/5.29 sec, 1.97/1.97 sec, 1.98/1.98 sec, 4.52/4.52 sec, 4.3/4.3 sec )
[LOG] Total clause size reduction: 184672 --> 2736 (8370 --> 36, 1671 --> 4, 552 --> 1, 21608 --> 267, 20736 --> 217, 4521 --> 21, 3600 --> 13, 3483 --> 13, 5390 --> 53, 8303 --> 72, 8027 --> 55, 3033 --> 16, 4550 --> 78, 3130 --> 18, 4340 --> 45, 3731 --> 38, 44745 --> 1140, 12972 --> 210, 10840 --> 240, 11070 --> 199 )
[LOG] Average clause size reduction: 338.227 --> 5.01099 (523.125 --> 2.25, 417.75 --> 1, 276 --> 0.5, 568.632 --> 7.02632, 560.432 --> 5.86486, 376.75 --> 1.75, 360 --> 1.3, 348.3 --> 1.3, 359.333 --> 3.53333, 345.958 --> 3, 334.458 --> 2.29167, 303.3 --> 1.6, 303.333 --> 5.2, 284.545 --> 1.63636, 289.333 --> 3, 266.5 --> 2.71429, 283.196 --> 7.21519, 270.25 --> 4.375, 264.39 --> 5.85366, 263.571 --> 4.7381 )
[LOG] Overall execution time: 61.01 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.62 sec (Real time) / 60.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.93 sec (Real time) / 40.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 3116 16 59 1 3022
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 56.15 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 2648 new AND gates.
[LOG] Size before ABC: 3261 AND gates.
[LOG] Size after ABC: 2647 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 55.29/56 sec (0.31/1 sec, 0.36/0 sec, 0.46/0 sec, 1.11/1 sec, 1.86/2 sec, 1.24/2 sec, 2.63/2 sec, 2.23/2 sec, 1.66/2 sec, 1.18/1 sec, 1.14/1 sec, 3.44/4 sec, 4.57/4 sec, 1.3/2 sec, 1.35/1 sec, 3.32/3 sec, 7.22/8 sec, 2.18/2 sec, 3.01/3 sec, 7.52/7 sec, 7.2/8 sec )
[LOG] Nr of iterations: 633 (12, 18, 2, 38, 48, 13, 11, 12, 19, 13, 11, 13, 8, 16, 16, 14, 183, 45, 54, 47, 40 )
[LOG] Total clause computation time: 21.43/21 sec (0.29/0.29 sec, 0.34/0.34 sec, 0.45/0.45 sec, 0.66/0.66 sec, 1.26/1.26 sec, 0.77/0.77 sec, 0.76/0.76 sec, 0.75/0.75 sec, 0.63/0.63 sec, 0.61/0.61 sec, 0.62/0.62 sec, 0.63/0.63 sec, 0.91/0.91 sec, 0.74/0.74 sec, 0.77/0.77 sec, 1.22/1.22 sec, 4.18/4.18 sec, 0.97/0.97 sec, 1.09/1.09 sec, 2.04/2.04 sec, 1.74/1.74 sec )
[LOG] Total clause minimization time: 33.58/35 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.43/0.43 sec, 0.58/0.58 sec, 0.46/0.46 sec, 1.85/1.85 sec, 1.47/1.47 sec, 1.01/1.01 sec, 0.56/0.56 sec, 0.51/0.51 sec, 2.8/2.8 sec, 3.65/3.65 sec, 0.55/0.55 sec, 0.57/0.57 sec, 2.09/2.09 sec, 3.02/3.02 sec, 1.2/1.2 sec, 1.9/1.9 sec, 5.46/5.46 sec, 5.44/5.44 sec )
[LOG] Total clause size reduction: 230015 --> 2979 (6512 --> 29, 10047 --> 51, 672 --> 1, 23014 --> 203, 28858 --> 343, 5244 --> 19, 4380 --> 22, 4675 --> 14, 7218 --> 34, 4644 --> 28, 3750 --> 28, 4476 --> 42, 2527 --> 14, 5235 --> 56, 5055 --> 91, 4212 --> 36, 56784 --> 1188, 13156 --> 161, 15370 --> 174, 13110 --> 292, 11076 --> 153 )
[LOG] Average clause size reduction: 363.373 --> 4.70616 (542.667 --> 2.41667, 558.167 --> 2.83333, 336 --> 0.5, 605.632 --> 5.34211, 601.208 --> 7.14583, 403.385 --> 1.46154, 398.182 --> 2, 389.583 --> 1.16667, 379.895 --> 1.78947, 357.231 --> 2.15385, 340.909 --> 2.54545, 344.308 --> 3.23077, 315.875 --> 1.75, 327.188 --> 3.5, 315.938 --> 5.6875, 300.857 --> 2.57143, 310.295 --> 6.4918, 292.356 --> 3.57778, 284.63 --> 3.22222, 278.936 --> 6.21277, 276.9 --> 3.825 )
[LOG] Overall execution time: 56.15 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 56.80 sec (Real time) / 55.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 83.54 sec (Real time) / 83.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3329 17 62 1 3230
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 81.26 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 3558 new AND gates.
[LOG] Size before ABC: 4336 AND gates.
[LOG] Size after ABC: 3557 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 80.03/80 sec (0.55/1 sec, 0.68/0 sec, 0.7/1 sec, 2.27/2 sec, 2.47/3 sec, 4.13/4 sec, 2.85/3 sec, 2.76/2 sec, 1.93/2 sec, 3.07/3 sec, 5.45/6 sec, 2.04/2 sec, 2.37/2 sec, 8.27/9 sec, 2.36/2 sec, 2.23/2 sec, 5.38/6 sec, 6.53/6 sec, 3.41/3 sec, 3.72/4 sec, 8.05/8 sec, 8.81/9 sec )
[LOG] Nr of iterations: 744 (9, 13, 2, 44, 48, 9, 10, 10, 9, 23, 18, 12, 30, 16, 12, 16, 150, 47, 67, 17, 152, 30 )
[LOG] Total clause computation time: 32.99/34 sec (0.53/0.53 sec, 0.65/0.65 sec, 0.69/0.69 sec, 1.19/1.19 sec, 1.75/1.75 sec, 1.54/1.54 sec, 1.55/1.55 sec, 2.42/2.42 sec, 1.25/1.25 sec, 1.28/1.28 sec, 2.13/2.13 sec, 1.02/1.02 sec, 1.25/1.25 sec, 1.3/1.3 sec, 1.32/1.32 sec, 1.05/1.05 sec, 1.81/1.81 sec, 1.57/1.57 sec, 1.64/1.64 sec, 1.42/1.42 sec, 2.49/2.49 sec, 3.14/3.14 sec )
[LOG] Total clause minimization time: 46.56/46 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 1.06/1.06 sec, 0.7/0.7 sec, 2.58/2.58 sec, 1.28/1.28 sec, 0.32/0.32 sec, 0.67/0.67 sec, 1.77/1.77 sec, 3.3/3.3 sec, 1.01/1.01 sec, 1.08/1.08 sec, 6.96/6.96 sec, 1.02/1.02 sec, 1.17/1.17 sec, 3.54/3.54 sec, 4.94/4.94 sec, 1.74/1.74 sec, 2.27/2.27 sec, 5.48/5.48 sec, 5.65/5.65 sec )
[LOG] Total clause size reduction: 279007 --> 4032 (5008 --> 20, 7500 --> 34, 712 --> 1, 28380 --> 345, 30644 --> 341, 3704 --> 12, 4176 --> 12, 4059 --> 13, 3416 --> 11, 9086 --> 75, 7157 --> 58, 4389 --> 36, 11223 --> 142, 5475 --> 50, 3993 --> 21, 5265 --> 33, 50511 --> 1216, 14996 --> 179, 20658 --> 317, 4864 --> 59, 45149 --> 944, 8642 --> 113 )
[LOG] Average clause size reduction: 375.009 --> 5.41935 (556.444 --> 2.22222, 576.923 --> 2.61538, 356 --> 0.5, 645 --> 7.84091, 638.417 --> 7.10417, 411.556 --> 1.33333, 417.6 --> 1.2, 405.9 --> 1.3, 379.556 --> 1.22222, 395.043 --> 3.26087, 397.611 --> 3.22222, 365.75 --> 3, 374.1 --> 4.73333, 342.188 --> 3.125, 332.75 --> 1.75, 329.062 --> 2.0625, 336.74 --> 8.10667, 319.064 --> 3.80851, 308.328 --> 4.73134, 286.118 --> 3.47059, 297.033 --> 6.21053, 288.067 --> 3.76667 )
[LOG] Overall execution time: 81.26 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 82.08 sec (Real time) / 80.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.48 sec (Real time) / 63.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 4279 18 65 1 4175
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 78.92 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 4453 new AND gates.
[LOG] Size before ABC: 5615 AND gates.
[LOG] Size after ABC: 4452 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 77.67/78 sec (0.53/0 sec, 0.64/1 sec, 0.67/1 sec, 2.39/2 sec, 3.11/3 sec, 1.52/2 sec, 1.58/1 sec, 2.38/3 sec, 2.45/2 sec, 3.6/4 sec, 1.67/1 sec, 2.02/2 sec, 4.27/5 sec, 1.69/1 sec, 2.47/3 sec, 4.8/5 sec, 3.89/4 sec, 3.38/3 sec, 3.57/4 sec, 2.54/2 sec, 2.97/3 sec, 10.41/10 sec, 15.12/16 sec )
[LOG] Nr of iterations: 915 (16, 9, 2, 32, 48, 11, 7, 13, 18, 15, 19, 7, 9, 17, 13, 16, 114, 106, 57, 17, 19, 303, 47 )
[LOG] Total clause computation time: 34.8/34 sec (0.5/0.5 sec, 0.61/0.61 sec, 0.66/0.66 sec, 0.97/0.97 sec, 1.18/1.18 sec, 0.92/0.92 sec, 0.88/0.88 sec, 1.94/1.94 sec, 2.11/2.11 sec, 0.98/0.98 sec, 0.99/0.99 sec, 1.12/1.12 sec, 0.92/0.92 sec, 0.69/0.69 sec, 1.58/1.58 sec, 1.09/1.09 sec, 1.34/1.34 sec, 1.94/1.94 sec, 1.52/1.52 sec, 1.54/1.54 sec, 1.86/1.86 sec, 2.84/2.84 sec, 6.62/6.62 sec )
[LOG] Total clause minimization time: 42.34/43 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 1.4/1.4 sec, 1.9/1.9 sec, 0.59/0.59 sec, 0.68/0.68 sec, 0.43/0.43 sec, 0.31/0.31 sec, 2.61/2.61 sec, 0.66/0.66 sec, 0.89/0.89 sec, 3.34/3.34 sec, 0.98/0.98 sec, 0.88/0.88 sec, 3.7/3.7 sec, 2.54/2.54 sec, 1.39/1.39 sec, 2.02/2.02 sec, 0.98/0.98 sec, 1.08/1.08 sec, 7.49/7.49 sec, 8.46/8.46 sec )
[LOG] Total clause size reduction: 344858 --> 5300 (9900 --> 37, 5272 --> 18, 752 --> 1, 21638 --> 223, 32430 --> 302, 4890 --> 12, 2868 --> 10, 5580 --> 20, 7871 --> 29, 6146 --> 21, 7686 --> 29, 2490 --> 11, 3224 --> 13, 6256 --> 59, 4668 --> 26, 5805 --> 31, 41245 --> 782, 37065 --> 690, 19040 --> 222, 5232 --> 68, 5922 --> 65, 94526 --> 2381, 14352 --> 250 )
[LOG] Average clause size reduction: 376.894 --> 5.79235 (618.75 --> 2.3125, 585.778 --> 2, 376 --> 0.5, 676.188 --> 6.96875, 675.625 --> 6.29167, 444.545 --> 1.09091, 409.714 --> 1.42857, 429.231 --> 1.53846, 437.278 --> 1.61111, 409.733 --> 1.4, 404.526 --> 1.52632, 355.714 --> 1.57143, 358.222 --> 1.44444, 368 --> 3.47059, 359.077 --> 2, 362.812 --> 1.9375, 361.798 --> 6.85965, 349.67 --> 6.50943, 334.035 --> 3.89474, 307.765 --> 4, 311.684 --> 3.42105, 311.967 --> 7.85809, 305.362 --> 5.31915 )
[LOG] Overall execution time: 78.92 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.01 sec (Real time) / 78.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 547.65 sec (Real time) / 547.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 5214 19 68 1 5105
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 92.39 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 2819 new AND gates.
[LOG] Size before ABC: 3364 AND gates.
[LOG] Size after ABC: 2818 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 90.71/91 sec (0.66/1 sec, 0.84/1 sec, 0.97/1 sec, 3.74/4 sec, 2.5/2 sec, 5.06/5 sec, 2.75/3 sec, 2.99/3 sec, 2.16/2 sec, 7.71/8 sec, 3.34/3 sec, 2.54/3 sec, 6.57/6 sec, 2.32/3 sec, 2.81/2 sec, 3.14/4 sec, 3.29/3 sec, 3.76/4 sec, 4.16/4 sec, 2.72/2 sec, 2.71/3 sec, 11.12/11 sec, 6.56/7 sec, 6.29/6 sec )
[LOG] Nr of iterations: 648 (12, 7, 2, 35, 36, 8, 12, 8, 8, 17, 18, 19, 15, 15, 14, 16, 65, 23, 69, 10, 12, 26, 108, 93 )
[LOG] Total clause computation time: 38.85/38 sec (0.63/0.63 sec, 0.82/0.82 sec, 0.96/0.96 sec, 1.45/1.45 sec, 1.75/1.75 sec, 1.69/1.69 sec, 2.41/2.41 sec, 1.74/1.74 sec, 1.56/1.56 sec, 1.5/1.5 sec, 1.5/1.5 sec, 1.51/1.51 sec, 1.69/1.69 sec, 1.44/1.44 sec, 1.67/1.67 sec, 1.84/1.84 sec, 1.57/1.57 sec, 2.39/2.39 sec, 1.86/1.86 sec, 1.8/1.8 sec, 1.67/1.67 sec, 1.42/1.42 sec, 2/2 sec, 1.98/1.98 sec )
[LOG] Total clause minimization time: 51.3/53 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 2.28/2.28 sec, 0.72/0.72 sec, 3.36/3.36 sec, 0.32/0.32 sec, 1.23/1.23 sec, 0.58/0.58 sec, 6.19/6.19 sec, 1.81/1.81 sec, 1.01/1.01 sec, 4.86/4.86 sec, 0.86/0.86 sec, 1.11/1.11 sec, 1.27/1.27 sec, 1.69/1.69 sec, 1.35/1.35 sec, 2.26/2.26 sec, 0.9/0.9 sec, 1.02/1.02 sec, 9.68/9.68 sec, 4.5/4.5 sec, 4.29/4.29 sec )
[LOG] Total clause size reduction: 264249 --> 3039 (7634 --> 20, 4158 --> 10, 792 --> 1, 25024 --> 235, 25480 --> 260, 3605 --> 9, 5687 --> 16, 3626 --> 9, 3444 --> 11, 7440 --> 64, 7701 --> 30, 8118 --> 37, 6006 --> 53, 5838 --> 28, 5265 --> 45, 5895 --> 75, 25024 --> 424, 8338 --> 97, 24956 --> 337, 3186 --> 26, 3751 --> 35, 8300 --> 134, 34989 --> 727, 29992 --> 356 )
[LOG] Average clause size reduction: 407.792 --> 4.68981 (636.167 --> 1.66667, 594 --> 1.42857, 396 --> 0.5, 714.971 --> 6.71429, 707.778 --> 7.22222, 450.625 --> 1.125, 473.917 --> 1.33333, 453.25 --> 1.125, 430.5 --> 1.375, 437.647 --> 3.76471, 427.833 --> 1.66667, 427.263 --> 1.94737, 400.4 --> 3.53333, 389.2 --> 1.86667, 376.071 --> 3.21429, 368.438 --> 4.6875, 384.985 --> 6.52308, 362.522 --> 4.21739, 361.681 --> 4.88406, 318.6 --> 2.6, 312.583 --> 2.91667, 319.231 --> 5.15385, 323.972 --> 6.73148, 322.495 --> 3.82796 )
[LOG] Overall execution time: 92.4 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.15 sec (Real time) / 91.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 80.44 sec (Real time) / 80.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3620 20 71 1 3506
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 158 AND gates.
[LOG] Size after ABC: 132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 49 (15, 14, 3, 2, 12, 3 )
[LOG] Total clause computation time: 0.11/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 5244 --> 104 (1862 --> 39, 1625 --> 29, 222 --> 5, 109 --> 0, 1188 --> 28, 238 --> 3 )
[LOG] Average clause size reduction: 107.02 --> 2.12245 (124.133 --> 2.6, 116.071 --> 2.07143, 74 --> 1.66667, 54.5 --> 0, 99 --> 2.33333, 79.3333 --> 1 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 304 5 23 1 272
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.15 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 214 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 214 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.11/1 sec (0.04/0 sec, 0.06/0 sec, 0.23/1 sec, 0.23/0 sec, 0.15/0 sec, 0.28/0 sec, 0.12/0 sec )
[LOG] Nr of iterations: 86 (16, 22, 6, 7, 9, 21, 5 )
[LOG] Total clause computation time: 0.89/1 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.23/0.23 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec )
[LOG] Total clause size reduction: 11368 --> 193 (2505 --> 39, 3339 --> 48, 710 --> 9, 786 --> 11, 1024 --> 24, 2520 --> 55, 484 --> 7 )
[LOG] Average clause size reduction: 132.186 --> 2.24419 (156.562 --> 2.4375, 151.773 --> 2.18182, 118.333 --> 1.5, 112.286 --> 1.57143, 113.778 --> 2.66667, 120 --> 2.61905, 96.8 --> 1.4 )
[LOG] Overall execution time: 1.15 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 421 6 26 1 382
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 2.74 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 497 new AND gates.
[LOG] Size before ABC: 583 AND gates.
[LOG] Size after ABC: 497 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.68/2 sec (0.28/0 sec, 0.29/0 sec, 0.26/1 sec, 0.27/0 sec, 0.21/0 sec, 0.22/0 sec, 0.7/1 sec, 0.37/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 136 (38, 32, 4, 6, 4, 8, 6, 31, 7 )
[LOG] Total clause computation time: 0.69/0 sec (0.08/0.08 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.97/2 sec (0.19/0.19 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.61/0.61 sec, 0.26/0.26 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 22424 --> 478 (7622 --> 165, 6138 --> 141, 525 --> 6, 800 --> 9, 486 --> 5, 1008 --> 21, 715 --> 10, 4260 --> 108, 870 --> 13 )
[LOG] Average clause size reduction: 164.882 --> 3.51471 (200.579 --> 4.34211, 191.812 --> 4.40625, 131.25 --> 1.5, 133.333 --> 1.5, 121.5 --> 1.25, 126 --> 2.625, 119.167 --> 1.66667, 137.419 --> 3.48387, 124.286 --> 1.85714 )
[LOG] Overall execution time: 2.74 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.03 sec (Real time) / 2.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.65 sec (Real time) / 3.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 743 7 30 1 697
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 12.18 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 854 new AND gates.
[LOG] Size before ABC: 1026 AND gates.
[LOG] Size after ABC: 853 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.94/12 sec (0.16/0 sec, 0.18/0 sec, 1.15/1 sec, 0.62/1 sec, 1.23/1 sec, 1.14/1 sec, 1.41/2 sec, 1.48/1 sec, 3.24/4 sec, 1.33/1 sec )
[LOG] Nr of iterations: 236 (2, 3, 55, 19, 15, 18, 31, 36, 37, 20 )
[LOG] Total clause computation time: 2.2/2 sec (0.15/0.15 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.35/0.35 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 9.69/10 sec (0/0 sec, 0.01/0.01 sec, 0.98/0.98 sec, 0.43/0.43 sec, 1/1 sec, 0.93/0.93 sec, 1.06/1.06 sec, 1.26/1.26 sec, 2.98/2.98 sec, 1.04/1.04 sec )
[LOG] Total clause size reduction: 41719 --> 908 (276 --> 1, 526 --> 6, 11826 --> 245, 3762 --> 65, 2884 --> 42, 3179 --> 65, 5070 --> 129, 5635 --> 176, 5616 --> 128, 2945 --> 51 )
[LOG] Average clause size reduction: 176.775 --> 3.84746 (138 --> 0.5, 175.333 --> 2, 215.018 --> 4.45455, 198 --> 3.42105, 192.267 --> 2.8, 176.611 --> 3.61111, 163.548 --> 4.16129, 156.528 --> 4.88889, 151.784 --> 3.45946, 147.25 --> 2.55 )
[LOG] Overall execution time: 12.18 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.52 sec (Real time) / 12.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.81 sec (Real time) / 11.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1139 8 33 1 1089
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 36.89 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1727 new AND gates.
[LOG] Size before ABC: 2190 AND gates.
[LOG] Size after ABC: 1726 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 36.11/36 sec (0.64/1 sec, 0.5/0 sec, 2.06/2 sec, 1.65/2 sec, 1.62/2 sec, 1.53/1 sec, 1.99/2 sec, 1.93/2 sec, 2.9/3 sec, 6.58/6 sec, 7.09/8 sec, 7.62/7 sec )
[LOG] Nr of iterations: 437 (2, 8, 97, 20, 28, 35, 17, 31, 39, 114, 32, 14 )
[LOG] Total clause computation time: 14.94/14 sec (0.64/0.64 sec, 0.5/0.5 sec, 1.39/1.39 sec, 1.16/1.16 sec, 0.8/0.8 sec, 0.74/0.74 sec, 0.7/0.7 sec, 1.06/1.06 sec, 1/1 sec, 1.86/1.86 sec, 1.86/1.86 sec, 3.23/3.23 sec )
[LOG] Total clause minimization time: 21.02/21 sec (0/0 sec, 0/0 sec, 0.63/0.63 sec, 0.48/0.48 sec, 0.8/0.8 sec, 0.78/0.78 sec, 1.28/1.28 sec, 0.85/0.85 sec, 1.9/1.9 sec, 4.7/4.7 sec, 5.22/5.22 sec, 4.38/4.38 sec )
[LOG] Total clause size reduction: 89070 --> 2033 (320 --> 1, 2121 --> 18, 24864 --> 453, 4655 --> 58, 6291 --> 103, 7446 --> 130, 3360 --> 38, 5760 --> 166, 6992 --> 214, 19662 --> 718, 5363 --> 99, 2236 --> 35 )
[LOG] Average clause size reduction: 203.822 --> 4.65217 (160 --> 0.5, 265.125 --> 2.25, 256.33 --> 4.6701, 232.75 --> 2.9, 224.679 --> 3.67857, 212.743 --> 3.71429, 197.647 --> 2.23529, 185.806 --> 5.35484, 179.282 --> 5.48718, 172.474 --> 6.29825, 167.594 --> 3.09375, 159.714 --> 2.5 )
[LOG] Overall execution time: 36.89 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.33 sec (Real time) / 35.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 45.99 sec (Real time) / 45.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2056 9 37 1 1999
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 99.73 sec CPU time.
[LOG] Relation determinization time: 101 sec real time.
[LOG] Final circuit size: 2236 new AND gates.
[LOG] Size before ABC: 2925 AND gates.
[LOG] Size after ABC: 2234 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 97.2/97 sec (1.81/2 sec, 1.87/2 sec, 5.41/5 sec, 3.48/4 sec, 3.37/3 sec, 3.58/3 sec, 6.28/7 sec, 4.43/4 sec, 7.23/7 sec, 8.02/8 sec, 19.23/20 sec, 14.43/14 sec, 18.06/18 sec )
[LOG] Nr of iterations: 550 (2, 2, 52, 29, 25, 31, 36, 27, 37, 31, 67, 202, 9 )
[LOG] Total clause computation time: 42.71/43 sec (1.77/1.77 sec, 1.83/1.83 sec, 2.83/2.83 sec, 2.25/2.25 sec, 2.06/2.06 sec, 2.67/2.67 sec, 2.84/2.84 sec, 2.6/2.6 sec, 3.82/3.82 sec, 4.31/4.31 sec, 6.55/6.55 sec, 4.14/4.14 sec, 5.04/5.04 sec )
[LOG] Total clause minimization time: 54.1/52 sec (0.02/0.02 sec, 0.02/0.02 sec, 2.55/2.55 sec, 1.21/1.21 sec, 1.29/1.29 sec, 0.89/0.89 sec, 3.43/3.43 sec, 1.8/1.8 sec, 3.39/3.39 sec, 3.65/3.65 sec, 12.63/12.63 sec, 10.23/10.23 sec, 12.99/12.99 sec )
[LOG] Total clause size reduction: 117342 --> 2770 (362 --> 1, 341 --> 1, 14280 --> 260, 7588 --> 101, 6216 --> 76, 7410 --> 100, 8190 --> 94, 5850 --> 77, 7452 --> 195, 5970 --> 172, 12936 --> 273, 39195 --> 1399, 1552 --> 21 )
[LOG] Average clause size reduction: 213.349 --> 5.03636 (181 --> 0.5, 170.5 --> 0.5, 274.615 --> 5, 261.655 --> 3.48276, 248.64 --> 3.04, 239.032 --> 3.22581, 227.5 --> 2.61111, 216.667 --> 2.85185, 201.405 --> 5.27027, 192.581 --> 5.54839, 193.075 --> 4.07463, 194.035 --> 6.92574, 172.444 --> 2.33333 )
[LOG] Overall execution time: 99.73 sec CPU time.
[LOG] Overall execution time: 101 sec real time.
Synthesis time: 100.45 sec (Real time) / 96.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 133.89 sec (Real time) / 133.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2606 10 40 1 2545
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 330.94 sec CPU time.
[LOG] Relation determinization time: 331 sec real time.
[LOG] Final circuit size: 3351 new AND gates.
[LOG] Size before ABC: 4551 AND gates.
[LOG] Size after ABC: 3350 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 323.3/324 sec (5.45/6 sec, 5.4/5 sec, 12.58/13 sec, 11.14/11 sec, 12.75/13 sec, 12.66/12 sec, 10.61/11 sec, 11.25/11 sec, 23.97/24 sec, 11.96/12 sec, 28.51/29 sec, 31.5/31 sec, 48.99/49 sec, 96.53/97 sec )
[LOG] Nr of iterations: 744 (2, 5, 52, 31, 42, 27, 27, 29, 34, 37, 26, 193, 218, 21 )
[LOG] Total clause computation time: 175.97/169 sec (5.35/5.35 sec, 5.23/5.23 sec, 8.2/8.2 sec, 7.07/7.07 sec, 10.11/10.11 sec, 8.99/8.99 sec, 7.67/7.67 sec, 7.55/7.55 sec, 17.16/17.16 sec, 7.32/7.32 sec, 13.55/13.55 sec, 11.5/11.5 sec, 20.73/20.73 sec, 45.54/45.54 sec )
[LOG] Total clause minimization time: 146.34/154 sec (0.06/0.06 sec, 0.14/0.14 sec, 4.31/4.31 sec, 4.01/4.01 sec, 2.59/2.59 sec, 3.62/3.62 sec, 2.9/2.9 sec, 3.65/3.65 sec, 6.75/6.75 sec, 4.57/4.57 sec, 14.91/14.91 sec, 19.82/19.82 sec, 28.07/28.07 sec, 50.94/50.94 sec )
[LOG] Total clause size reduction: 166730 --> 4366 (402 --> 1, 1508 --> 12, 15708 --> 251, 9030 --> 101, 11808 --> 244, 7124 --> 100, 6812 --> 87, 6972 --> 89, 7623 --> 221, 7992 --> 122, 5350 --> 166, 38784 --> 1466, 43617 --> 1442, 4000 --> 64 )
[LOG] Average clause size reduction: 224.099 --> 5.86828 (201 --> 0.5, 301.6 --> 2.4, 302.077 --> 4.82692, 291.29 --> 3.25806, 281.143 --> 5.80952, 263.852 --> 3.7037, 252.296 --> 3.22222, 240.414 --> 3.06897, 224.206 --> 6.5, 216 --> 3.2973, 205.769 --> 6.38462, 200.953 --> 7.59585, 200.078 --> 6.61468, 190.476 --> 3.04762 )
[LOG] Overall execution time: 330.94 sec CPU time.
[LOG] Overall execution time: 331 sec real time.
Synthesis time: 331.69 sec (Real time) / 321.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 223.89 sec (Real time) / 223.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3762 11 43 1 3695
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.5 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1123 new AND gates.
[LOG] Size before ABC: 1497 AND gates.
[LOG] Size after ABC: 1123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.44/5 sec (0.3/0 sec, 0.06/0 sec, 0.36/0 sec, 0.5/1 sec, 0.99/1 sec, 0.4/0 sec, 1.37/2 sec, 1.46/1 sec )
[LOG] Nr of iterations: 274 (4, 8, 5, 14, 16, 11, 153, 63 )
[LOG] Total clause computation time: 4.07/3 sec (0.3/0.3 sec, 0.05/0.05 sec, 0.36/0.36 sec, 0.49/0.49 sec, 0.76/0.76 sec, 0.39/0.39 sec, 1.03/1.03 sec, 0.69/0.69 sec )
[LOG] Total clause minimization time: 1.36/2 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.77/0.77 sec )
[LOG] Total clause size reduction: 35174 --> 1402 (549 --> 6, 1267 --> 28, 688 --> 7, 2002 --> 28, 2010 --> 47, 1250 --> 38, 20216 --> 957, 7192 --> 291 )
[LOG] Average clause size reduction: 128.372 --> 5.11679 (137.25 --> 1.5, 158.375 --> 3.5, 137.6 --> 1.4, 143 --> 2, 125.625 --> 2.9375, 113.636 --> 3.45455, 132.131 --> 6.2549, 114.159 --> 4.61905 )
[LOG] Overall execution time: 5.5 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.89 sec (Real time) / 5.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.91 sec (Real time) / 3.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1343 7 28 1 1300
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 19.42 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 3519 new AND gates.
[LOG] Size before ABC: 4303 AND gates.
[LOG] Size after ABC: 3519 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.25/19 sec (0.12/0 sec, 0.12/0 sec, 0.1/0 sec, 1.02/1 sec, 0.21/1 sec, 2.64/2 sec, 1.47/2 sec, 4.97/5 sec, 6.35/6 sec, 2.25/2 sec )
[LOG] Nr of iterations: 807 (11, 9, 4, 153, 9, 208, 85, 200, 101, 27 )
[LOG] Total clause computation time: 7.99/10 sec (0.11/0.11 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.43/0.43 sec, 0.5/0.5 sec, 0.63/0.63 sec, 3.82/3.82 sec, 1.97/1.97 sec )
[LOG] Total clause minimization time: 11.14/9 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.87/0.87 sec, 0.02/0.02 sec, 2.19/2.19 sec, 0.96/0.96 sec, 4.33/4.33 sec, 2.49/2.49 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 153096 --> 4135 (2470 --> 22, 1960 --> 24, 606 --> 6, 35568 --> 1074, 1528 --> 19, 46161 --> 921, 14112 --> 459, 31243 --> 921, 15600 --> 568, 3848 --> 121 )
[LOG] Average clause size reduction: 189.71 --> 5.12392 (224.545 --> 2, 217.778 --> 2.66667, 151.5 --> 1.5, 232.471 --> 7.01961, 169.778 --> 2.11111, 221.928 --> 4.42788, 166.024 --> 5.4, 156.215 --> 4.605, 154.455 --> 5.62376, 142.519 --> 4.48148 )
[LOG] Overall execution time: 19.42 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.20 sec (Real time) / 19.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.27 sec (Real time) / 21.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3809 9 34 1 3756
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 325.64 sec CPU time.
[LOG] Relation determinization time: 331 sec real time.
[LOG] Final circuit size: 21294 new AND gates.
[LOG] Size before ABC: 31502 AND gates.
[LOG] Size after ABC: 21294 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 325.22/325 sec (0.38/1 sec, 0.52/0 sec, 0.29/0 sec, 3.67/4 sec, 0.33/0 sec, 1.47/2 sec, 0.39/0 sec, 19.18/20 sec, 61.27/61 sec, 152.81/153 sec, 84.91/84 sec )
[LOG] Nr of iterations: 3976 (11, 9, 20, 14, 8, 46, 28, 1130, 1173, 1230, 307 )
[LOG] Total clause computation time: 123.46/119 sec (0.34/0.34 sec, 0.5/0.5 sec, 0.25/0.25 sec, 3.61/3.61 sec, 0.28/0.28 sec, 0.76/0.76 sec, 0.32/0.32 sec, 2.86/2.86 sec, 10.32/10.32 sec, 48.97/48.97 sec, 55.25/55.25 sec )
[LOG] Total clause minimization time: 200.16/206 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.7/0.7 sec, 0.06/0.06 sec, 16.15/16.15 sec, 50.51/50.51 sec, 103.18/103.18 sec, 29.4/29.4 sec )
[LOG] Total clause size reduction: 669737 --> 31328 (2940 --> 27, 2312 --> 21, 4370 --> 50, 2821 --> 39, 1491 --> 16, 9270 --> 140, 5157 --> 106, 198704 --> 8719, 193380 --> 9187, 201556 --> 10780, 47736 --> 2243 )
[LOG] Average clause size reduction: 168.445 --> 7.87928 (267.273 --> 2.45455, 256.889 --> 2.33333, 218.5 --> 2.5, 201.5 --> 2.78571, 186.375 --> 2, 201.522 --> 3.04348, 184.179 --> 3.78571, 175.844 --> 7.71593, 164.859 --> 7.83205, 163.867 --> 8.76423, 155.492 --> 7.30619 )
[LOG] Overall execution time: 325.64 sec CPU time.
[LOG] Overall execution time: 331 sec real time.
Synthesis time: 331.14 sec (Real time) / 325.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.62 sec (Real time) / 3.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1889.55 sec (Real time) / 1888.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 21633 11 38 1 21573
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 359.21 sec CPU time.
[LOG] Relation determinization time: 373 sec real time.
[LOG] Final circuit size: 26881 new AND gates.
[LOG] Size before ABC: 35472 AND gates.
[LOG] Size after ABC: 26881 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 358.48/359 sec (9.55/10 sec, 10.29/10 sec, 75.21/75 sec, 7.9/8 sec, 39.08/39 sec, 45.64/46 sec, 38.07/38 sec, 20/20 sec, 54.74/55 sec, 9.14/9 sec, 21.14/21 sec, 18.94/19 sec, 8.78/9 sec )
[LOG] Nr of iterations: 4630 (1045, 407, 1742, 13, 450, 406, 320, 119, 73, 15, 15, 16, 9 )
[LOG] Total clause computation time: 140.12/136 sec (1.78/1.78 sec, 2.84/2.84 sec, 10.75/10.75 sec, 7.73/7.73 sec, 7.74/7.74 sec, 7.92/7.92 sec, 7.85/7.85 sec, 11.86/11.86 sec, 34.51/34.51 sec, 8.8/8.8 sec, 20.77/20.77 sec, 8.97/8.97 sec, 8.6/8.6 sec )
[LOG] Total clause minimization time: 215.34/222 sec (7.61/7.61 sec, 7.33/7.33 sec, 63.43/63.43 sec, 0.1/0.1 sec, 31.02/31.02 sec, 37.35/37.35 sec, 29.87/29.87 sec, 7.99/7.99 sec, 20.11/20.11 sec, 0.26/0.26 sec, 0.29/0.29 sec, 9.88/9.88 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 1617329 --> 35213 (399852 --> 11468, 150220 --> 1940, 625019 --> 15637, 3948 --> 16, 156252 --> 1855, 124335 --> 1734, 94424 --> 1408, 32096 --> 665, 21240 --> 385, 2800 --> 31, 2730 --> 28, 2925 --> 31, 1488 --> 15 )
[LOG] Average clause size reduction: 349.315 --> 7.6054 (382.633 --> 10.9742, 369.091 --> 4.76658, 358.794 --> 8.97646, 303.692 --> 1.23077, 347.227 --> 4.12222, 306.244 --> 4.27094, 295.075 --> 4.4, 269.714 --> 5.58824, 290.959 --> 5.27397, 186.667 --> 2.06667, 182 --> 1.86667, 182.812 --> 1.9375, 165.333 --> 1.66667 )
[LOG] Overall execution time: 359.21 sec CPU time.
[LOG] Overall execution time: 373 sec real time.
Synthesis time: 372.83 sec (Real time) / 366.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.29 sec (Real time) / 4.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3245.53 sec (Real time) / 3244.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 27295 13 43 1 27226
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 728.82 sec CPU time.
[LOG] Relation determinization time: 761 sec real time.
[LOG] Final circuit size: 42625 new AND gates.
[LOG] Size before ABC: 57206 AND gates.
[LOG] Size after ABC: 42625 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 727.89/728 sec (10.95/11 sec, 16.54/17 sec, 153.83/153 sec, 16.63/17 sec, 66.44/66 sec, 68.22/69 sec, 72.18/72 sec, 86.35/86 sec, 35.08/35 sec, 116.48/117 sec, 17.29/17 sec, 16.92/17 sec, 35.14/35 sec, 15.84/16 sec )
[LOG] Nr of iterations: 6732 (1330, 399, 3311, 16, 351, 446, 315, 302, 128, 89, 16, 10, 11, 8 )
[LOG] Total clause computation time: 275.57/280 sec (2.11/2.11 sec, 5.63/5.63 sec, 25.6/25.6 sec, 16.19/16.19 sec, 12.77/12.77 sec, 14.08/14.08 sec, 13.2/13.2 sec, 15.16/15.16 sec, 21.26/21.26 sec, 78.73/78.73 sec, 16.75/16.75 sec, 16.58/16.58 sec, 21.92/21.92 sec, 15.59/15.59 sec )
[LOG] Total clause minimization time: 447/437 sec (8.67/8.67 sec, 10.8/10.8 sec, 126.35/126.35 sec, 0.34/0.34 sec, 53.14/53.14 sec, 53.67/53.67 sec, 58.57/58.57 sec, 70.66/70.66 sec, 13.54/13.54 sec, 37.44/37.44 sec, 0.4/0.4 sec, 0.2/0.2 sec, 13.08/13.08 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 2729553 --> 56911 (579444 --> 15257, 168354 --> 1971, 1357100 --> 32551, 5655 --> 27, 139650 --> 1400, 172660 --> 1839, 118378 --> 1288, 110166 --> 1247, 41148 --> 746, 28424 --> 480, 3210 --> 41, 1881 --> 20, 2090 --> 31, 1393 --> 13 )
[LOG] Average clause size reduction: 405.459 --> 8.4538 (435.672 --> 11.4714, 421.94 --> 4.93985, 409.876 --> 9.83117, 353.438 --> 1.6875, 397.863 --> 3.9886, 387.13 --> 4.12332, 375.803 --> 4.08889, 364.788 --> 4.12914, 321.469 --> 5.82812, 319.371 --> 5.39326, 200.625 --> 2.5625, 188.1 --> 2, 190 --> 2.81818, 174.125 --> 1.625 )
[LOG] Overall execution time: 728.82 sec CPU time.
[LOG] Overall execution time: 761 sec real time.
Synthesis time: 760.76 sec (Real time) / 750.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.36 sec (Real time) / 7.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7368.79 sec (Real time) / 7367.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 43096 15 47 1 43020
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1995.31 sec CPU time.
[LOG] Relation determinization time: 2088 sec real time.
[LOG] Final circuit size: 73273 new AND gates.
[LOG] Size before ABC: 101063 AND gates.
[LOG] Size after ABC: 73273 AND gates.
[LOG] Time for optimizing with ABC: 93 seconds.
[LOG] Total time for all control signals: 1993.65/1994 sec (17.39/17 sec, 25.49/26 sec, 528.96/529 sec, 38.76/38 sec, 152.68/153 sec, 175.57/176 sec, 196.63/196 sec, 209.03/209 sec, 226.03/226 sec, 52.42/53 sec, 257.96/258 sec, 29.15/29 sec, 28.8/29 sec, 28.34/28 sec, 26.44/27 sec )
[LOG] Nr of iterations: 10761 (1843, 485, 6140, 18, 441, 419, 452, 403, 307, 72, 127, 15, 15, 16, 8 )
[LOG] Total clause computation time: 637.33/632 sec (1.96/1.96 sec, 7.87/7.87 sec, 110.67/110.67 sec, 38.14/38.14 sec, 31.92/31.92 sec, 31.23/31.23 sec, 33.64/33.64 sec, 33.16/33.16 sec, 33.09/33.09 sec, 38.96/38.96 sec, 167.2/167.2 sec, 28.42/28.42 sec, 27.67/27.67 sec, 27.52/27.52 sec, 25.88/25.88 sec )
[LOG] Total clause minimization time: 1344.1/1339 sec (15.08/15.08 sec, 17.31/17.31 sec, 413.68/413.68 sec, 0.42/0.42 sec, 119.83/119.83 sec, 143.28/143.28 sec, 161.96/161.96 sec, 174.87/174.87 sec, 192.13/192.13 sec, 13.1/13.1 sec, 90.21/90.21 sec, 0.47/0.47 sec, 0.87/0.87 sec, 0.57/0.57 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 4960016 --> 100728 (909948 --> 22726, 232804 --> 2349, 2860774 --> 66091, 7327 --> 33, 200200 --> 1744, 185592 --> 1653, 195283 --> 1841, 169644 --> 1739, 115056 --> 1298, 24353 --> 391, 47250 --> 737, 3374 --> 32, 3304 --> 46, 3525 --> 32, 1582 --> 16 )
[LOG] Average clause size reduction: 460.925 --> 9.36047 (493.732 --> 12.331, 480.008 --> 4.8433, 465.924 --> 10.764, 407.056 --> 1.83333, 453.968 --> 3.95465, 442.94 --> 3.94511, 432.042 --> 4.07301, 420.953 --> 4.31514, 374.775 --> 4.22801, 338.236 --> 5.43056, 372.047 --> 5.80315, 224.933 --> 2.13333, 220.267 --> 3.06667, 220.312 --> 2, 197.75 --> 2 )
[LOG] Overall execution time: 1995.31 sec CPU time.
[LOG] Overall execution time: 2088 sec real time.
Synthesis time: 2088.69 sec (Real time) / 2065.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.11 sec (Real time) / 12.99 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9998.91 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 73806 17 52 1 73722
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9910.41 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 9345.49 sec CPU time.
[LOG] Relation determinization time: 9369 sec real time.
[LOG] Final circuit size: 162110 new AND gates.
[LOG] Size before ABC: 218967 AND gates.
[LOG] Size after ABC: 162110 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 9340.21/9341 sec (24.91/25 sec, 32.97/33 sec, 1552.82/1553 sec, 205.1/205 sec, 552.37/552 sec, 570.37/571 sec, 673.08/673 sec, 626.21/626 sec, 968.28/968 sec, 721.45/721 sec, 838.02/838 sec, 406.94/407 sec, 1120.22/1121 sec, 83.35/83 sec, 320.66/321 sec, 294.77/295 sec, 266.98/267 sec, 81.71/82 sec )
[LOG] Nr of iterations: 20581 (1704, 581, 14250, 25, 566, 533, 468, 374, 546, 502, 471, 361, 111, 12, 26, 26, 9, 16 )
[LOG] Total clause computation time: 2804.37/2827 sec (6.14/6.14 sec, 9.98/9.98 sec, 211.8/211.8 sec, 94.68/94.68 sec, 123.31/123.31 sec, 108.49/108.49 sec, 103.19/103.19 sec, 103.24/103.24 sec, 123.09/123.09 sec, 115.18/115.18 sec, 119.96/119.96 sec, 183.94/183.94 sec, 719.33/719.33 sec, 81.82/81.82 sec, 316.24/316.24 sec, 139.77/139.77 sec, 164.51/164.51 sec, 79.7/79.7 sec )
[LOG] Total clause minimization time: 6496.23/6475 sec (18.45/18.45 sec, 22.68/22.68 sec, 1325.34/1325.34 sec, 109.96/109.96 sec, 426.39/426.39 sec, 459.79/459.79 sec, 568.04/568.04 sec, 520.9/520.9 sec, 842.41/842.41 sec, 603.57/603.57 sec, 715.4/715.4 sec, 220.36/220.36 sec, 399.85/399.85 sec, 1.08/1.08 sec, 3.89/3.89 sec, 154.51/154.51 sec, 102.04/102.04 sec, 1.57/1.57 sec )
[LOG] Total clause size reduction: 12169651 --> 218545 (1083108 --> 21045, 361340 --> 2710, 8606396 --> 177643, 13464 --> 47, 335045 --> 2208, 309624 --> 2072, 266657 --> 1806, 208880 --> 1546, 275770 --> 2158, 247995 --> 2168, 227480 --> 2027, 156960 --> 2281, 53130 --> 617, 3256 --> 25, 7175 --> 80, 7050 --> 59, 2256 --> 17, 4065 --> 36 )
[LOG] Average clause size reduction: 591.305 --> 10.6188 (635.627 --> 12.3504, 621.928 --> 4.66437, 603.958 --> 12.4662, 538.56 --> 1.88, 591.952 --> 3.90106, 580.908 --> 3.88743, 569.78 --> 3.85897, 558.503 --> 4.13369, 505.073 --> 3.95238, 494.014 --> 4.31873, 482.972 --> 4.30361, 434.792 --> 6.31856, 478.649 --> 5.55856, 271.333 --> 2.08333, 275.962 --> 3.07692, 271.154 --> 2.26923, 250.667 --> 1.88889, 254.062 --> 2.25 )
[LOG] Overall execution time: 9345.49 sec CPU time.
[LOG] Overall execution time: 9369 sec real time.
Synthesis time: 9368.92 sec (Real time) / 9266.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 40.52 sec (Real time) / 40.27 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9998.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 162793 21 61 1 162693
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9900.32 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.37 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1863 new AND gates.
[LOG] Size before ABC: 2433 AND gates.
[LOG] Size after ABC: 1863 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.3/5 sec (0.45/0 sec, 0.39/1 sec, 0.16/0 sec, 0.04/0 sec, 0.42/1 sec, 0.07/0 sec, 1.92/2 sec, 1.85/1 sec )
[LOG] Nr of iterations: 408 (13, 5, 10, 23, 16, 25, 252, 64 )
[LOG] Total clause computation time: 2.36/2 sec (0.45/0.45 sec, 0.38/0.38 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.23/0.23 sec, 0.06/0.06 sec, 0.58/0.58 sec, 0.48/0.48 sec )
[LOG] Total clause minimization time: 2.88/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.17/0.17 sec, 0.01/0.01 sec, 1.33/1.33 sec, 1.36/1.36 sec )
[LOG] Total clause size reduction: 57109 --> 2317 (2376 --> 32, 784 --> 12, 1683 --> 30, 3388 --> 51, 2145 --> 39, 3216 --> 86, 35642 --> 1701, 7875 --> 366 )
[LOG] Average clause size reduction: 139.973 --> 5.67892 (182.769 --> 2.46154, 156.8 --> 2.4, 168.3 --> 3, 147.304 --> 2.21739, 134.062 --> 2.4375, 128.64 --> 3.44, 141.437 --> 6.75, 123.047 --> 5.71875 )
[LOG] Overall execution time: 5.37 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.92 sec (Real time) / 5.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.43 sec (Real time) / 10.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2098 7 31 1 2052
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 25.1 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 4429 new AND gates.
[LOG] Size before ABC: 5620 AND gates.
[LOG] Size after ABC: 4429 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.96/25 sec (0.08/1 sec, 0.11/0 sec, 0.1/0 sec, 0.54/0 sec, 0.19/0 sec, 3.63/4 sec, 2.54/3 sec, 6.29/6 sec, 7.68/8 sec, 3.8/3 sec )
[LOG] Nr of iterations: 995 (6, 8, 18, 155, 4, 248, 87, 216, 177, 76 )
[LOG] Total clause computation time: 6.96/6 sec (0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.46/0.46 sec, 0.41/0.41 sec, 0.65/0.65 sec, 3.47/3.47 sec, 1.44/1.44 sec )
[LOG] Total clause minimization time: 17.79/19 sec (0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.01/0.01 sec, 3.14/3.14 sec, 2.11/2.11 sec, 5.61/5.61 sec, 4.17/4.17 sec, 2.32/2.32 sec )
[LOG] Total clause size reduction: 171093 --> 5442 (1215 --> 10, 1687 --> 20, 3281 --> 41, 40348 --> 1039, 534 --> 6, 42237 --> 1090, 13674 --> 486, 31820 --> 1099, 25872 --> 1116, 10425 --> 535 )
[LOG] Average clause size reduction: 171.953 --> 5.46935 (202.5 --> 1.66667, 210.875 --> 2.5, 182.278 --> 2.27778, 260.31 --> 6.70323, 133.5 --> 1.5, 170.31 --> 4.39516, 157.172 --> 5.58621, 147.315 --> 5.08796, 146.169 --> 6.30508, 137.171 --> 7.03947 )
[LOG] Overall execution time: 25.1 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.11 sec (Real time) / 25.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.46 sec (Real time) / 1.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 66.66 sec (Real time) / 66.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4715 9 36 1 4660
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1143.47 sec CPU time.
[LOG] Relation determinization time: 1158 sec real time.
[LOG] Final circuit size: 36296 new AND gates.
[LOG] Size before ABC: 56023 AND gates.
[LOG] Size after ABC: 36296 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 1142.45/1142 sec (0.93/1 sec, 3.79/3 sec, 0.82/1 sec, 6.12/6 sec, 0.7/1 sec, 3.29/3 sec, 1.3/2 sec, 43.35/43 sec, 191.58/191 sec, 622.48/623 sec, 268.09/268 sec )
[LOG] Nr of iterations: 5826 (8, 7, 25, 8, 16, 38, 38, 1368, 1934, 1979, 405 )
[LOG] Total clause computation time: 447.86/439 sec (0.9/0.9 sec, 3.74/3.74 sec, 0.68/0.68 sec, 6.08/6.08 sec, 0.66/0.66 sec, 1.19/1.19 sec, 1.13/1.13 sec, 6.49/6.49 sec, 23.23/23.23 sec, 215.66/215.66 sec, 188.1/188.1 sec )
[LOG] Total clause minimization time: 690.79/699 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.03/0.03 sec, 2.09/2.09 sec, 0.15/0.15 sec, 36.53/36.53 sec, 167.43/167.43 sec, 404.96/404.96 sec, 79.39/79.39 sec )
[LOG] Total clause size reduction: 999380 --> 55850 (2135 --> 14, 1800 --> 29, 5616 --> 55, 2009 --> 11, 3450 --> 40, 7622 --> 95, 7067 --> 177, 246060 --> 13227, 326677 --> 18119, 332304 --> 20760, 64640 --> 3323 )
[LOG] Average clause size reduction: 171.538 --> 9.58634 (266.875 --> 1.75, 257.143 --> 4.14286, 224.64 --> 2.2, 251.125 --> 1.375, 215.625 --> 2.5, 200.579 --> 2.5, 185.974 --> 4.65789, 179.868 --> 9.66886, 168.913 --> 9.36867, 167.915 --> 10.4901, 159.605 --> 8.20494 )
[LOG] Overall execution time: 1143.47 sec CPU time.
[LOG] Overall execution time: 1158 sec real time.
Synthesis time: 1158.22 sec (Real time) / 1142.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.90 sec (Real time) / 5.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8139.20 sec (Real time) / 8137.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 36646 11 42 1 36582
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2136.17 sec CPU time.
[LOG] Relation determinization time: 2213 sec real time.
[LOG] Final circuit size: 66696 new AND gates.
[LOG] Size before ABC: 96539 AND gates.
[LOG] Size after ABC: 66696 AND gates.
[LOG] Time for optimizing with ABC: 77 seconds.
[LOG] Total time for all control signals: 2135.27/2135 sec (41.69/42 sec, 82.91/82 sec, 676.34/677 sec, 38.34/38 sec, 177.86/178 sec, 246.23/246 sec, 254.4/255 sec, 88.17/88 sec, 239.7/240 sec, 47.69/47 sec, 96.93/97 sec, 99.93/100 sec, 45.08/45 sec )
[LOG] Nr of iterations: 8849 (4480, 376, 2828, 16, 251, 316, 298, 139, 103, 11, 17, 8, 6 )
[LOG] Total clause computation time: 693.78/697 sec (6.42/6.42 sec, 25.3/25.3 sec, 80.45/80.45 sec, 35.41/35.41 sec, 33.07/33.07 sec, 34.89/34.89 sec, 34.36/34.36 sec, 50.76/50.76 sec, 164.45/164.45 sec, 47.18/47.18 sec, 64.03/64.03 sec, 72.7/72.7 sec, 44.76/44.76 sec )
[LOG] Total clause minimization time: 1432.54/1429 sec (34.39/34.39 sec, 57.08/57.08 sec, 592.41/592.41 sec, 2.7/2.7 sec, 144.16/144.16 sec, 210.69/210.69 sec, 219.36/219.36 sec, 36.98/36.98 sec, 74.67/74.67 sec, 0.29/0.29 sec, 32.68/32.68 sec, 27.01/27.01 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 3236884 --> 96281 (1728894 --> 60831, 139875 --> 1854, 1023374 --> 28132, 4980 --> 45, 80250 --> 1123, 97650 --> 1388, 88803 --> 1344, 37950 --> 846, 27948 --> 627, 1930 --> 21, 3024 --> 47, 1316 --> 14, 890 --> 9 )
[LOG] Average clause size reduction: 365.791 --> 10.8804 (385.914 --> 13.5783, 372.008 --> 4.93085, 361.872 --> 9.94767, 311.25 --> 2.8125, 319.721 --> 4.4741, 309.019 --> 4.39241, 297.997 --> 4.51007, 273.022 --> 6.08633, 271.34 --> 6.08738, 175.455 --> 1.90909, 177.882 --> 2.76471, 164.5 --> 1.75, 148.333 --> 1.5 )
[LOG] Overall execution time: 2136.17 sec CPU time.
[LOG] Overall execution time: 2213 sec real time.
Synthesis time: 2212.71 sec (Real time) / 2183.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.57 sec (Real time) / 11.46 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9998.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 67113 13 47 1 67040
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 8368.02 sec CPU time.
[LOG] Relation determinization time: 8388 sec real time.
[LOG] Final circuit size: 153985 new AND gates.
[LOG] Size before ABC: 223983 AND gates.
[LOG] Size after ABC: 153985 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 8365.54/8365 sec (150.75/151 sec, 297.08/297 sec, 2581.41/2581 sec, 123.8/124 sec, 608.8/609 sec, 1031.44/1031 sec, 1160.88/1161 sec, 734.73/735 sec, 302.63/303 sec, 866.46/866 sec, 91.38/92 sec, 91.02/91 sec, 234.4/234 sec, 90.76/90 sec )
[LOG] Nr of iterations: 17633 (9994, 348, 5793, 15, 364, 329, 376, 224, 78, 63, 11, 11, 22, 5 )
[LOG] Total clause computation time: 2136.68/2135 sec (32.83/32.83 sec, 118.26/118.26 sec, 367.6/367.6 sec, 78.71/78.71 sec, 114.71/114.71 sec, 117.37/117.37 sec, 133.03/133.03 sec, 130.04/130.04 sec, 183.01/183.01 sec, 469.45/469.45 sec, 90.18/90.18 sec, 90.1/90.1 sec, 121.34/121.34 sec, 90.05/90.05 sec )
[LOG] Total clause minimization time: 6196.03/6205 sec (114.59/114.59 sec, 177.72/177.72 sec, 2195.55/2195.55 sec, 44.58/44.58 sec, 492.37/492.37 sec, 912.46/912.46 sec, 1025.69/1025.69 sec, 603.49/603.49 sec, 118.81/118.81 sec, 396.31/396.31 sec, 0.85/0.85 sec, 0.57/0.57 sec, 112.65/112.65 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 7450608 --> 223692 (4366941 --> 150588, 147128 --> 1551, 2380512 --> 65040, 5292 --> 26, 145200 --> 1564, 127592 --> 1379, 141750 --> 1662, 81841 --> 941, 25025 --> 447, 20088 --> 392, 2100 --> 24, 2050 --> 20, 4305 --> 46, 784 --> 12 )
[LOG] Average clause size reduction: 422.538 --> 12.686 (436.956 --> 15.0678, 422.782 --> 4.4569, 410.929 --> 11.2273, 352.8 --> 1.73333, 398.901 --> 4.2967, 387.818 --> 4.19149, 376.995 --> 4.42021, 365.362 --> 4.20089, 320.833 --> 5.73077, 318.857 --> 6.22222, 190.909 --> 2.18182, 186.364 --> 1.81818, 195.682 --> 2.09091, 156.8 --> 2.4 )
[LOG] Overall execution time: 8368.02 sec CPU time.
[LOG] Overall execution time: 8388 sec real time.
Synthesis time: 8387.52 sec (Real time) / 8288.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.08 sec (Real time) / 28.93 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9998.87 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 154457 15 52 1 154376
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9925.68 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9863.25 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 9931.91 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.39 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1792 new AND gates.
[LOG] Size before ABC: 2414 AND gates.
[LOG] Size after ABC: 1791 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.33/5 sec (0.59/1 sec, 0.04/0 sec, 0.24/0 sec, 0.04/0 sec, 0.43/1 sec, 0.07/0 sec, 1.43/1 sec, 1.49/2 sec )
[LOG] Nr of iterations: 423 (7, 7, 10, 14, 17, 15, 274, 79 )
[LOG] Total clause computation time: 1.23/3 sec (0.58/0.58 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.22/0.22 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 3.02/2 sec (0/0 sec, 0/0 sec, 0.2/0.2 sec, 0/0 sec, 0.38/0.38 sec, 0.01/0.01 sec, 1.19/1.19 sec, 1.24/1.24 sec )
[LOG] Total clause size reduction: 57457 --> 2309 (1140 --> 12, 1206 --> 18, 1611 --> 26, 1963 --> 27, 2240 --> 43, 1834 --> 48, 37947 --> 1758, 9516 --> 377 )
[LOG] Average clause size reduction: 135.832 --> 5.45863 (162.857 --> 1.71429, 172.286 --> 2.57143, 161.1 --> 2.6, 140.214 --> 1.92857, 131.765 --> 2.52941, 122.267 --> 3.2, 138.493 --> 6.41606, 120.456 --> 4.77215 )
[LOG] Overall execution time: 4.39 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.86 sec (Real time) / 4.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.15 sec (Real time) / 10.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2018 7 31 1 1973
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 92.84 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 8654 new AND gates.
[LOG] Size before ABC: 11987 AND gates.
[LOG] Size after ABC: 8654 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 92.43/92 sec (0.35/0 sec, 0.28/0 sec, 0.37/1 sec, 1.72/1 sec, 0.38/1 sec, 6.85/7 sec, 5.35/5 sec, 12.77/13 sec, 46.71/46 sec, 17.65/18 sec )
[LOG] Nr of iterations: 1858 (7, 3, 9, 73, 19, 460, 117, 358, 666, 146 )
[LOG] Total clause computation time: 31.71/35 sec (0.32/0.32 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.87/0.87 sec, 0.31/0.31 sec, 1.08/1.08 sec, 2.14/2.14 sec, 2.43/2.43 sec, 13.93/13.93 sec, 10.04/10.04 sec )
[LOG] Total clause minimization time: 60.16/57 sec (0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.84/0.84 sec, 0.06/0.06 sec, 5.68/5.68 sec, 3.18/3.18 sec, 10.25/10.25 sec, 32.57/32.57 sec, 7.51/7.51 sec )
[LOG] Total clause size reduction: 289721 --> 11855 (1452 --> 12, 506 --> 2, 1584 --> 30, 13464 --> 398, 3294 --> 53, 78948 --> 2936, 18560 --> 611, 53193 --> 2161, 98420 --> 4641, 20300 --> 1011 )
[LOG] Average clause size reduction: 155.932 --> 6.38052 (207.429 --> 1.71429, 168.667 --> 0.666667, 176 --> 3.33333, 184.438 --> 5.45205, 173.368 --> 2.78947, 171.626 --> 6.38261, 158.632 --> 5.22222, 148.584 --> 6.03631, 147.778 --> 6.96847, 139.041 --> 6.92466 )
[LOG] Overall execution time: 92.84 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.61 sec (Real time) / 92.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.06 sec (Real time) / 2.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 347.30 sec (Real time) / 347.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 8939 9 37 1 8883
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2180.01 sec CPU time.
[LOG] Relation determinization time: 2196 sec real time.
[LOG] Final circuit size: 41050 new AND gates.
[LOG] Size before ABC: 64395 AND gates.
[LOG] Size after ABC: 41050 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 2178.05/2178 sec (1.58/2 sec, 3.22/3 sec, 1.62/2 sec, 3.78/3 sec, 1.53/2 sec, 10.18/10 sec, 3.06/3 sec, 98.45/99 sec, 278.17/278 sec, 1090.96/1091 sec, 685.5/685 sec )
[LOG] Nr of iterations: 7115 (8, 13, 18, 13, 7, 41, 29, 1854, 2082, 2469, 581 )
[LOG] Total clause computation time: 1020.67/1028 sec (1.52/1.52 sec, 3.14/3.14 sec, 1.54/1.54 sec, 3.62/3.62 sec, 1.47/1.47 sec, 4.93/4.93 sec, 2.68/2.68 sec, 27.9/27.9 sec, 40.32/40.32 sec, 424.72/424.72 sec, 508.83/508.83 sec )
[LOG] Total clause minimization time: 1151.66/1145 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.04/0.04 sec, 5.23/5.23 sec, 0.36/0.36 sec, 70.06/70.06 sec, 236.53/236.53 sec, 663.4/663.4 sec, 175.74/175.74 sec )
[LOG] Total clause size reduction: 1255972 --> 64218 (2114 --> 21, 3564 --> 45, 4063 --> 49, 3408 --> 29, 1332 --> 16, 8440 --> 106, 5488 --> 120, 342805 --> 16724, 362094 --> 18531, 426964 --> 23841, 95700 --> 4736 )
[LOG] Average clause size reduction: 176.525 --> 9.02572 (264.25 --> 2.625, 274.154 --> 3.46154, 225.722 --> 2.72222, 262.154 --> 2.23077, 190.286 --> 2.28571, 205.854 --> 2.58537, 189.241 --> 4.13793, 184.9 --> 9.0205, 173.916 --> 8.90058, 172.93 --> 9.65614, 164.716 --> 8.15146 )
[LOG] Overall execution time: 2180.01 sec CPU time.
[LOG] Overall execution time: 2196 sec real time.
Synthesis time: 2195.84 sec (Real time) / 2164.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.98 sec (Real time) / 5.91 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9998.35 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 41397 11 43 1 41332
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9917.01 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9919.94 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
