
---------- Begin Simulation Statistics ----------
final_tick                                14747130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210809                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681876                       # Number of bytes of host memory used
host_op_rate                                   231190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.44                       # Real time elapsed on the host
host_tick_rate                              310876905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10966938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014747                       # Number of seconds simulated
sim_ticks                                 14747130000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.953515                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  786585                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1381100                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13647                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1476583                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            27273                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1868195                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108878                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          115                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10966938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.474713                       # CPI: cycles per instruction
system.cpu.discardedOps                         73221                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4894411                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1979709                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1087479                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2368997                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.678098                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         14747130                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6896073     62.88%     62.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100107      0.91%     63.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27020      0.25%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  16372      0.15%     64.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  13510      0.12%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  5414      0.05%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            19031      0.17%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                2330243     21.25%     85.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1559168     14.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10966938                       # Class of committed instruction
system.cpu.tickCycles                        12378133                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       122265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       245771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4848                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8849                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8849                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9327                       # Request fanout histogram
system.membus.respLayer1.occupancy           88043750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            53107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            114655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       113948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        114173                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       342294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        26987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                369281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     29199488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2209536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31409024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5237                       # Total snoops (count)
system.tol2bus.snoopTraffic                    620544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 127342     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1399      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          733263000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46689995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         570865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               113840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  339                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114179                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              113840                       # number of overall hits
system.l2.overall_hits::.cpu.data                 339                       # number of overall hits
system.l2.overall_hits::total                  114179                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8998                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9331                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data              8998                       # number of overall misses
system.l2.overall_misses::total                  9331                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    990844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1025690000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34846000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    990844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1025690000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           114173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          114173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.963693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075549                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.963693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075549                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104642.642643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110118.248500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109922.837852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104642.642643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110118.248500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109922.837852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4848                       # number of writebacks
system.l2.writebacks::total                      4848                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28186000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    810614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    838800000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28186000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    810614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    838800000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.963264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.963264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075516                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84642.642643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90128.307761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89932.454165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84642.642643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90128.307761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89932.454165                       # average overall mshr miss latency
system.l2.replacements                           5237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       112812                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           112812                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       112812                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       112812                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8849                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    974397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     974397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110113.798169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110113.798169                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    797417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    797417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90113.798169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90113.798169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         113840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             113840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       114173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         114173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104642.642643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104642.642643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28186000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28186000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84642.642643                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84642.642643                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.309129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.309129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110382.550336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110382.550336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.300830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91013.793103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91013.793103                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3324.887489                       # Cycle average of tags in use
system.l2.tags.total_refs                      244607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.208829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.220149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       141.234338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3182.433002                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.034481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.776961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    987801                       # Number of tag accesses
system.l2.tags.data_accesses                   987801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1151232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1193856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       620544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          620544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2890325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78064817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80955142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2890325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2890325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42078967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42078967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42078967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2890325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78064817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123034109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003263704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4848                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    321335250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               671097750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17226.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35976.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.049881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.208571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.321270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4059     53.56%     54.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2365     31.21%     85.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          445      5.87%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          155      2.05%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      1.99%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      1.17%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           94      1.24%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162      2.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.905455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.982988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    246.370769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           546     99.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.590909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.570975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     20.73%     20.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              434     78.91%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1193856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  619200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1193856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               620544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        80.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14745063000                       # Total gap between requests
system.mem_ctrls.avgGap                    1040216.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1151232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       619200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2890325.100544987246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 78064816.679584428668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41987830.852511636913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20519500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    650578250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 260960155250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30810.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36167.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26914207.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             26310900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13980780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            66144960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           24523560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1163513520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4688406180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1714766400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7697646300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.975890                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4408707000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    492180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9846243000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             27824580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             14777730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67044600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           25979940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1163513520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4788210330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1630720800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7718071500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.360918                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4189544000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    492180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10065406000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2374099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2374099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2374099                       # number of overall hits
system.cpu.icache.overall_hits::total         2374099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       114173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         114173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       114173                       # number of overall misses
system.cpu.icache.overall_misses::total        114173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3032956000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3032956000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3032956000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3032956000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2488272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2488272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2488272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2488272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26564.564302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26564.564302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26564.564302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26564.564302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       113948                       # number of writebacks
system.cpu.icache.writebacks::total            113948                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       114173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       114173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       114173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       114173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2804610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2804610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2804610000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2804610000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24564.564302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24564.564302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24564.564302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24564.564302                       # average overall mshr miss latency
system.cpu.icache.replacements                 113948                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2374099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2374099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       114173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        114173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3032956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3032956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2488272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2488272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26564.564302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26564.564302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       114173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       114173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2804610000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2804610000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24564.564302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24564.564302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.595249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2488272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            114173                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.793874                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.595249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5090717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5090717                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3811012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3811012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3811055                       # number of overall hits
system.cpu.dcache.overall_hits::total         3811055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        17143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17155                       # number of overall misses
system.cpu.dcache.overall_misses::total         17155                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1699348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1699348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1699348000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1699348000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3828155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3828155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3828210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3828210                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99127.807268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99127.807268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99058.466919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99058.466919                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7925                       # number of writebacks
system.cpu.dcache.writebacks::total              7925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7814                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1025091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1025091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1026017000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1026017000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002437                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002439                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109882.195305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109882.195305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109887.222877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109887.222877                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2299339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2299339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2300146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2300146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51112.763321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51112.763321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50635.021097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50635.021097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1511673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1511673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1658100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1658100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1528009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1528009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101499.755142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101499.755142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1001090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1001090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113053.642010                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113053.642010                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.218182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.218182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       926000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       926000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.145455                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.145455                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       115750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       115750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           960.282958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3842108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            411.492771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   960.282958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.937776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.937776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7709189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7709189                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14747130000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
