// Seed: 1248965267
macromodule module_0 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output wand id_11
    , id_21,
    output tri1 id_12,
    output tri0 id_13,
    input wor id_14,
    output uwire id_15,
    output wand id_16,
    output tri1 id_17,
    input tri1 id_18
    , id_22,
    inout tri0 id_19
);
  parameter id_23 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd0,
    parameter id_19 = 32'd36
) (
    input uwire id_0,
    input wor _id_1,
    output tri id_2,
    output wor id_3,
    inout supply1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    input wand id_14
);
  logic [~  id_1 : -1] id_16, id_17, id_18, _id_19, id_20, id_21;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_6,
      id_5,
      id_3,
      id_8,
      id_4,
      id_9,
      id_2,
      id_8,
      id_4,
      id_2,
      id_11,
      id_6,
      id_4,
      id_11,
      id_4,
      id_2,
      id_12,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic [id_19 : 1] id_22;
endmodule
