RESET	reset_int	1.0
insert_error	OVERFLOW_DATA	19.0
insert_error	txstatplus_int	1.0
insert_error	TX_DATA_DEL14	44.0
frame_start_del	U_byte_count_module.START	1.0
frame_start_del	load_CRC8	1.0
frame_start_del	U_CRC64.START	1.0
append_end_frame	TX_DATA_VALID_DEL14	1.0
append_end_frame	insert_error	7.0
append_end_frame	TX_DATA_DEL14	1.0
append_end_frame	TX_STATS_VALID	1.0
append_end_frame	set_pause_stats	2.0
append_end_frame	tx_undderrun_int	2.0
shift_pause_data	TX_DATA_REG	1.0
TX_DATA_REG	length_register	2.0
TX_DATA_REG	TX_DATA_DEL1	1.0
TX_DATA_REG	U_CRC64.DATA_IN	1.0
U_ACK_CNT.counter	U_ACK_CNT.start_count	1.0
U_ACK_CNT.counter	U_ACK_CNT.counter	3.0
FRAME_START	shift_pause_valid	4.0
FRAME_START	U_byte_count_module.START	1.0
FRAME_START	frame_start_del	1.0
FRAME_START	pause_frame_counter	1.0
FRAME_START	TX_DATA_VALID_REG	7.0
FRAME_START	TX_DATA_REG	13.0
FRAME_START	load_CRC8	1.0
FRAME_START	shift_pause_data	4.0
FRAME_START	U_ACK_CNT.ready	1.0
FRAME_START	shift_pause_valid_del	7.0
U_ACK_CNT.ready	U_ACK_CNT.start_count	1.0
PAUSEVAL_DEL	PAUSEVAL_DEL1	1.0
read_ifg_int	DELAY_ACK	1.0
TX_DATA_DEL7	TX_DATA_DEL8	1.0
TX_DATA_DEL6	TX_DATA_DEL7	1.0
TX_DATA_DEL5	TX_DATA_DEL6	1.0
FC_TX_PAUSEVALID	apply_pause_delay	1.0
FC_TX_PAUSEVALID	store_pause_frame	1.0
TX_DATA_DEL3	TX_DATA_DEL4	1.0
U_CRC8.CRC_OUT	CRC_OUT	1.0
U_CRC8.CRC_OUT	U_CRC8.CRC_OUT	1.0
TX_DATA_DEL1	TX_DATA_DEL2	1.0
TX_ACK	U_byte_count_module.RESET	1.0
TX_ACK	U_CRC64.RESET	1.0
TX_ACK	TX_DATA_REG	2.0
TX_ACK	FRAME_START	2.0
TX_ACK	apply_pause_delay	2.0
TX_ACK	store_pause_frame	2.0
append_reg	load_final_CRC	1.0
append_reg	append_reg	1.0
TX_DATA_DEL9	TX_DATA_DEL10	1.0
TX_DATA_DEL8	TX_DATA_DEL9	1.0
U_CRC8.RESET	U_CRC8.CRC_OUT	3.0
TX_CFG_REG_VALID	tx_enabled_int	1.0
TX_CFG_REG_VALID	jumbo_enabled_int	1.0
TX_CFG_REG_VALID	vlan_enabled_int	1.0
TX_CFG_REG_VALID	reset_tx_int	1.0
TX_CFG_REG_VALID	fcs_enabled_int	1.0
TX_CFG_REG_VALID	read_ifg_int	1.0
TX_DATA	TX_DATA_VALID_DELAY	1.0
PAUSE_FRAME_LENGTH	TXD_PAUSE_DEL2	1.0
PAUSEVAL_DEL2	set_pause_stats	4.0
PAUSEVAL_DEL2	transmit_pause_frame	2.0
PAUSEVAL_DEL1	PAUSEVAL_DEL2	1.0
U_CRC64.startCRC	U_CRC64.CRC_OUT	1.0
TX_DATA_VALID_DEL10	TX_DATA_VALID_DEL11	1.0
MAX_FRAME_SIZE	insert_error	2.0
OVERFLOW_DATA	TX_DATA_DEL14	1.0
TX_UNDERRUN	tx_undderrun_int	1.0
tx_data_int	U_CRC8.DATA_IN	1.0
U_CRC64.data_del	U_CRC64.CRC_OUT	1.0
TX_DATA_VALID_DEL5	TX_DATA_VALID_DEL6	1.0
U_ACK_CNT.tx_start	U_ACK_CNT.start_count	2.0
vlan_enabled_int	MAX_FRAME_SIZE	6.0
vlan_enabled_int	length_register	2.0
vlan_enabled_int	txstatplus_int	3.0
set_pause_stats	txstatplus_int	5.0
U_CRC8.DATA_IN	U_CRC8.data_int	1.0
TX_DATA_VALID_DEL3	TX_DATA_VALID_DEL4	1.0
reset_int	insert_error	8.0
reset_int	frame_start_del	2.0
reset_int	append_end_frame	2.0
reset_int	shift_pause_data	5.0
reset_int	TX_DATA_REG	14.0
reset_int	set_pause_stats	6.0
reset_int	FRAME_START	3.0
reset_int	read_ifg_int	2.0
reset_int	TX_DATA_DEL7	34.0
reset_int	TX_DATA_DEL6	34.0
reset_int	TX_DATA_DEL5	34.0
reset_int	TX_DATA_DEL4	34.0
reset_int	TX_DATA_DEL3	34.0
reset_int	shift_pause_valid	5.0
reset_int	TX_DATA_DEL1	34.0
reset_int	append_reg	3.0
reset_int	TX_DATA_DEL9	34.0
reset_int	TX_DATA_DEL8	34.0
reset_int	U_CRC8.RESET	1.0
reset_int	store_transmit_pause_value	2.0
reset_int	MAX_FRAME_SIZE	7.0
reset_int	OVERFLOW_DATA	84.0
reset_int	tx_data_int	2.0
reset_int	store_tx_data_valid	3.0
reset_int	vlan_enabled_int	2.0
reset_int	TX_DATA_VALID_DEL3	14.0
reset_int	apply_pause_delay	3.0
reset_int	store_tx_data	3.0
reset_int	TX_DATA_DEL13	34.0
reset_int	TX_DATA_DEL12	34.0
reset_int	TX_DATA_DEL11	34.0
reset_int	TX_DATA_DEL10	34.0
reset_int	append_start_pause	2.0
reset_int	TX_DATA_DEL15	34.0
reset_int	TX_DATA_DEL14	177.0
reset_int	append_start_pause_del	2.0
reset_int	transmit_pause_frame	3.0
reset_int	length_register	3.0
reset_int	TX_DATA_DEL2	34.0
reset_int	txstatplus_int	11.0
reset_int	TXC_PAUSE_DEL0	1.0
reset_int	TXC_PAUSE_DEL1	2.0
reset_int	TXC_PAUSE_DEL2	2.0
reset_int	load_final_CRC	2.0
reset_int	OVERFLOW_VALID	13.0
reset_int	store_pause_frame	3.0
reset_int	store_CRC64	2.0
reset_int	pause_frame_counter	2.0
reset_int	fcs_enabled_int	2.0
reset_int	U_ACK_CNT.reset	1.0
reset_int	transmit_pause_frame_del2	2.0
reset_int	transmit_pause_frame_del3	2.0
reset_int	byte_count_reg	2.0
reset_int	final_byte_count	4.0
reset_int	shift_pause_valid_del	8.0
reset_int	TX_DATA_VALID_DEL14	24.0
reset_int	TX_DATA_VALID_DEL15	14.0
reset_int	TX_DATA_VALID_DEL12	14.0
reset_int	TX_DATA_VALID_DEL13	14.0
reset_int	TX_DATA_VALID_DEL10	14.0
reset_int	TX_DATA_VALID_DEL11	14.0
reset_int	reset_err_pause	2.0
reset_int	transmit_pause_frame_del	2.0
reset_int	tx_undderrun_int	3.0
reset_int	jumbo_enabled_int	2.0
reset_int	load_CRC8	2.0
reset_int	transmit_pause_frame_valid	2.0
reset_int	TXD_PAUSE_DEL1	2.0
reset_int	TXD_PAUSE_DEL0	1.0
reset_int	TXD_PAUSE_DEL2	2.0
reset_int	U_byte_count_module.RESET	1.0
reset_int	TXD	33.0
reset_int	TXC	13.0
reset_int	TX_DATA_VALID_REG	8.0
reset_int	TX_DATA_VALID_DEL4	14.0
reset_int	TX_DATA_VALID_DEL5	14.0
reset_int	TX_DATA_VALID_DEL6	14.0
reset_int	TX_DATA_VALID_DEL7	14.0
reset_int	TX_DATA_VALID_DEL1	14.0
reset_int	TX_DATA_VALID_DEL2	14.0
reset_int	start_CRC8	2.0
reset_int	TX_DATA_VALID_DEL8	14.0
reset_int	TX_DATA_VALID_DEL9	14.0
reset_int	START_CRC8_DEL	2.0
reset_int	DELAY_ACK	3.0
reset_int	tx_enabled_int	2.0
reset_int	U_CRC64.RESET	1.0
reset_int	reset_tx_int	2.0
transmit_pause_frame_del2	load_CRC8	1.0
transmit_pause_frame_del2	transmit_pause_frame_del3	1.0
store_tx_data	tx_data_int	1.0
store_tx_data	store_tx_data	1.0
TX_DATA_DEL13	TX_DATA_DEL14	33.0
TX_DATA_DEL12	TX_DATA_DEL13	1.0
TX_DATA_DEL11	TX_DATA_DEL12	1.0
TX_DATA_DEL10	TX_DATA_DEL11	1.0
append_start_pause	TX_DATA_REG	2.0
append_start_pause	append_start_pause_del	1.0
append_start_pause	U_CRC64.RESET	1.0
U_ACK_CNT.tx_ack	TX_ACK	1.0
TX_DATA_DEL15	TXD	1.0
TX_DATA_DEL14	TX_DATA_DEL15	1.0
CRC_OUT	OVERFLOW_DATA	5.0
CRC_OUT	TX_DATA_DEL14	17.0
transmit_pause_frame	append_start_pause	1.0
transmit_pause_frame	shift_pause_valid	4.0
transmit_pause_frame	reset_err_pause	1.0
transmit_pause_frame	shift_pause_data	4.0
transmit_pause_frame	shift_pause_valid_del	7.0
transmit_pause_frame	pause_frame_counter	1.0
transmit_pause_frame	byte_count_stat	2.0
transmit_pause_frame	U_ACK_CNT.ready	1.0
transmit_pause_frame	transmit_pause_frame_valid	1.0
transmit_pause_frame	transmit_pause_frame_del	1.0
byte_count_reg	final_byte_count	1.0
U_CRC8.data_int	U_CRC8.CRC_OUT	1.0
U_CRC64.CRC_OUT	CRC_32_64	1.0
U_CRC64.CRC_OUT	U_CRC64.CRC_OUT	1.0
TX_DATA_DEL2	store_tx_data	1.0
TX_DATA_DEL2	TX_DATA_DEL3	1.0
TX_DATA_VALID	TX_DATA_VALID_REG	2.0
txstatplus_int	TXSTATREGPLUS	1.0
load_final_CRC	TX_DATA_VALID_DEL14	10.0
load_final_CRC	txstatplus_int	10.0
load_final_CRC	TX_DATA_DEL14	143.0
load_final_CRC	append_end_frame	1.0
load_final_CRC	OVERFLOW_DATA	83.0
load_final_CRC	OVERFLOW_VALID	12.0
TX_START	TX_DATA_VALID_REG	4.0
TX_START	U_ACK_CNT.tx_start	1.0
TX_START	TX_DATA_VALID_DELAY	2.0
U_CRC8.start_int	U_CRC8.CRC_OUT	2.0
OVERFLOW_VALID	TX_DATA_VALID_DEL14	1.0
U_CRC8.nextCRC32_D8	U_CRC8.CRC_OUT	1.0
store_pause_frame	DELAY_ACK	1.0
CRC_32_64	U_CRC8.CRC_IN	1.0
CRC_32_64	store_CRC64	1.0
pause_frame_counter	transmit_pause_frame	1.0
pause_frame_counter	shift_pause_data	5.0
pause_frame_counter	pause_frame_counter	1.0
pause_frame_counter	shift_pause_valid	5.0
fcs_enabled_int	MAX_FRAME_SIZE	6.0
fcs_enabled_int	OVERFLOW_VALID	6.0
fcs_enabled_int	OVERFLOW_DATA	71.0
fcs_enabled_int	TX_DATA_VALID_DEL14	9.0
fcs_enabled_int	TX_DATA_DEL14	142.0
U_ACK_CNT.reset	U_ACK_CNT.start_count	3.0
U_ACK_CNT.reset	U_ACK_CNT.counter	3.0
U_ACK_CNT.reset	U_ACK_CNT.tx_ack	2.0
U_ACK_CNT.reset	U_ACK_CNT.start_count_del	2.0
apply_pause_delay	DELAY_ACK	2.0
transmit_pause_frame_del3	load_CRC8	1.0
length_register	insert_error	8.0
U_ACK_CNT.start_count_del	U_ACK_CNT.tx_ack	1.0
U_ACK_CNT.start_count	U_ACK_CNT.counter	1.0
U_ACK_CNT.start_count	U_ACK_CNT.tx_ack	1.0
U_ACK_CNT.start_count	U_ACK_CNT.start_count_del	1.0
jumbo_enabled_int	MAX_FRAME_SIZE	4.0
U_CRC64.DATA_IN	U_CRC64.data_del	1.0
U_CRC64.START	U_CRC64.startCRC	1.0
transmit_pause_frame_del	transmit_pause_frame_valid	1.0
transmit_pause_frame_del	TX_DATA_VALID_REG	2.0
transmit_pause_frame_del	append_start_pause	1.0
transmit_pause_frame_del	transmit_pause_frame_del2	1.0
transmit_pause_frame_del	reset_err_pause	1.0
FC_TX_PAUSEDATA	store_pause_frame	1.0
TX_IFG_DELAY	DELAY_ACK	1.0
shift_pause_valid_del	TX_DATA_VALID_REG	1.0
TX_DATA_VALID_DEL14	TX_DATA_VALID_DEL15	1.0
TX_DATA_VALID_DEL15	TXC	1.0
TX_DATA_VALID_DEL12	TX_DATA_VALID_DEL13	1.0
TX_DATA_VALID_DEL13	TX_DATA_VALID_DEL14	10.0
TX_DATA_VALID_DEL13	OVERFLOW_VALID	12.0
TX_DATA_VALID_DEL13	OVERFLOW_DATA	83.0
TX_DATA_VALID_DEL13	TX_DATA_DEL14	142.0
U_byte_count_module.BYTE_COUNTER	BYTE_COUNTER	1.0
TX_DATA_VALID_DEL11	TX_DATA_VALID_DEL12	1.0
reset_err_pause	insert_error	7.0
U_byte_count_module.START	U_byte_count_module.counter	1.0
U_CRC8.LOAD	U_CRC8.CRC_OUT	1.0
FC_TRANS_PAUSEDATA	TXD_PAUSE_DEL2	1.0
FC_TRANS_PAUSEDATA	store_transmit_pause_value	1.0
tx_undderrun_int	insert_error	6.0
shift_pause_valid	shift_pause_valid_del	2.0
SOURCE_ADDR	TXD_PAUSE_DEL1	1.0
U_ACK_CNT.max_count	U_ACK_CNT.start_count	1.0
U_ACK_CNT.max_count	U_ACK_CNT.counter	2.0
U_CRC8.START	U_CRC8.start_int	1.0
MIN_FRAME_SIZE	insert_error	3.0
final_byte_count	insert_error	9.0
final_byte_count	byte_count_stat	1.0
final_byte_count	final_byte_count	1.0
final_byte_count	txstatplus_int	2.0
U_CRC64.nextCRC32_D64	U_CRC64.CRC_OUT	1.0
FC_TRANS_PAUSEVAL	TXD_PAUSE_DEL1	1.0
FC_TRANS_PAUSEVAL	TXD_PAUSE_DEL2	1.0
FC_TRANS_PAUSEVAL	store_transmit_pause_value	1.0
FC_TRANS_PAUSEVAL	TXC_PAUSE_DEL1	1.0
FC_TRANS_PAUSEVAL	TXC_PAUSE_DEL2	1.0
FC_TRANS_PAUSEVAL	PAUSEVAL_DEL	1.0
TX_CFG_REG_VALUE	tx_enabled_int	1.0
TX_CFG_REG_VALUE	jumbo_enabled_int	1.0
TX_CFG_REG_VALUE	vlan_enabled_int	1.0
TX_CFG_REG_VALUE	reset_tx_int	1.0
TX_CFG_REG_VALUE	fcs_enabled_int	1.0
TX_CFG_REG_VALUE	read_ifg_int	1.0
transmit_pause_frame_valid	TX_DATA_REG	3.0
transmit_pause_frame_valid	U_CRC64.START	1.0
TXD_PAUSE_DEL1	shift_pause_data	1.0
TXD_PAUSE_DEL2	shift_pause_data	1.0
U_byte_count_module.RESET	U_byte_count_module.counter	2.0
TX_DATA_VALID_REG	FRAME_START	1.0
TX_DATA_VALID_REG	TX_DATA_REG	9.0
TX_DATA_VALID_REG	TX_DATA_VALID_DEL1	1.0
TX_DATA_VALID_DEL4	TX_DATA_VALID_DEL5	1.0
store_tx_data_valid	store_tx_data_valid	1.0
store_tx_data_valid	start_CRC8	1.0
TX_DATA_VALID_DEL6	TX_DATA_VALID_DEL7	1.0
TX_DATA_VALID_DEL7	TX_DATA_VALID_DEL8	1.0
byte_count_stat	txstatplus_int	1.0
TX_DATA_VALID_DEL1	TX_DATA_VALID_DEL2	1.0
TX_DATA_VALID_DEL2	store_tx_data_valid	1.0
TX_DATA_VALID_DEL2	TX_DATA_VALID_DEL3	1.0
start_CRC8	START_CRC8_DEL	1.0
start_CRC8	U_CRC8.START	1.0
start_CRC8	final_byte_count	1.0
U_CRC8.CRC_IN	U_CRC8.CRC_OUT	1.0
load_CRC8	store_tx_data_valid	2.0
load_CRC8	insert_error	6.0
load_CRC8	store_CRC64	1.0
load_CRC8	U_CRC8.LOAD	1.0
load_CRC8	append_reg	1.0
load_CRC8	tx_data_int	1.0
load_CRC8	final_byte_count	3.0
load_CRC8	store_tx_data	2.0
TX_CLK	U_ACK_CNT.clock	1.0
TX_CLK	U_CRC64.CLK	1.0
TX_CLK	U_CRC8.CLK	1.0
TX_CLK	U_byte_count_module.CLK	1.0
TX_DATA_VALID_DEL8	TX_DATA_VALID_DEL9	1.0
TX_DATA_VALID_DEL9	TX_DATA_VALID_DEL10	1.0
BYTE_COUNTER	length_register	3.0
BYTE_COUNTER	TX_DATA_VALID_REG	9.0
BYTE_COUNTER	TX_DATA_REG	10.0
BYTE_COUNTER	final_byte_count	2.0
BYTE_COUNTER	FRAME_START	1.0
BYTE_COUNTER	byte_count_reg	1.0
U_byte_count_module.counter	U_byte_count_module.counter	1.0
U_byte_count_module.counter	U_byte_count_module.BYTE_COUNTER	1.0
DELAY_ACK	U_ACK_CNT.max_count	1.0
U_CRC64.RESET	U_CRC64.CRC_REG	1.0
U_CRC64.RESET	U_CRC64.CRC_OUT	2.0
TX_DATA_DEL4	TX_DATA_DEL5	1.0
reset_tx_int	U_ACK_CNT.reset	1.0
TX_DATA_VALID_DELAY	TX_DATA_REG	10.0