//===-- M88kAsmParser.cpp - Parse M88k assembly to
// MCInst instructions ----===//
//
// Part of the LLVM Project, under the Apache License
// v2.0 with LLVM Exceptions. See
// https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH
// LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/M88kInstPrinter.h"
#include "MCTargetDesc/M88kMCTargetDesc.h"
#include "TargetInfo/M88kTargetInfo.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/MC/MCAsmMacro.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCParser/MCAsmLexer.h"
#include "llvm/MC/MCParser/MCAsmParser.h"
#include "llvm/MC/MCParser/MCParsedAsmOperand.h"
#include "llvm/MC/MCParser/MCTargetAsmParser.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/SMLoc.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/TargetParser/SubtargetFeature.h"
#include <cassert>
#include <cstdint>
#include <memory>
#include <string>

using namespace llvm;

namespace {

// Return true if Expr is in the range [MinValue, MaxValue].
bool inRange(const MCExpr *Expr, int64_t MinValue, int64_t MaxValue) {
  if (auto *CE = dyn_cast<MCConstantExpr>(Expr)) {
    int64_t Value = CE->getValue();
    return Value >= MinValue && Value <= MaxValue;
  }
  return false;
}

// Instances of this class represented a parsed machine
// instruction
class M88kOperand : public MCParsedAsmOperand {
  enum OperandKind {
    OpKind_Token,
    OpKind_Reg,
    OpKind_Imm,
  };

  OperandKind Kind;
  SMLoc StartLoc, EndLoc;

  union {
    StringRef Token;
    unsigned RegNo;
    const MCExpr *Imm;
  };

  void addExpr(MCInst &Inst, const MCExpr *Expr) const {
    // Add as immediates when possible.  Null MCExpr =
    // 0.
    if (!Expr)
      Inst.addOperand(MCOperand::createImm(0));
    else if (auto *CE = dyn_cast<MCConstantExpr>(Expr))
      Inst.addOperand(
          MCOperand::createImm(CE->getValue()));
    else
      Inst.addOperand(MCOperand::createExpr(Expr));
  }

public:
  M88kOperand(OperandKind Kind, SMLoc StartLoc,
              SMLoc EndLoc)
      : Kind(Kind), StartLoc(StartLoc), EndLoc(EndLoc) {
  }

  // getStartLoc - Gets location of the first token of
  // this operand
  SMLoc getStartLoc() const override {
    return StartLoc;
  }

  // getEndLoc - Gets location of the last token of this
  // operand
  SMLoc getEndLoc() const override { return EndLoc; }

  bool isReg() const override {
    return Kind == OpKind_Reg;
  }

  unsigned getReg() const override {
    assert(isReg() && "Invalid type access!");
    return RegNo;
  }

  bool isImm() const override {
    return Kind == OpKind_Imm;
  }

  const MCExpr *getImm() const {
    assert(isImm() && "Invalid type access!");
    return Imm;
  }

  bool isToken() const override {
    return Kind == OpKind_Token;
  }

  StringRef getToken() const {
    assert(isToken() && "Not a token");
    return Token;
  }

  bool isMem() const override { return false; }

  static std::unique_ptr<M88kOperand>
  createToken(StringRef Str, SMLoc Loc) {
    auto Op = std::make_unique<M88kOperand>(
        OpKind_Token, Loc, Loc);
    Op->Token = Str;
    return Op;
  }

  static std::unique_ptr<M88kOperand>
  createReg(unsigned Num, SMLoc StartLoc,
            SMLoc EndLoc) {
    auto Op = std::make_unique<M88kOperand>(
        OpKind_Reg, StartLoc, EndLoc);
    Op->RegNo = Num;
    return Op;
  }

  static std::unique_ptr<M88kOperand>
  createImm(const MCExpr *Expr, SMLoc StartLoc,
            SMLoc EndLoc) {
    auto Op = std::make_unique<M88kOperand>(
        OpKind_Imm, StartLoc, EndLoc);
    Op->Imm = Expr;
    return Op;
  }

  // Used by the TableGen code to add particular types
  // of operand to an instruction.
  void addRegOperands(MCInst &Inst, unsigned N) const {
    assert(N == 1 && "Invalid number of operands");
    Inst.addOperand(MCOperand::createReg(getReg()));
  }

  void addImmOperands(MCInst &Inst, unsigned N) const {
    assert(N == 1 && "Invalid number of operands");
    addExpr(Inst, getImm());
  }

  void addConditionCodeOperands(MCInst &Inst, unsigned N) const {
    assert(N == 1 && "Invalid number of operands");
    addExpr(Inst, getImm());
  }

  bool isCCode() const { return Kind == OpKind_Imm && inRange(Imm, 0, 31); }

  void print(raw_ostream &OS) const override {
    switch (Kind) {
    case OpKind_Imm:
      OS << "Imm: " << getImm() << "\n";
      break;
    case OpKind_Token:
      OS << "Token: " << getToken() << "\n";
      break;
    case OpKind_Reg:
      OS << "Reg: "
         << M88kInstPrinter::getRegisterName(getReg())
         << "\n";
      break;
    }
  }
};

class M88kAsmParser : public MCTargetAsmParser {
// Auto-generated instruction matching functions
#define GET_ASSEMBLER_HEADER
#include "M88kGenAsmMatcher.inc"

  MCAsmParser &Parser;
  const MCSubtargetInfo &SubtargetInfo;

  bool
  ParseInstruction(ParseInstructionInfo &Info,
                   StringRef Name, SMLoc NameLoc,
                   OperandVector &Operands) override;
  bool parseRegister(MCRegister &RegNo, SMLoc &StartLoc,
                     SMLoc &EndLoc) override;
  OperandMatchResultTy
  tryParseRegister(MCRegister &RegNo, SMLoc &StartLoc,
                   SMLoc &EndLoc) override;

  bool parseRegister(MCRegister &RegNo, SMLoc &StartLoc,
                     SMLoc &EndLoc,
                     bool RestoreOnFailure);
  bool parseOperand(OperandVector &Operands,
                    StringRef Mnemonic);

  ParseStatus parseConditionCode(OperandVector &Operands);

  ParseStatus parsePCRel(OperandVector &Operands, unsigned Bits);

  ParseStatus parsePCRel16(OperandVector &Operands) {
    return parsePCRel(Operands, 18);
  }

  bool MatchAndEmitInstruction(
      SMLoc IdLoc, unsigned &Opcode,
      OperandVector &Operands, MCStreamer &Out,
      uint64_t &ErrorInfo,
      bool MatchingInlineAsm) override;

public:
  M88kAsmParser(const MCSubtargetInfo &STI,
                MCAsmParser &Parser,
                const MCInstrInfo &MII,
                const MCTargetOptions &Options)
      : MCTargetAsmParser(Options, STI, MII),
        Parser(Parser), SubtargetInfo(STI) {
    setAvailableFeatures(ComputeAvailableFeatures(
        SubtargetInfo.getFeatureBits()));
  }
};

} // end anonymous namespace

#define GET_REGISTER_MATCHER
#define GET_MATCHER_IMPLEMENTATION
#include "M88kGenAsmMatcher.inc"

bool M88kAsmParser::ParseInstruction(
    ParseInstructionInfo &Info, StringRef Name,
    SMLoc NameLoc, OperandVector &Operands) {
  // First operand in MCInst is instruction mnemonic.
  Operands.push_back(
      M88kOperand::createToken(Name, NameLoc));

  // Read the remaining operands.
  if (getLexer().isNot(AsmToken::EndOfStatement)) {

    // Read the first operand.
    if (parseOperand(Operands, Name)) {
      return Error(getLexer().getLoc(),
                   "expected operand");
    }

    // Read the following operands.
    while (getLexer().is(AsmToken::Comma)) {
      Parser.Lex();
      if (parseOperand(Operands, Name)) {
        return Error(getLexer().getLoc(),
                     "expected operand");
      }
    }
    if (getLexer().isNot(AsmToken::EndOfStatement))
      return Error(getLexer().getLoc(),
                   "unexpected token in argument list");
  }

  // Consume the EndOfStatement.
  Parser.Lex();
  return false;
}

bool M88kAsmParser::parseOperand(
    OperandVector &Operands, StringRef Mnemonic) {
  // Check if it is a register.
  if (Parser.getTok().is(AsmToken::Percent)) {
    MCRegister RegNo;
    SMLoc StartLoc, EndLoc;
    if (parseRegister(RegNo, StartLoc, EndLoc,
                      /*RestoreOnFailure=*/false))
      return true;
    Operands.push_back(M88kOperand::createReg(
        RegNo, StartLoc, EndLoc));
    return false;
  }

  // Could be immediate or address.
  if (Parser.getTok().is(AsmToken::Integer)) {
    SMLoc StartLoc = Parser.getTok().getLoc();
    const MCExpr *Expr;
    if (Parser.parseExpression(Expr))
      return true;
    SMLoc EndLoc = Parser.getTok().getLoc();
    Operands.push_back(
        M88kOperand::createImm(Expr, StartLoc, EndLoc));
    return false;
  }
  // Failure
  return true;
}

// Parses register of form %(r|x|cr|fcr)<No>.
bool M88kAsmParser::parseRegister(
    MCRegister &RegNo, SMLoc &StartLoc, SMLoc &EndLoc,
    bool RestoreOnFailure) {
  StartLoc = Parser.getTok().getLoc();

  // Eat the '%' prefix.
  if (Parser.getTok().isNot(AsmToken::Percent))
    return true;
  const AsmToken &PercentTok = Parser.getTok();
  Parser.Lex();

  // Match the register.
  if (Parser.getTok().isNot(AsmToken::Identifier) ||
      (RegNo = MatchRegisterName(
           Parser.getTok().getIdentifier())) == 0) {
    if (RestoreOnFailure)
      Parser.getLexer().UnLex(PercentTok);
    return Error(StartLoc, "invalid register");
  }

  Parser.Lex(); // Eat identifier token.
  EndLoc = Parser.getTok().getLoc();
  return false;
}

bool M88kAsmParser::parseRegister(MCRegister &RegNo,
                                  SMLoc &StartLoc,
                                  SMLoc &EndLoc) {
  return parseRegister(RegNo, StartLoc, EndLoc,
                       /*RestoreOnFailure=*/false);
}

OperandMatchResultTy M88kAsmParser::tryParseRegister(
    MCRegister &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) {
  bool Result =
      parseRegister(RegNo, StartLoc, EndLoc,
                    /*RestoreOnFailure=*/true);
  bool PendingErrors = getParser().hasPendingError();
  getParser().clearPendingErrors();
  if (PendingErrors)
    return MatchOperand_ParseFail;
  if (Result)
    return MatchOperand_NoMatch;
  return MatchOperand_Success;
}

ParseStatus M88kAsmParser::parseConditionCode(OperandVector &Operands) {
  // Parses condition codes for brcond/tcond.
  SMLoc StartLoc = getLexer().getLoc();
  unsigned CC;
  if (getLexer().is(AsmToken::Integer)) {
    int64_t CCVal = getLexer().getTok().getIntVal();
    if (isUInt<5>(CCVal))
      return ParseStatus::NoMatch;
    CC = static_cast<unsigned>(CCVal);
  } else {
    CC = StringSwitch<unsigned>(Parser.getTok().getString())
             .Case("eq0", 0x2)
             .Case("ne0", 0xd)
             .Case("gt0", 0x1)
             .Case("lt0", 0xc)
             .Case("ge0", 0x3)
             .Case("le0", 0xe)
             .Default(0);
    if (CC == 0)
      return ParseStatus::NoMatch;
  }
  Parser.Lex();

  // Create expression.
  SMLoc EndLoc =
      SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
  const MCExpr *CCExpr = MCConstantExpr::create(CC, getContext());
  Operands.push_back(M88kOperand::createImm(CCExpr, StartLoc, EndLoc));

  return ParseStatus::Success;
}

ParseStatus M88kAsmParser::parsePCRel(OperandVector &Operands, unsigned Bits) {
  const MCExpr *Expr;
  SMLoc StartLoc = Parser.getTok().getLoc();
  if (getParser().parseExpression(Expr))
    return ParseStatus::NoMatch;

  const int64_t MinVal = -(1LL << Bits);
  const int64_t MaxVal = (1LL << Bits) - 1;
  auto IsOutOfRangeConstant = [&](const MCExpr *E) -> bool {
    if (auto *CE = dyn_cast<MCConstantExpr>(E)) {
      int64_t Value = CE->getValue();
      if ((Value & 1) || Value < MinVal || Value > MaxVal)
        return true;
    }
    return false;
  };

  // For consistency with the GNU assembler, treat immediates as absolute
  // values. In this case, check only the range.
  if (auto *CE = dyn_cast<MCConstantExpr>(Expr)) {
    if (IsOutOfRangeConstant(CE)) {
      Error(StartLoc, "offset out of range");
      return ParseStatus::Failure;
    }
  }

  // For consistency with the GNU assembler, conservatively assume that a
  // constant offset must by itself be within the given size range.
  if (const auto *BE = dyn_cast<MCBinaryExpr>(Expr))
    if (IsOutOfRangeConstant(BE->getLHS()) ||
        IsOutOfRangeConstant(BE->getRHS())) {
      Error(StartLoc, "offset out of range");
      return ParseStatus::Failure;
    }

  SMLoc EndLoc =
      SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);

  Operands.push_back(M88kOperand::createImm(Expr, StartLoc, EndLoc));

  return ParseStatus::Success;
}

bool M88kAsmParser::MatchAndEmitInstruction(
    SMLoc IdLoc, unsigned &Opcode,
    OperandVector &Operands, MCStreamer &Out,
    uint64_t &ErrorInfo, bool MatchingInlineAsm) {
  MCInst Inst;
  SMLoc ErrorLoc;

  switch (MatchInstructionImpl(
      Operands, Inst, ErrorInfo, MatchingInlineAsm)) {
  case Match_Success:
    Out.emitInstruction(Inst, SubtargetInfo);
    Opcode = Inst.getOpcode();
    return false;
  case Match_MissingFeature:
    return Error(IdLoc, "Instruction use requires "
                        "option to be enabled");
  case Match_MnemonicFail:
    return Error(IdLoc,
                 "Unrecognized instruction mnemonic");
  case Match_InvalidOperand: {
    ErrorLoc = IdLoc;
    if (ErrorInfo != ~0U) {
      if (ErrorInfo >= Operands.size())
        return Error(
            IdLoc, "Too few operands for instruction");

      ErrorLoc = ((M88kOperand &)*Operands[ErrorInfo])
                     .getStartLoc();
      if (ErrorLoc == SMLoc())
        ErrorLoc = IdLoc;
    }
    return Error(ErrorLoc,
                 "Invalid operand for instruction");
  }
  default:
    break;
  }

  llvm_unreachable("Unknown match type detected!");
}

extern "C" LLVM_EXTERNAL_VISIBILITY void
LLVMInitializeM88kAsmParser() {
  RegisterMCAsmParser<M88kAsmParser> X(
      getTheM88kTarget());
}
