
ubuntu-preinstalled/su:     file format elf32-littlearm


Disassembly of section .init:

000017a4 <.init>:
    17a4:	push	{r3, lr}
    17a8:	bl	1e58 <tcgetattr@plt+0x5c>
    17ac:	pop	{r3, pc}

Disassembly of section .plt:

000017b0 <calloc@plt-0x14>:
    17b0:	push	{lr}		; (str lr, [sp, #-4]!)
    17b4:	ldr	lr, [pc, #4]	; 17c0 <calloc@plt-0x4>
    17b8:	add	lr, pc, lr
    17bc:	ldr	pc, [lr, #8]!
    17c0:	strdeq	r8, [r1], -r0

000017c4 <calloc@plt>:
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #24, 20	; 0x18000
    17cc:	ldr	pc, [ip, #1520]!	; 0x5f0

000017d0 <endgrent@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #24, 20	; 0x18000
    17d8:	ldr	pc, [ip, #1512]!	; 0x5e8

000017dc <raise@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #24, 20	; 0x18000
    17e4:	ldr	pc, [ip, #1504]!	; 0x5e0

000017e8 <cfmakeraw@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #24, 20	; 0x18000
    17f0:	ldr	pc, [ip, #1496]!	; 0x5d8

000017f4 <strcmp@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #24, 20	; 0x18000
    17fc:	ldr	pc, [ip, #1488]!	; 0x5d0

00001800 <pam_start@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #24, 20	; 0x18000
    1808:	ldr	pc, [ip, #1480]!	; 0x5c8

0000180c <__cxa_finalize@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #24, 20	; 0x18000
    1814:	ldr	pc, [ip, #1472]!	; 0x5c0

00001818 <getlogin@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #24, 20	; 0x18000
    1820:	ldr	pc, [ip, #1464]!	; 0x5b8

00001824 <strtol@plt>:
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #24, 20	; 0x18000
    182c:	ldr	pc, [ip, #1456]!	; 0x5b0

00001830 <basename@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #24, 20	; 0x18000
    1838:	ldr	pc, [ip, #1448]!	; 0x5a8

0000183c <getpwuid@plt>:
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #24, 20	; 0x18000
    1844:	ldr	pc, [ip, #1440]!	; 0x5a0

00001848 <strcspn@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #24, 20	; 0x18000
    1850:	ldr	pc, [ip, #1432]!	; 0x598

00001854 <clearenv@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #24, 20	; 0x18000
    185c:	ldr	pc, [ip, #1424]!	; 0x590

00001860 <pam_set_item@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #24, 20	; 0x18000
    1868:	ldr	pc, [ip, #1416]!	; 0x588

0000186c <getusershell@plt>:
    186c:	add	ip, pc, #0, 12
    1870:	add	ip, ip, #24, 20	; 0x18000
    1874:	ldr	pc, [ip, #1408]!	; 0x580

00001878 <read@plt>:
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #24, 20	; 0x18000
    1880:	ldr	pc, [ip, #1400]!	; 0x578

00001884 <fflush@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #24, 20	; 0x18000
    188c:	ldr	pc, [ip, #1392]!	; 0x570

00001890 <getuid@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #24, 20	; 0x18000
    1898:	ldr	pc, [ip, #1384]!	; 0x568

0000189c <sigprocmask@plt>:
    189c:	add	ip, pc, #0, 12
    18a0:	add	ip, ip, #24, 20	; 0x18000
    18a4:	ldr	pc, [ip, #1376]!	; 0x560

000018a8 <free@plt>:
    18a8:	add	ip, pc, #0, 12
    18ac:	add	ip, ip, #24, 20	; 0x18000
    18b0:	ldr	pc, [ip, #1368]!	; 0x558

000018b4 <fgets@plt>:
    18b4:	add	ip, pc, #0, 12
    18b8:	add	ip, ip, #24, 20	; 0x18000
    18bc:	ldr	pc, [ip, #1360]!	; 0x550

000018c0 <nanosleep@plt>:
    18c0:	add	ip, pc, #0, 12
    18c4:	add	ip, ip, #24, 20	; 0x18000
    18c8:	ldr	pc, [ip, #1352]!	; 0x548

000018cc <ferror@plt>:
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #24, 20	; 0x18000
    18d4:	ldr	pc, [ip, #1344]!	; 0x540

000018d8 <strndup@plt>:
    18d8:			; <UNDEFINED> instruction: 0xe7fd4778
    18dc:	add	ip, pc, #0, 12
    18e0:	add	ip, ip, #24, 20	; 0x18000
    18e4:	ldr	pc, [ip, #1332]!	; 0x534

000018e8 <_exit@plt>:
    18e8:	add	ip, pc, #0, 12
    18ec:	add	ip, ip, #24, 20	; 0x18000
    18f0:	ldr	pc, [ip, #1324]!	; 0x52c

000018f4 <memcpy@plt>:
    18f4:	add	ip, pc, #0, 12
    18f8:	add	ip, ip, #24, 20	; 0x18000
    18fc:	ldr	pc, [ip, #1316]!	; 0x524

00001900 <endusershell@plt>:
    1900:	add	ip, pc, #0, 12
    1904:	add	ip, ip, #24, 20	; 0x18000
    1908:	ldr	pc, [ip, #1308]!	; 0x51c

0000190c <execvp@plt>:
    190c:	add	ip, pc, #0, 12
    1910:	add	ip, ip, #24, 20	; 0x18000
    1914:	ldr	pc, [ip, #1300]!	; 0x514

00001918 <__strtoull_internal@plt>:
    1918:	add	ip, pc, #0, 12
    191c:	add	ip, ip, #24, 20	; 0x18000
    1920:	ldr	pc, [ip, #1292]!	; 0x50c

00001924 <sleep@plt>:
    1924:	add	ip, pc, #0, 12
    1928:	add	ip, ip, #24, 20	; 0x18000
    192c:	ldr	pc, [ip, #1284]!	; 0x504

00001930 <stpcpy@plt>:
    1930:	add	ip, pc, #0, 12
    1934:	add	ip, ip, #24, 20	; 0x18000
    1938:	ldr	pc, [ip, #1276]!	; 0x4fc

0000193c <pam_chauthtok@plt>:
    193c:	add	ip, pc, #0, 12
    1940:	add	ip, ip, #24, 20	; 0x18000
    1944:	ldr	pc, [ip, #1268]!	; 0x4f4

00001948 <dcgettext@plt>:
    1948:	add	ip, pc, #0, 12
    194c:	add	ip, ip, #24, 20	; 0x18000
    1950:	ldr	pc, [ip, #1260]!	; 0x4ec

00001954 <strdup@plt>:
    1954:			; <UNDEFINED> instruction: 0xe7fd4778
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #24, 20	; 0x18000
    1960:	ldr	pc, [ip, #1248]!	; 0x4e0

00001964 <pam_end@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #24, 20	; 0x18000
    196c:	ldr	pc, [ip, #1240]!	; 0x4d8

00001970 <__stack_chk_fail@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #24, 20	; 0x18000
    1978:	ldr	pc, [ip, #1232]!	; 0x4d0

0000197c <pam_strerror@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #24, 20	; 0x18000
    1984:	ldr	pc, [ip, #1224]!	; 0x4c8

00001988 <dup2@plt>:
    1988:	add	ip, pc, #0, 12
    198c:	add	ip, ip, #24, 20	; 0x18000
    1990:	ldr	pc, [ip, #1216]!	; 0x4c0

00001994 <realloc@plt>:
    1994:	add	ip, pc, #0, 12
    1998:	add	ip, ip, #24, 20	; 0x18000
    199c:	ldr	pc, [ip, #1208]!	; 0x4b8

000019a0 <initgroups@plt>:
    19a0:	add	ip, pc, #0, 12
    19a4:	add	ip, ip, #24, 20	; 0x18000
    19a8:	ldr	pc, [ip, #1200]!	; 0x4b0

000019ac <textdomain@plt>:
    19ac:	add	ip, pc, #0, 12
    19b0:	add	ip, ip, #24, 20	; 0x18000
    19b4:	ldr	pc, [ip, #1192]!	; 0x4a8

000019b8 <pam_getenvlist@plt>:
    19b8:	add	ip, pc, #0, 12
    19bc:	add	ip, ip, #24, 20	; 0x18000
    19c0:	ldr	pc, [ip, #1184]!	; 0x4a0

000019c4 <chdir@plt>:
    19c4:	add	ip, pc, #0, 12
    19c8:	add	ip, ip, #24, 20	; 0x18000
    19cc:	ldr	pc, [ip, #1176]!	; 0x498

000019d0 <strcasecmp@plt>:
    19d0:	add	ip, pc, #0, 12
    19d4:	add	ip, ip, #24, 20	; 0x18000
    19d8:	ldr	pc, [ip, #1168]!	; 0x490

000019dc <err@plt>:
    19dc:	add	ip, pc, #0, 12
    19e0:	add	ip, ip, #24, 20	; 0x18000
    19e4:	ldr	pc, [ip, #1160]!	; 0x488

000019e8 <geteuid@plt>:
    19e8:	add	ip, pc, #0, 12
    19ec:	add	ip, ip, #24, 20	; 0x18000
    19f0:	ldr	pc, [ip, #1152]!	; 0x480

000019f4 <strsignal@plt>:
    19f4:	add	ip, pc, #0, 12
    19f8:	add	ip, ip, #24, 20	; 0x18000
    19fc:	ldr	pc, [ip, #1144]!	; 0x478

00001a00 <poll@plt>:
    1a00:	add	ip, pc, #0, 12
    1a04:	add	ip, ip, #24, 20	; 0x18000
    1a08:	ldr	pc, [ip, #1136]!	; 0x470

00001a0c <setgroups@plt>:
    1a0c:	add	ip, pc, #0, 12
    1a10:	add	ip, ip, #24, 20	; 0x18000
    1a14:	ldr	pc, [ip, #1128]!	; 0x468

00001a18 <signalfd@plt>:
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #24, 20	; 0x18000
    1a20:	ldr	pc, [ip, #1120]!	; 0x460

00001a24 <getegid@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #24, 20	; 0x18000
    1a2c:	ldr	pc, [ip, #1112]!	; 0x458

00001a30 <sigaction@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #24, 20	; 0x18000
    1a38:	ldr	pc, [ip, #1104]!	; 0x450

00001a3c <ioctl@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #24, 20	; 0x18000
    1a44:	ldr	pc, [ip, #1096]!	; 0x448

00001a48 <waitpid@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #24, 20	; 0x18000
    1a50:	ldr	pc, [ip, #1088]!	; 0x440

00001a54 <tcsetattr@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #24, 20	; 0x18000
    1a5c:	ldr	pc, [ip, #1080]!	; 0x438

00001a60 <strcpy@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #24, 20	; 0x18000
    1a68:	ldr	pc, [ip, #1072]!	; 0x430

00001a6c <misc_conv@plt>:
    1a6c:			; <UNDEFINED> instruction: 0xe7fd4778
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #24, 20	; 0x18000
    1a78:	ldr	pc, [ip, #1060]!	; 0x424

00001a7c <gettimeofday@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #24, 20	; 0x18000
    1a84:	ldr	pc, [ip, #1052]!	; 0x41c

00001a88 <__fpending@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #24, 20	; 0x18000
    1a90:	ldr	pc, [ip, #1044]!	; 0x414

00001a94 <getenv@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #24, 20	; 0x18000
    1a9c:	ldr	pc, [ip, #1036]!	; 0x40c

00001aa0 <setgid@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #24, 20	; 0x18000
    1aa8:	ldr	pc, [ip, #1028]!	; 0x404

00001aac <malloc@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #24, 20	; 0x18000
    1ab4:	ldr	pc, [ip, #1020]!	; 0x3fc

00001ab8 <sigaddset@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #24, 20	; 0x18000
    1ac0:	ldr	pc, [ip, #1012]!	; 0x3f4

00001ac4 <__libc_start_main@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #24, 20	; 0x18000
    1acc:	ldr	pc, [ip, #1004]!	; 0x3ec

00001ad0 <__vfprintf_chk@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #24, 20	; 0x18000
    1ad8:	ldr	pc, [ip, #996]!	; 0x3e4

00001adc <closelog@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #24, 20	; 0x18000
    1ae4:	ldr	pc, [ip, #988]!	; 0x3dc

00001ae8 <__gmon_start__@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #24, 20	; 0x18000
    1af0:	ldr	pc, [ip, #980]!	; 0x3d4

00001af4 <openpty@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #24, 20	; 0x18000
    1afc:	ldr	pc, [ip, #972]!	; 0x3cc

00001b00 <getopt_long@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #24, 20	; 0x18000
    1b08:	ldr	pc, [ip, #964]!	; 0x3c4

00001b0c <kill@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #24, 20	; 0x18000
    1b14:	ldr	pc, [ip, #956]!	; 0x3bc

00001b18 <__ctype_b_loc@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #24, 20	; 0x18000
    1b20:	ldr	pc, [ip, #948]!	; 0x3b4

00001b24 <getpid@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #24, 20	; 0x18000
    1b2c:	ldr	pc, [ip, #940]!	; 0x3ac

00001b30 <exit@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #24, 20	; 0x18000
    1b38:	ldr	pc, [ip, #932]!	; 0x3a4

00001b3c <strtoul@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #24, 20	; 0x18000
    1b44:	ldr	pc, [ip, #924]!	; 0x39c

00001b48 <ttyname@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #24, 20	; 0x18000
    1b50:	ldr	pc, [ip, #916]!	; 0x394

00001b54 <strlen@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #24, 20	; 0x18000
    1b5c:	ldr	pc, [ip, #908]!	; 0x38c

00001b60 <setsid@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #24, 20	; 0x18000
    1b68:	ldr	pc, [ip, #900]!	; 0x384

00001b6c <strchr@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #24, 20	; 0x18000
    1b74:	ldr	pc, [ip, #892]!	; 0x37c

00001b78 <setenv@plt>:
    1b78:			; <UNDEFINED> instruction: 0xe7fd4778
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #24, 20	; 0x18000
    1b84:	ldr	pc, [ip, #880]!	; 0x370

00001b88 <warnx@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #24, 20	; 0x18000
    1b90:	ldr	pc, [ip, #872]!	; 0x368

00001b94 <setreuid@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #24, 20	; 0x18000
    1b9c:	ldr	pc, [ip, #864]!	; 0x360

00001ba0 <getpwnam_r@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #24, 20	; 0x18000
    1ba8:	ldr	pc, [ip, #856]!	; 0x358

00001bac <execv@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #24, 20	; 0x18000
    1bb4:	ldr	pc, [ip, #848]!	; 0x350

00001bb8 <__open64_2@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #24, 20	; 0x18000
    1bc0:	ldr	pc, [ip, #840]!	; 0x348

00001bc4 <sigfillset@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #24, 20	; 0x18000
    1bcc:	ldr	pc, [ip, #832]!	; 0x340

00001bd0 <__errno_location@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #24, 20	; 0x18000
    1bd8:	ldr	pc, [ip, #824]!	; 0x338

00001bdc <__sprintf_chk@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #24, 20	; 0x18000
    1be4:	ldr	pc, [ip, #816]!	; 0x330

00001be8 <__cxa_atexit@plt>:
    1be8:			; <UNDEFINED> instruction: 0xe7fd4778
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #24, 20	; 0x18000
    1bf4:	ldr	pc, [ip, #804]!	; 0x324

00001bf8 <__vasprintf_chk@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #24, 20	; 0x18000
    1c00:	ldr	pc, [ip, #796]!	; 0x31c

00001c04 <getgid@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #24, 20	; 0x18000
    1c0c:	ldr	pc, [ip, #788]!	; 0x314

00001c10 <memset@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #24, 20	; 0x18000
    1c18:	ldr	pc, [ip, #780]!	; 0x30c

00001c1c <pam_close_session@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #24, 20	; 0x18000
    1c24:	ldr	pc, [ip, #772]!	; 0x304

00001c28 <setusershell@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #24, 20	; 0x18000
    1c30:	ldr	pc, [ip, #764]!	; 0x2fc

00001c34 <fgetc@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #24, 20	; 0x18000
    1c3c:	ldr	pc, [ip, #756]!	; 0x2f4

00001c40 <__printf_chk@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #24, 20	; 0x18000
    1c48:	ldr	pc, [ip, #748]!	; 0x2ec

00001c4c <strtod@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #24, 20	; 0x18000
    1c54:	ldr	pc, [ip, #740]!	; 0x2e4

00001c58 <write@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #24, 20	; 0x18000
    1c60:	ldr	pc, [ip, #732]!	; 0x2dc

00001c64 <__fprintf_chk@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #24, 20	; 0x18000
    1c6c:	ldr	pc, [ip, #724]!	; 0x2d4

00001c70 <fclose@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #24, 20	; 0x18000
    1c78:	ldr	pc, [ip, #716]!	; 0x2cc

00001c7c <setregid@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #24, 20	; 0x18000
    1c84:	ldr	pc, [ip, #708]!	; 0x2c4

00001c88 <__syslog_chk@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #24, 20	; 0x18000
    1c90:	ldr	pc, [ip, #700]!	; 0x2bc

00001c94 <setlocale@plt>:
    1c94:	add	ip, pc, #0, 12
    1c98:	add	ip, ip, #24, 20	; 0x18000
    1c9c:	ldr	pc, [ip, #692]!	; 0x2b4

00001ca0 <sigemptyset@plt>:
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #24, 20	; 0x18000
    1ca8:	ldr	pc, [ip, #684]!	; 0x2ac

00001cac <fork@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #24, 20	; 0x18000
    1cb4:	ldr	pc, [ip, #676]!	; 0x2a4

00001cb8 <errx@plt>:
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #24, 20	; 0x18000
    1cc0:	ldr	pc, [ip, #668]!	; 0x29c

00001cc4 <putenv@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #24, 20	; 0x18000
    1ccc:	ldr	pc, [ip, #660]!	; 0x294

00001cd0 <warn@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #24, 20	; 0x18000
    1cd8:	ldr	pc, [ip, #652]!	; 0x28c

00001cdc <fputc@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #24, 20	; 0x18000
    1ce4:	ldr	pc, [ip, #644]!	; 0x284

00001ce8 <updwtmpx@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #24, 20	; 0x18000
    1cf0:	ldr	pc, [ip, #636]!	; 0x27c

00001cf4 <setuid@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #24, 20	; 0x18000
    1cfc:	ldr	pc, [ip, #628]!	; 0x274

00001d00 <localeconv@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #24, 20	; 0x18000
    1d08:	ldr	pc, [ip, #620]!	; 0x26c

00001d0c <openlog@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #24, 20	; 0x18000
    1d14:	ldr	pc, [ip, #612]!	; 0x264

00001d18 <__strtoll_internal@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #24, 20	; 0x18000
    1d20:	ldr	pc, [ip, #604]!	; 0x25c

00001d24 <fopen64@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #24, 20	; 0x18000
    1d2c:	ldr	pc, [ip, #596]!	; 0x254

00001d30 <pam_acct_mgmt@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #24, 20	; 0x18000
    1d38:	ldr	pc, [ip, #588]!	; 0x24c

00001d3c <bindtextdomain@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #24, 20	; 0x18000
    1d44:	ldr	pc, [ip, #580]!	; 0x244

00001d48 <pam_setcred@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #24, 20	; 0x18000
    1d50:	ldr	pc, [ip, #572]!	; 0x23c

00001d54 <pam_authenticate@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #24, 20	; 0x18000
    1d5c:	ldr	pc, [ip, #564]!	; 0x234

00001d60 <__xstat64@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #24, 20	; 0x18000
    1d68:	ldr	pc, [ip, #556]!	; 0x22c

00001d6c <isatty@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #24, 20	; 0x18000
    1d74:	ldr	pc, [ip, #548]!	; 0x224

00001d78 <pam_open_session@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #24, 20	; 0x18000
    1d80:	ldr	pc, [ip, #540]!	; 0x21c

00001d84 <fputs@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #24, 20	; 0x18000
    1d8c:	ldr	pc, [ip, #532]!	; 0x214

00001d90 <strncmp@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #24, 20	; 0x18000
    1d98:	ldr	pc, [ip, #524]!	; 0x20c

00001d9c <fdatasync@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #24, 20	; 0x18000
    1da4:	ldr	pc, [ip, #516]!	; 0x204

00001da8 <abort@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #24, 20	; 0x18000
    1db0:	ldr	pc, [ip, #508]!	; 0x1fc

00001db4 <close@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #24, 20	; 0x18000
    1dbc:	ldr	pc, [ip, #500]!	; 0x1f4

00001dc0 <dcngettext@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #24, 20	; 0x18000
    1dc8:	ldr	pc, [ip, #492]!	; 0x1ec

00001dcc <getgrnam@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #24, 20	; 0x18000
    1dd4:	ldr	pc, [ip, #484]!	; 0x1e4

00001dd8 <__snprintf_chk@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #24, 20	; 0x18000
    1de0:	ldr	pc, [ip, #476]!	; 0x1dc

00001de4 <strspn@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #24, 20	; 0x18000
    1dec:	ldr	pc, [ip, #468]!	; 0x1d4

00001df0 <__assert_fail@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #24, 20	; 0x18000
    1df8:	ldr	pc, [ip, #460]!	; 0x1cc

00001dfc <tcgetattr@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #24, 20	; 0x18000
    1e04:	ldr	pc, [ip, #452]!	; 0x1c4

Disassembly of section .text:

00001e08 <.text>:
    1e08:			; <UNDEFINED> instruction: 0xf0002200
    1e0c:	svclt	0x0000bf7b
    1e10:	bleq	3df54 <tcgetattr@plt+0x3c158>
    1e14:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1e18:	strbtmi	fp, [sl], -r2, lsl #24
    1e1c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1e20:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1e24:	ldrmi	sl, [sl], #776	; 0x308
    1e28:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e2c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e30:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e34:			; <UNDEFINED> instruction: 0xf85a4b06
    1e38:	stmdami	r6, {r0, r1, ip, sp}
    1e3c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e40:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1e44:	svc	0x00b0f7ff
    1e48:	andeq	r7, r1, r8, ror #30
    1e4c:	andeq	r0, r0, ip, lsl r2
    1e50:	andeq	r0, r0, r8, lsr r2
    1e54:	andeq	r0, r0, r0, asr #4
    1e58:	ldr	r3, [pc, #20]	; 1e74 <tcgetattr@plt+0x78>
    1e5c:	ldr	r2, [pc, #20]	; 1e78 <tcgetattr@plt+0x7c>
    1e60:	add	r3, pc, r3
    1e64:	ldr	r2, [r3, r2]
    1e68:	cmp	r2, #0
    1e6c:	bxeq	lr
    1e70:	b	1ae8 <__gmon_start__@plt>
    1e74:	andeq	r7, r1, r8, asr #30
    1e78:	andeq	r0, r0, r4, lsr r2
    1e7c:	blmi	1d3e9c <tcgetattr@plt+0x1d20a0>
    1e80:	bmi	1d3068 <tcgetattr@plt+0x1d126c>
    1e84:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e88:	andle	r4, r3, sl, ror r4
    1e8c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e90:	ldrmi	fp, [r8, -r3, lsl #2]
    1e94:	svclt	0x00004770
    1e98:	muleq	r1, r4, r1
    1e9c:	muleq	r1, r0, r1
    1ea0:	andeq	r7, r1, r4, lsr #30
    1ea4:	andeq	r0, r0, r4, lsr #4
    1ea8:	stmdbmi	r9, {r3, fp, lr}
    1eac:	bmi	253094 <tcgetattr@plt+0x251298>
    1eb0:	bne	25309c <tcgetattr@plt+0x2512a0>
    1eb4:	svceq	0x00cb447a
    1eb8:			; <UNDEFINED> instruction: 0x01a1eb03
    1ebc:	andle	r1, r3, r9, asr #32
    1ec0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ec4:	ldrmi	fp, [r8, -r3, lsl #2]
    1ec8:	svclt	0x00004770
    1ecc:	andeq	r8, r1, r8, ror #2
    1ed0:	andeq	r8, r1, r4, ror #2
    1ed4:	strdeq	r7, [r1], -r8
    1ed8:	andeq	r0, r0, r8, asr #4
    1edc:	blmi	2af304 <tcgetattr@plt+0x2ad508>
    1ee0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ee4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ee8:	blmi	27049c <tcgetattr@plt+0x26e6a0>
    1eec:	ldrdlt	r5, [r3, -r3]!
    1ef0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1ef4:			; <UNDEFINED> instruction: 0xf7ff6818
    1ef8:			; <UNDEFINED> instruction: 0xf7ffec8a
    1efc:	blmi	1c1e00 <tcgetattr@plt+0x1c0004>
    1f00:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f04:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1f08:	andeq	r8, r1, r2, lsr r1
    1f0c:	andeq	r7, r1, r8, asr #29
    1f10:	andeq	r0, r0, r0, lsr #4
    1f14:	andeq	r8, r1, lr, lsl #2
    1f18:	andeq	r8, r1, r2, lsl r1
    1f1c:	svclt	0x0000e7c4
    1f20:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1f24:			; <UNDEFINED> instruction: 0x47706018
    1f28:	strdeq	r8, [r1], -r6
    1f2c:			; <UNDEFINED> instruction: 0xf993b410
    1f30:	sfmcs	f4, 4, [r0], {172}	; 0xac
    1f34:			; <UNDEFINED> instruction: 0xf1a0da0d
    1f38:	stmdbcs	r0, {r0, sl}
    1f3c:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    1f40:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
    1f44:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    1f48:	stmdavs	ip, {r2, r3, r4, r8, ip, sp, pc}
    1f4c:	stccs	8, cr6, [r4], {36}	; 0x24
    1f50:			; <UNDEFINED> instruction: 0xf85dd003
    1f54:			; <UNDEFINED> instruction: 0xf7ff4b04
    1f58:	andcs	fp, r0, r9, lsl #27
    1f5c:	blmi	1400d8 <tcgetattr@plt+0x13e2dc>
    1f60:	svclt	0x00004770
    1f64:	andcs	r4, r5, #68, 18	; 0x110000
    1f68:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    1f6c:	mcrrmi	0, 8, fp, r3, cr4
    1f70:			; <UNDEFINED> instruction: 0xf7ff2000
    1f74:	bmi	10bd324 <tcgetattr@plt+0x10bb528>
    1f78:			; <UNDEFINED> instruction: 0x4623447c
    1f7c:	stmdavs	r1!, {r2, r5, r7, fp, ip, lr}
    1f80:	svc	0x0000f7ff
    1f84:	andcs	r4, r5, #1032192	; 0xfc000
    1f88:	ldrbtmi	r2, [r9], #-0
    1f8c:	ldcl	7, cr15, [ip], {255}	; 0xff
    1f90:			; <UNDEFINED> instruction: 0xf7ff6821
    1f94:	stmdavs	r1!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1f98:			; <UNDEFINED> instruction: 0xf7ff200a
    1f9c:	ldmdbmi	sl!, {r5, r7, r9, sl, fp, sp, lr, pc}
    1fa0:	andcs	r2, r0, r5, lsl #4
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fa8:	stmdavs	r1!, {r4, r6, r7, sl, fp, sp, lr, pc}
    1fac:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1fb0:	andcs	r4, r5, #884736	; 0xd8000
    1fb4:	ldrbtmi	r2, [r9], #-0
    1fb8:	stcl	7, cr15, [r6], {255}	; 0xff
    1fbc:			; <UNDEFINED> instruction: 0xf7ff6821
    1fc0:	stmdavs	r1!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1fc4:			; <UNDEFINED> instruction: 0xf7ff200a
    1fc8:	ldmdbmi	r1!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    1fcc:	andcs	r2, r0, r5, lsl #4
    1fd0:			; <UNDEFINED> instruction: 0xf7ff4479
    1fd4:	stmdavs	r1!, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    1fd8:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    1fdc:	andcs	r4, r5, #737280	; 0xb4000
    1fe0:	ldrbtmi	r2, [r9], #-0
    1fe4:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1fe8:			; <UNDEFINED> instruction: 0xf7ff6821
    1fec:	stmdbmi	sl!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    1ff0:	andcs	r2, r0, r5, lsl #4
    1ff4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ff8:	stmdavs	r1!, {r3, r5, r7, sl, fp, sp, lr, pc}
    1ffc:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2000:	andcs	r4, r5, #622592	; 0x98000
    2004:	ldrbtmi	r2, [r9], #-0
    2008:	ldc	7, cr15, [lr], {255}	; 0xff
    200c:			; <UNDEFINED> instruction: 0xf7ff6821
    2010:	stmdbmi	r3!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2014:	andcs	r2, r0, r5, lsl #4
    2018:			; <UNDEFINED> instruction: 0xf7ff4479
    201c:	stmdavs	r1!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    2020:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    2024:	andcs	r4, r5, #507904	; 0x7c000
    2028:	ldrbtmi	r2, [r9], #-0
    202c:	stc	7, cr15, [ip], {255}	; 0xff
    2030:			; <UNDEFINED> instruction: 0xf7ff6821
    2034:	stmdavs	r1!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2038:			; <UNDEFINED> instruction: 0xf7ff200a
    203c:	ldmdbmi	sl, {r4, r6, r9, sl, fp, sp, lr, pc}
    2040:	andcs	r2, r0, r5, lsl #4
    2044:			; <UNDEFINED> instruction: 0xf7ff4479
    2048:	ldmdbmi	r8, {r7, sl, fp, sp, lr, pc}
    204c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2050:	andcs	r4, r0, r3, lsl #12
    2054:			; <UNDEFINED> instruction: 0xf7ff9303
    2058:	ldmdbmi	r5, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    205c:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    2060:	ldmdbmi	r5, {r8, ip, pc}
    2064:	blls	d3254 <tcgetattr@plt+0xd1458>
    2068:	andls	r4, r1, r9, ror r4
    206c:			; <UNDEFINED> instruction: 0xf7ff2001
    2070:	andlt	lr, r4, r8, ror #27
    2074:	svclt	0x0000bd10
    2078:	muleq	r0, r6, sp
    207c:	andeq	r7, r1, r4, lsr lr
    2080:	andeq	r0, r0, ip, lsr r2
    2084:	andeq	r5, r0, r2, asr #27
    2088:	strdeq	r5, [r0], -r0
    208c:	andeq	r5, r0, sl, lsl lr
    2090:	andeq	r5, r0, r0, asr #28
    2094:	andeq	r5, r0, lr, ror #28
    2098:	andeq	r5, r0, ip, lsr #29
    209c:	andeq	r5, r0, sl, lsr #30
    20a0:	andeq	r5, r0, r4, ror #30
    20a4:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    20a8:	andeq	r5, r0, r0, asr #31
    20ac:	andeq	r5, r0, sl, asr #31
    20b0:	andeq	r5, r0, sl, ror #31
    20b4:	andeq	r5, r0, r4, asr #31
    20b8:	andeq	r5, r0, ip, asr #31
    20bc:	addlt	fp, r3, r0, lsr r5
    20c0:	strmi	r4, [r8], -r4, lsl #12
    20c4:	tstls	r1, r5, lsl r6
    20c8:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    20cc:	mcrrne	9, 0, r9, r2, cr1	; <UNPREDICTABLE>
    20d0:	adcmi	r4, sl, #32, 12	; 0x2000000
    20d4:	strtmi	fp, [sl], -r8, lsr #30
    20d8:	stc	7, cr15, [ip], {255}	; 0xff
    20dc:	andlt	r4, r3, r0, lsr #12
    20e0:	svclt	0x0000bd30
    20e4:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    20e8:	ldcmi	0, cr11, [r3], {130}	; 0x82
    20ec:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    20f0:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    20f4:	blcs	140248 <tcgetattr@plt+0x13e44c>
    20f8:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    20fc:	stmdavs	r9, {r0, r4, sl, fp, lr}
    2100:			; <UNDEFINED> instruction: 0xf04f9101
    2104:	movwls	r0, #256	; 0x100
    2108:	stmdbpl	r4, {r0, r8, sp}
    210c:			; <UNDEFINED> instruction: 0xf7ff6820
    2110:	stmdavs	r1!, {r5, r6, r7, sl, fp, sp, lr, pc}
    2114:			; <UNDEFINED> instruction: 0xf7ff200a
    2118:	bmi	2fd8a8 <tcgetattr@plt+0x2fbaac>
    211c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2124:	subsmi	r9, sl, r1, lsl #22
    2128:	andlt	sp, r2, r4, lsl #2
    212c:			; <UNDEFINED> instruction: 0x4010e8bd
    2130:	ldrbmi	fp, [r0, -r4]!
    2134:	ldc	7, cr15, [ip], {255}	; 0xff
    2138:			; <UNDEFINED> instruction: 0x00017cbc
    213c:	andeq	r0, r0, r8, lsr #4
    2140:			; <UNDEFINED> instruction: 0x00017cb2
    2144:	andeq	r0, r0, r0, lsr r2
    2148:	andeq	r7, r1, lr, lsl #25
    214c:	bmi	714dc0 <tcgetattr@plt+0x712fc4>
    2150:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    2154:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    2158:	strmi	fp, [r4], -r2, lsl #1
    215c:	ldrle	r0, [r5], #-1625	; 0xfffff9a7
    2160:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    2164:			; <UNDEFINED> instruction: 0xf9c8f003
    2168:	adccc	pc, ip, #148, 16	; 0x940000
    216c:	strle	r0, [r6], #-2011	; 0xfffff825
    2170:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    2174:	pop	{r1, ip, sp, pc}
    2178:			; <UNDEFINED> instruction: 0xf0034070
    217c:	ldmdami	r3, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    2180:	andlt	r4, r2, r8, ror r4
    2184:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2188:	ldmiblt	r6!, {r0, r1, ip, sp, lr, pc}
    218c:	vldrmi	d4, [r1, #-64]	; 0xffffffc0
    2190:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    2194:			; <UNDEFINED> instruction: 0xf7ff681e
    2198:	stmdbmi	pc, {r1, r2, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    219c:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    21a0:	tstls	r1, r0, lsl #10
    21a4:	tstcs	r1, sl, ror r4
    21a8:	ldrtmi	r4, [r0], -r3, lsl #12
    21ac:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    21b0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    21b4:			; <UNDEFINED> instruction: 0xff96f7ff
    21b8:	svclt	0x0000e7d2
    21bc:	andeq	r7, r1, r8, asr #29
    21c0:	andeq	r7, r1, r8, asr ip
    21c4:	andeq	r5, r0, lr, asr #30
    21c8:	strdeq	r5, [r0], -lr
    21cc:	ldrdeq	r5, [r0], -r8
    21d0:	andeq	r0, r0, r0, lsr r2
    21d4:	andeq	r5, r0, r6, lsl #30
    21d8:	strdeq	r5, [r0], -r2
    21dc:	ldrdeq	r5, [r0], -ip
    21e0:	andeq	r5, r0, sl, ror #29
    21e4:	push	{r0, r1, r4, fp, sp, lr}
    21e8:			; <UNDEFINED> instruction: 0xf5b341f0
    21ec:			; <UNDEFINED> instruction: 0xf8df3f80
    21f0:	ldrdlt	r8, [r2], r8	; <UNPREDICTABLE>
    21f4:	suble	r4, pc, #248, 8	; 0xf8000000
    21f8:			; <UNDEFINED> instruction: 0x460f4614
    21fc:			; <UNDEFINED> instruction: 0xf7ff4605
    2200:	strmi	lr, [r6], -r6, ror #27
    2204:	eorsle	r2, sp, r0, lsl #16
    2208:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    220c:			; <UNDEFINED> instruction: 0x065b685b
    2210:	stmdavs	r5!, {r1, r3, r4, sl, ip, lr, pc}
    2214:	strcc	r6, [r1, #-2104]	; 0xfffff7c8
    2218:	strtmi	r0, [r9], -sp, lsr #1
    221c:	bl	feec0220 <tcgetattr@plt+0xfeebe424>
    2220:	svclt	0x00181e2b
    2224:	stmdacs	r0, {r0, r8, r9, sp}
    2228:	movwcs	fp, #3864	; 0xf18
    222c:	cmple	r4, r0, lsl #22
    2230:	ldmvs	r2!, {r0, r1, r5, fp, sp, lr}
    2234:			; <UNDEFINED> instruction: 0xf8406038
    2238:	stmdavs	r3!, {r0, r1, r5, sp}
    223c:	eorvs	r3, r3, r1, lsl #6
    2240:			; <UNDEFINED> instruction: 0xb00268b0
    2244:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2248:			; <UNDEFINED> instruction: 0xf8584b21
    224c:			; <UNDEFINED> instruction: 0xf8d33003
    2250:			; <UNDEFINED> instruction: 0xf7ff8000
    2254:	ldmdbmi	pc, {r3, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2258:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    225c:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    2260:	strdls	r4, [r1, -ip]
    2264:	tstcs	r1, sl, ror r4
    2268:	andgt	pc, r0, sp, asr #17
    226c:	strbmi	r4, [r0], -r3, lsl #12
    2270:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    2274:	ldmvs	r3!, {r1, r3, r4, fp, lr}
    2278:	ldmdavs	r2!, {r0, r3, r5, r9, sl, lr}
    227c:			; <UNDEFINED> instruction: 0xf7ff4478
    2280:			; <UNDEFINED> instruction: 0xe7c6ff31
    2284:	andcs	r4, r5, #376832	; 0x5c000
    2288:			; <UNDEFINED> instruction: 0xf7ff4479
    228c:			; <UNDEFINED> instruction: 0x462aeb5e
    2290:	andcs	r4, r1, r1, lsl #12
    2294:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    2298:	ldmdbmi	r3, {r0, r2, r9, sp}
    229c:			; <UNDEFINED> instruction: 0xf64f9200
    22a0:	bmi	49f2a4 <tcgetattr@plt+0x49d4a8>
    22a4:	andcs	r4, r0, r9, ror r4
    22a8:			; <UNDEFINED> instruction: 0xf7ff447a
    22ac:			; <UNDEFINED> instruction: 0xf64fed8a
    22b0:			; <UNDEFINED> instruction: 0x460172ff
    22b4:			; <UNDEFINED> instruction: 0xf7ff2001
    22b8:	stmdbmi	sp, {r8, sl, fp, sp, lr, pc}
    22bc:	andcs	r4, r1, sl, lsr #12
    22c0:			; <UNDEFINED> instruction: 0xf7ff4479
    22c4:	svclt	0x0000eb8c
    22c8:			; <UNDEFINED> instruction: 0x00017bb8
    22cc:	andeq	r7, r1, lr, lsl #28
    22d0:	andeq	r0, r0, r0, lsr r2
    22d4:	andeq	r5, r0, r2, lsr lr
    22d8:	andeq	r5, r0, r8, lsr lr
    22dc:	andeq	r5, r0, ip, lsl lr
    22e0:	ldrdeq	r5, [r0], -r4
    22e4:			; <UNDEFINED> instruction: 0x00005eb0
    22e8:	andeq	r5, r0, r8, asr lr
    22ec:	andeq	r5, r0, r8, lsl lr
    22f0:			; <UNDEFINED> instruction: 0x00005eb0
    22f4:	mvnsmi	lr, sp, lsr #18
    22f8:	strmi	fp, [lr], -r2, lsl #1
    22fc:			; <UNDEFINED> instruction: 0xf7ff4604
    2300:	blmi	7fd4a8 <tcgetattr@plt+0x7fb6ac>
    2304:	ldrbtmi	r4, [fp], #-2591	; 0xfffff5e1
    2308:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    230c:	stmdavs	r7, {r0, r3, r4, r6, r8, r9, sl}
    2310:	strle	r4, [sp], #-1541	; 0xfffff9fb
    2314:	adccc	pc, sp, #148, 16	; 0x940000
    2318:	ldrbeq	r6, [sl, r0, lsr #16]
    231c:	ldreq	sp, [fp, r8, lsr #8]
    2320:	ldrtmi	sp, [r1], -r0, lsr #8
    2324:	bl	7c0328 <tcgetattr@plt+0x7be52c>
    2328:	andlt	r6, r2, pc, lsr #32
    232c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2330:	ldmpl	r3, {r0, r2, r4, r8, r9, fp, lr}^
    2334:	ldrdhi	pc, [r0], -r3
    2338:	bl	ffd4033c <tcgetattr@plt+0xffd3e540>
    233c:			; <UNDEFINED> instruction: 0xf8df4913
    2340:	bmi	532488 <tcgetattr@plt+0x53068c>
    2344:	ldrbtmi	r4, [ip], #1145	; 0x479
    2348:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    234c:			; <UNDEFINED> instruction: 0xf8cd2101
    2350:	strmi	ip, [r3], -r0
    2354:			; <UNDEFINED> instruction: 0xf7ff4640
    2358:	stmdami	pc, {r1, r2, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    235c:			; <UNDEFINED> instruction: 0xf7ff4478
    2360:	ldrb	pc, [r7, r1, asr #29]	; <UNPREDICTABLE>
    2364:	tsteq	r4, r8, asr #4	; <UNPREDICTABLE>
    2368:	stcl	7, cr15, [lr], #1020	; 0x3fc
    236c:	ldrb	r6, [r8, r0, lsr #16]
    2370:			; <UNDEFINED> instruction: 0xf7ff2100
    2374:			; <UNDEFINED> instruction: 0xf894ec54
    2378:	stmdavs	r0!, {r0, r2, r3, r5, r7, r9, ip, sp}
    237c:	svclt	0x0000e7cf
    2380:	andeq	r7, r1, r2, lsl sp
    2384:	andeq	r7, r1, r4, lsr #21
    2388:	andeq	r0, r0, r0, lsr r2
    238c:	andeq	r5, r0, r8, asr #28
    2390:	andeq	r5, r0, r2, asr sp
    2394:	andeq	r5, r0, r6, lsr sp
    2398:	andeq	r5, r0, r4, lsr lr
    239c:	blmi	fe8d4e2c <tcgetattr@plt+0xfe8d3030>
    23a0:	svcmi	0x00f0e92d
    23a4:			; <UNDEFINED> instruction: 0x4605447a
    23a8:	ldmpl	r3, {r6, r9, fp, sp, lr}^
    23ac:			; <UNDEFINED> instruction: 0xf8dfb087
    23b0:	sfmne	f0, 3, [r1], {128}	; 0x80
    23b4:	movwls	r6, #22555	; 0x581b
    23b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    23bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    23c0:	svclt	0x000844f8
    23c4:	movwls	r6, #19112	; 0x4aa8
    23c8:	blmi	fe6b6578 <tcgetattr@plt+0xfe6b477c>
    23cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23d0:			; <UNDEFINED> instruction: 0xf100061a
    23d4:	svcmi	0x00988087
    23d8:			; <UNDEFINED> instruction: 0xf8dfae04
    23dc:			; <UNDEFINED> instruction: 0xf8dfa260
    23e0:	ldrbtmi	r9, [pc], #-608	; 23e8 <tcgetattr@plt+0x5ec>
    23e4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    23e8:			; <UNDEFINED> instruction: 0xf7ffe012
    23ec:			; <UNDEFINED> instruction: 0x2113eb9c
    23f0:	bl	fe3403f4 <tcgetattr@plt+0xfe33e5f8>
    23f4:			; <UNDEFINED> instruction: 0x46202112
    23f8:	bl	fe2403fc <tcgetattr@plt+0xfe23e600>
    23fc:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    2400:			; <UNDEFINED> instruction: 0x0619685b
    2404:			; <UNDEFINED> instruction: 0xf8d5d42a
    2408:	movwcc	r3, #4636	; 0x121c
    240c:	bvs	1a3691c <tcgetattr@plt+0x1a34b20>
    2410:	ldrtmi	r2, [r1], -r2, lsl #4
    2414:	bl	640418 <tcgetattr@plt+0x63e61c>
    2418:	strmi	r1, [r4], -r3, asr #24
    241c:	addshi	pc, r5, r0
    2420:	sbcslt	r9, sl, #4, 22	; 0x1000
    2424:	hvcle	29359	; 0x72af
    2428:			; <UNDEFINED> instruction: 0x0618687b
    242c:	blmi	fe1b7ba8 <tcgetattr@plt+0xfe1b5dac>
    2430:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2434:	ldrdlt	pc, [r0], -r3
    2438:	bl	1d4043c <tcgetattr@plt+0x1d3e640>
    243c:	ldrbmi	r4, [r2], -r3, lsl #19
    2440:	andls	pc, r4, sp, asr #17
    2444:	tstls	r0, r9, ror r4
    2448:	strmi	r2, [r3], -r1, lsl #2
    244c:			; <UNDEFINED> instruction: 0xf7ff4658
    2450:	ldmdami	pc!, {r1, r3, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2454:			; <UNDEFINED> instruction: 0xf7ff4478
    2458:	strb	pc, [r6, r5, asr #28]	; <UNPREDICTABLE>
    245c:			; <UNDEFINED> instruction: 0x4c7d4b7a
    2460:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2464:			; <UNDEFINED> instruction: 0xf8d3447c
    2468:			; <UNDEFINED> instruction: 0xf7ffb000
    246c:	ldmdbmi	sl!, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    2470:	ldrbtmi	r4, [r9], #-2682	; 0xfffff586
    2474:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2478:	tstcs	r1, r1, lsl #2
    247c:	ldrbmi	r4, [r8], -r3, lsl #12
    2480:	bl	ffc40484 <tcgetattr@plt+0xffc3e688>
    2484:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    2488:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    248c:	andscc	pc, ip, #13959168	; 0xd50000
    2490:	adcsle	r3, ip, r1, lsl #6
    2494:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
    2498:			; <UNDEFINED> instruction: 0xf0106858
    249c:	teqle	fp, r0, lsl #1
    24a0:	blmi	1894e6c <tcgetattr@plt+0x1893070>
    24a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24a8:	blls	15c518 <tcgetattr@plt+0x15a71c>
    24ac:			; <UNDEFINED> instruction: 0xf040405a
    24b0:	strhlt	r8, [r7], -r9
    24b4:	svchi	0x00f0e8bd
    24b8:	rsbseq	pc, pc, r3
    24bc:	sha256h.32	<illegal reg q8.5>, q1, q1
    24c0:	bcs	2de0 <tcgetattr@plt+0xfe4>
    24c4:			; <UNDEFINED> instruction: 0xf3c3bfdc
    24c8:	movwls	r2, #17159	; 0x4307
    24cc:	stclmi	12, cr13, [r7], #-396	; 0xfffffe74
    24d0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    24d4:	ldrbtle	r0, [r7], #-1563	; 0xfffff9e5
    24d8:			; <UNDEFINED> instruction: 0xf04f9804
    24dc:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    24e0:	ldrb	r3, [sp, r9]
    24e4:			; <UNDEFINED> instruction: 0x4c624b58
    24e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    24ec:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    24f0:	bl	6404f4 <tcgetattr@plt+0x63e6f8>
    24f4:	bmi	1814a78 <tcgetattr@plt+0x1812c7c>
    24f8:	strls	r4, [r0], #-1145	; 0xfffffb87
    24fc:	tstls	r1, sl, ror r4
    2500:	strmi	r2, [r3], -r1, lsl #2
    2504:			; <UNDEFINED> instruction: 0xf7ff4630
    2508:	ldmdami	ip, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    250c:	ldrbtmi	r6, [r8], #-2665	; 0xfffff597
    2510:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    2514:	ldrb	r6, [lr, -r8, ror #20]
    2518:	mrrcmi	11, 4, r4, r9, cr11
    251c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2520:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    2524:	b	fffc0528 <tcgetattr@plt+0xfffbe72c>
    2528:	bmi	15d4a88 <tcgetattr@plt+0x15d2c8c>
    252c:	strls	r4, [r0], #-1145	; 0xfffffb87
    2530:	tstls	r1, sl, ror r4
    2534:	strmi	r2, [r3], -r1, lsl #2
    2538:			; <UNDEFINED> instruction: 0xf7ff4628
    253c:	ldmdami	r3, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    2540:			; <UNDEFINED> instruction: 0xf7ff4478
    2544:	andcs	pc, r0, pc, asr #27
    2548:	bmi	147c3f8 <tcgetattr@plt+0x147a5fc>
    254c:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2550:			; <UNDEFINED> instruction: 0xf0036853
    2554:	stmdbcs	r0, {r7, r8, r9}
    2558:	ldmdavs	r2, {r3, r4, r6, ip, lr, pc}
    255c:	andls	r3, r4, #128, 4
    2560:	blmi	e6ec54 <tcgetattr@plt+0xe6ce58>
    2564:			; <UNDEFINED> instruction: 0xf8584c4b
    2568:	ldrbtmi	r3, [ip], #-3
    256c:			; <UNDEFINED> instruction: 0xf7ff681d
    2570:	stmdbmi	r9, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    2574:	ldrbtmi	r4, [r9], #-2633	; 0xfffff5b7
    2578:	tstls	r1, r0, lsl #8
    257c:	tstcs	r1, sl, ror r4
    2580:	strtmi	r4, [r8], -r3, lsl #12
    2584:	bl	1bc0588 <tcgetattr@plt+0x1bbe78c>
    2588:	stmdbls	r4, {r0, r2, r6, fp, lr}
    258c:			; <UNDEFINED> instruction: 0xf7ff4478
    2590:	stmdals	r4, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    2594:	blmi	b3c3ac <tcgetattr@plt+0xb3a5b0>
    2598:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    259c:			; <UNDEFINED> instruction: 0xf7ff681c
    25a0:	bls	13ce50 <tcgetattr@plt+0x13b054>
    25a4:			; <UNDEFINED> instruction: 0x46030612
    25a8:	ldmdami	lr!, {r0, r1, r4, r5, sl, ip, lr, pc}
    25ac:	bmi	f93794 <tcgetattr@plt+0xf91998>
    25b0:	andls	r2, r0, r1, lsl #2
    25b4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    25b8:	bl	15405bc <tcgetattr@plt+0x153e7c0>
    25bc:			; <UNDEFINED> instruction: 0xf0039b04
    25c0:	orrcc	r0, r0, #-67108863	; 0xfc000001
    25c4:	str	r9, [r2, r4, lsl #6]
    25c8:	vmovmi.32	r4, d8[1]
    25cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    25d0:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    25d4:			; <UNDEFINED> instruction: 0xf7ff9303
    25d8:	ldmdbmi	r5!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    25dc:	ldrbtmi	r4, [r9], #-2613	; 0xfffff5cb
    25e0:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    25e4:	tstcs	r1, r1, lsl #2
    25e8:	stmdals	r3, {r0, r1, r9, sl, lr}
    25ec:	bl	ec05f0 <tcgetattr@plt+0xebe7f4>
    25f0:	bvs	1a546bc <tcgetattr@plt+0x1a528c0>
    25f4:			; <UNDEFINED> instruction: 0xf7ff4478
    25f8:	stmdals	r4, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    25fc:			; <UNDEFINED> instruction: 0xf04f6863
    2600:	rsbvs	r3, sl, #-268435441	; 0xf000000f
    2604:	orreq	pc, r0, #3
    2608:	str	r6, [r9, r8, lsr #5]!
    260c:	andls	r2, r4, #268435456	; 0x10000000
    2610:	stmdbmi	sl!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    2614:	andls	r2, r3, r5, lsl #4
    2618:	ldrbtmi	r2, [r9], #-0
    261c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2620:	strb	r9, [r4, r3, lsl #22]
    2624:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2628:	andeq	r7, r1, r8, lsl #20
    262c:	andeq	r0, r0, r8, lsr #4
    2630:	andeq	r7, r1, ip, ror #19
    2634:	andeq	r7, r1, ip, asr #24
    2638:	andeq	r7, r1, r6, lsr ip
    263c:	muleq	r0, ip, ip
    2640:			; <UNDEFINED> instruction: 0x00005db2
    2644:	andeq	r7, r1, sl, lsl ip
    2648:	andeq	r0, r0, r0, lsr r2
    264c:	andeq	r5, r0, r4, asr ip
    2650:	andeq	r5, r0, r4, ror #26
    2654:	andeq	r5, r0, r4, lsr ip
    2658:	andeq	r5, r0, r6, lsr #26
    265c:	andeq	r5, r0, sl, lsl #24
    2660:	andeq	r5, r0, sl, asr sp
    2664:	andeq	r7, r1, r2, lsl #23
    2668:	andeq	r7, r1, r8, lsl #18
    266c:	andeq	r7, r1, r8, asr #22
    2670:	andeq	r5, r0, ip, lsr #23
    2674:	andeq	r5, r0, r0, lsr #25
    2678:	andeq	r5, r0, r4, lsl #23
    267c:	andeq	r5, r0, lr, lsl #25
    2680:	andeq	r5, r0, r8, ror fp
    2684:	andeq	r5, r0, ip, ror #24
    2688:	andeq	r5, r0, r0, asr fp
    268c:	andeq	r5, r0, r0, asr #25
    2690:	andeq	r7, r1, ip, asr #21
    2694:	andeq	r5, r0, lr, lsr #22
    2698:	andeq	r5, r0, r2, lsr #24
    269c:	andeq	r5, r0, r4, lsl #22
    26a0:			; <UNDEFINED> instruction: 0x00005cbc
    26a4:	andeq	r5, r0, ip, asr #19
    26a8:	andeq	r5, r0, r6, ror ip
    26ac:	andeq	r5, r0, r8, asr #21
    26b0:			; <UNDEFINED> instruction: 0x00005bba
    26b4:	muleq	r0, lr, sl
    26b8:	andeq	r5, r0, r0, asr #24
    26bc:	andeq	r5, r0, r2, lsl #24
    26c0:	stmdbmi	r4!, {r0, r1, r5, r8, r9, fp, lr}
    26c4:	ldrbtmi	r4, [fp], #-2596	; 0xfffff5dc
    26c8:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
    26cc:	stmpl	sl, {r1, r4, r7, ip, sp, pc}
    26d0:	ldmdavs	fp, {r2, r9, sl, lr}^
    26d4:	andsls	r6, r1, #1179648	; 0x120000
    26d8:	andeq	pc, r0, #79	; 0x4f
    26dc:	ldrbeq	r4, [fp, #2591]	; 0xa1f
    26e0:	ldrle	r4, [fp], #-1146	; 0xfffffb86
    26e4:	strbtvc	pc, [ip], #1284	; 0x504	; <UNPREDICTABLE>
    26e8:	stcgt	13, cr10, [pc], {2}
    26ec:	cfstr32gt	mvfx12, [pc], {15}
    26f0:	cfstr32gt	mvfx12, [pc], {15}
    26f4:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    26f8:	stm	r5, {r0, r1, r2}
    26fc:	bge	82720 <tcgetattr@plt+0x80924>
    2700:	andcs	r2, r0, r1, lsl #2
    2704:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2708:	blmi	4d4f64 <tcgetattr@plt+0x4d3168>
    270c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2710:	blls	45c780 <tcgetattr@plt+0x45a984>
    2714:	tstle	r8, sl, asr r0
    2718:	ldcllt	0, cr11, [r0, #-72]!	; 0xffffffb8
    271c:	vldrmi	d4, [r2, #-68]	; 0xffffffbc
    2720:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    2724:			; <UNDEFINED> instruction: 0xf7ff681e
    2728:	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    272c:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    2730:	tstls	r1, r0, lsl #10
    2734:	tstcs	r1, sl, ror r4
    2738:	ldrtmi	r4, [r0], -r3, lsl #12
    273c:	b	fe4c0740 <tcgetattr@plt+0xfe4be944>
    2740:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    2744:	stc2l	7, cr15, [lr], {255}	; 0xff
    2748:			; <UNDEFINED> instruction: 0xf7ffe7cc
    274c:	svclt	0x0000e912
    2750:	andeq	r7, r1, r2, asr r9
    2754:	andeq	r7, r1, r4, ror #13
    2758:	andeq	r0, r0, r8, lsr #4
    275c:	andeq	r7, r1, ip, asr #13
    2760:	andeq	r7, r1, r0, lsr #13
    2764:	andeq	r0, r0, r0, lsr r2
    2768:	andeq	r5, r0, r6, ror r9
    276c:	andeq	r5, r0, sl, lsr #22
    2770:	andeq	r5, r0, ip, asr #18
    2774:	andeq	r5, r0, lr, asr #20
    2778:	bmi	955410 <tcgetattr@plt+0x953614>
    277c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    2780:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    2784:	strmi	fp, [r4], -r2, lsl #1
    2788:	ldrle	r0, [sp], #-1627	; 0xfffff9a5
    278c:	cmplt	r2, r2, lsr #16
    2790:	stmdbmi	r1!, {r5, r9, fp, lr}
    2794:	ldrbtmi	r4, [sl], #-2081	; 0xfffff7df
    2798:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    279c:			; <UNDEFINED> instruction: 0xf87cf003
    27a0:	andlt	fp, r2, r8, asr #22
    27a4:	ldcmi	13, cr11, [lr], {112}	; 0x70
    27a8:	ldrbtmi	r4, [ip], #-2334	; 0xfffff6e2
    27ac:			; <UNDEFINED> instruction: 0x46204479
    27b0:			; <UNDEFINED> instruction: 0xf872f003
    27b4:	rscsle	r2, r4, r0, lsl #16
    27b8:			; <UNDEFINED> instruction: 0x46204a1b
    27bc:	ldrbtmi	r4, [sl], #-2331	; 0xfffff6e5
    27c0:			; <UNDEFINED> instruction: 0xf0034479
    27c4:	strb	pc, [fp, r9, ror #16]!	; <UNPREDICTABLE>
    27c8:	vldrmi	d4, [sl, #-100]	; 0xffffff9c
    27cc:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    27d0:			; <UNDEFINED> instruction: 0xf7ff681e
    27d4:	ldmdbmi	r8, {r3, r5, r7, r8, fp, sp, lr, pc}
    27d8:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
    27dc:	tstls	r1, r0, lsl #10
    27e0:	tstcs	r1, sl, ror r4
    27e4:	ldrtmi	r4, [r0], -r3, lsl #12
    27e8:	b	f407ec <tcgetattr@plt+0xf3e9f0>
    27ec:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    27f0:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    27f4:	ldmdbmi	r3, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    27f8:	andcs	r2, r0, r5, lsl #4
    27fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2800:	strmi	lr, [r1], -r4, lsr #17
    2804:			; <UNDEFINED> instruction: 0xf7ff2001
    2808:	svclt	0x0000e8ea
    280c:	muleq	r1, ip, r8
    2810:	andeq	r7, r1, ip, lsr #12
    2814:	ldrdeq	r5, [r0], -r6
    2818:	strdeq	r5, [r0], -r4
    281c:	andeq	r5, r0, sl, asr #21
    2820:			; <UNDEFINED> instruction: 0x00005aba
    2824:	andeq	r5, r0, ip, ror #21
    2828:	andeq	r5, r0, r6, ror #21
    282c:	andeq	r5, r0, r4, lsr #22
    2830:	andeq	r0, r0, r0, lsr r2
    2834:	andeq	r5, r0, sl, asr #17
    2838:			; <UNDEFINED> instruction: 0x000058b6
    283c:	andeq	r5, r0, r0, lsr #17
    2840:	andeq	r5, r0, lr, ror #20
    2844:	strdeq	r5, [r0], -r8
    2848:	andcs	fp, r1, #16, 10	; 0x4000000
    284c:			; <UNDEFINED> instruction: 0xf7ff4604
    2850:	stmdblt	r0, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    2854:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    2858:	andcs	r2, r0, r5, lsl #4
    285c:			; <UNDEFINED> instruction: 0xf7ff4479
    2860:			; <UNDEFINED> instruction: 0x4622e874
    2864:	andcs	r4, r1, r1, lsl #12
    2868:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    286c:	andeq	r5, r0, r4, asr #21
    2870:	addlt	fp, r3, r0, lsr r5
    2874:	strmi	r4, [r8], -r5, lsl #12
    2878:			; <UNDEFINED> instruction: 0xf7ff9101
    287c:	cmnlt	r0, ip, lsl #18
    2880:	stmdbls	r1, {r2, r9, sl, lr}
    2884:	eoreq	pc, ip, r5, lsl #2
    2888:	ldc2l	0, cr15, [r4, #-12]
    288c:			; <UNDEFINED> instruction: 0xf105b998
    2890:			; <UNDEFINED> instruction: 0x46210030
    2894:	stc2l	0, cr15, [lr, #-12]
    2898:	andlt	fp, r3, r0, lsr #18
    289c:	andcs	fp, r1, r0, lsr sp
    28a0:	ldclt	0, cr11, [r0, #-12]!
    28a4:	vpmax.s8	d20, d0, d8
    28a8:	stmdbmi	r8, {r0, r1, r4, r5, r7, r8, r9, ip, sp}
    28ac:	ldrbtmi	r2, [sl], #-1
    28b0:			; <UNDEFINED> instruction: 0xf7ff4479
    28b4:	bmi	1bcb0c <tcgetattr@plt+0x1bad10>
    28b8:			; <UNDEFINED> instruction: 0x33b1f240
    28bc:	andcs	r4, r1, r5, lsl #18
    28c0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    28c4:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28c8:	muleq	r0, lr, sl
    28cc:			; <UNDEFINED> instruction: 0x00005ab4
    28d0:	andeq	r5, r0, ip, lsl #21
    28d4:	andeq	r5, r0, r2, lsr #21
    28d8:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    28dc:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    28e0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    28e4:			; <UNDEFINED> instruction: 0xf7ff4620
    28e8:			; <UNDEFINED> instruction: 0x4607e8d0
    28ec:			; <UNDEFINED> instruction: 0xf7fe4620
    28f0:	strmi	lr, [r6], -lr, ror #31
    28f4:			; <UNDEFINED> instruction: 0xf7ff4620
    28f8:			; <UNDEFINED> instruction: 0x4604e9bc
    28fc:			; <UNDEFINED> instruction: 0xb128bb66
    2900:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2904:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    2908:	tstle	r7, r9, lsl #22
    290c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    2910:			; <UNDEFINED> instruction: 0x4620681c
    2914:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2918:	strtmi	r4, [r0], -r6, lsl #12
    291c:	svc	0x00d6f7fe
    2920:	strtmi	r4, [r0], -r5, lsl #12
    2924:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2928:	bllt	f54140 <tcgetattr@plt+0xf52344>
    292c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    2930:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2934:	blcs	25c948 <tcgetattr@plt+0x25ab4c>
    2938:	ldfltp	f5, [r8, #44]!	; 0x2c
    293c:	rscle	r2, r5, r0, lsr #22
    2940:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    2944:	andcs	r2, r0, r5, lsl #4
    2948:			; <UNDEFINED> instruction: 0xf7fe4479
    294c:			; <UNDEFINED> instruction: 0xf7ffeffe
    2950:	andcs	lr, r1, r0, asr #19
    2954:	svc	0x00c8f7fe
    2958:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    295c:	stccs	8, cr6, [r0], {3}
    2960:	blcs	837118 <tcgetattr@plt+0x83531c>
    2964:	andvs	fp, r4, r8, lsl pc
    2968:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    296c:	andcs	r2, r0, r5, lsl #4
    2970:			; <UNDEFINED> instruction: 0xf7fe4479
    2974:			; <UNDEFINED> instruction: 0xf7ffefea
    2978:	strb	lr, [sl, r8, lsl #18]!
    297c:	mvnle	r2, r0, lsl #16
    2980:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2984:	blcs	81c998 <tcgetattr@plt+0x81ab9c>
    2988:	andvs	fp, r4, r8, lsl pc
    298c:	svclt	0x0000e7e1
    2990:	andeq	r7, r1, lr, asr #9
    2994:	andeq	r0, r0, ip, lsr r2
    2998:	andeq	r0, r0, r0, lsr r2
    299c:	andeq	r5, r0, ip, lsr sl
    29a0:	andeq	r5, r0, r4, lsl sl
    29a4:	push	{r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}
    29a8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    29ac:	ldmmi	sl!, {r1, r2, r9, sl, lr}
    29b0:	ldmibmi	sl!, {r3, r7, r9, sl, lr}
    29b4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}^
    29b8:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    29bc:	rscls	pc, r0, #14614528	; 0xdf0000
    29c0:	stmdapl	r1, {r0, r3, r7, ip, sp, pc}^
    29c4:	ldrbeq	r4, [ip, #1682]	; 0x692
    29c8:	andpl	pc, r0, #54525952	; 0x3400000
    29cc:			; <UNDEFINED> instruction: 0xf10244f9
    29d0:	stmdavs	r9, {r2, r3, r4, r9}
    29d4:			; <UNDEFINED> instruction: 0xf04f6011
    29d8:	cps	#0
    29dc:	svcge	0x00088081
    29e0:	svcne	0x003d2300
    29e4:	andpl	pc, r0, #1325400064	; 0x4f000000
    29e8:			; <UNDEFINED> instruction: 0xf8ca4640
    29ec:	strtmi	r3, [r9], -r0
    29f0:	svc	0x0042f7fe
    29f4:	blle	168a20c <tcgetattr@plt+0x1688410>
    29f8:	movwcs	fp, #7940	; 0x1f04
    29fc:	andcc	pc, r0, sl, asr #17
    2a00:			; <UNDEFINED> instruction: 0xf1b8d043
    2a04:			; <UNDEFINED> instruction: 0xf0400f00
    2a08:	blmi	fe9a2c20 <tcgetattr@plt+0xfe9a0e24>
    2a0c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2a10:			; <UNDEFINED> instruction: 0xf10005d8
    2a14:			; <UNDEFINED> instruction: 0xf7ff80c5
    2a18:			; <UNDEFINED> instruction: 0xf8d6e8dc
    2a1c:	vqsub.s8	d24, d11, d4
    2a20:			; <UNDEFINED> instruction: 0xf6c02980
    2a24:			; <UNDEFINED> instruction: 0xf04f69e6
    2a28:			; <UNDEFINED> instruction: 0xf1a70b00
    2a2c:	movwls	r0, #8972	; 0x230c
    2a30:	strtmi	r4, [r2], -r2, lsl #13
    2a34:	strbmi	r4, [r0], -r9, lsr #12
    2a38:	andlt	pc, r0, sl, asr #17
    2a3c:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a40:	vsub.i8	d18, d0, d0
    2a44:	bne	922c90 <tcgetattr@plt+0x920e94>
    2a48:	ldrdcs	pc, [r0], -sl
    2a4c:	bcs	2f6a7c <tcgetattr@plt+0x2f4c80>
    2a50:	mvnle	r4, r5, lsl #8
    2a54:	tstcs	r0, r2, lsl #22
    2a58:	stmib	r3, {r3, r4, r9, sl, lr}^
    2a5c:			; <UNDEFINED> instruction: 0xf7feb900
    2a60:			; <UNDEFINED> instruction: 0xe7e6ef30
    2a64:	tstle	fp, fp, lsl #20
    2a68:	andeq	pc, ip, r7, lsr #3
    2a6c:	vmax.s8	d20, d11, d17
    2a70:			; <UNDEFINED> instruction: 0xf8472380
    2a74:			; <UNDEFINED> instruction: 0xf6c04c0c
    2a78:	subvs	r6, r3, r6, ror #7
    2a7c:	svc	0x0020f7fe
    2a80:	andseq	pc, r4, #14024704	; 0xd60000
    2a84:			; <UNDEFINED> instruction: 0xf7ff2400
    2a88:	stmibmi	r7, {r1, r3, r7, r8, fp, sp, lr, pc}
    2a8c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    2a90:	tstcc	ip, #532480	; 0x82000
    2a94:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2a98:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2a9c:			; <UNDEFINED> instruction: 0xf0404051
    2aa0:			; <UNDEFINED> instruction: 0x462080f7
    2aa4:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    2aa8:	pop	{r0, r3, ip, sp, pc}
    2aac:			; <UNDEFINED> instruction: 0xf7ff8ff0
    2ab0:	stmdavs	r4, {r4, r7, fp, sp, lr, pc}
    2ab4:	svclt	0x00182c04
    2ab8:	andle	r2, pc, fp, lsl #24
    2abc:	strb	r4, [r4, r4, ror #4]!
    2ac0:	tstle	fp, fp, lsl #22
    2ac4:	andeq	pc, ip, r7, lsr #3
    2ac8:	vmax.s8	d20, d11, d17
    2acc:			; <UNDEFINED> instruction: 0xf8472380
    2ad0:			; <UNDEFINED> instruction: 0xf6c04c0c
    2ad4:	subvs	r6, r3, r6, ror #7
    2ad8:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2adc:	ldrb	r2, [r4, r0, lsl #8]
    2ae0:			; <UNDEFINED> instruction: 0x4c734b72
    2ae4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2ae8:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    2aec:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2af0:	bmi	1c550b8 <tcgetattr@plt+0x1c532bc>
    2af4:	strls	r4, [r0], #-1145	; 0xfffffb87
    2af8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2afc:	strmi	r2, [r3], -r1, lsl #2
    2b00:			; <UNDEFINED> instruction: 0xf7ff4628
    2b04:	stmdami	sp!, {r4, r5, r7, fp, sp, lr, pc}^
    2b08:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    2b0c:	blx	ffac0b10 <tcgetattr@plt+0xffabed14>
    2b10:			; <UNDEFINED> instruction: 0xf8d6e765
    2b14:	strbmi	r3, [r3, #-532]	; 0xfffffdec
    2b18:	lgnmi<illegal precision>z	f5, f0
    2b1c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2b20:	ldrble	r0, [r9], #-1497	; 0xfffffa27
    2b24:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b28:	strcs	pc, [r0], fp, asr #4
    2b2c:	strbtvs	pc, [r6], r0, asr #13	; <UNPREDICTABLE>
    2b30:	beq	3ec74 <tcgetattr@plt+0x3ce78>
    2b34:	strtmi	r4, [r2], -r0, lsl #13
    2b38:	andcs	r4, r1, r9, lsr #12
    2b3c:	andge	pc, r0, r8, asr #17
    2b40:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b44:	ldrdcc	pc, [r0], -r8
    2b48:	ldcle	8, cr2, [r7, #-0]
    2b4c:	adcsle	r1, r7, r4, lsr #20
    2b50:	strmi	r2, [r5], #-2827	; 0xfffff4f5
    2b54:			; <UNDEFINED> instruction: 0xf1a7d1ef
    2b58:	tstcs	r0, ip
    2b5c:	stcge	8, cr15, [ip], {71}	; 0x47
    2b60:			; <UNDEFINED> instruction: 0xf7fe6046
    2b64:	strb	lr, [r6, lr, lsr #29]!
    2b68:	ldrdcc	pc, [r0], -sl
    2b6c:	svclt	0x00182b04
    2b70:	tstle	sl, fp, lsl #22
    2b74:			; <UNDEFINED> instruction: 0xf47f2b0b
    2b78:			; <UNDEFINED> instruction: 0xe76baf5c
    2b7c:	svclt	0x00182b04
    2b80:	cmple	lr, fp, lsl #22
    2b84:	bicsle	r2, r6, fp, lsl #22
    2b88:	stmdbmi	lr, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2b8c:	andcs	r2, r0, r5, lsl #4
    2b90:			; <UNDEFINED> instruction: 0xf7fe4479
    2b94:			; <UNDEFINED> instruction: 0xf7ffeeda
    2b98:			; <UNDEFINED> instruction: 0xf8dae89c
    2b9c:	str	r4, [sp, r0]
    2ba0:			; <UNDEFINED> instruction: 0xf8594b42
    2ba4:			; <UNDEFINED> instruction: 0xf8d33003
    2ba8:			; <UNDEFINED> instruction: 0xf7fe8000
    2bac:	stmdbmi	r6, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    2bb0:			; <UNDEFINED> instruction: 0xc118f8df
    2bb4:	ldrbtmi	r4, [r9], #-2630	; 0xfffff5ba
    2bb8:	strdls	r4, [r1, -ip]
    2bbc:	tstcs	r1, sl, ror r4
    2bc0:	andgt	pc, r0, sp, asr #17
    2bc4:	strbmi	r4, [r0], -r3, lsl #12
    2bc8:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bcc:	strtmi	r4, [r1], -r1, asr #16
    2bd0:			; <UNDEFINED> instruction: 0xf7ff4478
    2bd4:	ldr	pc, [lr, -r7, lsl #21]
    2bd8:			; <UNDEFINED> instruction: 0xf8df4b34
    2bdc:			; <UNDEFINED> instruction: 0xf8dfb0fc
    2be0:			; <UNDEFINED> instruction: 0xf859a0fc
    2be4:	ldrbtmi	r3, [fp], #3
    2be8:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    2bec:	ldmdavs	r9, {r1, r3, r4, r5, r6, r7, sl, lr}
    2bf0:	movwls	r4, #9464	; 0x24f8
    2bf4:			; <UNDEFINED> instruction: 0xf7fe9103
    2bf8:	stmdbls	r3, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2bfc:			; <UNDEFINED> instruction: 0xf8cd465a
    2c00:			; <UNDEFINED> instruction: 0xf8cda004
    2c04:	strmi	r8, [r3], -r0
    2c08:	tstcs	r1, r8, lsl #12
    2c0c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c10:			; <UNDEFINED> instruction: 0x46214834
    2c14:			; <UNDEFINED> instruction: 0xf7ff4478
    2c18:	ldmdavs	r3!, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}^
    2c1c:	strle	r0, [r1, #1498]	; 0x5da
    2c20:	ldmdavs	r6, {r1, r9, fp, ip, pc}
    2c24:	svc	0x007ef7fe
    2c28:	tstcs	r1, sl, asr r6
    2c2c:	bhi	3d368 <tcgetattr@plt+0x3b56c>
    2c30:	ldrtmi	r4, [r0], -r3, lsl #12
    2c34:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c38:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    2c3c:	blx	14c0c40 <tcgetattr@plt+0x14bee44>
    2c40:	blmi	abca08 <tcgetattr@plt+0xabac0c>
    2c44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2c48:	strle	r0, [r9], #-1499	; 0xfffffa25
    2c4c:	andcs	r4, r5, #40, 18	; 0xa0000
    2c50:	ldrbtmi	r2, [r9], #-0
    2c54:			; <UNDEFINED> instruction: 0xf7fe4604
    2c58:			; <UNDEFINED> instruction: 0xf7ffee78
    2c5c:			; <UNDEFINED> instruction: 0xe714e83a
    2c60:			; <UNDEFINED> instruction: 0x4c244b12
    2c64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2c68:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    2c6c:	svc	0x005af7fe
    2c70:	bmi	8950fc <tcgetattr@plt+0x893300>
    2c74:	strls	r4, [r0], #-1145	; 0xfffffb87
    2c78:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2c7c:	strmi	r2, [r3], -r1, lsl #2
    2c80:			; <UNDEFINED> instruction: 0xf7fe4628
    2c84:	ldmdami	lr, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2c88:			; <UNDEFINED> instruction: 0xf7ff4478
    2c8c:	ldrb	pc, [sp, fp, lsr #20]	; <UNPREDICTABLE>
    2c90:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2c94:	andeq	r7, r1, lr, ror #12
    2c98:	strdeq	r7, [r1], -r8
    2c9c:	andeq	r0, r0, r8, lsr #4
    2ca0:	andeq	r7, r1, r0, ror #7
    2ca4:	andeq	r7, r1, ip, lsl #12
    2ca8:	andeq	r7, r1, r8, lsl r3
    2cac:	andeq	r0, r0, r0, lsr r2
    2cb0:			; <UNDEFINED> instruction: 0x000055b0
    2cb4:	andeq	r5, r0, r4, ror #14
    2cb8:	andeq	r5, r0, r6, lsl #11
    2cbc:	andeq	r5, r0, r6, lsl #17
    2cc0:	strdeq	r7, [r1], -ip
    2cc4:	andeq	r5, r0, r8, ror r8
    2cc8:	andeq	r5, r0, r2, lsr #13
    2ccc:	andeq	r5, r0, r0, ror #9
    2cd0:	andeq	r5, r0, r4, asr #9
    2cd4:	ldrdeq	r5, [r0], -r0
    2cd8:	muleq	r0, sl, r4
    2cdc:	andeq	r5, r0, ip, ror #12
    2ce0:	andeq	r5, r0, r8, lsr #9
    2ce4:	andeq	r5, r0, r8, lsr #15
    2ce8:	andeq	r5, r0, r2, lsr #15
    2cec:	ldrdeq	r7, [r1], -r4
    2cf0:			; <UNDEFINED> instruction: 0x000057b6
    2cf4:	andeq	r5, r0, r0, lsr r4
    2cf8:	andeq	r5, r0, r4, ror #11
    2cfc:	andeq	r5, r0, r6, lsl #8
    2d00:	andeq	r5, r0, r4, ror #14
    2d04:	svcmi	0x00f0e92d
    2d08:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    2d0c:			; <UNDEFINED> instruction: 0xf44f8b04
    2d10:			; <UNDEFINED> instruction: 0xf8df722c
    2d14:			; <UNDEFINED> instruction: 0x46065b58
    2d18:	blcc	154109c <tcgetattr@plt+0x153f2a0>
    2d1c:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    2d20:	vaddw.s32	q1, <illegal reg q6.5>, d0
    2d24:			; <UNDEFINED> instruction: 0xf8df5d3c
    2d28:	vstmiage	r1!, {d8-<overflow reg d45>}
    2d2c:	eorge	pc, r0, sp, asr #17
    2d30:	stmiapl	fp!, {r3, r4, r5, r6, r7, sl, lr}^
    2d34:	ldcge	6, cr4, [r7, #-128]	; 0xffffff80
    2d38:			; <UNDEFINED> instruction: 0xf8cd681b
    2d3c:			; <UNDEFINED> instruction: 0xf04f3534
    2d40:			; <UNDEFINED> instruction: 0xf7fe0300
    2d44:			; <UNDEFINED> instruction: 0xf8dfef66
    2d48:			; <UNDEFINED> instruction: 0x46502b30
    2d4c:	movwls	sl, #23314	; 0x5b12
    2d50:	movweq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    2d54:	blx	fecd3f44 <tcgetattr@plt+0xfecd2148>
    2d58:	mvnvs	pc, r3, lsl #7
    2d5c:	rscscc	pc, pc, #79	; 0x4f
    2d60:	andscs	pc, r4, #196, 16	; 0xc40000
    2d64:	addcs	lr, r6, #196, 18	; 0x310000
    2d68:	bls	16d1bc <tcgetattr@plt+0x16b3c0>
    2d6c:	tstls	r6, fp, asr r9
    2d70:	nopeq	{67}	; 0x43
    2d74:	blne	1410f8 <tcgetattr@plt+0x13f2fc>
    2d78:			; <UNDEFINED> instruction: 0xf8842006
    2d7c:	movwcs	r3, #684	; 0x2ac
    2d80:	ldrbtmi	r6, [r9], #-19	; 0xffffffed
    2d84:			; <UNDEFINED> instruction: 0xf8df9a06
    2d88:	stmib	r5, {r3, r4, r5, r6, r7, r9, fp, lr, pc}^
    2d8c:	ldrbtmi	r3, [ip], #768	; 0x300
    2d90:			; <UNDEFINED> instruction: 0xf8c46013
    2d94:	adcvs	ip, fp, r4
    2d98:	svc	0x007cf7fe
    2d9c:	bne	ff941120 <tcgetattr@plt+0xff93f324>
    2da0:			; <UNDEFINED> instruction: 0xf8df4640
    2da4:	ldrbtmi	sl, [r9], #-2788	; 0xfffff51c
    2da8:	svc	0x00c8f7fe
    2dac:			; <UNDEFINED> instruction: 0xf7fe4640
    2db0:			; <UNDEFINED> instruction: 0xf8dfedfe
    2db4:	ldrbtmi	r0, [sl], #2776	; 0xad8
    2db8:			; <UNDEFINED> instruction: 0xf0044478
    2dbc:			; <UNDEFINED> instruction: 0xf8dfff95
    2dc0:	ldrbtmi	r0, [r8], #-2768	; 0xfffff530
    2dc4:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2dc8:	bne	ff24114c <tcgetattr@plt+0xff23f350>
    2dcc:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    2dd0:	andeq	pc, r2, #18
    2dd4:	stmdacs	r0, {r0, r1, r3, r4, r8, ip, lr, pc}
    2dd8:	teqhi	r3, r0	; <UNPREDICTABLE>
    2ddc:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2de0:			; <UNDEFINED> instruction: 0xf7fe4649
    2de4:			; <UNDEFINED> instruction: 0xf8d9eeac
    2de8:	strmi	r3, [r0], r0
    2dec:			; <UNDEFINED> instruction: 0xf8dfb153
    2df0:	ldrmi	r1, [r8], -r8, lsr #21
    2df4:			; <UNDEFINED> instruction: 0xf7fe4479
    2df8:			; <UNDEFINED> instruction: 0xf64fecfe
    2dfc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    2e00:	ldrmi	fp, [r8], r8, lsl #30
    2e04:	bcc	fe541188 <tcgetattr@plt+0xfe53f38c>
    2e08:			; <UNDEFINED> instruction: 0xf8c3447b
    2e0c:			; <UNDEFINED> instruction: 0xf8df8004
    2e10:	ldrbtmi	r3, [fp], #-2704	; 0xfffff570
    2e14:	blcs	1cf88 <tcgetattr@plt+0x1b18c>
    2e18:	rschi	pc, r7, r0, asr #32
    2e1c:	bne	fe1411a0 <tcgetattr@plt+0xfe13f3a4>
    2e20:			; <UNDEFINED> instruction: 0xf8df2300
    2e24:	strtmi	r8, [fp], r4, lsl #21
    2e28:			; <UNDEFINED> instruction: 0xf8df4479
    2e2c:	movwls	r9, #55936	; 0xda80
    2e30:	stmdavs	sl, {r3, r4, r5, r6, r7, sl, lr}^
    2e34:	stmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    2e38:	movwls	r3, #45833	; 0xb309
    2e3c:	andeq	pc, r2, #66	; 0x42
    2e40:	movwls	r9, #29452	; 0x730c
    2e44:	bcc	1a411c8 <tcgetattr@plt+0x1a3f3cc>
    2e48:	ldrbtmi	r6, [fp], #-164	; 0xffffff5c
    2e4c:	movwls	r6, #57418	; 0xe04a
    2e50:	strbmi	r2, [r3], -r0, lsl #4
    2e54:	ldrtmi	r9, [r9], -r0, lsl #4
    2e58:	ldrtmi	r4, [r0], -sl, asr #12
    2e5c:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    2e60:			; <UNDEFINED> instruction: 0xf0001c43
    2e64:	stmdacs	ip!, {r1, r2, r5, r9, pc}^
    2e68:			; <UNDEFINED> instruction: 0xf8dfdd21
    2e6c:	ldrbmi	ip, [r9], -r8, asr #20
    2e70:	ldrbtmi	r2, [ip], #621	; 0x26d
    2e74:	svclt	0x00a84290
    2e78:	blle	314814 <tcgetattr@plt+0x312a18>
    2e7c:			; <UNDEFINED> instruction: 0xd0514290
    2e80:	svccs	0x0004f855
    2e84:	svclt	0x00b44290
    2e88:	movwcs	r2, #4864	; 0x1300
    2e8c:	svclt	0x00082a00
    2e90:	blcs	ba98 <tcgetattr@plt+0x9c9c>
    2e94:			; <UNDEFINED> instruction: 0xf85cd1f2
    2e98:	tstcc	r4, r0, asr #30
    2e9c:	svclt	0x00b44290
    2ea0:	movwcs	r2, #4864	; 0x1300
    2ea4:	svclt	0x00082a00
    2ea8:	blcs	bab0 <tcgetattr@plt+0x9cb4>
    2eac:	stmdacc	r3, {r1, r5, r6, r7, r8, ip, lr, pc}^
    2eb0:	vtst.8	d2, d0, d20
    2eb4:	ldm	pc, {r0, r7, pc}^	; <UNPREDICTABLE>
    2eb8:	orrseq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
    2ebc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ec0:	orreq	r0, r6, pc, ror r0
    2ec4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ec8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ecc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ed0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ed4:	rsbseq	r0, pc, pc, ror r1	; <UNPREDICTABLE>
    2ed8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2edc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ee0:	rsbseq	r0, pc, r9, ror #2
    2ee4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ee8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2eec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ef0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ef4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ef8:	smceq	8207	; 0x200f
    2efc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f00:	cmpeq	lr, fp, asr r1
    2f04:	ldrshteq	r0, [pc], #-15
    2f08:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f0c:	ldrshteq	r0, [sp], r8
    2f10:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f14:	ldrhteq	r0, [pc], #-13
    2f18:	rscseq	r0, r1, pc, ror r0
    2f1c:	rsceq	r0, r0, pc, ror r0
    2f20:	sbceq	r0, r6, pc, ror r0
    2f24:	stmdblt	fp, {r0, r1, r3, fp, sp, lr}
    2f28:	ldr	r6, [r4, r8]!
    2f2c:	umlalsle	r4, r2, r8, r2
    2f30:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f34:			; <UNDEFINED> instruction: 0xf8df2205
    2f38:	andcs	r1, r0, r4, lsl #19
    2f3c:	streq	pc, [r4], #-428	; 0xfffffe54
    2f40:	ldrteq	pc, [r8], -ip, lsl #2	; <UNPREDICTABLE>
    2f44:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f48:			; <UNDEFINED> instruction: 0xf8df4479
    2f4c:			; <UNDEFINED> instruction: 0xf8df5974
    2f50:			; <UNDEFINED> instruction: 0xf8d98974
    2f54:			; <UNDEFINED> instruction: 0xf7fe7000
    2f58:			; <UNDEFINED> instruction: 0xf8dfecf8
    2f5c:	tstcs	r1, ip, ror #18
    2f60:	ldrbtmi	r4, [r8], #1149	; 0x47d
    2f64:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f68:			; <UNDEFINED> instruction: 0x4602681b
    2f6c:			; <UNDEFINED> instruction: 0xf7fe4638
    2f70:			; <UNDEFINED> instruction: 0xf8dfee7a
    2f74:	ldrbtmi	r7, [pc], #-2392	; 2f7c <tcgetattr@plt+0x1180>
    2f78:	svceq	0x0004f854
    2f7c:			; <UNDEFINED> instruction: 0xf8dfb1a0
    2f80:			; <UNDEFINED> instruction: 0x462b2950
    2f84:	and	r4, r4, sl, ror r4
    2f88:	svccc	0x0010f852
    2f8c:			; <UNDEFINED> instruction: 0xf0002b00
    2f90:	ldmvs	r1, {r2, r4, r5, r7, r8, r9, pc}^
    2f94:	mvnsle	r4, r8, lsl #5
    2f98:	ldrdeq	pc, [r0], -r9
    2f9c:	tstcs	r1, sl, lsr r6
    2fa0:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2fa4:	mvnle	r4, r6, lsr #5
    2fa8:	ldrdne	pc, [r0], -r9
    2fac:			; <UNDEFINED> instruction: 0xf7fe200a
    2fb0:	mulcs	r1, r6, lr
    2fb4:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    2fb8:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2fbc:			; <UNDEFINED> instruction: 0xf8df2205
    2fc0:	strdcs	r3, [r0], -r8
    2fc4:			; <UNDEFINED> instruction: 0xf85a4479
    2fc8:	ldmdavs	ip, {r0, r1, ip, sp}
    2fcc:	ldc	7, cr15, [ip], #1016	; 0x3f8
    2fd0:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2fd4:			; <UNDEFINED> instruction: 0xf85a2101
    2fd8:	ldmdavs	fp, {r0, r1, ip, sp}
    2fdc:	strtmi	r4, [r0], -r2, lsl #12
    2fe0:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2fe4:			; <UNDEFINED> instruction: 0xf7fe2001
    2fe8:			; <UNDEFINED> instruction: 0xf7feeda4
    2fec:	pkhtbmi	lr, r0, r2, asr #24
    2ff0:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    2ff4:			; <UNDEFINED> instruction: 0xf0004580
    2ff8:			; <UNDEFINED> instruction: 0xf8df8153
    2ffc:			; <UNDEFINED> instruction: 0xf8df18dc
    3000:	ldrbtmi	r3, [r9], #-2232	; 0xfffff748
    3004:			; <UNDEFINED> instruction: 0xf042684a
    3008:	subvs	r7, sl, r0, lsl #5
    300c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3010:	ldrdhi	pc, [r0], -r9
    3014:	stc	7, cr15, [r6, #1016]	; 0x3f8
    3018:	stmiagt	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    301c:			; <UNDEFINED> instruction: 0xf8df2101
    3020:	ldrbtmi	r2, [ip], #2240	; 0x8c0
    3024:	andgt	pc, r0, sp, asr #17
    3028:			; <UNDEFINED> instruction: 0x4603447a
    302c:			; <UNDEFINED> instruction: 0xf7fe4640
    3030:	usat	lr, #19, sl, lsl #28
    3034:	adccc	pc, ip, #148, 16	; 0x940000
    3038:	movtne	pc, #21359	; 0x536f	; <UNPREDICTABLE>
    303c:	adccc	pc, ip, #132, 16	; 0x840000
    3040:	subvs	lr, r8, r6, lsl #14
    3044:			; <UNDEFINED> instruction: 0xf8dfe6ea
    3048:	stmdbls	lr, {r2, r3, r4, r7, fp, ip, sp}
    304c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3050:			; <UNDEFINED> instruction: 0xf0036818
    3054:	andls	pc, pc, r3, lsr #16
    3058:			; <UNDEFINED> instruction: 0xf0002800
    305c:	stmdavs	r1, {r0, r1, r8, r9, pc}
    3060:	teqlt	r1, pc, lsl #26
    3064:			; <UNDEFINED> instruction: 0xf7ff4620
    3068:			; <UNDEFINED> instruction: 0xf855fc03
    306c:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    3070:	stmdals	pc, {r3, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    3074:			; <UNDEFINED> instruction: 0xff42f002
    3078:			; <UNDEFINED> instruction: 0xf894e6ea
    307c:			; <UNDEFINED> instruction: 0xf01332ac
    3080:			; <UNDEFINED> instruction: 0xf0000001
    3084:			; <UNDEFINED> instruction: 0xf8df8370
    3088:			; <UNDEFINED> instruction: 0xf043285c
    308c:			; <UNDEFINED> instruction: 0xf8840302
    3090:			; <UNDEFINED> instruction: 0xf85a32ac
    3094:	ldmdavs	fp, {r1, ip, sp}
    3098:	ldrb	r6, [r9], r3, ror #3
    309c:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    30a0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    30a4:	movwls	r6, #47131	; 0xb81b
    30a8:			; <UNDEFINED> instruction: 0xf894e6d2
    30ac:			; <UNDEFINED> instruction: 0xf04332ac
    30b0:			; <UNDEFINED> instruction: 0xf8840310
    30b4:	strb	r3, [fp], ip, lsr #5
    30b8:	andcs	r9, r5, #8, 28	; 0x80
    30bc:			; <UNDEFINED> instruction: 0xf0402e00
    30c0:			; <UNDEFINED> instruction: 0xf8df8097
    30c4:	ldrtmi	r1, [r0], -r4, lsr #16
    30c8:			; <UNDEFINED> instruction: 0xf7fe4479
    30cc:			; <UNDEFINED> instruction: 0xf8dfec3e
    30d0:			; <UNDEFINED> instruction: 0xf85a381c
    30d4:	stmdavs	r1!, {r0, r1, lr}
    30d8:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    30dc:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30e0:	ldrtmi	r2, [r0], -r5, lsl #4
    30e4:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    30e8:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    30ec:			; <UNDEFINED> instruction: 0x37d8f8df
    30f0:			; <UNDEFINED> instruction: 0xf85a2101
    30f4:	ldmdavs	fp, {r0, r1, ip, sp}
    30f8:	strtmi	r4, [r8], -r2, lsl #12
    30fc:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    3100:	andcs	r6, sl, r1, lsr #16
    3104:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    3108:	ubfxne	pc, pc, #17, #9
    310c:	ldrtmi	r2, [r0], -r5, lsl #4
    3110:			; <UNDEFINED> instruction: 0xf7fe4479
    3114:	stmdavs	r1!, {r1, r3, r4, sl, fp, sp, lr, pc}
    3118:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    311c:			; <UNDEFINED> instruction: 0x17d8f8df
    3120:	ldrtmi	r2, [r0], -r5, lsl #4
    3124:			; <UNDEFINED> instruction: 0xf7fe4479
    3128:	stmdavs	r1!, {r4, sl, fp, sp, lr, pc}
    312c:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3130:			; <UNDEFINED> instruction: 0xff18f7fe
    3134:			; <UNDEFINED> instruction: 0x17c4f8df
    3138:	andcs	r4, r5, #48, 12	; 0x3000000
    313c:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    3140:	stc	7, cr15, [r2], {254}	; 0xfe
    3144:	sbfxcc	pc, pc, #17, #25
    3148:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    314c:	strtmi	r4, [r0], -r2, lsl #12
    3150:	stc	7, cr15, [r8, #1016]	; 0x3f8
    3154:			; <UNDEFINED> instruction: 0xf8dfe02d
    3158:	andcs	r3, r1, ip, lsl #15
    315c:	ldmib	sp, {r1, r3, ip, pc}^
    3160:			; <UNDEFINED> instruction: 0xf85a1205
    3164:	stmdavs	r0, {r0, r1}
    3168:			; <UNDEFINED> instruction: 0xf83cf7ff
    316c:	strbt	r9, [pc], -sp
    3170:	adccc	pc, ip, #148, 16	; 0x940000
    3174:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3178:	adccc	pc, ip, #132, 16	; 0x840000
    317c:			; <UNDEFINED> instruction: 0xf8dfe668
    3180:			; <UNDEFINED> instruction: 0xf85a3764
    3184:	ldmdavs	fp, {r0, r1, ip, sp}
    3188:	strbt	r9, [r1], -r7, lsl #6
    318c:			; <UNDEFINED> instruction: 0x1774f8df
    3190:	andcs	r2, r0, r5, lsl #4
    3194:			; <UNDEFINED> instruction: 0xf7fe4479
    3198:			; <UNDEFINED> instruction: 0xf8dfebd8
    319c:			; <UNDEFINED> instruction: 0xf8df272c
    31a0:			; <UNDEFINED> instruction: 0xf85a3768
    31a4:	ldrbtmi	r2, [fp], #-2
    31a8:			; <UNDEFINED> instruction: 0x46016812
    31ac:			; <UNDEFINED> instruction: 0xf7fe2001
    31b0:	andcs	lr, r0, r8, asr #26
    31b4:	ldc	7, cr15, [ip], #1016	; 0x3f8
    31b8:	adccc	pc, sp, #148, 16	; 0x940000
    31bc:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    31c0:	adccc	pc, sp, #132, 16	; 0x840000
    31c4:			; <UNDEFINED> instruction: 0xf8dfe644
    31c8:	andcs	r3, r1, ip, lsl r7
    31cc:	ldmib	sp, {r0, r3, ip, pc}^
    31d0:			; <UNDEFINED> instruction: 0xf85a1205
    31d4:	stmdavs	r0, {r0, r1}
    31d8:			; <UNDEFINED> instruction: 0xf804f7ff
    31dc:			; <UNDEFINED> instruction: 0xf8dfe638
    31e0:	andcs	r3, r1, #4, 14	; 0x100000
    31e4:			; <UNDEFINED> instruction: 0xf85a920c
    31e8:	ldmdavs	fp, {r0, r1, ip, sp}
    31ec:	strt	r9, [pc], -r7, lsl #6
    31f0:			; <UNDEFINED> instruction: 0x1718f8df
    31f4:	ldrbtmi	r2, [r9], #-0
    31f8:	bl	fe9c11f8 <tcgetattr@plt+0xfe9bf3fc>
    31fc:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3200:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3204:			; <UNDEFINED> instruction: 0xf7fe6821
    3208:			; <UNDEFINED> instruction: 0xf8dfedbe
    320c:	andcs	r1, r5, #4, 14	; 0x100000
    3210:	ldrbtmi	r2, [r9], #-0
    3214:			; <UNDEFINED> instruction: 0xf7fe6825
    3218:			; <UNDEFINED> instruction: 0xf8dfeb98
    321c:	smlatbcs	r1, ip, r6, r3
    3220:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3224:			; <UNDEFINED> instruction: 0x4602681b
    3228:			; <UNDEFINED> instruction: 0xf7fe4628
    322c:	stmdavs	r1!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    3230:			; <UNDEFINED> instruction: 0xf7fe200a
    3234:			; <UNDEFINED> instruction: 0xf8dfed54
    3238:	andcs	r1, r5, #220, 12	; 0xdc00000
    323c:	ldrbtmi	r2, [r9], #-0
    3240:	bl	fe0c1240 <tcgetattr@plt+0xfe0bf444>
    3244:			; <UNDEFINED> instruction: 0xf7fe6821
    3248:			; <UNDEFINED> instruction: 0xf8dfed9e
    324c:	andcs	r1, r5, #204, 12	; 0xcc00000
    3250:	ldrbtmi	r2, [r9], #-0
    3254:	bl	1e41254 <tcgetattr@plt+0x1e3f458>
    3258:			; <UNDEFINED> instruction: 0xf7fe6821
    325c:			; <UNDEFINED> instruction: 0xf8dfed94
    3260:	andcs	r1, r5, #188, 12	; 0xbc00000
    3264:	ldrbtmi	r2, [r9], #-0
    3268:	bl	1bc1268 <tcgetattr@plt+0x1bbf46c>
    326c:			; <UNDEFINED> instruction: 0xf7fe6821
    3270:			; <UNDEFINED> instruction: 0xf7feed8a
    3274:	stmdavs	r1!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3278:			; <UNDEFINED> instruction: 0xf7fe200a
    327c:			; <UNDEFINED> instruction: 0xf8dfed30
    3280:	andcs	r1, r5, #160, 12	; 0xa000000
    3284:	ldrbtmi	r2, [r9], #-0
    3288:			; <UNDEFINED> instruction: 0xf7fe6824
    328c:			; <UNDEFINED> instruction: 0xf8dfeb5e
    3290:			; <UNDEFINED> instruction: 0x21013694
    3294:			; <UNDEFINED> instruction: 0x4602447b
    3298:			; <UNDEFINED> instruction: 0xf7fe4620
    329c:	str	lr, [r8, r4, ror #25]
    32a0:	ldc	7, cr15, [r0], #1016	; 0x3f8
    32a4:			; <UNDEFINED> instruction: 0xf7fe4680
    32a8:	strmi	lr, [r0, #3006]	; 0xbbe
    32ac:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    32b0:			; <UNDEFINED> instruction: 0xf7fee5b4
    32b4:	strmi	lr, [r5], -lr, ror #21
    32b8:	bl	fe5c12b8 <tcgetattr@plt+0xfe5bf4bc>
    32bc:			; <UNDEFINED> instruction: 0x1668f8df
    32c0:			; <UNDEFINED> instruction: 0xf8941a2a
    32c4:	svclt	0x001802ad
    32c8:	sfmcs	f2, 4, [r0, #-4]
    32cc:	ldrmi	fp, [r3], -ip, lsl #30
    32d0:	vcgt.u32	d18, d3, d1
    32d4:			; <UNDEFINED> instruction: 0xf88400c3
    32d8:			; <UNDEFINED> instruction: 0xf85a02ad
    32dc:			; <UNDEFINED> instruction: 0xf8dbb001
    32e0:	adcsmi	r5, r5, #0
    32e4:	bichi	pc, sp, r0, asr #5
    32e8:	adccc	pc, ip, #148, 16	; 0x940000
    32ec:	teqeq	r0, #3	; <UNPREDICTABLE>
    32f0:			; <UNDEFINED> instruction: 0xf0002b10
    32f4:	blls	223b38 <tcgetattr@plt+0x221d3c>
    32f8:	blcs	6f98c <tcgetattr@plt+0x6db90>
    32fc:			; <UNDEFINED> instruction: 0xf894d11c
    3300:	ldreq	r3, [sp, ip, lsr #5]
    3304:	bls	2f8744 <tcgetattr@plt+0x2f6948>
    3308:			; <UNDEFINED> instruction: 0xf0002a00
    330c:			; <UNDEFINED> instruction: 0xf8df8215
    3310:	andcs	r1, r5, #28, 12	; 0x1c00000
    3314:	andcs	r4, r0, r9, ror r4
    3318:	bl	5c1318 <tcgetattr@plt+0x5bf51c>
    331c:	andcs	r4, r1, r1, lsl #12
    3320:	stcl	7, cr15, [sl], {254}	; 0xfe
    3324:	ldrdcc	pc, [r0], -fp
    3328:	svclt	0x00bf42b3
    332c:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3330:			; <UNDEFINED> instruction: 0xf8cb3301
    3334:	mvnvs	r3, r0
    3338:	stmdblt	fp, {r0, r3, r8, r9, fp, ip, pc}
    333c:			; <UNDEFINED> instruction: 0xb1239b0a
    3340:	adccc	pc, sp, #148, 16	; 0x940000
    3344:			; <UNDEFINED> instruction: 0xf1000718
    3348:			; <UNDEFINED> instruction: 0xf8df81d4
    334c:	strtmi	r0, [r1], -r4, ror #11
    3350:			; <UNDEFINED> instruction: 0xf0024478
    3354:	andcs	pc, r0, r7, lsl sl	; <UNPREDICTABLE>
    3358:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    335c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3360:	adccs	pc, ip, #148, 16	; 0x940000
    3364:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3368:	svclt	0x00183800
    336c:	ldrbeq	r2, [r9], r1
    3370:	addeq	pc, r2, #96, 6	; 0x80000001
    3374:	adccs	pc, ip, #132, 16	; 0x840000
    3378:	orrshi	pc, ip, r0, lsl #2
    337c:	adccc	pc, ip, #148, 16	; 0x940000
    3380:			; <UNDEFINED> instruction: 0xf100075b
    3384:	stmibvs	r0!, {r0, r4, r7, r8, pc}^
    3388:			; <UNDEFINED> instruction: 0xf002a9a5
    338c:	rscvs	pc, r0, r7, ror #23
    3390:			; <UNDEFINED> instruction: 0xf0002800
    3394:	stmdavs	r3, {r2, r3, r4, r6, r8, pc}^
    3398:			; <UNDEFINED> instruction: 0xf0002b00
    339c:	stmdavs	r3, {r3, r4, r6, r8, pc}
    33a0:			; <UNDEFINED> instruction: 0xf0002b00
    33a4:			; <UNDEFINED> instruction: 0xf9938154
    33a8:	bcs	b3b0 <tcgetattr@plt+0x95b4>
    33ac:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    33b0:	bcs	1d8c0 <tcgetattr@plt+0x1bac4>
    33b4:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
    33b8:	mulcs	r0, r2, r9
    33bc:			; <UNDEFINED> instruction: 0xf0002a00
    33c0:	mvnvs	r8, r6, asr #2
    33c4:	ldc2	0, cr15, [r2], #-8
    33c8:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}
    33cc:	tstlt	r2, r0, lsr #4
    33d0:	mulcs	r0, r2, r9
    33d4:			; <UNDEFINED> instruction: 0xf8dfb91a
    33d8:	ldrbtmi	r2, [sl], #-1376	; 0xfffffaa0
    33dc:	bls	29ba4c <tcgetattr@plt+0x299c50>
    33e0:			; <UNDEFINED> instruction: 0xf0402a00
    33e4:	bls	264300 <tcgetattr@plt+0x262504>
    33e8:			; <UNDEFINED> instruction: 0xf0002a00
    33ec:	bls	1642e8 <tcgetattr@plt+0x1624ec>
    33f0:	ldmdavs	r2, {r1, r4, fp, sp, lr}
    33f4:			; <UNDEFINED> instruction: 0xf89460da
    33f8:	ldrbeq	r2, [r5, ip, lsr #5]
    33fc:	tsteq	r0, #2	; <UNPREDICTABLE>
    3400:			; <UNDEFINED> instruction: 0x83adf140
    3404:			; <UNDEFINED> instruction: 0xf0402b00
    3408:			; <UNDEFINED> instruction: 0xf8df85bb
    340c:	ldrbtmi	r5, [sp], #-1328	; 0xfffffad0
    3410:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    3414:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3418:			; <UNDEFINED> instruction: 0xf1000758
    341c:	stmiavs	r1!, {r4, r7, r8, sl, pc}^
    3420:	bge	fe894cc8 <tcgetattr@plt+0xfe892ecc>
    3424:	stmdavs	r9, {r0, r1, r5, r9, sl, lr}
    3428:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    342c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3430:	adcshi	pc, ip, #64	; 0x40
    3434:	teqlt	sl, r2, ror #18
    3438:	tstcs	r3, r0, lsr #16
    343c:	b	44143c <tcgetattr@plt+0x43f640>
    3440:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3444:	adcshi	pc, r2, #64	; 0x40
    3448:	teqlt	sl, r2, lsr #20
    344c:	tstcs	r8, r0, lsr #16
    3450:	b	1c1450 <tcgetattr@plt+0x1bf654>
    3454:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3458:	adchi	pc, r8, #64	; 0x40
    345c:	adcne	pc, ip, #148, 16	; 0x940000
    3460:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
    3464:			; <UNDEFINED> instruction: 0x83aaf000
    3468:	adccc	pc, sp, #148, 16	; 0x940000
    346c:			; <UNDEFINED> instruction: 0xf1010719
    3470:	blls	1e4fdc <tcgetattr@plt+0x1e31e0>
    3474:	blls	32f908 <tcgetattr@plt+0x32db0c>
    3478:	stmiavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
    347c:	stmdblt	fp!, {r0, r1, r3, r4, r7, fp, sp, lr}
    3480:	adccc	pc, ip, #148, 16	; 0x940000
    3484:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    3488:	adccc	pc, ip, #132, 16	; 0x840000
    348c:	adccc	pc, ip, #148, 16	; 0x940000
    3490:			; <UNDEFINED> instruction: 0xf1000798
    3494:	bls	2e4204 <tcgetattr@plt+0x2e2408>
    3498:			; <UNDEFINED> instruction: 0xf0002a00
    349c:			; <UNDEFINED> instruction: 0xf7fe834d
    34a0:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    34a4:	ldrthi	pc, [r0], -r0, asr #32	; <UNPREDICTABLE>
    34a8:			; <UNDEFINED> instruction: 0xf7fe980b
    34ac:			; <UNDEFINED> instruction: 0xee08ea56
    34b0:	stmdacs	r0, {r4, r7, r9, fp}
    34b4:	ldrhi	pc, [fp, -r0]!
    34b8:	strcc	pc, [r8], #2271	; 0x8df
    34bc:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    34c0:	ldmdavs	r5, {r0, r1, r3, r4, r6, fp, sp, lr}
    34c4:	ldrbeq	r9, [fp], -r6, lsl #20
    34c8:	ldrdhi	pc, [r0], -r2
    34cc:	cmphi	r7, #0, 2	; <UNPREDICTABLE>
    34d0:	bl	1fc14d0 <tcgetattr@plt+0x1fbf6d4>
    34d4:	andls	r2, r6, r0, lsl #6
    34d8:			; <UNDEFINED> instruction: 0xf1b86003
    34dc:			; <UNDEFINED> instruction: 0xf0000f00
    34e0:			; <UNDEFINED> instruction: 0x46298338
    34e4:			; <UNDEFINED> instruction: 0xf7fe4640
    34e8:	mulcc	r1, r2, sl
    34ec:	ldrbhi	pc, [r2], r0	; <UNPREDICTABLE>
    34f0:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34f4:	tstcs	r2, r0, lsr #16
    34f8:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    34fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3500:	strbhi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
    3504:	adccs	pc, ip, #148, 16	; 0x940000
    3508:	adccc	pc, sp, #148, 16	; 0x940000
    350c:			; <UNDEFINED> instruction: 0xf04306d0
    3510:			; <UNDEFINED> instruction: 0xf8840302
    3514:	strle	r3, [r1, #-685]	; 0xfffffd53
    3518:			; <UNDEFINED> instruction: 0xb12b9b07
    351c:	adccc	pc, ip, #148, 16	; 0x940000
    3520:	orreq	pc, r0, #67	; 0x43
    3524:	adccc	pc, ip, #132, 16	; 0x840000
    3528:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    352c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3530:			; <UNDEFINED> instruction: 0xf1000759
    3534:	stmdavs	r0!, {r1, r2, r7, r8, r9, pc}
    3538:			; <UNDEFINED> instruction: 0xf7fe2100
    353c:			; <UNDEFINED> instruction: 0x4605ec1e
    3540:			; <UNDEFINED> instruction: 0xf0402800
    3544:			; <UNDEFINED> instruction: 0xf8df8680
    3548:			; <UNDEFINED> instruction: 0xf8942404
    354c:	ldrbtmi	r3, [sl], #-685	; 0xfffffd53
    3550:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3554:			; <UNDEFINED> instruction: 0xf8846852
    3558:	ldrbeq	r3, [r2], -sp, lsr #5
    355c:	strhi	pc, [sp, #256]	; 0x100
    3560:	orrsvs	pc, r6, #54525952	; 0x3400000
    3564:	strmi	r2, [r8], -r0, lsl #2
    3568:	mcr	6, 0, r4, cr9, cr10, {0}
    356c:			; <UNDEFINED> instruction: 0xf7fe3a10
    3570:			; <UNDEFINED> instruction: 0xf894e996
    3574:	ldrbeq	r3, [fp, -sp, lsr #5]
    3578:	strhi	pc, [r7, #-256]	; 0xffffff00
    357c:			; <UNDEFINED> instruction: 0xf85a4bdb
    3580:	ldmdavs	r8, {r0, r1, ip, sp}
    3584:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3588:	bl	fe441588 <tcgetattr@plt+0xfe43f78c>
    358c:	rsbvs	r1, r0, #16640	; 0x4100
    3590:	ldrthi	pc, [r0], -r1	; <UNPREDICTABLE>
    3594:			; <UNDEFINED> instruction: 0xf0402800
    3598:	blmi	ffb650f4 <tcgetattr@plt+0xffb632f8>
    359c:	ldrbtmi	r6, [fp], #-2277	; 0xfffff71b
    35a0:			; <UNDEFINED> instruction: 0x065a685b
    35a4:	strbhi	pc, [r9], #-256	; 0xffffff00	; <UNPREDICTABLE>
    35a8:			; <UNDEFINED> instruction: 0xf7fe68e8
    35ac:			; <UNDEFINED> instruction: 0x4680ea7a
    35b0:			; <UNDEFINED> instruction: 0xf0412800
    35b4:	stmiavs	r8!, {r0, r3, r4, r6, r9, sl, pc}
    35b8:	bl	fe7415b8 <tcgetattr@plt+0xfe73f7bc>
    35bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    35c0:	ldrthi	pc, [r5], -r1, asr #32	; <UNPREDICTABLE>
    35c4:	adccc	pc, ip, #180, 16	; 0xb40000
    35c8:	orrvs	pc, r8, #50331648	; 0x3000000
    35cc:	andle	r2, r7, r0, asr #22
    35d0:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
    35d4:			; <UNDEFINED> instruction: 0x065b685b
    35d8:	strbhi	pc, [lr, #-256]!	; 0xffffff00	; <UNPREDICTABLE>
    35dc:	b	ff0415dc <tcgetattr@plt+0xff03f7e0>
    35e0:	adccc	pc, sp, #148, 16	; 0x940000
    35e4:			; <UNDEFINED> instruction: 0xf1000758
    35e8:	blmi	ff6e4520 <tcgetattr@plt+0xff6e2724>
    35ec:	ldrdhi	pc, [ip], -r4
    35f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    35f4:			; <UNDEFINED> instruction: 0xf100065b
    35f8:			; <UNDEFINED> instruction: 0xf89483a5
    35fc:	ldrbeq	r3, [r8], ip, lsr #5
    3600:	cmphi	ip, #0, 2	; <UNPREDICTABLE>
    3604:			; <UNDEFINED> instruction: 0xf1000699
    3608:	blmi	ff524c68 <tcgetattr@plt+0xff522e6c>
    360c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3610:			; <UNDEFINED> instruction: 0xf100075a
    3614:	stmdavs	r0!, {r2, r4, r5, r8, r9, pc}
    3618:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    361c:	ldrmi	r4, [r8], r3, lsr #12
    3620:	stccs	6, cr4, [r0], {4}
    3624:	adchi	pc, r4, r0
    3628:	bleq	141780 <tcgetattr@plt+0x13f984>
    362c:			; <UNDEFINED> instruction: 0xf0002800
    3630:			; <UNDEFINED> instruction: 0xf7fe809f
    3634:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
    3638:	stmibmi	r9, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
    363c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3640:			; <UNDEFINED> instruction: 0xf7fe2000
    3644:	strmi	lr, [r1], -r2, lsl #19
    3648:			; <UNDEFINED> instruction: 0xf7fe2001
    364c:	stmibmi	r5, {r3, r6, r7, r8, fp, sp, lr, pc}^
    3650:	andcs	r2, r0, r5, lsl #4
    3654:			; <UNDEFINED> instruction: 0xf7fe4479
    3658:	stmibvs	r2!, {r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    365c:	andcs	r4, r1, r1, lsl #12
    3660:	bl	ac1660 <tcgetattr@plt+0xabf864>
    3664:	b	fed41664 <tcgetattr@plt+0xfed3f868>
    3668:	blcs	31d67c <tcgetattr@plt+0x31b880>
    366c:	blge	ffc40870 <tcgetattr@plt+0xffc3ea74>
    3670:	vpmin.s8	d20, d16, d29
    3674:	ldmibmi	sp!, {r0, r1, r2, r3, r6, r7, r8, r9, ip, sp}
    3678:	ldrbtmi	r2, [sl], #-1
    367c:			; <UNDEFINED> instruction: 0xf7fe4479
    3680:	ldmibmi	fp!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    3684:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    3688:			; <UNDEFINED> instruction: 0xf7fe4479
    368c:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    3690:	mcrge	4, 1, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    3694:	adccc	pc, ip, #148, 16	; 0x940000
    3698:			; <UNDEFINED> instruction: 0xf8cb3501
    369c:			; <UNDEFINED> instruction: 0xf0435000
    36a0:			; <UNDEFINED> instruction: 0xf8840310
    36a4:	ldr	r3, [pc], -ip, lsr #5
    36a8:	stmibge	r6!, {r0, r1, r2, r5, r7, r9, fp, sp, pc}
    36ac:			; <UNDEFINED> instruction: 0xf0022000
    36b0:	strbt	pc, [r8], -r3, asr #23	; <UNPREDICTABLE>
    36b4:			; <UNDEFINED> instruction: 0x4daf4b80
    36b8:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    36bc:			; <UNDEFINED> instruction: 0xf8d9447d
    36c0:			; <UNDEFINED> instruction: 0xf7fe9000
    36c4:	stmibmi	ip!, {r4, r5, r9, fp, sp, lr, pc}
    36c8:	ldrbtmi	r4, [r9], #-2732	; 0xfffff554
    36cc:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    36d0:	tstcs	r1, r1, lsl #2
    36d4:	strbmi	r4, [r8], -r3, lsl #12
    36d8:	b	ff1416d8 <tcgetattr@plt+0xff13f8dc>
    36dc:	adccc	pc, ip, #148, 16	; 0x940000
    36e0:	strtle	r0, [r6], #-1882	; 0xfffff8a6
    36e4:	ldrbtmi	r4, [r9], #-2470	; 0xfffff65a
    36e8:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
    36ec:	ldc2l	7, cr15, [sl], #1016	; 0x3f8
    36f0:	stmibmi	r5!, {r2, r6, r9, sl, sp, lr, pc}
    36f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    36f8:			; <UNDEFINED> instruction: 0xf1a0e60d
    36fc:	blcs	1744388 <tcgetattr@plt+0x174258c>
    3700:	mrrcge	6, 3, pc, r0, cr15	; <UNPREDICTABLE>
    3704:	strbmi	r4, [r2], -r3, lsl #12
    3708:	ldrdeq	pc, [r0], -r9
    370c:			; <UNDEFINED> instruction: 0xf7fe2101
    3710:	strb	lr, [r7], #-2730	; 0xfffff556
    3714:	andcs	r4, r5, #2572288	; 0x274000
    3718:	ldrbtmi	r2, [r9], #-0
    371c:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3720:	b	cc1720 <tcgetattr@plt+0xcbf924>
    3724:	adccc	pc, ip, #148, 16	; 0x940000
    3728:	nopeq	{67}	; 0x43
    372c:	adccc	pc, ip, #132, 16	; 0x840000
    3730:	ldmibmi	r7, {r0, r5, r6, r7, r8, sl, sp, lr, pc}
    3734:			; <UNDEFINED> instruction: 0xe7d74479
    3738:	bcs	29f5c <tcgetattr@plt+0x28160>
    373c:	cfstrdge	mvd15, [r7, #508]!	; 0x1fc
    3740:	svceq	0x0018f013
    3744:	cfstrdge	mvd15, [r3, #508]!	; 0x1fc
    3748:	ldrdcc	pc, [r0], -fp
    374c:			; <UNDEFINED> instruction: 0xf47f42b3
    3750:	ldmibmi	r0, {r0, r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    3754:	stmdals	r7, {r0, r2, r9, sp}
    3758:			; <UNDEFINED> instruction: 0xf7fe4479
    375c:			; <UNDEFINED> instruction: 0x4601e8f6
    3760:			; <UNDEFINED> instruction: 0xf7fe9808
    3764:	stmibmi	ip, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    3768:	blmi	14cbf84 <tcgetattr@plt+0x14ca188>
    376c:	strt	r4, [sl], #-1145	; 0xfffffb87
    3770:	adccc	pc, ip, #152, 16	; 0x980000
    3774:	ldrbeq	r4, [fp], r4, asr #12
    3778:	bichi	pc, ip, #0, 2
    377c:	bcs	fe43efe4 <tcgetattr@plt+0xfe43d1e8>
    3780:	ldrdcc	pc, [r0], -fp
    3784:	stmeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    3788:			; <UNDEFINED> instruction: 0xf0002a00
    378c:			; <UNDEFINED> instruction: 0xf89483ae
    3790:	bne	ffd8c248 <tcgetattr@plt+0xffd8a44c>
    3794:	tstcs	r4, r7, lsl #22
    3798:	strbtvc	lr, [r6], r6, lsr #20
    379c:			; <UNDEFINED> instruction: 0xf3c22b00
    37a0:			; <UNDEFINED> instruction: 0xf10303c0
    37a4:			; <UNDEFINED> instruction: 0xf1060301
    37a8:	svclt	0x00180001
    37ac:	ldrmi	r2, [sp], #-1282	; 0xfffffafe
    37b0:			; <UNDEFINED> instruction: 0xf7fe4428
    37b4:	strmi	lr, [r5], -r8, lsl #16
    37b8:			; <UNDEFINED> instruction: 0xf0002800
    37bc:	blmi	1de4d40 <tcgetattr@plt+0x1de2f44>
    37c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    37c4:			; <UNDEFINED> instruction: 0xf100065f
    37c8:			; <UNDEFINED> instruction: 0xf8948360
    37cc:	cdp	2, 1, cr3, cr8, cr12, {5}
    37d0:			; <UNDEFINED> instruction: 0x06da0a90
    37d4:	cmphi	r5, #64, 2	; <UNPREDICTABLE>
    37d8:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37dc:			; <UNDEFINED> instruction: 0xf7fe9008
    37e0:			; <UNDEFINED> instruction: 0x1c82e9ba
    37e4:	ldrmi	r9, [r0], -r5, lsl #4
    37e8:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37ec:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    37f0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    37f4:	ldrhi	pc, [ip, #-0]!
    37f8:			; <UNDEFINED> instruction: 0xf800232d
    37fc:			; <UNDEFINED> instruction: 0xf7fe3b01
    3800:	eorvs	lr, pc, r0, lsr r9	; <UNPREDICTABLE>
    3804:	adccc	pc, ip, #148, 16	; 0x940000
    3808:			; <UNDEFINED> instruction: 0xf140071b
    380c:	blmi	19244f4 <tcgetattr@plt+0x19226f8>
    3810:	ldrbtmi	r2, [fp], #-1026	; 0xfffffbfe
    3814:	stmdbls	r7, {r0, r1, r3, r5, r6, sp, lr}
    3818:	bmi	18afd04 <tcgetattr@plt+0x18adf08>
    381c:	strtmi	r0, [fp], #-163	; 0xffffff5d
    3820:			; <UNDEFINED> instruction: 0xf845447a
    3824:	strcc	r2, [r2], #-36	; 0xffffffdc
    3828:	adcseq	r6, r2, r9, asr r0
    382c:	bl	1548cc <tcgetattr@plt+0x152ad0>
    3830:	strbmi	r0, [r1], -r4, lsl #1
    3834:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3838:	strtmi	r2, [r9], -r0, lsl #14
    383c:	beq	fe43f0a4 <tcgetattr@plt+0xfe43d2a8>
    3840:	eorvc	pc, r6, r5, asr #16
    3844:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3848:	ldmdbmi	r7, {r1, r2, r8, r9, fp, ip, pc}^
    384c:	ldrtmi	r2, [r8], -r5, lsl #4
    3850:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
    3854:	svclt	0x000c2b02
    3858:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
    385c:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3860:	bcs	fe43f0c8 <tcgetattr@plt+0xfe43d2cc>
    3864:	strtmi	r4, [r0], -r1, lsl #12
    3868:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    386c:	andeq	r7, r1, lr, lsl #1
    3870:	andeq	r0, r0, r8, lsr #4
    3874:	muleq	r0, ip, r7
    3878:	andeq	r5, r0, ip, asr r7
    387c:	strdeq	r5, [r0], -r6
    3880:			; <UNDEFINED> instruction: 0xfffff19b
    3884:	andeq	r5, r0, r2, lsl r7
    3888:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    388c:			; <UNDEFINED> instruction: 0xfffffb1d
    3890:	andeq	r5, r0, r6, lsl r7
    3894:	andeq	r7, r1, ip, asr #4
    3898:	strdeq	r5, [r0], -r0
    389c:	andeq	r7, r1, r0, lsl r2
    38a0:	andeq	r7, r1, r6, lsl #4
    38a4:	strdeq	r7, [r1], -r0
    38a8:	andeq	r6, r1, r4, lsl #27
    38ac:			; <UNDEFINED> instruction: 0x000059bc
    38b0:	andeq	r5, r0, r6, lsl #14
    38b4:	andeq	r6, r0, lr, lsl r2
    38b8:	andeq	r0, r0, r0, lsr r2
    38bc:	ldrdeq	r5, [r0], -ip
    38c0:	andeq	r6, r0, r8, asr #1
    38c4:	andeq	r5, r0, r6, ror #11
    38c8:	andeq	r0, r0, r4, asr #4
    38cc:	andeq	r6, r0, r2, lsr #1
    38d0:	andeq	r6, r1, r0, lsr ip
    38d4:	muleq	r0, r0, r5
    38d8:	andeq	r7, r1, r6, lsl r0
    38dc:	andeq	r5, r0, r6, ror r0
    38e0:	andeq	r5, r0, r0, asr #9
    38e4:	andeq	r0, r0, ip, asr #4
    38e8:			; <UNDEFINED> instruction: 0x000054b4
    38ec:	andeq	r0, r0, ip, lsr r2
    38f0:	andeq	r5, r0, r4, lsr #9
    38f4:	andeq	r5, r0, r4, lsr #9
    38f8:	andeq	r5, r0, r0, lsl r5
    38fc:	andeq	r5, r0, r4, lsl #10
    3900:	andeq	r5, r0, r2, lsl r5
    3904:	andeq	r5, r0, r0, asr #12
    3908:	andeq	r5, r0, sl, lsr r6
    390c:	andeq	r5, r0, r6, lsl #7
    3910:	andeq	r5, r0, r2, asr r4
    3914:	andeq	r5, r0, r2, lsl #9
    3918:	andeq	r5, r0, r2, ror #7
    391c:	andeq	r5, r0, r6, lsr r5
    3920:			; <UNDEFINED> instruction: 0x000053ba
    3924:	andeq	r5, r0, r4, lsr r5
    3928:	andeq	r0, r0, ip, lsr #4
    392c:	andeq	r5, r0, ip, lsr r5
    3930:			; <UNDEFINED> instruction: 0xffffedf9
    3934:			; <UNDEFINED> instruction: 0x00016cb4
    3938:	andeq	r5, r0, sl, asr #10
    393c:	andeq	r5, r0, lr, lsr #32
    3940:	andeq	r6, r1, r4, lsl #24
    3944:	andeq	r6, r1, sl, asr fp
    3948:	andeq	r6, r1, ip, ror #21
    394c:	andeq	r6, r1, sl, asr #21
    3950:	andeq	r6, r1, sl, ror sl
    3954:	andeq	r6, r1, r6, asr #20
    3958:	andeq	r6, r1, r8, lsr #20
    395c:	andeq	r6, r1, ip, lsl #20
    3960:	andeq	r5, r0, r6, asr #18
    3964:			; <UNDEFINED> instruction: 0x000052b8
    3968:	ldrdeq	r4, [r0], -r2
    396c:	andeq	r4, r0, r8, ror #25
    3970:	andeq	r5, r0, ip, ror r1
    3974:	ldrdeq	r4, [r0], -ip
    3978:	andeq	r5, r0, r6, lsr #4
    397c:			; <UNDEFINED> instruction: 0x000049b2
    3980:	andeq	r4, r0, sl, lsr sp
    3984:	andeq	r5, r0, sl, lsl #4
    3988:	andeq	r5, r0, lr, asr #3
    398c:	andeq	r5, r0, lr, ror #1
    3990:	andeq	r4, r0, r4, ror #25
    3994:	andeq	r5, r0, r0, asr r1
    3998:	andeq	r4, r0, r8, ror #27
    399c:	andeq	r6, r1, r8, asr r8
    39a0:	andeq	r5, r0, r6, ror #15
    39a4:	ldrdeq	r5, [r0], -ip
    39a8:	andeq	r5, r0, lr, lsr #15
    39ac:	stccc	8, cr15, [r8, #892]	; 0x37c
    39b0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    39b4:	msreq	CPSR_, r1, lsl r0
    39b8:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    39bc:	ldclcc	8, cr15, [ip, #-892]!	; 0xfffffc84
    39c0:			; <UNDEFINED> instruction: 0xf85a2220
    39c4:	ldmdavs	r8, {r0, r1, ip, sp}
    39c8:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39cc:	adccc	pc, ip, #148, 16	; 0x940000
    39d0:			; <UNDEFINED> instruction: 0xf10007db
    39d4:			; <UNDEFINED> instruction: 0xf8df8433
    39d8:	ldrbtmi	r3, [fp], #-3432	; 0xfffff298
    39dc:	andeq	lr, r7, #212, 18	; 0x350000
    39e0:			; <UNDEFINED> instruction: 0xf0002a00
    39e4:	stmdbvs	r1!, {r1, r2, r5, sl, pc}^
    39e8:			; <UNDEFINED> instruction: 0xf0002900
    39ec:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, pc}^
    39f0:	tstcs	r1, r1, lsl #2
    39f4:	stclcs	8, cr15, [ip, #-892]	; 0xfffffc84
    39f8:	andcs	r9, r5, r0
    39fc:			; <UNDEFINED> instruction: 0xf7fe447a
    3a00:			; <UNDEFINED> instruction: 0xf7fee944
    3a04:	stccs	8, cr14, [r0, #-432]	; 0xfffffe50
    3a08:	cfldrsge	mvf15, [r3, #-252]!	; 0xffffff04
    3a0c:	ldccc	8, cr15, [r8, #-892]!	; 0xfffffc84
    3a10:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3a14:	ldrle	r0, [ip, #-1887]	; 0xfffff8a1
    3a18:	ldccc	8, cr15, [r0, #-892]!	; 0xfffffc84
    3a1c:	ldcvs	8, cr15, [r0, #-892]!	; 0xfffffc84
    3a20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3a24:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    3a28:			; <UNDEFINED> instruction: 0xf7fe9305
    3a2c:			; <UNDEFINED> instruction: 0xf8dfe87c
    3a30:			; <UNDEFINED> instruction: 0xf8df1d24
    3a34:	ldrbtmi	r2, [r9], #-3364	; 0xfffff2dc
    3a38:	tstls	r1, r0, lsl #12
    3a3c:	tstcs	r1, sl, ror r4
    3a40:	stmdals	r5, {r0, r1, r9, sl, lr}
    3a44:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a48:	ldceq	8, cr15, [r0, #-892]	; 0xfffffc84
    3a4c:			; <UNDEFINED> instruction: 0xf7fe4478
    3a50:			; <UNDEFINED> instruction: 0xf8dffb49
    3a54:	ldrbtmi	r3, [fp], #-3340	; 0xfffff2f4
    3a58:			; <UNDEFINED> instruction: 0x069e685b
    3a5c:			; <UNDEFINED> instruction: 0xf8dfd51b
    3a60:			; <UNDEFINED> instruction: 0xf8df3cec
    3a64:			; <UNDEFINED> instruction: 0xf85a6d00
    3a68:	ldrbtmi	r3, [lr], #-3
    3a6c:			; <UNDEFINED> instruction: 0xf7fe681f
    3a70:			; <UNDEFINED> instruction: 0xf8dfe85a
    3a74:			; <UNDEFINED> instruction: 0xf8df1cf4
    3a78:	ldrbtmi	r2, [r9], #-3316	; 0xfffff30c
    3a7c:	tstls	r1, r0, lsl #12
    3a80:	tstcs	r1, sl, ror r4
    3a84:	ldrtmi	r4, [r8], -r3, lsl #12
    3a88:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a8c:	stcleq	8, cr15, [r0], #892	; 0x37c
    3a90:			; <UNDEFINED> instruction: 0xf7fe4478
    3a94:	vmlage.f64	d31, d1, d23
    3a98:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    3a9c:	ldrtmi	r2, [r0], -r0, lsl #2
    3aa0:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aa4:	blcs	1de38 <tcgetattr@plt+0x1c03c>
    3aa8:	ldrhi	pc, [r9], #-0
    3aac:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    3ab0:	strbhi	pc, [r3], #-0	; <UNPREDICTABLE>
    3ab4:	eorcs	sl, r0, #76, 16	; 0x4c0000
    3ab8:	blx	41aba <tcgetattr@plt+0x3fcbe>
    3abc:	tstlt	r9, r1, lsr #19
    3ac0:	andcs	sl, r4, #4915200	; 0x4b0000
    3ac4:	blx	ffec1ac4 <tcgetattr@plt+0xffebfcc8>
    3ac8:	tstlt	r9, r1, ror #18
    3acc:	eorcs	sl, r0, #4390912	; 0x430000
    3ad0:	blx	ffd41ad0 <tcgetattr@plt+0xffd3fcd4>
    3ad4:	tstcs	r0, r5, lsl pc
    3ad8:			; <UNDEFINED> instruction: 0xf7fd4638
    3adc:	ldmib	r7, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3ae0:	mrscs	r2, LR_und
    3ae4:	stmib	r6, {r0, r4, r5, pc}^
    3ae8:			; <UNDEFINED> instruction: 0xf7fe2355
    3aec:			; <UNDEFINED> instruction: 0x4631e81c
    3af0:			; <UNDEFINED> instruction: 0xf8df4603
    3af4:	rsbsvs	r0, r3, r0, lsl #25
    3af8:			; <UNDEFINED> instruction: 0xf7fe4478
    3afc:			; <UNDEFINED> instruction: 0x4629e8f6
    3b00:			; <UNDEFINED> instruction: 0xf7fd6820
    3b04:	qasxmi	lr, r9, ip
    3b08:	stmdavs	r0!, {r0, r1, r9, sl, lr}
    3b0c:			; <UNDEFINED> instruction: 0xf7fd9305
    3b10:			; <UNDEFINED> instruction: 0xf8dfef2a
    3b14:	tstcs	r1, r4, ror #24
    3b18:			; <UNDEFINED> instruction: 0xf0014478
    3b1c:			; <UNDEFINED> instruction: 0xf7fdfe4d
    3b20:	blls	17f730 <tcgetattr@plt+0x17d934>
    3b24:			; <UNDEFINED> instruction: 0xf0002b00
    3b28:			; <UNDEFINED> instruction: 0xf8df83bf
    3b2c:	andcs	r1, r1, r0, asr ip
    3b30:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    3b34:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b38:			; <UNDEFINED> instruction: 0xf1400699
    3b3c:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, pc}^
    3b40:	movwls	r6, #47515	; 0xb99b
    3b44:			; <UNDEFINED> instruction: 0xf47f2b00
    3b48:	movwcs	sl, #3247	; 0xcaf
    3b4c:	bcc	fe43f374 <tcgetattr@plt+0xfe43d578>
    3b50:	stmiavs	r3!, {r1, r4, r5, r7, sl, sp, lr, pc}^
    3b54:	ldmdavs	r8, {r0, r3, r4, r6, r7, fp, sp, lr}
    3b58:	svc	0x0022f7fd
    3b5c:	ldmdblt	r3, {r0, r2, r6, r7, sl, sp, lr, pc}^
    3b60:	ldcpl	8, cr15, [ip], {223}	; 0xdf
    3b64:	ldrb	r4, [r3], #-1149	; 0xfffffb83
    3b68:	bcs	2a398 <tcgetattr@plt+0x2859c>
    3b6c:	cfstrdge	mvd15, [r3], {63}	; 0x3f
    3b70:	sbcsvs	r9, sl, sp, lsl #20
    3b74:			; <UNDEFINED> instruction: 0xf8dfe43f
    3b78:	ldrbtmi	r5, [sp], #-3084	; 0xfffff3f4
    3b7c:			; <UNDEFINED> instruction: 0xf8dfe448
    3b80:			; <UNDEFINED> instruction: 0xf85a3bcc
    3b84:			; <UNDEFINED> instruction: 0xf8d99003
    3b88:			; <UNDEFINED> instruction: 0xf7fd9000
    3b8c:			; <UNDEFINED> instruction: 0xf8dfefcc
    3b90:			; <UNDEFINED> instruction: 0xf8df1bf8
    3b94:			; <UNDEFINED> instruction: 0xf8dfcbf8
    3b98:	ldrbtmi	r2, [r9], #-3064	; 0xfffff408
    3b9c:	strdls	r4, [r1, -ip]
    3ba0:	tstcs	r1, sl, ror r4
    3ba4:	andgt	pc, r0, sp, asr #17
    3ba8:	strbmi	r4, [r8], -r3, lsl #12
    3bac:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bb0:	bleq	ff841f34 <tcgetattr@plt+0xff840138>
    3bb4:			; <UNDEFINED> instruction: 0xf7fe4478
    3bb8:	str	pc, [r9], #2709	; 0xa95
    3bbc:			; <UNDEFINED> instruction: 0xf7fe6820
    3bc0:	strmi	lr, [r5], -sl, asr #17
    3bc4:			; <UNDEFINED> instruction: 0xf47f2800
    3bc8:			; <UNDEFINED> instruction: 0x4601aef1
    3bcc:			; <UNDEFINED> instruction: 0xf7fe6820
    3bd0:	stmdacs	ip, {r4, r5, r7, fp, sp, lr, pc}
    3bd4:			; <UNDEFINED> instruction: 0xf0004605
    3bd8:			; <UNDEFINED> instruction: 0xf8df8370
    3bdc:	ldrbtmi	r3, [fp], #-3004	; 0xfffff444
    3be0:			; <UNDEFINED> instruction: 0x069a685b
    3be4:			; <UNDEFINED> instruction: 0xf8dfd51d
    3be8:			; <UNDEFINED> instruction: 0xf85a3b64
    3bec:			; <UNDEFINED> instruction: 0xf8d99003
    3bf0:			; <UNDEFINED> instruction: 0xf7fd8000
    3bf4:			; <UNDEFINED> instruction: 0xf8dfef98
    3bf8:			; <UNDEFINED> instruction: 0xf8df1ba4
    3bfc:			; <UNDEFINED> instruction: 0xf8dfcba4
    3c00:	ldrbtmi	r2, [r9], #-2980	; 0xfffff45c
    3c04:	strdls	r4, [r1, -ip]
    3c08:	tstcs	r1, sl, ror r4
    3c0c:	andgt	pc, r0, sp, asr #17
    3c10:	strbmi	r4, [r0], -r3, lsl #12
    3c14:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c18:	bleq	fe341f9c <tcgetattr@plt+0xfe3401a0>
    3c1c:			; <UNDEFINED> instruction: 0xf7fe4478
    3c20:			; <UNDEFINED> instruction: 0xf8dffa61
    3c24:	eorcs	r3, r0, #24, 22	; 0x6000
    3c28:			; <UNDEFINED> instruction: 0xf85a2100
    3c2c:	ldmdavs	r8, {r0, r1, ip, sp}
    3c30:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c34:			; <UNDEFINED> instruction: 0xf47f2d00
    3c38:			; <UNDEFINED> instruction: 0xf8dfaec9
    3c3c:	ldrbtmi	r3, [fp], #-2928	; 0xfffff490
    3c40:			; <UNDEFINED> instruction: 0xf8dfe6cc
    3c44:			; <UNDEFINED> instruction: 0xf8df3b08
    3c48:			; <UNDEFINED> instruction: 0xf85a5b68
    3c4c:	ldrbtmi	r9, [sp], #-3
    3c50:	ldrdhi	pc, [r0], -r9
    3c54:	svc	0x0066f7fd
    3c58:	blne	1641fdc <tcgetattr@plt+0x16401e0>
    3c5c:	blcs	1641fe0 <tcgetattr@plt+0x16401e4>
    3c60:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3c64:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3c68:	strmi	r2, [r3], -r1, lsl #2
    3c6c:			; <UNDEFINED> instruction: 0xf7fd4640
    3c70:			; <UNDEFINED> instruction: 0xf8dfeffa
    3c74:	ldrbtmi	r0, [r8], #-2888	; 0xfffff4b8
    3c78:	blx	d41c78 <tcgetattr@plt+0xd3fe7c>
    3c7c:			; <UNDEFINED> instruction: 0xf8dfe45b
    3c80:			; <UNDEFINED> instruction: 0xf85a3acc
    3c84:			; <UNDEFINED> instruction: 0xf8d33003
    3c88:			; <UNDEFINED> instruction: 0xf7fd8000
    3c8c:			; <UNDEFINED> instruction: 0xf8dfef4c
    3c90:			; <UNDEFINED> instruction: 0xf8df1b30
    3c94:			; <UNDEFINED> instruction: 0xf8dfcb30
    3c98:	ldrbtmi	r2, [r9], #-2864	; 0xfffff4d0
    3c9c:	strdls	r4, [r1, -ip]
    3ca0:	tstcs	r1, sl, ror r4
    3ca4:	andgt	pc, r0, sp, asr #17
    3ca8:	strbmi	r4, [r0], -r3, lsl #12
    3cac:	svc	0x00daf7fd
    3cb0:	bleq	642034 <tcgetattr@plt+0x640238>
    3cb4:			; <UNDEFINED> instruction: 0xf7fe4478
    3cb8:	strt	pc, [ip], #2581	; 0xa15
    3cbc:	blne	442040 <tcgetattr@plt+0x440244>
    3cc0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3cc4:	ldc2l	7, cr15, [r4, #1016]	; 0x3f8
    3cc8:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    3ccc:	bcc	fe43f534 <tcgetattr@plt+0xfe43d738>
    3cd0:			; <UNDEFINED> instruction: 0xf8dfb133
    3cd4:	vnmls.f64	d0, d8, d0
    3cd8:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    3cdc:	ldc2	7, cr15, [r4, #1016]!	; 0x3f8
    3ce0:	andeq	pc, r8, r8, lsl #2
    3ce4:	stmdbeq	r3, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    3ce8:	stc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    3cec:	beq	ffa42070 <tcgetattr@plt+0xffa40274>
    3cf0:			; <UNDEFINED> instruction: 0x1014f8d8
    3cf4:			; <UNDEFINED> instruction: 0xf7fe4478
    3cf8:			; <UNDEFINED> instruction: 0xf8dffda7
    3cfc:			; <UNDEFINED> instruction: 0xf8d80ae0
    3d00:	ldrbtmi	r1, [r8], #-0
    3d04:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    3d08:	beq	ff54208c <tcgetattr@plt+0xff540290>
    3d0c:	ldrdne	pc, [r0], -r8
    3d10:			; <UNDEFINED> instruction: 0xf7fe4478
    3d14:			; <UNDEFINED> instruction: 0xf8d4fd99
    3d18:	bl	fea63dd0 <tcgetattr@plt+0xfea61fd4>
    3d1c:			; <UNDEFINED> instruction: 0xf1b80908
    3d20:			; <UNDEFINED> instruction: 0xf43f0f00
    3d24:			; <UNDEFINED> instruction: 0xf858ac72
    3d28:	stmdacs	r0, {r2, r8, r9, fp}
    3d2c:	cfstrdge	mvd15, [sp], #-252	; 0xffffff04
    3d30:	andcs	r6, r0, #35840	; 0x8c00
    3d34:			; <UNDEFINED> instruction: 0xf8534443
    3d38:			; <UNDEFINED> instruction: 0xf7fd1009
    3d3c:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
    3d40:	strbt	sp, [r2], #-237	; 0xffffff13
    3d44:	bcc	1420c8 <tcgetattr@plt+0x1402cc>
    3d48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3d4c:	ldrdls	pc, [r0], -r3
    3d50:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3d54:	bne	fe3420d8 <tcgetattr@plt+0xfe3402dc>
    3d58:	bgt	fe3420dc <tcgetattr@plt+0xfe3402e0>
    3d5c:	bcs	fe3420e0 <tcgetattr@plt+0xfe3402e4>
    3d60:	ldrbtmi	r4, [ip], #1145	; 0x479
    3d64:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3d68:			; <UNDEFINED> instruction: 0xf8cd2101
    3d6c:	strmi	ip, [r3], -r0
    3d70:			; <UNDEFINED> instruction: 0xf7fd4648
    3d74:			; <UNDEFINED> instruction: 0xf8dfef78
    3d78:	ldrbtmi	r0, [r8], #-2680	; 0xfffff588
    3d7c:			; <UNDEFINED> instruction: 0xf9b2f7fe
    3d80:			; <UNDEFINED> instruction: 0xf8dfe43b
    3d84:	ldrbtmi	r3, [fp], #-2672	; 0xfffff590
    3d88:	ldrbeq	r6, [r9, #2139]	; 0x85b
    3d8c:	eorhi	pc, r7, #0, 2
    3d90:	vhsub.s8	d18, d5, d1
    3d94:			; <UNDEFINED> instruction: 0xf8d4410e
    3d98:			; <UNDEFINED> instruction: 0xf7fd0218
    3d9c:			; <UNDEFINED> instruction: 0xf8d4ee50
    3da0:			; <UNDEFINED> instruction: 0xf7fe0214
    3da4:	tstcs	r0, r8, lsl #16
    3da8:	andseq	pc, r8, #212, 16	; 0xd40000
    3dac:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    3db0:			; <UNDEFINED> instruction: 0xf8d42101
    3db4:			; <UNDEFINED> instruction: 0xf7fd0218
    3db8:	smlattcs	r2, r8, sp, lr
    3dbc:	andseq	pc, r8, #212, 16	; 0xd40000
    3dc0:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    3dc4:	andseq	pc, r8, #212, 16	; 0xd40000
    3dc8:	svc	0x00f4f7fd
    3dcc:	andseq	pc, ip, #212, 16	; 0xd40000
    3dd0:	svc	0x00f0f7fd
    3dd4:	cdp	2, 1, cr2, cr9, cr0, {0}
    3dd8:	andcs	r1, r2, r0, lsl sl
    3ddc:	mvnscc	pc, #79	; 0x4f
    3de0:	orrcc	lr, r5, #196, 18	; 0x310000
    3de4:	andscc	pc, ip, #196, 16	; 0xc40000
    3de8:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3dec:	bcc	242170 <tcgetattr@plt+0x240374>
    3df0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3df4:			; <UNDEFINED> instruction: 0xf57f05da
    3df8:			; <UNDEFINED> instruction: 0xf8dfabf8
    3dfc:			; <UNDEFINED> instruction: 0xf85a3950
    3e00:			; <UNDEFINED> instruction: 0xf8d33003
    3e04:			; <UNDEFINED> instruction: 0xf7fd8000
    3e08:			; <UNDEFINED> instruction: 0xf8dfee8e
    3e0c:			; <UNDEFINED> instruction: 0xf8df19f0
    3e10:			; <UNDEFINED> instruction: 0xf8dfc9f0
    3e14:	ldrbtmi	r2, [r9], #-2544	; 0xfffff610
    3e18:	strdls	r4, [r1, -ip]
    3e1c:	tstcs	r1, sl, ror r4
    3e20:	andgt	pc, r0, sp, asr #17
    3e24:	strbmi	r4, [r0], -r3, lsl #12
    3e28:	svc	0x001cf7fd
    3e2c:	ldmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e30:			; <UNDEFINED> instruction: 0xf7fe4478
    3e34:			; <UNDEFINED> instruction: 0xf7fff957
    3e38:			; <UNDEFINED> instruction: 0xf8dfbbd8
    3e3c:			; <UNDEFINED> instruction: 0xf85a3910
    3e40:			; <UNDEFINED> instruction: 0xf8d33003
    3e44:			; <UNDEFINED> instruction: 0xf7fd8000
    3e48:			; <UNDEFINED> instruction: 0xf8dfee6e
    3e4c:			; <UNDEFINED> instruction: 0xf8df19c0
    3e50:			; <UNDEFINED> instruction: 0xf8dfc9c0
    3e54:	ldrbtmi	r2, [r9], #-2496	; 0xfffff640
    3e58:	strdls	r4, [r1, -ip]
    3e5c:	tstcs	r1, sl, ror r4
    3e60:	andgt	pc, r0, sp, asr #17
    3e64:	strbmi	r4, [r0], -r3, lsl #12
    3e68:	mrc	7, 7, APSR_nzcv, cr12, cr13, {7}
    3e6c:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e70:	ldrdcs	lr, [r2, -r5]
    3e74:			; <UNDEFINED> instruction: 0xf7fe4478
    3e78:			; <UNDEFINED> instruction: 0xf7fff935
    3e7c:	strcs	fp, [r1], #-2965	; 0xfffff46b
    3e80:			; <UNDEFINED> instruction: 0xf7fde4c9
    3e84:	ldrdvs	lr, [r8], -r6	; <UNPREDICTABLE>
    3e88:			; <UNDEFINED> instruction: 0xf8dfe4bc
    3e8c:			; <UNDEFINED> instruction: 0xf8df38c0
    3e90:			; <UNDEFINED> instruction: 0xf85a798c
    3e94:	ldrbtmi	r3, [pc], #-3	; 3e9c <tcgetattr@plt+0x20a0>
    3e98:	ldrdls	pc, [r0], -r3
    3e9c:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3ea0:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ea4:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ea8:	smlsdxls	r0, r9, r4, r4
    3eac:	tstls	r1, sl, ror r4
    3eb0:	strmi	r2, [r3], -r1, lsl #2
    3eb4:			; <UNDEFINED> instruction: 0xf7fd4648
    3eb8:			; <UNDEFINED> instruction: 0xf894eed6
    3ebc:	ldrbeq	r2, [r0], ip, lsr #5
    3ec0:	tsthi	lr, r0, lsl #2	; <UNPREDICTABLE>
    3ec4:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ec8:			; <UNDEFINED> instruction: 0x0711447b
    3ecc:	tsthi	r4, r0, lsl #2	; <UNPREDICTABLE>
    3ed0:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ed4:			; <UNDEFINED> instruction: 0xf8df447a
    3ed8:	andls	r0, r0, #88, 18	; 0x160000
    3edc:	bne	fe43f744 <tcgetattr@plt+0xfe43d948>
    3ee0:	bls	1d50c8 <tcgetattr@plt+0x1d32cc>
    3ee4:			; <UNDEFINED> instruction: 0xf8fef7fe
    3ee8:			; <UNDEFINED> instruction: 0xf857e46f
    3eec:	strbmi	r0, [r1], -r3, lsr #32
    3ef0:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3ef4:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ef8:	cdp	2, 1, cr2, cr8, cr5, {0}
    3efc:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
    3f00:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3f04:	ldrdcc	pc, [r0], -fp
    3f08:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3f0c:	andcs	r4, r1, r1, lsl #12
    3f10:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3f14:	ldrdcc	pc, [ip], -r8
    3f18:			; <UNDEFINED> instruction: 0xf7fd6958
    3f1c:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    3f20:	cfstrsge	mvf15, [ip], #-252	; 0xffffff04
    3f24:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f28:	andcs	r2, r0, r5, lsl #4
    3f2c:			; <UNDEFINED> instruction: 0xf7fd4479
    3f30:			; <UNDEFINED> instruction: 0xf8d8ed0c
    3f34:	ldmdbvs	r9, {r2, r3, ip, sp}^
    3f38:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f3c:			; <UNDEFINED> instruction: 0xf8dfe41e
    3f40:			; <UNDEFINED> instruction: 0xf85a380c
    3f44:			; <UNDEFINED> instruction: 0xf8d99003
    3f48:			; <UNDEFINED> instruction: 0xf7fd8000
    3f4c:			; <UNDEFINED> instruction: 0xf8dfedec
    3f50:			; <UNDEFINED> instruction: 0xf8df18ec
    3f54:			; <UNDEFINED> instruction: 0xf8dfc8ec
    3f58:	ldrbtmi	r2, [r9], #-2284	; 0xfffff714
    3f5c:	strdls	r4, [r1, -ip]
    3f60:	tstcs	r1, sl, ror r4
    3f64:	andgt	pc, r0, sp, asr #17
    3f68:	strbmi	r4, [r0], -r3, lsl #12
    3f6c:	mrc	7, 3, APSR_nzcv, cr10, cr13, {7}
    3f70:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3f74:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3f78:			; <UNDEFINED> instruction: 0xf8b4f7fe
    3f7c:	blt	1401f80 <tcgetattr@plt+0x1400184>
    3f80:	stmiapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3f84:			; <UNDEFINED> instruction: 0xf7ff447d
    3f88:			; <UNDEFINED> instruction: 0xf8dfba43
    3f8c:			; <UNDEFINED> instruction: 0xf89438c4
    3f90:	ldrbtmi	r2, [fp], #-684	; 0xfffffd54
    3f94:	ldmdavs	fp, {r0, r2, r4, r6, r8, r9, sl}^
    3f98:	orrvc	pc, r0, #50331648	; 0x3000000
    3f9c:	rscshi	pc, lr, r0, asr #2
    3fa0:			; <UNDEFINED> instruction: 0xf0402b00
    3fa4:	vrhadd.s8	d8, d29, d22
    3fa8:	andcs	r4, r0, ip, asr r5
    3fac:			; <UNDEFINED> instruction: 0xf7fd4629
    3fb0:	cdp	15, 0, cr14, cr8, cr6, {1}
    3fb4:	stmdacs	r0, {r4, r9, fp}
    3fb8:	orrhi	pc, fp, r0, asr #32
    3fbc:	ldmibvs	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    3fc0:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    3fc4:	stmvc	r2, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    3fc8:			; <UNDEFINED> instruction: 0xf7fd464a
    3fcc:	mrc	13, 0, lr, cr8, cr8, {1}
    3fd0:	vpmin.s8	d2, d13, d0
    3fd4:			; <UNDEFINED> instruction: 0x462b419c
    3fd8:	andls	pc, r0, sp, asr #17
    3fdc:	addsvs	pc, r3, sp, lsl #10
    3fe0:	stc	7, cr15, [r8, #1012]	; 0x3f4
    3fe4:	strmi	r4, [r1], r6, asr #13
    3fe8:	stmia	lr!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    3fec:	stcgt	0, cr0, [pc, #-60]	; 3fb8 <tcgetattr@plt+0x21bc>
    3ff0:	andeq	lr, pc, lr, lsr #17
    3ff4:	stmia	lr!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    3ff8:	ldm	r5, {r0, r1, r2, r3}
    3ffc:	stm	lr, {r0, r1, r2}
    4000:	strbmi	r0, [r0], -r7
    4004:	bl	ffc42000 <tcgetattr@plt+0xffc40204>
    4008:	ldrdcc	pc, [ip], -r8
    400c:	bne	43f874 <tcgetattr@plt+0x43da78>
    4010:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
    4014:			; <UNDEFINED> instruction: 0xf0230a10
    4018:			; <UNDEFINED> instruction: 0xf8c80308
    401c:			; <UNDEFINED> instruction: 0xf7fd300c
    4020:			; <UNDEFINED> instruction: 0xf1b9ed1a
    4024:			; <UNDEFINED> instruction: 0xf2c00f00
    4028:			; <UNDEFINED> instruction: 0xf8df814e
    402c:	ldrbtmi	r3, [fp], #-2088	; 0xfffff7d8
    4030:	ldrbeq	r6, [r8, #2139]	; 0x85b
    4034:	bge	fe8c1638 <tcgetattr@plt+0xfe8bf83c>
    4038:			; <UNDEFINED> instruction: 0x3710f8df
    403c:	ldmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4040:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4044:			; <UNDEFINED> instruction: 0xf8d9447d
    4048:			; <UNDEFINED> instruction: 0xf7fd8000
    404c:			; <UNDEFINED> instruction: 0xf8dfed6c
    4050:			; <UNDEFINED> instruction: 0xf8df180c
    4054:	ldrbtmi	r2, [r9], #-2060	; 0xfffff7f4
    4058:	tstls	r1, r0, lsl #10
    405c:	tstcs	r1, sl, ror r4
    4060:	strbmi	r4, [r0], -r3, lsl #12
    4064:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    4068:	ubfxeq	pc, pc, #17, #25
    406c:	addne	lr, r5, #212, 18	; 0x350000
    4070:			; <UNDEFINED> instruction: 0xf7fe4478
    4074:			; <UNDEFINED> instruction: 0xf7fff837
    4078:			; <UNDEFINED> instruction: 0xf8dfba81
    407c:			; <UNDEFINED> instruction: 0xf8df36d0
    4080:			; <UNDEFINED> instruction: 0xf85a57e8
    4084:	ldrbtmi	r9, [sp], #-3
    4088:	ldrdhi	pc, [r0], -r9
    408c:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    4090:			; <UNDEFINED> instruction: 0x17d8f8df
    4094:			; <UNDEFINED> instruction: 0x27d8f8df
    4098:	strls	r4, [r0, #-1145]	; 0xfffffb87
    409c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    40a0:	strmi	r2, [r3], -r1, lsl #2
    40a4:			; <UNDEFINED> instruction: 0xf7fd4640
    40a8:			; <UNDEFINED> instruction: 0xf8dfedde
    40ac:	ldrbtmi	r0, [r8], #-1992	; 0xfffff838
    40b0:			; <UNDEFINED> instruction: 0xf818f7fe
    40b4:	blt	15420b8 <tcgetattr@plt+0x15402bc>
    40b8:			; <UNDEFINED> instruction: 0x3690f8df
    40bc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    40c0:	ldrdhi	pc, [r0], -r3
    40c4:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    40c8:	sbfxne	pc, pc, #17, #13
    40cc:	sbfxgt	pc, pc, #17, #13
    40d0:	sbfxcs	pc, pc, #17, #13
    40d4:	ldrbtmi	r4, [ip], #1145	; 0x479
    40d8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    40dc:			; <UNDEFINED> instruction: 0xf8cd2101
    40e0:	strmi	ip, [r3], -r0
    40e4:			; <UNDEFINED> instruction: 0xf7fd4640
    40e8:			; <UNDEFINED> instruction: 0xf8dfedbe
    40ec:	ldrbtmi	r0, [r8], #-1944	; 0xfffff868
    40f0:			; <UNDEFINED> instruction: 0xfff8f7fd
    40f4:	blt	1cc20f8 <tcgetattr@plt+0x1cc02fc>
    40f8:			; <UNDEFINED> instruction: 0x278cf8df
    40fc:	uxtab	r4, sl, sl, ror #8
    4100:			; <UNDEFINED> instruction: 0x3788f8df
    4104:	uxtab	r4, r0, fp, ror #8
    4108:	ldmibvs	sp, {r0, r1, r5, r6, r7, fp, sp, lr}
    410c:	stc	7, cr15, [ip, #1012]	; 0x3f4
    4110:	bl	feb4210c <tcgetattr@plt+0xfeb40310>
    4114:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4118:	addshi	pc, r3, r1
    411c:	mulcc	r0, r3, r9
    4120:	rscsle	r2, r5, r3, lsr #22
    4124:			; <UNDEFINED> instruction: 0xf7fd4629
    4128:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    412c:			; <UNDEFINED> instruction: 0xf7fdd1f0
    4130:			; <UNDEFINED> instruction: 0xf7ffebe8
    4134:			; <UNDEFINED> instruction: 0xf8dfb9b9
    4138:			; <UNDEFINED> instruction: 0xf8d80758
    413c:	ldrbtmi	r1, [r8], #-20	; 0xffffffec
    4140:	blx	fe0c2142 <tcgetattr@plt+0xfe0c0346>
    4144:	bcc	fe43f9ac <tcgetattr@plt+0xfe43dbb0>
    4148:			; <UNDEFINED> instruction: 0xf8dfb133
    414c:	cdp	7, 1, cr0, cr8, cr8, {2}
    4150:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    4154:	blx	1e42156 <tcgetattr@plt+0x1e4035a>
    4158:			; <UNDEFINED> instruction: 0x073cf8df
    415c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    4160:	blx	64016e <tcgetattr@plt+0x63e372>
    4164:			; <UNDEFINED> instruction: 0xf0402800
    4168:			; <UNDEFINED> instruction: 0xf8d880bf
    416c:	blcs	10194 <tcgetattr@plt+0xe398>
    4170:	bge	1301274 <tcgetattr@plt+0x12ff478>
    4174:			; <UNDEFINED> instruction: 0x0724f8df
    4178:	ldrdne	pc, [r0], -r8
    417c:			; <UNDEFINED> instruction: 0xf7fe4478
    4180:			; <UNDEFINED> instruction: 0xf8dffb63
    4184:			; <UNDEFINED> instruction: 0xf8d8071c
    4188:	ldrbtmi	r1, [r8], #-0
    418c:	blx	174218e <tcgetattr@plt+0x1740392>
    4190:	blt	f02194 <tcgetattr@plt+0xf00398>
    4194:			; <UNDEFINED> instruction: 0x170cf8df
    4198:	strt	r4, [r8], #-1145	; 0xfffffb87
    419c:			; <UNDEFINED> instruction: 0xf0412b00
    41a0:	movwcs	r8, #104	; 0x68
    41a4:	orrsmi	pc, ip, sp, lsl #4
    41a8:	addsvs	pc, r3, sp, lsl #10
    41ac:	movwls	r4, #1562	; 0x61a
    41b0:	stc	7, cr15, [r0], #1012	; 0x3f4
    41b4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    41b8:	svcge	0x0033f47f
    41bc:			; <UNDEFINED> instruction: 0xf8d4ad41
    41c0:			; <UNDEFINED> instruction: 0x46290218
    41c4:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    41c8:			; <UNDEFINED> instruction: 0xf8d468eb
    41cc:			; <UNDEFINED> instruction: 0x46490218
    41d0:			; <UNDEFINED> instruction: 0xf023462a
    41d4:	rscvs	r0, fp, r8, lsl #6
    41d8:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    41dc:			; <UNDEFINED> instruction: 0xf8dfe725
    41e0:			; <UNDEFINED> instruction: 0xf85a356c
    41e4:			; <UNDEFINED> instruction: 0xf8d33003
    41e8:			; <UNDEFINED> instruction: 0xf7fd8000
    41ec:			; <UNDEFINED> instruction: 0xf8dfec9c
    41f0:			; <UNDEFINED> instruction: 0xf8df16b8
    41f4:			; <UNDEFINED> instruction: 0xf8dfc6b8
    41f8:	ldrbtmi	r2, [r9], #-1720	; 0xfffff948
    41fc:	strdls	r4, [r1, -ip]
    4200:	tstcs	r1, sl, ror r4
    4204:	andgt	pc, r0, sp, asr #17
    4208:	strbmi	r4, [r0], -r3, lsl #12
    420c:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4210:	ssateq	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    4214:			; <UNDEFINED> instruction: 0xf7fd4478
    4218:	ldr	pc, [r9, #3941]!	; 0xf65
    421c:			; <UNDEFINED> instruction: 0x0698f8df
    4220:			; <UNDEFINED> instruction: 0xf7fd4478
    4224:	andls	lr, fp, r8, lsr ip
    4228:			; <UNDEFINED> instruction: 0xf43f2800
    422c:			; <UNDEFINED> instruction: 0xf7ffac88
    4230:			; <UNDEFINED> instruction: 0xf8dfb936
    4234:	ldrbtmi	r2, [sl], #-1672	; 0xfffff978
    4238:	bllt	ff58223c <tcgetattr@plt+0xff580440>
    423c:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    4240:			; <UNDEFINED> instruction: 0xf7ff447b
    4244:	strmi	fp, [r1], -fp, asr #23
    4248:			; <UNDEFINED> instruction: 0xf7fe4620
    424c:			; <UNDEFINED> instruction: 0xf8dff853
    4250:	andcs	r1, r5, #116, 12	; 0x7400000
    4254:	andcs	r4, r0, r9, ror r4
    4258:	bl	1dc2254 <tcgetattr@plt+0x1dc0458>
    425c:	strmi	r4, [r6], -r9, lsr #12
    4260:			; <UNDEFINED> instruction: 0xf7fd6820
    4264:	ldrtmi	lr, [r1], -ip, lsl #23
    4268:	andcs	r4, r1, r2, lsl #12
    426c:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4270:			; <UNDEFINED> instruction: 0x1654f8df
    4274:	ldrbtmi	r2, [r9], #-1
    4278:	bl	fec42274 <tcgetattr@plt+0xfec40478>
    427c:			; <UNDEFINED> instruction: 0x164cf8df
    4280:	andcs	r2, r1, r4, lsl #4
    4284:			; <UNDEFINED> instruction: 0xf7fd4479
    4288:			; <UNDEFINED> instruction: 0xf8dfebaa
    428c:	andcs	r1, r5, #68, 12	; 0x4400000
    4290:			; <UNDEFINED> instruction: 0xe7e04479
    4294:			; <UNDEFINED> instruction: 0x4620211a
    4298:			; <UNDEFINED> instruction: 0xf82cf7fe
    429c:			; <UNDEFINED> instruction: 0x1634f8df
    42a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    42a4:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42a8:			; <UNDEFINED> instruction: 0x162cf8df
    42ac:	ldrmi	r2, [r8], -r5, lsl #4
    42b0:			; <UNDEFINED> instruction: 0xf7fd4479
    42b4:	andls	lr, r5, sl, asr #22
    42b8:	stmdavs	r0!, {r0, r1, r2, r4, r5, sl, sp, lr, pc}
    42bc:			; <UNDEFINED> instruction: 0xf7fd2120
    42c0:			; <UNDEFINED> instruction: 0x4605eb3e
    42c4:			; <UNDEFINED> instruction: 0xf8dfe489
    42c8:	andcs	r1, r5, #20, 12	; 0x1400000
    42cc:			; <UNDEFINED> instruction: 0xf7ff4479
    42d0:			; <UNDEFINED> instruction: 0xf8dfb9b7
    42d4:	andcs	r1, r5, #12, 12	; 0xc00000
    42d8:			; <UNDEFINED> instruction: 0xf7ff4479
    42dc:			; <UNDEFINED> instruction: 0xf8dfb9b1
    42e0:	ldrbtmi	r1, [r9], #-1540	; 0xfffff9fc
    42e4:	bllt	ff9c22e8 <tcgetattr@plt+0xff9c04ec>
    42e8:	andeq	pc, r8, r8, lsl #2
    42ec:	blx	11422ec <tcgetattr@plt+0x11404f0>
    42f0:			; <UNDEFINED> instruction: 0xf8dfe73b
    42f4:			; <UNDEFINED> instruction: 0xf8df3458
    42f8:			; <UNDEFINED> instruction: 0xf85a55f0
    42fc:	ldrbtmi	r9, [sp], #-3
    4300:	ldrdhi	pc, [r0], -r9
    4304:	stc	7, cr15, [lr], {253}	; 0xfd
    4308:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    430c:	strbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4310:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4314:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4318:	strmi	r2, [r3], -r1, lsl #2
    431c:			; <UNDEFINED> instruction: 0xf7fd4640
    4320:			; <UNDEFINED> instruction: 0xf8dfeca2
    4324:	ldrbtmi	r0, [r8], #-1488	; 0xfffffa30
    4328:	mrc2	7, 6, pc, cr12, cr13, {7}
    432c:			; <UNDEFINED> instruction: 0xf8dfe63b
    4330:	andcs	r1, r1, r8, asr #11
    4334:			; <UNDEFINED> instruction: 0xf7fd4479
    4338:			; <UNDEFINED> instruction: 0xf8dfeb52
    433c:	ldrbtmi	r1, [r9], #-1472	; 0xfffffa40
    4340:	bllt	fee42344 <tcgetattr@plt+0xfee40548>
    4344:	ldrcc	pc, [r8, #2271]!	; 0x8df
    4348:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    434c:			; <UNDEFINED> instruction: 0xf100065f
    4350:			; <UNDEFINED> instruction: 0xf8df8736
    4354:			; <UNDEFINED> instruction: 0xf00155b0
    4358:	ldrbtmi	pc, [sp], #-2225	; 0xfffff74f	; <UNPREDICTABLE>
    435c:			; <UNDEFINED> instruction: 0xf7fd4628
    4360:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    4364:	ldrhi	pc, [r8, -r0, asr #32]
    4368:	adccc	pc, sp, #148, 16	; 0x940000
    436c:			; <UNDEFINED> instruction: 0xf140075e
    4370:			; <UNDEFINED> instruction: 0xf8d48644
    4374:	bge	688bcc <tcgetattr@plt+0x686dd0>
    4378:	blge	52fc84 <tcgetattr@plt+0x52de88>
    437c:			; <UNDEFINED> instruction: 0xf04f2700
    4380:	tstls	r7, r9, lsl lr
    4384:	stmdbls	r7, {r4, r5, r9, sl, lr}
    4388:	ldrbcc	pc, [pc, #79]!	; 43df <tcgetattr@plt+0x25e3>	; <UNPREDICTABLE>
    438c:			; <UNDEFINED> instruction: 0x971d971b
    4390:			; <UNDEFINED> instruction: 0xf8a26091
    4394:			; <UNDEFINED> instruction: 0xf8a2e004
    4398:	ldrls	lr, [pc, -ip]
    439c:	andsvs	r9, r5, lr, lsl r7
    43a0:	ands	pc, r4, r2, lsr #17
    43a4:	andls	r9, r5, #8, 6	; 0x20000000
    43a8:			; <UNDEFINED> instruction: 0xf7fd601f
    43ac:	ldrtmi	lr, [sl], -ip, lsl #24
    43b0:			; <UNDEFINED> instruction: 0x46384631
    43b4:	b	1cc23b0 <tcgetattr@plt+0x1cc05b4>
    43b8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    43bc:	strhi	pc, [sp], -r0, asr #32
    43c0:			; <UNDEFINED> instruction: 0xf7fd4630
    43c4:	tstcs	r1, lr, ror #24
    43c8:			; <UNDEFINED> instruction: 0xf7fd4630
    43cc:	tstcs	ip, r6, ror fp
    43d0:			; <UNDEFINED> instruction: 0xf7fd4630
    43d4:	tstcs	lr, r2, ror fp
    43d8:			; <UNDEFINED> instruction: 0xf7fd4630
    43dc:	tstcs	pc, lr, ror #22
    43e0:			; <UNDEFINED> instruction: 0xf7fd4630
    43e4:	tstcs	r2, sl, ror #22
    43e8:			; <UNDEFINED> instruction: 0xf7fd4630
    43ec:	tstcs	r3, r6, ror #22
    43f0:			; <UNDEFINED> instruction: 0xf7fd4630
    43f4:	ldrtmi	lr, [r1], -r2, ror #22
    43f8:	andcs	pc, r0, #1325400064	; 0x4f000000
    43fc:			; <UNDEFINED> instruction: 0xf7fd4628
    4400:	stmdacs	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
    4404:	andseq	pc, ip, #196, 16	; 0xc40000
    4408:	ldrbhi	pc, [fp, #704]	; 0x2c0	; <UNPREDICTABLE>
    440c:	ldrbmi	r9, [r8], r5, lsl #22
    4410:			; <UNDEFINED> instruction: 0xf8c49f06
    4414:	andsvs	r5, r8, r0, lsr #4
    4418:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    441c:	mvnvs	pc, #192, 12	; 0xc000000
    4420:			; <UNDEFINED> instruction: 0xf8df9309
    4424:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    4428:			; <UNDEFINED> instruction: 0xf8df9307
    442c:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
    4430:	bcc	fe43fc58 <tcgetattr@plt+0xfe43de5c>
    4434:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4438:	movwls	r4, #42107	; 0xa47b
    443c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    4440:			; <UNDEFINED> instruction: 0xf0402b00
    4444:	blls	1e5ae8 <tcgetattr@plt+0x1e3cec>
    4448:	ldrbeq	r6, [sp, #2139]	; 0x85b
    444c:	blmi	feff98b8 <tcgetattr@plt+0xfeff7abc>
    4450:	strbpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4454:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4458:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    445c:	bl	18c2458 <tcgetattr@plt+0x18c065c>
    4460:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4464:	bcs	fe43fccc <tcgetattr@plt+0xfe43ded0>
    4468:	strls	r4, [r0, #-1145]	; 0xfffffb87
    446c:	tstcs	r1, r1, lsl #2
    4470:	ldrtmi	r4, [r0], -r3, lsl #12
    4474:	bl	ffdc2470 <tcgetattr@plt+0xffdc0674>
    4478:	strteq	pc, [r0], #2271	; 0x8df
    447c:			; <UNDEFINED> instruction: 0xf7fd4478
    4480:			; <UNDEFINED> instruction: 0xf8d4fe31
    4484:	tstcs	r3, r0, lsr #4
    4488:			; <UNDEFINED> instruction: 0xf7fd9805
    448c:			; <UNDEFINED> instruction: 0xf8dfeaba
    4490:	ldmdavs	lr!, {r4, r7, sl, ip, sp}
    4494:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4498:	ldrbeq	r4, [r8, #1541]	; 0x605
    449c:	blmi	feaf9918 <tcgetattr@plt+0xfeaf7b1c>
    44a0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    44a4:	ldrdls	pc, [r0], -r3
    44a8:	bl	f424a4 <tcgetattr@plt+0xf406a8>
    44ac:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44b0:	ldrbtgt	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44b4:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44b8:	ldrbtmi	r4, [ip], #1145	; 0x479
    44bc:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    44c0:			; <UNDEFINED> instruction: 0xf8cd2101
    44c4:	strmi	ip, [r3], -r0
    44c8:			; <UNDEFINED> instruction: 0xf7fd4648
    44cc:			; <UNDEFINED> instruction: 0xf8dfebcc
    44d0:	strtmi	r0, [r9], -r0, ror #8
    44d4:			; <UNDEFINED> instruction: 0xf7fd4478
    44d8:	stccs	14, cr15, [r0, #-20]	; 0xffffffec
    44dc:	addhi	pc, ip, #128, 4
    44e0:	adcle	r2, fp, fp, lsl #28
    44e4:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44e8:	andcs	r2, r0, r5, lsl #4
    44ec:	ldrbtmi	r4, [r9], #-1731	; 0xfffff93d
    44f0:	b	ac24ec <tcgetattr@plt+0xac06f0>
    44f4:	bl	ffb424f0 <tcgetattr@plt+0xffb406f4>
    44f8:	ldrtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44fc:	andseq	pc, ip, #212, 16	; 0xd40000
    4500:			; <UNDEFINED> instruction: 0xf7fd447e
    4504:			; <UNDEFINED> instruction: 0xf04fec58
    4508:			; <UNDEFINED> instruction: 0xf8c432ff
    450c:	ldmdavs	r3!, {r2, r3, r4, r9, sp}^
    4510:			; <UNDEFINED> instruction: 0xf10005da
    4514:			; <UNDEFINED> instruction: 0xf8df8251
    4518:	ldrbtmi	r3, [fp], #-1060	; 0xfffffbdc
    451c:	blcs	1e590 <tcgetattr@plt+0x1c794>
    4520:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    4524:			; <UNDEFINED> instruction: 0xf8df2501
    4528:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
    452c:			; <UNDEFINED> instruction: 0x0619685b
    4530:	sbchi	pc, r5, r0, lsl #2
    4534:	strcc	pc, [ip], #-2271	; 0xfffff721
    4538:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    453c:	bvs	18f0c10 <tcgetattr@plt+0x18eee14>
    4540:	andsle	r3, r3, r1, lsl #6
    4544:	andcs	r4, r5, #132096	; 0x20400
    4548:	strdcs	r4, [r0], -pc	; <UNPREDICTABLE>
    454c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4550:			; <UNDEFINED> instruction: 0xf8d94479
    4554:			; <UNDEFINED> instruction: 0xf7fd6000
    4558:	strdcs	lr, [r1, -r8]
    455c:	ldrtmi	r4, [r0], -r2, lsl #12
    4560:	bl	fe04255c <tcgetattr@plt+0xfe040760>
    4564:	tstcs	pc, r0, ror #20
    4568:	b	ff442564 <tcgetattr@plt+0xff440768>
    456c:	strtmi	r2, [r0], -r0, lsl #2
    4570:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4574:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
    4578:	bcs	1e5e8 <tcgetattr@plt+0x1c7ec>
    457c:	bvs	18b877c <tcgetattr@plt+0x18b6980>
    4580:	eorle	r3, pc, r1, lsl #4
    4584:			; <UNDEFINED> instruction: 0xf013685b
    4588:	blmi	1c08390 <tcgetattr@plt+0x1c06594>
    458c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4590:			; <UNDEFINED> instruction: 0xf8d9d014
    4594:			; <UNDEFINED> instruction: 0xf7fd7000
    4598:	vfmsmi.f32	s29, s27, s12
    459c:	bmi	ffb96d58 <tcgetattr@plt+0xffb94f5c>
    45a0:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    45a4:	tstls	r1, r0, lsl #12
    45a8:	tstcs	r1, sl, ror r4
    45ac:	ldrtmi	r4, [r8], -r3, lsl #12
    45b0:	bl	16425ac <tcgetattr@plt+0x16407b0>
    45b4:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
    45b8:	ldc2	7, cr15, [r4, #1012]	; 0x3f4
    45bc:			; <UNDEFINED> instruction: 0xf7fd2002
    45c0:			; <UNDEFINED> instruction: 0x2109e9b2
    45c4:			; <UNDEFINED> instruction: 0xf7fd6a60
    45c8:	stmibmi	r5!, {r1, r5, r7, r9, fp, sp, lr, pc}^
    45cc:	andcs	r2, r0, r5, lsl #4
    45d0:			; <UNDEFINED> instruction: 0xf8d94479
    45d4:			; <UNDEFINED> instruction: 0xf7fd6000
    45d8:			; <UNDEFINED> instruction: 0x2101e9b8
    45dc:	ldrtmi	r4, [r0], -r2, lsl #12
    45e0:	bl	10425dc <tcgetattr@plt+0x10407e0>
    45e4:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
    45e8:			; <UNDEFINED> instruction: 0x061a685b
    45ec:	blmi	15f9a4c <tcgetattr@plt+0x15f7c50>
    45f0:			; <UNDEFINED> instruction: 0xf85a4edd
    45f4:	ldrbtmi	r3, [lr], #-3
    45f8:			; <UNDEFINED> instruction: 0xf7fd681f
    45fc:	ldmibmi	fp, {r2, r4, r7, r9, fp, sp, lr, pc}^
    4600:	ldrbtmi	r4, [r9], #-2779	; 0xfffff525
    4604:	tstls	r1, r0, lsl #12
    4608:	tstcs	r1, sl, ror r4
    460c:	ldrtmi	r4, [r8], -r3, lsl #12
    4610:	bl	a4260c <tcgetattr@plt+0xa40810>
    4614:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    4618:	stc2l	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    461c:	ldrbtmi	r4, [fp], #-3030	; 0xfffff42a
    4620:	stmdacs	r3, {r3, r4, fp, sp, lr}
    4624:	stmdacs	pc, {r0, r2, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    4628:	stmdacs	r2, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    462c:	andcs	sp, r9, #66	; 0x42
    4630:	svcmi	0x00d2601a
    4634:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4638:	ldrle	r0, [r8, #-1563]	; 0xfffff9e5
    463c:	vfnmami.f64	d20, d0, d3
    4640:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4644:			; <UNDEFINED> instruction: 0xf8d3447e
    4648:			; <UNDEFINED> instruction: 0xf7fd8000
    464c:	stmibmi	sp, {r2, r3, r5, r6, r9, fp, sp, lr, pc}^
    4650:	ldrbtmi	r4, [r9], #-2765	; 0xfffff533
    4654:	tstls	r1, r0, lsl #12
    4658:	tstcs	r1, sl, ror r4
    465c:	strbmi	r4, [r0], -r3, lsl #12
    4660:	bl	4265c <tcgetattr@plt+0x40860>
    4664:	ldmdavs	r9!, {r0, r3, r6, r7, fp, lr}
    4668:			; <UNDEFINED> instruction: 0xf7fd4478
    466c:			; <UNDEFINED> instruction: 0xf7fdfd3b
    4670:	blmi	ff1fefe0 <tcgetattr@plt+0xff1fd1e4>
    4674:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    4678:	b	1242674 <tcgetattr@plt+0x1240878>
    467c:	adccc	pc, sp, #148, 16	; 0x940000
    4680:	strle	r0, [sl, #-1886]	; 0xfffff8a2
    4684:	andscc	pc, r4, #212, 16	; 0xd40000
    4688:	andle	r3, r6, r1, lsl #6
    468c:	adccc	pc, ip, #148, 16	; 0x940000
    4690:	strle	r0, [r2, #-1880]	; 0xfffff8a8
    4694:			; <UNDEFINED> instruction: 0xf7fe4620
    4698:	blmi	fefc26ec <tcgetattr@plt+0xfefc08f0>
    469c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    46a0:	strtle	r0, [fp], #-1625	; 0xfffff9a7
    46a4:			; <UNDEFINED> instruction: 0xf7fd4628
    46a8:	stmibge	lr!, {r2, r6, r9, fp, sp, lr, pc}
    46ac:			; <UNDEFINED> instruction: 0xf7fd2200
    46b0:	ldr	lr, [lr, r0, asr #19]!
    46b4:	andcs	sl, r0, #3424256	; 0x344000
    46b8:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46bc:	blmi	8fe5a8 <tcgetattr@plt+0x8fc7ac>
    46c0:			; <UNDEFINED> instruction: 0xf85a4eb5
    46c4:	ldrbtmi	r9, [lr], #-3
    46c8:	ldrdvc	pc, [r0], -r9
    46cc:	b	ac26c8 <tcgetattr@plt+0xac08cc>
    46d0:	bmi	fecd6da0 <tcgetattr@plt+0xfecd4fa4>
    46d4:			; <UNDEFINED> instruction: 0x96004479
    46d8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    46dc:	strmi	r2, [r3], -r1, lsl #2
    46e0:			; <UNDEFINED> instruction: 0xf7fd4638
    46e4:	stmiami	pc!, {r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    46e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    46ec:	ldc2l	7, cr15, [sl], #1012	; 0x3f4
    46f0:	ldmibge	r4!, {r5, r8, r9, sl, sp, lr, pc}^
    46f4:			; <UNDEFINED> instruction: 0xf7fd2200
    46f8:			; <UNDEFINED> instruction: 0xe79ae99c
    46fc:	fstmiaxmi	sl!, {d4-d12}	;@ Deprecated
    4700:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4704:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    4708:	b	342704 <tcgetattr@plt+0x340908>
    470c:	bmi	fea16db0 <tcgetattr@plt+0xfea14fb4>
    4710:	strls	r4, [r0], #-1145	; 0xfffffb87
    4714:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4718:	strmi	r2, [r3], -r1, lsl #2
    471c:			; <UNDEFINED> instruction: 0xf7fd4630
    4720:	stmiami	r4!, {r1, r5, r7, r9, fp, sp, lr, pc}
    4724:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4728:	ldc2l	7, cr15, [ip], {253}	; 0xfd
    472c:			; <UNDEFINED> instruction: 0x4620e7ba
    4730:	mrc2	7, 1, pc, cr4, cr13, {7}
    4734:	ldrbt	r4, [r6], r5, lsl #12
    4738:	andeq	r6, r1, r8, ror #12
    473c:	andeq	r0, r0, r4, asr #4
    4740:	andeq	r4, r0, sl, ror sl
    4744:	andeq	r4, r0, ip, ror pc
    4748:	andeq	r6, r1, r8, lsl #12
    474c:	andeq	r0, r0, r0, lsr r2
    4750:	andeq	r4, r0, r4, ror r6
    4754:	andeq	r4, r0, r6, asr r7
    4758:	andeq	r4, r0, r4, asr #12
    475c:	andeq	r4, r0, r0, asr #30
    4760:	andeq	r6, r1, r2, asr #11
    4764:	andeq	r4, r0, lr, lsr #12
    4768:	andeq	r4, r0, sl, ror #29
    476c:	andeq	r4, r0, r0, lsl #12
    4770:	andeq	r4, r0, r4, lsl pc
    4774:			; <UNDEFINED> instruction: 0x00004ebc
    4778:	andeq	r4, r0, ip, lsr #29
    477c:	andeq	r4, r0, sl, asr #30
    4780:	andeq	r4, r0, r4, lsr r5
    4784:	andeq	r4, r0, lr, lsr #17
    4788:	strdeq	r4, [r0], -r6
    478c:	strdeq	r4, [r0], -ip
    4790:	andeq	r4, r0, r0, ror #9
    4794:	andeq	r4, r0, r4, lsl #29
    4798:	andeq	r6, r1, sl, lsr r4
    479c:	andeq	r4, r0, r2, ror #26
    47a0:	muleq	r0, r4, r4
    47a4:	andeq	r4, r0, r8, ror r4
    47a8:	andeq	r4, r0, ip, asr #26
    47ac:	andeq	r4, r0, sl, lsr r3
    47b0:	andeq	r4, r0, sl, asr #8
    47b4:	andeq	r4, r0, ip, lsr #10
    47b8:	andeq	r4, r0, sl, lsl r4
    47bc:	andeq	r4, r0, sl, lsl #28
    47c0:	strdeq	r4, [r0], -r2
    47c4:	strdeq	r4, [r0], -ip
    47c8:	andeq	r4, r0, r0, ror #7
    47cc:	andeq	r5, r0, r0, asr #5
    47d0:	andeq	r5, r0, r2, lsl #5
    47d4:	strdeq	r4, [r0], -r6
    47d8:	andeq	r5, r0, r8, asr r2
    47dc:	andeq	r5, r0, r2, asr r2
    47e0:	andeq	r5, r0, ip, asr #4
    47e4:	andeq	r4, r0, r0, lsr r3
    47e8:	andeq	r4, r0, r6, lsr r3
    47ec:	andeq	r4, r0, sl, lsl r3
    47f0:			; <UNDEFINED> instruction: 0x000051b6
    47f4:	muleq	r1, r2, r2
    47f8:	andeq	r6, r1, r8, lsr #4
    47fc:	andeq	r4, r0, r2, asr #8
    4800:	andeq	r4, r0, r0, lsl #5
    4804:	andeq	r4, r0, r4, ror #4
    4808:	andeq	r5, r0, r4, ror #1
    480c:	andeq	r4, r0, sl, lsr r2
    4810:	andeq	r4, r0, r0, asr #4
    4814:	andeq	r4, r0, r4, lsr #4
    4818:	andeq	r5, r0, r0, lsr r0
    481c:	andeq	r4, r0, r2, lsl #4
    4820:	andeq	r4, r0, r8, ror #3
    4824:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4828:	strheq	r4, [r0], -r0
    482c:	andeq	r4, r0, r4, lsr #1
    4830:	andeq	r5, r0, ip, ror #1
    4834:	andeq	r5, r0, r2, lsl #2
    4838:	andeq	r5, r0, r8, ror r0
    483c:	andeq	r4, r0, r2, lsr r2
    4840:	andeq	r4, r0, ip, lsr r1
    4844:	andeq	r4, r0, r0, lsr #2
    4848:			; <UNDEFINED> instruction: 0x000049b6
    484c:	andeq	r4, r0, ip, lsr #9
    4850:	andeq	r6, r1, r6, lsl #1
    4854:	andeq	r5, r1, sl, ror #31
    4858:	andeq	r4, r0, r4, asr r0
    485c:	andeq	r4, r0, r2, lsl #4
    4860:	andeq	r4, r0, r4, lsr #32
    4864:			; <UNDEFINED> instruction: 0x00004ab8
    4868:	andeq	r4, r0, r2, lsl r0
    486c:	strdeq	r3, [r0], -r8
    4870:	andeq	r3, r0, r2, ror #31
    4874:	strdeq	r4, [r0], -sl
    4878:			; <UNDEFINED> instruction: 0x00003fbc
    487c:	andeq	r3, r0, r2, asr #31
    4880:	andeq	r3, r0, r6, lsr #31
    4884:	andeq	r4, r0, r2, lsl #28
    4888:	andeq	r4, r0, r8, lsr #7
    488c:	muleq	r0, r8, r3
    4890:	andeq	r4, r0, lr, lsl #28
    4894:	andeq	r4, r0, lr, ror r8
    4898:	andeq	r4, r0, r6, lsl #28
    489c:	ldrdeq	r4, [r0], -r8
    48a0:	ldrdeq	r4, [r0], -r2
    48a4:	andeq	r4, r0, r8, asr #5
    48a8:	andeq	r4, r0, lr, asr r0
    48ac:	muleq	r0, ip, lr
    48b0:	andeq	r3, r0, r0, lsl #29
    48b4:	andeq	r4, r0, ip, ror #25
    48b8:			; <UNDEFINED> instruction: 0x000047b0
    48bc:	andeq	r3, r0, r2, asr #26
    48c0:	andeq	r4, r0, r4, lsl #4
    48c4:	andeq	r4, r0, ip, lsr r8
    48c8:	strdeq	r3, [r0], -sl
    48cc:	andeq	r3, r0, ip, ror #29
    48d0:	ldrdeq	r4, [r0], -r0
    48d4:	andeq	r4, r0, sl, lsr #15
    48d8:	ldrdeq	r4, [r0], -ip
    48dc:	andeq	r4, r0, r8, lsr r8
    48e0:	strdeq	r4, [r0], -r0
    48e4:	andeq	r4, r0, r6, lsl #3
    48e8:	muleq	r0, sl, sp
    48ec:	andeq	r3, r0, r8, asr #30
    48f0:	andeq	r3, r0, sl, ror #26
    48f4:	andeq	r4, r0, lr, lsl #15
    48f8:	andeq	r4, r0, ip, ror #13
    48fc:	andeq	r4, r0, sl, lsr #2
    4900:	ldrdeq	r5, [r1], -r0
    4904:	muleq	r0, lr, lr
    4908:	strdeq	r5, [r1], -r2
    490c:	andeq	r3, r0, r2, asr ip
    4910:	andeq	r5, r1, r0, ror #23
    4914:	andeq	r3, r0, r0, asr #24
    4918:	strdeq	r3, [r0], -r0
    491c:	andeq	r4, r0, r0, ror #14
    4920:	andeq	r5, r1, r4, lsl #23
    4924:	andeq	r3, r0, r0, lsr #27
    4928:	ldrdeq	r3, [r0], -lr
    492c:	andeq	r3, r0, r2, asr #23
    4930:	andeq	r4, r0, r8, lsl r7
    4934:	andeq	r4, r0, lr, lsl #14
    4938:	andeq	r5, r1, r8, lsl fp
    493c:	strdeq	r5, [r1], -lr
    4940:	andeq	r5, r1, lr, ror #21
    4944:	andeq	r5, r1, r0, ror #21
    4948:	ldrdeq	r4, [r0], -r0
    494c:	andeq	r5, r1, r2, lsr #21
    4950:	strdeq	r3, [r0], -r8
    4954:	strdeq	r3, [r0], -r6
    4958:	ldrdeq	r3, [r0], -r8
    495c:	muleq	r0, r2, r8
    4960:	andeq	r4, r0, r8, lsl #17
    4964:	andeq	r5, r1, r2, lsr sl
    4968:	andeq	r3, r0, r2, lsr #21
    496c:	muleq	r0, r6, fp
    4970:	andeq	r3, r0, r8, ror sl
    4974:	andeq	r4, r0, r2, asr r8
    4978:	strdeq	r5, [r1], -sl
    497c:	andeq	r5, r1, r4, ror #19
    4980:	andeq	r3, r0, r4, asr sl
    4984:	andeq	r3, r0, r6, asr #22
    4988:	andeq	r3, r0, r8, lsr #20
    498c:	andeq	r4, r0, r8, lsl r8
    4990:	andeq	r5, r1, r4, lsr #19
    4994:	andeq	r5, r1, ip, ror r9
    4998:	ldrdeq	r3, [r0], -r2
    499c:	andeq	r3, r0, r4, asr #21
    49a0:	andeq	r3, r0, r6, lsr #19
    49a4:	andeq	r4, r0, lr, lsl r7
    49a8:	muleq	r0, r4, r9
    49ac:	andeq	r3, r0, r0, lsl #19
    49b0:	andeq	r3, r0, sl, ror #18
    49b4:	andeq	r4, r0, lr, ror #14
    49b8:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49bc:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49c0:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    49c4:			; <UNDEFINED> instruction: 0xf8d9447d
    49c8:			; <UNDEFINED> instruction: 0xf7fd7000
    49cc:			; <UNDEFINED> instruction: 0xf8dfe8ac
    49d0:			; <UNDEFINED> instruction: 0xf8df191c
    49d4:	ldrbtmi	r2, [r9], #-2332	; 0xfffff6e4
    49d8:	tstls	r1, r0, lsl #10
    49dc:	tstcs	r1, sl, ror r4
    49e0:	ldrtmi	r4, [r8], -r3, lsl #12
    49e4:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49e8:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49ec:			; <UNDEFINED> instruction: 0x465a6831
    49f0:			; <UNDEFINED> instruction: 0xf7fd4478
    49f4:	str	pc, [lr, #2935]	; 0xb77
    49f8:	adchi	pc, r4, #0
    49fc:	ldmlt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a00:	stcls	6, cr2, [r5, #-0]
    4a04:			; <UNDEFINED> instruction: 0xf8df46b9
    4a08:	ldrbtmi	r3, [fp], #2292	; 0x8f4
    4a0c:	movwls	r4, #25723	; 0x647b
    4a10:			; <UNDEFINED> instruction: 0x3006f9b5
    4a14:	suble	r2, r1, r0, lsl #22
    4a18:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}^
    4a1c:			; <UNDEFINED> instruction: 0xf10005da
    4a20:	mrcne	2, 3, r8, cr3, cr9, {2}
    4a24:	ldmdble	ip!, {r0, r8, r9, fp, sp}
    4a28:			; <UNDEFINED> instruction: 0xf8db9a05
    4a2c:	ldmdavs	r7, {r2, ip, sp}
    4a30:	ldrle	r0, [lr, #-1562]	; 0xfffff9e6
    4a34:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a38:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4a3c:	ldrdhi	pc, [r0], -r3
    4a40:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a44:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a48:	ldmgt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a4c:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a50:	ldrbtmi	r4, [ip], #1145	; 0x479
    4a54:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4a58:			; <UNDEFINED> instruction: 0xf8cd2101
    4a5c:	strmi	ip, [r3], -r0
    4a60:			; <UNDEFINED> instruction: 0xf7fd4640
    4a64:			; <UNDEFINED> instruction: 0xf8dfe900
    4a68:	ldrtmi	r0, [r9], -r4, lsr #17
    4a6c:			; <UNDEFINED> instruction: 0xf7fd4478
    4a70:			; <UNDEFINED> instruction: 0xf10dfb39
    4a74:	ldrtmi	r0, [r8], -r0, lsl #17
    4a78:	strbmi	r2, [r1], -r0, lsl #5
    4a7c:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    4a80:			; <UNDEFINED> instruction: 0xf0002880
    4a84:	stmdacs	r0, {r0, r1, r3, r6, r7, pc}
    4a88:	ldrdcc	pc, [r0], -r9
    4a8c:	blcs	2fb2a0 <tcgetattr@plt+0x2f94a4>
    4a90:	blcs	138aa8 <tcgetattr@plt+0x136cac>
    4a94:	blcs	38aa4 <tcgetattr@plt+0x36ca8>
    4a98:	adcshi	pc, ip, r0, asr #32
    4a9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4aa0:	stmiahi	fp!, {r3, r4, r5, sp, lr, pc}^
    4aa4:	stmdaeq	r1, {r0, r1, r4, ip, sp, lr, pc}
    4aa8:	bls	238ac8 <tcgetattr@plt+0x236ccc>
    4aac:	stmdavs	r9!, {r5, r9, sl, lr}
    4ab0:			; <UNDEFINED> instruction: 0xff78f7fd
    4ab4:	strmi	r8, [r0], fp, ror #17
    4ab8:	strle	r0, [r2], #-1753	; 0xfffff927
    4abc:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    4ac0:			; <UNDEFINED> instruction: 0xf8dfb343
    4ac4:	ldrbtmi	r3, [fp], #-2124	; 0xfffff7b4
    4ac8:	ldrbeq	r6, [sl, #2139]	; 0x85b
    4acc:			; <UNDEFINED> instruction: 0xf8dfd51d
    4ad0:			; <UNDEFINED> instruction: 0xf8df3814
    4ad4:			; <UNDEFINED> instruction: 0xf85a7840
    4ad8:	ldrbtmi	r3, [pc], #-3	; 4ae0 <tcgetattr@plt+0x2ce4>
    4adc:	andls	r6, fp, #1703936	; 0x1a0000
    4ae0:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ae4:			; <UNDEFINED> instruction: 0xf8df9a0b
    4ae8:	smladxls	r0, r0, r8, r1
    4aec:	tstls	r1, r9, ror r4
    4af0:	strmi	r2, [r3], -r1, lsl #2
    4af4:			; <UNDEFINED> instruction: 0xf8df4610
    4af8:	ldrbtmi	r2, [sl], #-2084	; 0xfffff7dc
    4afc:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b00:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4b04:			; <UNDEFINED> instruction: 0xf7fd4478
    4b08:	vmlscs.f32	s30, s5, s27
    4b0c:	mvnscc	pc, #79	; 0x4f
    4b10:	andle	r6, r6, fp, lsr #32
    4b14:	strcc	r3, [r8, #-1537]	; 0xfffff9ff
    4b18:			; <UNDEFINED> instruction: 0xf47f2e03
    4b1c:			; <UNDEFINED> instruction: 0x464faf79
    4b20:			; <UNDEFINED> instruction: 0xf8dfe48c
    4b24:	strbmi	r3, [pc], -r0, lsl #16
    4b28:	andscs	pc, r8, #212, 16	; 0xd40000
    4b2c:	strbeq	pc, [r7, #-269]	; 0xfffffef3	; <UNPREDICTABLE>
    4b30:			; <UNDEFINED> instruction: 0xf10d447b
    4b34:	smlabbcs	r0, r0, r9, r0
    4b38:	ldmdavs	fp, {r0, r9, sl, sp}^
    4b3c:	andcs	pc, r0, r9, asr #17
    4b40:	ldrbeq	r2, [fp, #516]	; 0x204
    4b44:	andne	pc, r6, r9, lsr #17
    4b48:	andvs	pc, r4, r9, lsr #17
    4b4c:	ldrle	r7, [ip, #-42]	; 0xffffffd6
    4b50:			; <UNDEFINED> instruction: 0x3790f8df
    4b54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4b58:	ldrdlt	pc, [r0], -r3
    4b5c:	svc	0x00e2f7fc
    4b60:			; <UNDEFINED> instruction: 0xc7c4f8df
    4b64:			; <UNDEFINED> instruction: 0xf8df4631
    4b68:	ldrbtmi	r2, [ip], #1988	; 0x7c4
    4b6c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4b70:			; <UNDEFINED> instruction: 0xf8df2c00
    4b74:	ldrbtmi	r2, [sl], #-1980	; 0xfffff844
    4b78:	ldrbmi	r4, [r8], -r3, lsl #12
    4b7c:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b80:	sbfxeq	pc, pc, #17, #17
    4b84:			; <UNDEFINED> instruction: 0xf7fd4478
    4b88:			; <UNDEFINED> instruction: 0xf8dffaad
    4b8c:	strcs	r3, [r0], -ip, lsr #15
    4b90:	sbfxlt	pc, pc, #17, #9
    4b94:	ldrbtmi	r4, [fp], #1147	; 0x47b
    4b98:	bcc	4403c0 <tcgetattr@plt+0x43e5c4>
    4b9c:	blls	27cbc0 <tcgetattr@plt+0x27adc4>
    4ba0:	tstcs	r0, r5, lsl r8
    4ba4:	stmib	r0, {r0, r9, sl, ip, sp}^
    4ba8:			; <UNDEFINED> instruction: 0xf7fc1300
    4bac:	smlabbcs	r1, sl, lr, lr
    4bb0:	strbmi	r2, [r8], -sl, lsl #4
    4bb4:	svc	0x0024f7fc
    4bb8:	strmi	r2, [r1], -r1, lsl #16
    4bbc:	rscshi	pc, r2, r0, asr #32
    4bc0:	ldrdcc	pc, [r4], -fp
    4bc4:			; <UNDEFINED> instruction: 0xf4032e08
    4bc8:			; <UNDEFINED> instruction: 0xf0007380
    4bcc:	blcs	2501c <tcgetattr@plt+0x23220>
    4bd0:			; <UNDEFINED> instruction: 0xf8dfd0e5
    4bd4:	tstls	fp, r0, lsl r7
    4bd8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4bdc:	andls	r6, r6, #1703936	; 0x1a0000
    4be0:	svc	0x00a0f7fc
    4be4:			; <UNDEFINED> instruction: 0xf8df9a06
    4be8:			; <UNDEFINED> instruction: 0xf8dfe758
    4bec:	ldrbtmi	ip, [lr], #1880	; 0x758
    4bf0:	ldrbtmi	r9, [ip], #2315	; 0x90b
    4bf4:	and	pc, r4, sp, asr #17
    4bf8:	andgt	pc, r0, sp, asr #17
    4bfc:	ldrmi	r4, [r0], -r3, lsl #12
    4c00:	bcs	440468 <tcgetattr@plt+0x43e66c>
    4c04:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c08:			; <UNDEFINED> instruction: 0x073cf8df
    4c0c:			; <UNDEFINED> instruction: 0xf7fd4478
    4c10:	strb	pc, [r4, r9, ror #20]	; <UNPREDICTABLE>
    4c14:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    4c18:	str	r4, [pc], #-1615	; 4c20 <tcgetattr@plt+0x2e24>
    4c1c:	ldrdcc	pc, [r0], -r8
    4c20:	blcs	693830 <tcgetattr@plt+0x691a34>
    4c24:	cmphi	fp, #0, 4	; <UNPREDICTABLE>
    4c28:			; <UNDEFINED> instruction: 0xf013e8df
    4c2c:	addeq	r0, sp, sp, lsl #1
    4c30:	cmpeq	r9, #1677721601	; 0x64000001
    4c34:	cmpeq	r9, #1677721601	; 0x64000001
    4c38:	cmpeq	r9, #1677721601	; 0x64000001
    4c3c:	cmpeq	r9, #1677721601	; 0x64000001
    4c40:	cmpeq	r9, #1677721601	; 0x64000001
    4c44:	addeq	r0, sp, r9, asr r3
    4c48:	subseq	r0, r4, r9, asr r3
    4c4c:	cmpeq	r9, #1677721601	; 0x64000001
    4c50:	cmpeq	r9, #1677721601	; 0x64000001
    4c54:	cmpeq	r9, #1677721601	; 0x64000001
    4c58:	cmpeq	r9, #1677721601	; 0x64000001
    4c5c:	cmpeq	r9, #1677721601	; 0x64000001
    4c60:			; <UNDEFINED> instruction: 0xf8df001b
    4c64:	ldrbtmi	r3, [fp], #-1768	; 0xfffff918
    4c68:			; <UNDEFINED> instruction: 0x061f685b
    4c6c:			; <UNDEFINED> instruction: 0xf8dfd51c
    4c70:			; <UNDEFINED> instruction: 0xf8df3674
    4c74:			; <UNDEFINED> instruction: 0xf85a76dc
    4c78:	ldrbtmi	r3, [pc], #-3	; 4c80 <tcgetattr@plt+0x2e84>
    4c7c:	ldrdhi	pc, [r0], -r3
    4c80:	svc	0x0050f7fc
    4c84:			; <UNDEFINED> instruction: 0x16ccf8df
    4c88:			; <UNDEFINED> instruction: 0x26ccf8df
    4c8c:	smlsdxls	r0, r9, r4, r4
    4c90:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4c94:	strmi	r2, [r3], -r1, lsl #2
    4c98:			; <UNDEFINED> instruction: 0xf7fc4640
    4c9c:			; <UNDEFINED> instruction: 0xf8dfefe4
    4ca0:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
    4ca4:	blx	7c2ca0 <tcgetattr@plt+0x7c0ea4>
    4ca8:	adccc	pc, ip, #148, 16	; 0x940000
    4cac:			; <UNDEFINED> instruction: 0xf57f0758
    4cb0:			; <UNDEFINED> instruction: 0xf50daef5
    4cb4:	vqsub.s8	d22, d21, d5
    4cb8:	andcs	r4, r0, r3, lsl r1
    4cbc:	strmi	r9, [r0], fp, lsl #4
    4cc0:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    4cc4:	vpmax.s8	d25, d5, d11
    4cc8:			; <UNDEFINED> instruction: 0xf8d44114
    4ccc:			; <UNDEFINED> instruction: 0xf7fc0218
    4cd0:			; <UNDEFINED> instruction: 0xe71feeb6
    4cd4:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    4cd8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4cdc:	ldrle	r0, [sp, #-1563]	; 0xfffff9e5
    4ce0:			; <UNDEFINED> instruction: 0x3600f8df
    4ce4:			; <UNDEFINED> instruction: 0x767cf8df
    4ce8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4cec:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4cf0:			; <UNDEFINED> instruction: 0xf7fc920b
    4cf4:	bls	30095c <tcgetattr@plt+0x2feb60>
    4cf8:			; <UNDEFINED> instruction: 0x166cf8df
    4cfc:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    4d00:	tstcs	r1, r1, lsl #2
    4d04:	ldrmi	r4, [r0], -r3, lsl #12
    4d08:			; <UNDEFINED> instruction: 0x2660f8df
    4d0c:			; <UNDEFINED> instruction: 0xf7fc447a
    4d10:			; <UNDEFINED> instruction: 0xf8dfefaa
    4d14:	ldrbtmi	r0, [r8], #-1628	; 0xfffff9a4
    4d18:			; <UNDEFINED> instruction: 0xf9e4f7fd
    4d1c:	ldrdcc	pc, [r8], -r8
    4d20:	blcs	9392c <tcgetattr@plt+0x91b30>
    4d24:	sbcshi	pc, r2, r0, asr #4
    4d28:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    4d2c:			; <UNDEFINED> instruction: 0xf0002b13
    4d30:	bvs	18e506c <tcgetattr@plt+0x18e3270>
    4d34:			; <UNDEFINED> instruction: 0xf47f3301
    4d38:	movwcs	sl, #44721	; 0xaeb1
    4d3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4d40:	eorcc	pc, r0, #196, 16	; 0xc40000
    4d44:	blls	1be8e4 <tcgetattr@plt+0x1bcae8>
    4d48:			; <UNDEFINED> instruction: 0x0619685b
    4d4c:			; <UNDEFINED> instruction: 0xf8dfd51d
    4d50:			; <UNDEFINED> instruction: 0xf8df3594
    4d54:			; <UNDEFINED> instruction: 0xf85a7620
    4d58:	ldrbtmi	r3, [pc], #-3	; 4d60 <tcgetattr@plt+0x2f64>
    4d5c:	andls	r6, fp, #1703936	; 0x1a0000
    4d60:	mcr	7, 7, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4d64:			; <UNDEFINED> instruction: 0xf8df9a0b
    4d68:	smladls	r0, r0, r6, r1
    4d6c:	tstls	r1, r9, ror r4
    4d70:	strmi	r2, [r3], -r1, lsl #2
    4d74:			; <UNDEFINED> instruction: 0xf8df4610
    4d78:	ldrbtmi	r2, [sl], #-1540	; 0xfffff9fc
    4d7c:	svc	0x0072f7fc
    4d80:	ldrbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4d84:			; <UNDEFINED> instruction: 0xf7fd4478
    4d88:			; <UNDEFINED> instruction: 0xf8dff9ad
    4d8c:	strdcs	r3, [pc, -r8]
    4d90:	ldrdcs	pc, [r0], -r8
    4d94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4d98:	bvs	1815f8c <tcgetattr@plt+0x1814190>
    4d9c:			; <UNDEFINED> instruction: 0xf7fc601a
    4da0:			; <UNDEFINED> instruction: 0xe6b7eeb6
    4da4:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4da8:	ldrbtmi	r2, [fp], #-3592	; 0xfffff1f8
    4dac:	vst2.16	{d6-d7}, [r3 :64], fp
    4db0:	andsle	r7, lr, r0, lsl #7
    4db4:	eorsle	r2, pc, r0, lsl #22
    4db8:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    4dbc:	strbvs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4dc0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4dc4:			; <UNDEFINED> instruction: 0xf8d3447e
    4dc8:			; <UNDEFINED> instruction: 0xf7fc9000
    4dcc:			; <UNDEFINED> instruction: 0xf8dfeeac
    4dd0:			; <UNDEFINED> instruction: 0xf8df15c0
    4dd4:	ldrbtmi	r2, [r9], #-1472	; 0xfffffa40
    4dd8:	tstls	r1, r0, lsl #12
    4ddc:	tstcs	r1, sl, ror r4
    4de0:	strbmi	r4, [r8], -r3, lsl #12
    4de4:	svc	0x003ef7fc
    4de8:	streq	pc, [ip, #2271]!	; 0x8df
    4dec:			; <UNDEFINED> instruction: 0xf7fd4478
    4df0:			; <UNDEFINED> instruction: 0xf8dff979
    4df4:	ldrbtmi	r3, [fp], #-1448	; 0xfffffa58
    4df8:	ldrbeq	r6, [r8, #2139]	; 0x85b
    4dfc:			; <UNDEFINED> instruction: 0xf8dfd51c
    4e00:			; <UNDEFINED> instruction: 0xf8df34e4
    4e04:			; <UNDEFINED> instruction: 0xf85a659c
    4e08:	ldrbtmi	r3, [lr], #-3
    4e0c:	ldrdls	pc, [r0], -r3
    4e10:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4e14:	strne	pc, [ip, #2271]	; 0x8df
    4e18:	strcs	pc, [ip, #2271]	; 0x8df
    4e1c:			; <UNDEFINED> instruction: 0x96004479
    4e20:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4e24:	strmi	r2, [r3], -r1, lsl #2
    4e28:			; <UNDEFINED> instruction: 0xf7fc4648
    4e2c:			; <UNDEFINED> instruction: 0xf8dfef1c
    4e30:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
    4e34:			; <UNDEFINED> instruction: 0xf956f7fd
    4e38:	andsls	pc, r4, #212, 16	; 0xd40000
    4e3c:	ssatmi	sl, #12, r5, lsl #28
    4e40:	movwcs	r2, #1281	; 0x501
    4e44:	eorsvs	r4, fp, sl, lsr #12
    4e48:			; <UNDEFINED> instruction: 0x46484659
    4e4c:	svc	0x0004f7fc
    4e50:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, sp, lr}
    4e54:	bne	b7c330 <tcgetattr@plt+0xb7a534>
    4e58:	blcs	2f8f20 <tcgetattr@plt+0x2f7124>
    4e5c:	mvnsle	r4, r3, lsl #9
    4e60:	tstcs	r0, r9, lsl #22
    4e64:	eorsvs	r4, r1, r0, lsr r6
    4e68:			; <UNDEFINED> instruction: 0xf7fc6073
    4e6c:	stccs	13, cr14, [r0, #-168]	; 0xffffff58
    4e70:			; <UNDEFINED> instruction: 0xf8dfd1e7
    4e74:	ldrbtmi	r3, [fp], #-1340	; 0xfffffac4
    4e78:	ldrbeq	r6, [r9, #2139]	; 0x85b
    4e7c:	bge	ff7c2480 <tcgetattr@plt+0xff7c0684>
    4e80:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e84:	strpl	pc, [ip, #-2271]!	; 0xfffff721
    4e88:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4e8c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    4e90:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4e94:	strne	pc, [r0, #-2271]!	; 0xfffff721
    4e98:	strcs	pc, [r0, #-2271]!	; 0xfffff721
    4e9c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4ea0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4ea4:	strmi	r2, [r3], -r1, lsl #2
    4ea8:			; <UNDEFINED> instruction: 0xf7fc4630
    4eac:			; <UNDEFINED> instruction: 0xf8dfeedc
    4eb0:	ldrbtmi	r0, [r8], #-1296	; 0xfffffaf0
    4eb4:			; <UNDEFINED> instruction: 0xf916f7fd
    4eb8:	blt	ff042ebc <tcgetattr@plt+0xff0410c0>
    4ebc:	sbcle	r2, pc, fp, lsl #22
    4ec0:	blcs	13ee24 <tcgetattr@plt+0x13d028>
    4ec4:	blcs	2f96b4 <tcgetattr@plt+0x2f78b8>
    4ec8:			; <UNDEFINED> instruction: 0xe7c9d1bb
    4ecc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ed0:	str	pc, [lr, -r5, ror #20]!
    4ed4:	strcc	pc, [ip], #-2271	; 0xfffff721
    4ed8:	strbtvc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4edc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4ee0:			; <UNDEFINED> instruction: 0xf8d3447f
    4ee4:			; <UNDEFINED> instruction: 0xf7fc8000
    4ee8:			; <UNDEFINED> instruction: 0xf8dfee1e
    4eec:			; <UNDEFINED> instruction: 0xf8df14dc
    4ef0:	ldrbtmi	r2, [r9], #-1244	; 0xfffffb24
    4ef4:	tstls	r1, r0, lsl #14
    4ef8:	tstcs	r1, sl, ror r4
    4efc:	strbmi	r4, [r0], -r3, lsl #12
    4f00:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    4f04:	subsle	r2, r8, r2, lsl #28
    4f08:	subsle	r2, r2, r1, lsl #28
    4f0c:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4f10:	stmiahi	r8!, {r0, r3, r4, r5, r6, sl, lr}^
    4f14:	strbeq	r6, [r3, sl, lsr #16]
    4f18:			; <UNDEFINED> instruction: 0xf8dfd447
    4f1c:	ldrbtmi	r3, [fp], #-1208	; 0xfffffb48
    4f20:	ldrtle	r0, [lr], #-1735	; 0xfffff939
    4f24:	ldrtvc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4f28:	smlsdxeq	r0, pc, r4, r4	; <UNPREDICTABLE>
    4f2c:			; <UNDEFINED> instruction: 0xf8dfd435
    4f30:	ldrbtmi	r0, [r8], #-1196	; 0xfffffb54
    4f34:	andvc	lr, r0, sp, asr #19
    4f38:	strteq	pc, [r4], #2271	; 0x8df
    4f3c:			; <UNDEFINED> instruction: 0xf7fd4478
    4f40:	strb	pc, [lr, #-2257]!	; 0xfffff72f	; <UNPREDICTABLE>
    4f44:	ldrcc	pc, [ip], #2271	; 0x8df
    4f48:	ldrbtmi	r4, [fp], #-1731	; 0xfffff93d
    4f4c:	ldrbeq	r6, [r9, #2139]	; 0x85b
    4f50:	bge	ff4c2554 <tcgetattr@plt+0xff4c0758>
    4f54:			; <UNDEFINED> instruction: 0xf8df4be3
    4f58:			; <UNDEFINED> instruction: 0xf85a5490
    4f5c:	ldrbtmi	r9, [sp], #-3
    4f60:	ldrdvs	pc, [r0], -r9
    4f64:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    4f68:	strne	pc, [r0], #2271	; 0x8df
    4f6c:	strcs	pc, [r0], #2271	; 0x8df
    4f70:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4f74:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4f78:	strmi	r2, [r3], -r1, lsl #2
    4f7c:			; <UNDEFINED> instruction: 0xf7fc4630
    4f80:			; <UNDEFINED> instruction: 0xf8dfee72
    4f84:			; <UNDEFINED> instruction: 0xf8d40470
    4f88:	ldrbtmi	r1, [r8], #-544	; 0xfffffde0
    4f8c:			; <UNDEFINED> instruction: 0xf8aaf7fd
    4f90:	blt	fecc2f94 <tcgetattr@plt+0xfecc1198>
    4f94:			; <UNDEFINED> instruction: 0xf7ff46c3
    4f98:			; <UNDEFINED> instruction: 0xf8dfbaaf
    4f9c:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    4fa0:			; <UNDEFINED> instruction: 0xf8dfe7c8
    4fa4:	ldrbtmi	r7, [pc], #-1112	; 4fac <tcgetattr@plt+0x31b0>
    4fa8:			; <UNDEFINED> instruction: 0xf8dfe7bf
    4fac:	ldrbtmi	r3, [fp], #-1108	; 0xfffffbac
    4fb0:			; <UNDEFINED> instruction: 0xf8dfe7b6
    4fb4:	ldrbtmi	r1, [r9], #-1104	; 0xfffffbb0
    4fb8:			; <UNDEFINED> instruction: 0xf8dfe7ab
    4fbc:	ldrbtmi	r1, [r9], #-1100	; 0xfffffbb4
    4fc0:			; <UNDEFINED> instruction: 0xf8dfe7a7
    4fc4:	ldrbtmi	r0, [r8], #-1096	; 0xfffffbb8
    4fc8:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4fcc:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4fd0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4fd4:			; <UNDEFINED> instruction: 0xf7ff601a
    4fd8:			; <UNDEFINED> instruction: 0xf8dfba9e
    4fdc:	andcs	r1, r5, #56, 8	; 0x38000000
    4fe0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4fe4:	ldc	7, cr15, [r0], #1008	; 0x3f0
    4fe8:	mrc	7, 3, APSR_nzcv, cr2, cr12, {7}
    4fec:	strtcc	pc, [r8], #-2271	; 0xfffff721
    4ff0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4ff4:			; <UNDEFINED> instruction: 0xf7ff601a
    4ff8:			; <UNDEFINED> instruction: 0xf8dfba8e
    4ffc:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    5000:			; <UNDEFINED> instruction: 0x061b685b
    5004:	blmi	fedfa474 <tcgetattr@plt+0xfedf8678>
    5008:	ldrpl	pc, [r4], #-2271	; 0xfffff721
    500c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5010:			; <UNDEFINED> instruction: 0xf8d9447d
    5014:			; <UNDEFINED> instruction: 0xf7fc6000
    5018:			; <UNDEFINED> instruction: 0xf8dfed86
    501c:			; <UNDEFINED> instruction: 0xf8df1408
    5020:	ldrbtmi	r2, [r9], #-1032	; 0xfffffbf8
    5024:	tstls	r1, r0, lsl #10
    5028:	tstcs	r1, sl, ror r4
    502c:	ldrtmi	r4, [r0], -r3, lsl #12
    5030:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    5034:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    5038:			; <UNDEFINED> instruction: 0xf854f7fd
    503c:	strtmi	sl, [r8], -r0, lsr #26
    5040:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    5044:	strtmi	r2, [r9], -r0, lsl #4
    5048:			; <UNDEFINED> instruction: 0xf7fc4610
    504c:	cmplt	r8, r8, lsr #24
    5050:	andcs	r4, r5, #4046848	; 0x3dc000
    5054:	ldrbtmi	r2, [r9], #-0
    5058:	ldcl	7, cr15, [r6], #-1008	; 0xfffffc10
    505c:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    5060:	andcs	r4, r1, #244, 22	; 0x3d000
    5064:	andsvs	r4, sl, fp, ror r4
    5068:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    506c:	svccs	0x0000681f
    5070:	bge	1482274 <tcgetattr@plt+0x1480478>
    5074:	blmi	ffc70980 <tcgetattr@plt+0xffc6eb84>
    5078:	ldrbtmi	sl, [fp], #-2114	; 0xfffff7be
    507c:			; <UNDEFINED> instruction: 0xf7fc6033
    5080:			; <UNDEFINED> instruction: 0x4628ee10
    5084:	addvc	pc, r4, r6, asr #17
    5088:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    508c:	adccc	pc, ip, #148, 16	; 0x940000
    5090:	ldrble	r0, [r6, #-1631]	; 0xfffff9a1
    5094:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    5098:	movtlt	r6, #14363	; 0x381b
    509c:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    50a0:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    50a4:	adccc	pc, ip, #148, 16	; 0x940000
    50a8:	strble	r0, [r2, #-1624]!	; 0xfffff9a8
    50ac:	ldrbtmi	r4, [pc], #-4070	; 50b4 <tcgetattr@plt+0x32b8>
    50b0:	ldrdhi	pc, [r0], -r7
    50b4:	svceq	0x0000f1b8
    50b8:	svcmi	0x00e4d031
    50bc:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    50c0:			; <UNDEFINED> instruction: 0xf47f2e00
    50c4:	strtmi	sl, [r9], -r8, lsr #20
    50c8:	andcs	r4, r1, r2, lsr r6
    50cc:	bl	ff9c30c4 <tcgetattr@plt+0xff9c12c8>
    50d0:			; <UNDEFINED> instruction: 0xf43f2800
    50d4:	ldmibmi	lr, {r5, r9, fp, sp, pc}^
    50d8:	ldrtmi	r2, [r0], -r5, lsl #4
    50dc:			; <UNDEFINED> instruction: 0xf7fc4479
    50e0:			; <UNDEFINED> instruction: 0xf7fcec34
    50e4:	movwcs	lr, #7670	; 0x1df6
    50e8:			; <UNDEFINED> instruction: 0xf7ff603b
    50ec:	tstcs	pc, r4, lsl sl	; <UNPREDICTABLE>
    50f0:			; <UNDEFINED> instruction: 0xf7fc4628
    50f4:	stmdblt	r8!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    50f8:	strtmi	r2, [r8], -lr, lsl #2
    50fc:	ldcl	7, cr15, [ip], {252}	; 0xfc
    5100:	sbcle	r2, fp, r0, lsl #16
    5104:	andcs	r4, r5, #3457024	; 0x34c000
    5108:	ldrbtmi	r2, [r9], #-0
    510c:	ldc	7, cr15, [ip], {252}	; 0xfc
    5110:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    5114:	andcs	r4, r1, #208, 22	; 0x34000
    5118:	andsvs	r4, sl, fp, ror r4
    511c:	bge	febbf01c <tcgetattr@plt+0xfebbd220>
    5120:	andcs	r4, pc, r1, lsr r6	; <UNPREDICTABLE>
    5124:	stc	7, cr15, [r4], {252}	; 0xfc
    5128:	sbcle	r2, r6, r0, lsl #16
    512c:	andcs	r4, r5, #3325952	; 0x32c000
    5130:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5134:	stc	7, cr15, [r8], {252}	; 0xfc
    5138:	stcl	7, cr15, [sl, #1008]	; 0x3f0
    513c:	eorsvs	r2, fp, r1, lsl #6
    5140:			; <UNDEFINED> instruction: 0x2102e7bb
    5144:			; <UNDEFINED> instruction: 0xf7fc4628
    5148:	stmdblt	r8!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    514c:	strtmi	r2, [r8], -r3, lsl #2
    5150:	ldc	7, cr15, [r2], #1008	; 0x3f0
    5154:	addsle	r2, sp, r0, lsl #16
    5158:	andcs	r4, r5, #3162112	; 0x304000
    515c:	ldrbtmi	r2, [r9], #-0
    5160:	bl	ffcc3158 <tcgetattr@plt+0xffcc135c>
    5164:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    5168:	andcs	r4, r1, #194560	; 0x2f800
    516c:	andsvs	r4, sl, fp, ror r4
    5170:	bge	ff47efb8 <tcgetattr@plt+0xff47d1bc>
    5174:	andcs	r4, r2, r1, lsr r6
    5178:	mrrc	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    517c:	ldmibmi	sl!, {r3, r4, r5, r7, r8, ip, sp, pc}
    5180:	andcs	r2, r0, r5, lsl #4
    5184:			; <UNDEFINED> instruction: 0xf7fc4479
    5188:			; <UNDEFINED> instruction: 0xf7fcebe0
    518c:	blmi	fee0081c <tcgetattr@plt+0xfedfea20>
    5190:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5194:	usada8	r9, sl, r0, r6
    5198:	andcs	r4, r5, #2965504	; 0x2d4000
    519c:	ldrbtmi	r2, [r9], #-0
    51a0:	bl	ff4c3198 <tcgetattr@plt+0xff4c139c>
    51a4:			; <UNDEFINED> instruction: 0xf7fc4629
    51a8:			; <UNDEFINED> instruction: 0xf7ffed94
    51ac:	bge	ffd33528 <tcgetattr@plt+0xffd3172c>
    51b0:	andcs	r4, r3, r1, lsr r6
    51b4:	ldc	7, cr15, [ip], #-1008	; 0xfffffc10
    51b8:	mvnle	r2, r0, lsl #16
    51bc:	blmi	127ef9c <tcgetattr@plt+0x127d1a0>
    51c0:			; <UNDEFINED> instruction: 0xf85a4dac
    51c4:	ldrbtmi	r9, [sp], #-3
    51c8:	ldrdvs	pc, [r0], -r9
    51cc:	stc	7, cr15, [sl], #1008	; 0x3f0
    51d0:	bmi	fea9787c <tcgetattr@plt+0xfea95a80>
    51d4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    51d8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    51dc:	strmi	r2, [r3], -r1, lsl #2
    51e0:			; <UNDEFINED> instruction: 0xf7fc4630
    51e4:	stmiami	r6!, {r6, r8, sl, fp, sp, lr, pc}
    51e8:	ldrbtmi	r6, [r8], #-2657	; 0xfffff59f
    51ec:			; <UNDEFINED> instruction: 0xff7af7fc
    51f0:	stmialt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    51f4:			; <UNDEFINED> instruction: 0x4620211a
    51f8:			; <UNDEFINED> instruction: 0xf87cf7fd
    51fc:	adccc	pc, sp, #148, 16	; 0x940000
    5200:	strle	r0, [sl, #-1882]	; 0xfffff8a6
    5204:	andscc	pc, r4, #212, 16	; 0xd40000
    5208:	andle	r3, r6, r1, lsl #6
    520c:	adccc	pc, ip, #148, 16	; 0x940000
    5210:	strle	r0, [r2, #-1883]	; 0xfffff8a5
    5214:			; <UNDEFINED> instruction: 0xf7fd4620
    5218:	ldmibmi	sl, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    521c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5220:	blt	3c3220 <tcgetattr@plt+0x3c1424>
    5224:	andcs	r4, r5, #152, 18	; 0x260000
    5228:			; <UNDEFINED> instruction: 0xf7fe4479
    522c:	ldmibmi	r7, {r2, r4, r5, r6, fp, ip, sp, pc}
    5230:	andcs	r4, r5, #64, 12	; 0x4000000
    5234:			; <UNDEFINED> instruction: 0xf7fc4479
    5238:	strmi	lr, [r1], -r8, lsl #23
    523c:			; <UNDEFINED> instruction: 0xf7fc2001
    5240:			; <UNDEFINED> instruction: 0xf7fcebce
    5244:	blmi	fe4bffc4 <tcgetattr@plt+0xfe4be1c8>
    5248:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    524c:	strtle	r0, [sl], #-1626	; 0xfffff9a6
    5250:	andcs	r4, r5, #144, 18	; 0x240000
    5254:	ldrbtmi	r2, [r9], #-0
    5258:	bl	1dc3250 <tcgetattr@plt+0x1dc1454>
    525c:	ldmibvs	r9, {r0, r1, r5, r6, r7, fp, sp, lr}
    5260:	ldc	7, cr15, [r2], {252}	; 0xfc
    5264:	stcllt	7, cr15, [fp], #-1016	; 0xfffffc08
    5268:	andcs	r4, r5, #2277376	; 0x22c000
    526c:			; <UNDEFINED> instruction: 0xf7fe4479
    5270:	blmi	733a14 <tcgetattr@plt+0x731c18>
    5274:			; <UNDEFINED> instruction: 0xf85a4d89
    5278:	ldrbtmi	r9, [sp], #-3
    527c:	ldrdhi	pc, [r0], -r9
    5280:	mrrc	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    5284:	bmi	fe1d78a4 <tcgetattr@plt+0xfe1d5aa8>
    5288:	strls	r4, [r0, #-1145]	; 0xfffffb87
    528c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5290:	strmi	r2, [r3], -r1, lsl #2
    5294:			; <UNDEFINED> instruction: 0xf7fc4640
    5298:	stmmi	r3, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    529c:			; <UNDEFINED> instruction: 0xf7fc4478
    52a0:			; <UNDEFINED> instruction: 0xf7feff21
    52a4:	blmi	3f50a4 <tcgetattr@plt+0x3f32a8>
    52a8:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    52ac:	ldrdhi	pc, [r0], -r9
    52b0:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    52b4:			; <UNDEFINED> instruction: 0xf8df497d
    52b8:	bmi	1fb5aa0 <tcgetattr@plt+0x1fb3ca4>
    52bc:	ldrbtmi	r4, [ip], #1145	; 0x479
    52c0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    52c4:			; <UNDEFINED> instruction: 0xf8cd2101
    52c8:	strmi	ip, [r3], -r0
    52cc:			; <UNDEFINED> instruction: 0xf7fc4640
    52d0:	ldmdami	r9!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}^
    52d4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    52d8:			; <UNDEFINED> instruction: 0xff04f7fc
    52dc:			; <UNDEFINED> instruction: 0xf7fce7b8
    52e0:	svclt	0x0000ed64
    52e4:	andeq	r0, r0, r0, lsr r2
    52e8:	ldrdeq	r3, [r0], -r4
    52ec:	andeq	r3, r0, r2, lsl #17
    52f0:	andeq	r3, r0, r4, lsr #13
    52f4:	andeq	r4, r0, ip, lsr r3
    52f8:	andeq	r5, r1, lr, lsl #12
    52fc:	andeq	r5, r1, ip, lsl #12
    5300:	andeq	r3, r0, r8, asr #14
    5304:	andeq	r3, r0, r6, asr #12
    5308:	andeq	r3, r0, sl, lsr #12
    530c:	andeq	r4, r0, r0, ror #4
    5310:	andeq	r5, r1, r2, asr r5
    5314:			; <UNDEFINED> instruction: 0x000035be
    5318:	andeq	r3, r0, ip, ror #14
    531c:	andeq	r3, r0, r6, lsl #11
    5320:	andeq	r4, r0, r8, asr #2
    5324:	andeq	r5, r1, r8, ror #9
    5328:	andeq	r3, r0, lr, ror #13
    532c:	andeq	r3, r0, ip, lsr #10
    5330:	andeq	r3, r0, sl, lsl #10
    5334:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5338:	andeq	r3, r0, ip, ror #9
    533c:	andeq	r5, r1, r2, lsl #9
    5340:	andeq	r3, r0, sl, ror #12
    5344:	andeq	r3, r0, r6, lsr #9
    5348:	andeq	r4, r0, r8, rrx
    534c:			; <UNDEFINED> instruction: 0x000153b2
    5350:	andeq	r3, r0, lr, lsl r4
    5354:	andeq	r3, r0, ip, lsl #10
    5358:	andeq	r3, r0, lr, ror #7
    535c:	andeq	r4, r0, r2, asr r0
    5360:	andeq	r5, r1, r0, asr #6
    5364:	andeq	r3, r0, ip, lsr #7
    5368:	muleq	r0, sl, r4
    536c:	andeq	r3, r0, r4, ror r3
    5370:	andeq	r3, r0, sl, asr #31
    5374:	andeq	r3, r0, lr, lsr r3
    5378:	andeq	r3, r0, ip, lsr #8
    537c:	andeq	r3, r0, r6, lsl #6
    5380:	andeq	r3, r0, r8, lsl #31
    5384:	andeq	r5, r1, r0, lsl #5
    5388:	andeq	r5, r1, lr, ror #4
    538c:	ldrdeq	r3, [r0], -r4
    5390:	andeq	r3, r0, r2, lsl #9
    5394:	andeq	r3, r0, r4, lsr #5
    5398:	andeq	r3, r0, r0, lsr #29
    539c:	andeq	r5, r1, r2, lsr #4
    53a0:	andeq	r3, r0, lr, lsl #5
    53a4:	andeq	r3, r0, ip, lsr r4
    53a8:	andeq	r3, r0, lr, asr r2
    53ac:	andeq	r3, r0, r2, ror lr
    53b0:	andeq	r5, r1, r2, lsr #3
    53b4:	andeq	r3, r0, ip, lsl #4
    53b8:			; <UNDEFINED> instruction: 0x000033bc
    53bc:	ldrdeq	r3, [r0], -lr
    53c0:	andeq	r3, r0, sl, lsl #28
    53c4:			; <UNDEFINED> instruction: 0x000031b8
    53c8:	andeq	r3, r0, r6, ror #6
    53cc:	andeq	r3, r0, r8, lsl #3
    53d0:	andeq	r3, r0, ip, ror #10
    53d4:	andeq	r3, r0, sl, asr r0
    53d8:	andeq	r3, r0, r0, asr r0
    53dc:	andeq	r3, r0, r6, asr #32
    53e0:	strdeq	r3, [r0], -r0
    53e4:	andeq	r5, r1, lr, asr #1
    53e8:	andeq	r3, r0, sl, lsr r1
    53ec:	andeq	r3, r0, r8, ror #5
    53f0:	andeq	r3, r0, sl, lsl #2
    53f4:	andeq	r3, r0, lr, ror ip
    53f8:	strdeq	r3, [r0], -r6
    53fc:	andeq	r3, r0, r6, ror #9
    5400:	ldrdeq	r3, [r0], -r6
    5404:	strdeq	r3, [r0], -lr
    5408:			; <UNDEFINED> instruction: 0x000034b6
    540c:	andeq	r3, r0, lr, ror #23
    5410:	andeq	r5, r1, r6, asr #32
    5414:			; <UNDEFINED> instruction: 0x00003bba
    5418:	andeq	r5, r1, r6, lsr #32
    541c:	andeq	r5, r1, sl, lsl r0
    5420:	andeq	r3, r0, r8, lsl #1
    5424:	andeq	r3, r0, r6, ror r1
    5428:	andeq	r3, r0, r8, asr r0
    542c:	andeq	r3, r0, r6, lsl sp
    5430:	andeq	r3, r0, r6, asr #22
    5434:			; <UNDEFINED> instruction: 0x00014fb4
    5438:	andeq	r4, r1, lr, lsr #31
    543c:			; <UNDEFINED> instruction: 0xffffcea3
    5440:	andeq	r4, r1, r2, lsl #31
    5444:	andeq	r4, r1, sl, ror pc
    5448:	andeq	r4, r1, sl, ror #30
    544c:	andeq	r4, r1, ip, asr pc
    5450:	andeq	r3, r0, r4, lsl sp
    5454:	andeq	r3, r0, r2, lsl #25
    5458:	andeq	r4, r1, r0, lsl #30
    545c:	andeq	r3, r0, r2, lsr #25
    5460:	andeq	r3, r0, r2, lsl #24
    5464:	andeq	r4, r1, ip, lsr #29
    5468:	andeq	r3, r0, r8, lsr #24
    546c:	andeq	r4, r1, r6, lsl #29
    5470:	ldrdeq	r3, [r0], -lr
    5474:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    5478:			; <UNDEFINED> instruction: 0x00002ebc
    547c:	andeq	r2, r0, r6, lsr #29
    5480:	andeq	r3, r0, r2, lsl #19
    5484:	andeq	r3, r0, r2, lsr r9
    5488:	andeq	r3, r0, r8, lsl r7
    548c:	andeq	r3, r0, r8, lsr #25
    5490:	ldrdeq	r4, [r1], -r0
    5494:	andeq	r3, r0, lr, lsr #15
    5498:	andeq	r3, r0, ip, asr ip
    549c:	andeq	r2, r0, lr, lsl lr
    54a0:	ldrdeq	r2, [r0], -r0
    54a4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    54a8:	andeq	r3, r0, r0, asr r8
    54ac:	ldrdeq	r2, [r0], -r4
    54b0:	ldrdeq	r2, [r0], -sl
    54b4:			; <UNDEFINED> instruction: 0x00002dbe
    54b8:	andeq	r3, r0, r2, lsl #14
    54bc:	blmi	3329a4 <tcgetattr@plt+0x330ba8>
    54c0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    54c4:			; <UNDEFINED> instruction: 0x462cb17d
    54c8:	stmiavs	r0!, {r0, r2, r3, r5, r6, r7, fp, sp, lr}
    54cc:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54d0:			; <UNDEFINED> instruction: 0xf7fc6820
    54d4:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    54d8:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54dc:			; <UNDEFINED> instruction: 0xf7fc4620
    54e0:	vstrcs.16	s28, [r0, #-456]	; 0xfffffe38	; <UNPREDICTABLE>
    54e4:	blmi	f9ca8 <tcgetattr@plt+0xf7eac>
    54e8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    54ec:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    54f0:	andeq	r4, r1, r0, ror #22
    54f4:	andeq	r4, r1, r6, lsr fp
    54f8:	svcmi	0x00f0e92d
    54fc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    5500:	addlt	r4, r3, r5, lsl #25
    5504:			; <UNDEFINED> instruction: 0xf50d4a85
    5508:	ldrbtmi	r5, [ip], #-768	; 0xfffffd00
    550c:	movwcc	r4, #18820	; 0x4984
    5510:	stmiapl	r2!, {r0, r1, r2, r9, sl, lr}
    5514:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    5518:			; <UNDEFINED> instruction: 0xf04f601a
    551c:			; <UNDEFINED> instruction: 0xf7fc0200
    5520:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
    5524:	addshi	pc, r8, r0
    5528:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    552c:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    5530:	strcs	r4, [r0], -r5, lsl #12
    5534:			; <UNDEFINED> instruction: 0x462a44f8
    5538:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    553c:			; <UNDEFINED> instruction: 0xf7fc4648
    5540:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    5544:	addhi	pc, r5, r0
    5548:	mulmi	r0, r9, r9
    554c:	svclt	0x00182c0a
    5550:	svclt	0x000c2c23
    5554:	bleq	81698 <tcgetattr@plt+0x7f89c>
    5558:	bleq	4169c <tcgetattr@plt+0x3f8a0>
    555c:			; <UNDEFINED> instruction: 0x2123d0eb
    5560:			; <UNDEFINED> instruction: 0xf7fc4648
    5564:	strmi	lr, [r2], r4, lsl #22
    5568:			; <UNDEFINED> instruction: 0xf0002800
    556c:			; <UNDEFINED> instruction: 0xf8808085
    5570:			; <UNDEFINED> instruction: 0xf999b000
    5574:	stccs	0, cr4, [r0], {-0}
    5578:			; <UNDEFINED> instruction: 0xf7fcd0dd
    557c:	strbmi	lr, [fp], lr, asr #21
    5580:	ldrdge	pc, [r0], -r0
    5584:			; <UNDEFINED> instruction: 0xf91be003
    5588:	stccs	15, cr4, [r0], {1}
    558c:			; <UNDEFINED> instruction: 0xf83ad0d3
    5590:	ldreq	r3, [fp], #20
    5594:			; <UNDEFINED> instruction: 0xf99bd4f7
    5598:	ldrbmi	r3, [ip], -r0
    559c:	strb	fp, [sl, r3, lsr #18]
    55a0:	svccc	0x0001f914
    55a4:	rsbsle	r2, r7, r0, lsl #22
    55a8:	andscs	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    55ac:	vst4.32			; <UNDEFINED> instruction: 0xf4823b3d
    55b0:	svclt	0x00185200
    55b4:	b	4ce1c0 <tcgetattr@plt+0x4cc3c4>
    55b8:	mvnsle	r3, r2, asr r3
    55bc:	vqrshl.s8	q2, q6, q0
    55c0:	svclt	0x000c8088
    55c4:	movwcs	r2, #769	; 0x301
    55c8:			; <UNDEFINED> instruction: 0xd1b42b00
    55cc:	mulcc	r0, r4, r9
    55d0:			; <UNDEFINED> instruction: 0xf83ab17b
    55d4:	blcs	f4d628 <tcgetattr@plt+0xf4b82c>
    55d8:	blcs	8b5240 <tcgetattr@plt+0x8b3444>
    55dc:	subcc	pc, r0, #134217731	; 0x8000003
    55e0:	movwcs	fp, #7948	; 0x1f0c
    55e4:	tstmi	r3, #0, 6
    55e8:			; <UNDEFINED> instruction: 0xf914d003
    55ec:	blcs	151f8 <tcgetattr@plt+0x133fc>
    55f0:	strtmi	sp, [r0], -pc, ror #3
    55f4:	b	febc35ec <tcgetattr@plt+0xfebc17f0>
    55f8:	adcmi	r4, r0, #32, 8	; 0x20000000
    55fc:	andscs	sp, r0, r4, asr r8
    5600:	b	15435f8 <tcgetattr@plt+0x15417fc>
    5604:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5608:			; <UNDEFINED> instruction: 0x4658d07e
    560c:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5610:	rsbsle	r2, r4, r0, lsl #16
    5614:	mulcc	r0, r4, r9
    5618:	andeq	pc, r0, sl, asr #17
    561c:	cmnle	r8, r0, lsl #22
    5620:			; <UNDEFINED> instruction: 0xf8ca4638
    5624:	tstlt	pc, r4
    5628:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    562c:	rsble	r2, r6, r0, lsl #16
    5630:	ldrdcc	pc, [r0], -r8
    5634:			; <UNDEFINED> instruction: 0xf8ca462a
    5638:	vst4.8	{d16-d19}, [pc], r8
    563c:	strbmi	r5, [r8], -r0, lsl #2
    5640:	andge	pc, r0, r8, asr #17
    5644:	andcc	pc, ip, sl, asr #17
    5648:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    564c:			; <UNDEFINED> instruction: 0xf47f2800
    5650:	qsub16mi	sl, r8, fp
    5654:	bl	34364c <tcgetattr@plt+0x341850>
    5658:			; <UNDEFINED> instruction: 0xf50d4933
    565c:	bmi	bda264 <tcgetattr@plt+0xbd8468>
    5660:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    5664:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5668:	subsmi	r6, r1, sl, lsl r8
    566c:			; <UNDEFINED> instruction: 0xf50dd152
    5670:	andlt	r5, r3, r0, lsl #26
    5674:	svchi	0x00f0e8bd
    5678:			; <UNDEFINED> instruction: 0xf7fc4648
    567c:	stmdacs	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    5680:	svcge	0x0079f43f
    5684:			; <UNDEFINED> instruction: 0xf9193801
    5688:	blcs	291690 <tcgetattr@plt+0x28f894>
    568c:			; <UNDEFINED> instruction: 0xf809bf04
    5690:			; <UNDEFINED> instruction: 0xf999a000
    5694:	strb	r4, [lr, -r0]!
    5698:	ldmible	r2, {r2, r3, r4, r6, r8, sl, lr}
    569c:			; <UNDEFINED> instruction: 0xf7fc4620
    56a0:	strtmi	lr, [r0], #-2650	; 0xfffff5a6
    56a4:	stmible	sl!, {r5, r7, r9, lr}
    56a8:	addsmi	r1, ip, #1072	; 0x430
    56ac:	sfmne	f5, 3, [r1], #-668	; 0xfffffd64
    56b0:	addmi	lr, r1, #2
    56b4:	adcle	r7, r2, r6
    56b8:	vstrcs.16	s30, [r1, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
    56bc:	andscc	pc, r2, sl, lsr r8	; <UNPREDICTABLE>
    56c0:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    56c4:	svclt	0x00082a22
    56c8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    56cc:	mvnsle	r2, r0, lsl #22
    56d0:			; <UNDEFINED> instruction: 0xf804e795
    56d4:	bl	fe9142e0 <tcgetattr@plt+0xfe9124e4>
    56d8:	blx	fecc630c <tcgetattr@plt+0xfecc4510>
    56dc:			; <UNDEFINED> instruction: 0xf99bf383
    56e0:	ldmdbeq	fp, {sp}^
    56e4:	svclt	0x00082a00
    56e8:	blcs	e2f4 <tcgetattr@plt+0xc4f8>
    56ec:	svcge	0x0023f47f
    56f0:	strtmi	lr, [r0], -ip, ror #14
    56f4:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56f8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    56fc:	stmdbmi	fp, {r4, r7, r8, ip, lr, pc}
    5700:	ldrbtmi	r2, [r9], #-1
    5704:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5708:	andscs	r4, r0, #147456	; 0x24000
    570c:	ldrbtmi	r2, [r9], #-1
    5710:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5714:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5718:	andeq	r4, r1, r2, lsr #17
    571c:	andeq	r0, r0, r8, lsr #4
    5720:	ldrdeq	r3, [r0], -r8
    5724:	andeq	r4, r1, ip, ror #21
    5728:	andeq	r4, r1, sl, asr #14
    572c:	andeq	r3, r0, lr, lsl r3
    5730:	andeq	r2, r0, r2, ror #20
    5734:			; <UNDEFINED> instruction: 0x4605b538
    5738:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    573c:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    5740:	stmiavs	r4!, {r0, r3, sp, lr, pc}^
    5744:	stmdavs	r1!, {r2, r7, r8, ip, sp, pc}
    5748:			; <UNDEFINED> instruction: 0xf7fc4628
    574c:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    5750:			; <UNDEFINED> instruction: 0x4620d1f7
    5754:	ldmdavs	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    5758:	ldmvs	r8, {r1, r3, r6, r8, ip, sp, pc}
    575c:	blmi	1d75a4 <tcgetattr@plt+0x1d57a8>
    5760:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    5764:	mvnle	r2, r0, lsl #24
    5768:	strtmi	r2, [r0], -r0, lsl #8
    576c:	stmdami	r4, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5770:			; <UNDEFINED> instruction: 0xf7ff4478
    5774:	ldrb	pc, [r2, r1, asr #29]!	; <UNPREDICTABLE>
    5778:	andeq	r4, r1, r6, ror #17
    577c:	andeq	r4, r1, r0, asr #17
    5780:	andeq	r2, r0, r0, asr #18
    5784:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5788:	smlabteq	r1, r3, r9, lr
    578c:	svclt	0x00004770
    5790:	muleq	r1, sl, r8
    5794:			; <UNDEFINED> instruction: 0x460cb510
    5798:			; <UNDEFINED> instruction: 0xffccf7ff
    579c:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    57a0:	stmdbmi	r4, {r4, r5, r8, ip, sp, pc}
    57a4:			; <UNDEFINED> instruction: 0xf7fc4479
    57a8:	blx	fec3fc00 <tcgetattr@plt+0xfec3de04>
    57ac:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    57b0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    57b4:	andeq	r3, r0, r8, asr #19
    57b8:	blmi	ad8068 <tcgetattr@plt+0xad626c>
    57bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    57c0:	strdlt	r4, [r5], r0
    57c4:	pkhtbmi	r5, r9, r3, asr #17
    57c8:	strcs	r4, [r0], #-1664	; 0xfffff980
    57cc:	movwls	r6, #14363	; 0x381b
    57d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    57d4:			; <UNDEFINED> instruction: 0xffaef7ff
    57d8:	stmdacs	r0, {r1, sl, ip, pc}
    57dc:	stmdavs	r7, {r0, r4, r5, ip, lr, pc}^
    57e0:	cmnlt	r7, #5242880	; 0x500000
    57e4:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57e8:	strtmi	sl, [r2], -r2, lsl #18
    57ec:	strmi	r6, [r6], -r4
    57f0:			; <UNDEFINED> instruction: 0xf7fc4638
    57f4:	blls	bfe8c <tcgetattr@plt+0xbe090>
    57f8:			; <UNDEFINED> instruction: 0xf993b123
    57fc:	stmdblt	fp, {ip, sp}
    5800:	cmplt	r3, #3342336	; 0x330000
    5804:	andcs	r4, r5, #409600	; 0x64000
    5808:	ldrbtmi	r2, [r9], #-0
    580c:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5810:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    5814:			; <UNDEFINED> instruction: 0x4606681c
    5818:	and	fp, r8, r4, lsl r9
    581c:	teqlt	r4, r4, ror #17
    5820:	strbmi	r6, [r0], -r1, lsr #16
    5824:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5828:	mvnsle	r2, r0, lsl #16
    582c:	stmdavs	sp!, {r2, r5, r7, fp, sp, lr}^
    5830:	ldrtmi	r4, [r2], -r3, lsr #12
    5834:	andcs	r2, r5, r1, lsl #2
    5838:	andhi	pc, r0, sp, asr #17
    583c:			; <UNDEFINED> instruction: 0xf7fc9501
    5840:	bmi	3400d8 <tcgetattr@plt+0x33e2dc>
    5844:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5848:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    584c:	subsmi	r9, sl, r3, lsl #22
    5850:	strbmi	sp, [r8], -r5, lsl #2
    5854:	pop	{r0, r2, ip, sp, pc}
    5858:			; <UNDEFINED> instruction: 0x468183f0
    585c:			; <UNDEFINED> instruction: 0xf7fce7f1
    5860:	svclt	0x0000e888
    5864:	strdeq	r4, [r1], -r0
    5868:	andeq	r0, r0, r8, lsr #4
    586c:	andeq	r3, r0, r6, ror #18
    5870:	andeq	r4, r1, lr, lsl #16
    5874:	andeq	r4, r1, r6, ror #10
    5878:			; <UNDEFINED> instruction: 0x460cb510
    587c:			; <UNDEFINED> instruction: 0xff5af7ff
    5880:	stmdavs	r0, {r3, r5, r8, ip, sp, pc}^
    5884:	ldfltd	f3, [r0, #-0]
    5888:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    588c:			; <UNDEFINED> instruction: 0x4620bd10
    5890:	svclt	0x0000bd10
    5894:	andeq	r2, r0, lr, ror #13
    5898:			; <UNDEFINED> instruction: 0x4604b5f8
    589c:	ldrmi	r4, [r7], -r8, lsl #12
    58a0:			; <UNDEFINED> instruction: 0xff48f7ff
    58a4:	stmdavs	r5, {r5, r8, r9, ip, sp, pc}^
    58a8:	teqcs	sp, sp, lsr #6
    58ac:			; <UNDEFINED> instruction: 0xf7fc4628
    58b0:			; <UNDEFINED> instruction: 0x4606e95e
    58b4:	strtmi	fp, [r0], -r8, lsr #3
    58b8:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58bc:	strmi	r4, [r2], -r1, lsr #12
    58c0:			; <UNDEFINED> instruction: 0xf7fc4628
    58c4:	stmdblt	r0!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}^
    58c8:	mulcc	r1, r6, r9
    58cc:	blcs	8b1e00 <tcgetattr@plt+0x8b0004>
    58d0:	ldclne	15, cr11, [r5], #-96	; 0xffffffa0
    58d4:			; <UNDEFINED> instruction: 0xf996d105
    58d8:	ldcne	0, cr3, [r5], #8
    58dc:	ldrtmi	fp, [sp], -fp, lsl #18
    58e0:			; <UNDEFINED> instruction: 0x4629b197
    58e4:	andcs	r4, r1, #32, 12	; 0x2000000
    58e8:	ldrhtmi	lr, [r8], #141	; 0x8d
    58ec:	stmdblt	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58f0:			; <UNDEFINED> instruction: 0x463db157
    58f4:	stcmi	7, cr14, [r6, #-868]	; 0xfffffc9c
    58f8:	andcs	r4, r1, #32, 12	; 0x2000000
    58fc:			; <UNDEFINED> instruction: 0x4629447d
    5900:	ldrhtmi	lr, [r8], #141	; 0x8d
    5904:	ldmdblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5908:	rscscc	pc, pc, pc, asr #32
    590c:	svclt	0x0000bdf8
    5910:	andeq	r2, r0, ip, ror r6
    5914:			; <UNDEFINED> instruction: 0xf7fcb508
    5918:	mcrrne	9, 5, lr, r3, cr0	; <UNPREDICTABLE>
    591c:	strmi	fp, [r3], -r8, lsl #30
    5920:			; <UNDEFINED> instruction: 0xf7fcd002
    5924:	movwcs	lr, #2632	; 0xa48
    5928:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    592c:	push	{r0, r1, r7, r8, r9, fp, lr}
    5930:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    5934:			; <UNDEFINED> instruction: 0xf5ad4f82
    5938:	cdpmi	13, 8, cr5, cr2, cr2, {0}
    593c:	strmi	r4, [r5], -r9, lsl #13
    5940:	ldm	r3, {r0, r1, r7, ip, sp, pc}
    5944:	ldrbtmi	r0, [pc], #-7	; 594c <tcgetattr@plt+0x3b50>
    5948:	beq	fe241d84 <tcgetattr@plt+0xfe23ff88>
    594c:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    5950:			; <UNDEFINED> instruction: 0xf1aa59be
    5954:	movwcc	r0, #17424	; 0x4410
    5958:	andsvs	r6, lr, r6, lsr r8
    595c:	streq	pc, [r0], -pc, asr #32
    5960:	andeq	lr, r7, r4, lsl #17
    5964:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    5968:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    596c:			; <UNDEFINED> instruction: 0xf0002800
    5970:			; <UNDEFINED> instruction: 0xf8d080ca
    5974:			; <UNDEFINED> instruction: 0xf1b88004
    5978:			; <UNDEFINED> instruction: 0xf0000f00
    597c:			; <UNDEFINED> instruction: 0xf9988092
    5980:	blcs	11988 <tcgetattr@plt+0xfb8c>
    5984:	addhi	pc, sp, r0
    5988:	rsbvs	r2, r2, r0, lsl #4
    598c:			; <UNDEFINED> instruction: 0xb1bcf8df
    5990:			; <UNDEFINED> instruction: 0xf1aaaa04
    5994:	andls	r0, r3, #12, 14	; 0x300000
    5998:	strd	r4, [r2], #-75	; 0xffffffb5
    599c:	ldrtmi	r6, [r0], -lr, ror #18
    59a0:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59a4:			; <UNDEFINED> instruction: 0xf5b03006
    59a8:	ldmdale	r3!, {r8, r9, sl, fp, ip, lr}
    59ac:	streq	pc, [r4], #-426	; 0xfffffe56
    59b0:	vst1.16	{d20-d22}, [pc :64], fp
    59b4:	mrscs	r5, R9_usr
    59b8:	stmib	sp, {r5, r9, sl, lr}^
    59bc:			; <UNDEFINED> instruction: 0xf7fc6800
    59c0:			; <UNDEFINED> instruction: 0xf1b9e90e
    59c4:	rsbsle	r0, lr, r0, lsl #30
    59c8:	svc	0x0062f7fb
    59cc:			; <UNDEFINED> instruction: 0xf7fc4680
    59d0:	stmiavs	r9!, {r1, r3, r5, fp, sp, lr, pc}^
    59d4:			; <UNDEFINED> instruction: 0xf04f4606
    59d8:			; <UNDEFINED> instruction: 0xf7fc30ff
    59dc:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
    59e0:	strcs	sp, [r0], #-127	; 0xffffff81
    59e4:			; <UNDEFINED> instruction: 0xf7fc2000
    59e8:	strmi	lr, [r1], -r6, lsl #19
    59ec:			; <UNDEFINED> instruction: 0xf0402800
    59f0:			; <UNDEFINED> instruction: 0x46408094
    59f4:	stmia	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59f8:			; <UNDEFINED> instruction: 0xf0402800
    59fc:	ldrtmi	r8, [r1], -lr, lsl #1
    5a00:	rscscc	pc, pc, pc, asr #32
    5a04:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a08:			; <UNDEFINED> instruction: 0xf0402800
    5a0c:	stccs	0, cr8, [r0], {134}	; 0x86
    5a10:	addhi	pc, r1, r0, asr #32
    5a14:	blhi	143b78 <tcgetattr@plt+0x141d7c>
    5a18:	svceq	0x0000f1b8
    5a1c:			; <UNDEFINED> instruction: 0xf998d041
    5a20:	blcs	bd1a28 <tcgetattr@plt+0xbcfc2c>
    5a24:	stflsd	f5, [r3], {186}	; 0xba
    5a28:	andcs	r4, r3, r1, asr #12
    5a2c:			; <UNDEFINED> instruction: 0xf7fc4622
    5a30:			; <UNDEFINED> instruction: 0x4606e998
    5a34:	mvnle	r2, r0, lsl #16
    5a38:	movwcs	lr, #51668	; 0xc9d4
    5a3c:	rsble	r4, sl, r3, lsl r3
    5a40:	strbmi	r4, [r0], -r3, asr #18
    5a44:			; <UNDEFINED> instruction: 0xf7fc4479
    5a48:	strmi	lr, [r0], lr, ror #18
    5a4c:	rscle	r2, r1, r0, lsl #16
    5a50:	ldrtmi	sl, [r7], -r1, lsr #24
    5a54:	strtmi	lr, [r0], -lr
    5a58:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a5c:			; <UNDEFINED> instruction: 0xf8004420
    5a60:			; <UNDEFINED> instruction: 0xf9947c01
    5a64:	blcs	bd1a6c <tcgetattr@plt+0xbcfc70>
    5a68:	stmibvs	r9!, {r4, r8, ip, lr, pc}
    5a6c:			; <UNDEFINED> instruction: 0xf7fb4620
    5a70:	orrlt	lr, r8, r2, asr #29
    5a74:	vst1.16	{d20-d22}, [pc], r2
    5a78:	strtmi	r5, [r0], -r0, lsl #2
    5a7c:	svc	0x001af7fb
    5a80:	eorsle	r2, ip, r0, lsl #16
    5a84:	mulcc	r0, r4, r9
    5a88:	mvnle	r2, r0, lsl #22
    5a8c:	strtmi	r6, [r0], -r9, lsr #16
    5a90:	mrc	7, 5, APSR_nzcv, cr0, cr11, {7}
    5a94:	mvnle	r2, r0, lsl #16
    5a98:	strcs	r4, [r1], -r0, asr #12
    5a9c:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5aa0:	strcs	lr, [r0], -r0
    5aa4:			; <UNDEFINED> instruction: 0xf50d492b
    5aa8:	bmi	99a6b8 <tcgetattr@plt+0x9988bc>
    5aac:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    5ab0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5ab4:	subsmi	r6, r1, sl, lsl r8
    5ab8:			; <UNDEFINED> instruction: 0x4630d13d
    5abc:	cfstr32pl	mvfx15, [r2, #-52]	; 0xffffffcc
    5ac0:	pop	{r0, r1, ip, sp, pc}
    5ac4:	qsub8mi	r8, r0, r0
    5ac8:			; <UNDEFINED> instruction: 0xf7ff4649
    5acc:	strmi	pc, [r6], -r3, lsr #30
    5ad0:	mcrrne	3, 0, fp, r3, cr8
    5ad4:			; <UNDEFINED> instruction: 0xf7fcd19e
    5ad8:	stmdavs	r3, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    5adc:	orrsle	r2, r9, sp, lsl #22
    5ae0:	stmiavs	r9!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5ae4:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ae8:			; <UNDEFINED> instruction: 0xf47f2800
    5aec:			; <UNDEFINED> instruction: 0x4601af7a
    5af0:			; <UNDEFINED> instruction: 0xf7ff4620
    5af4:	blx	fec45738 <tcgetattr@plt+0xfec4393c>
    5af8:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    5afc:			; <UNDEFINED> instruction: 0x4640e772
    5b00:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b04:			; <UNDEFINED> instruction: 0xf85ae7ce
    5b08:			; <UNDEFINED> instruction: 0xf1b88c10
    5b0c:	sbcle	r0, r8, r0, lsl #30
    5b10:	mulcc	r0, r8, r9
    5b14:			; <UNDEFINED> instruction: 0x2601e73a
    5b18:	stmdbmi	pc, {r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5b1c:	andcs	r2, r0, r5, lsl #4
    5b20:			; <UNDEFINED> instruction: 0xf7fb4479
    5b24:	tstcs	r1, r2, lsl pc
    5b28:	strmi	r4, [r8], -r2, lsl #12
    5b2c:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b30:			; <UNDEFINED> instruction: 0xf7fb2001
    5b34:			; <UNDEFINED> instruction: 0xf7fbeffe
    5b38:	svclt	0x0000ef1c
    5b3c:	ldrdeq	r4, [r1], -r2
    5b40:	andeq	r4, r1, r6, ror #8
    5b44:	andeq	r0, r0, r8, lsr #4
    5b48:	andeq	r3, r0, r6, lsr r8
    5b4c:	andeq	r3, r0, r4, lsl r8
    5b50:	andeq	r3, r0, r8, lsr #7
    5b54:	strdeq	r4, [r1], -lr
    5b58:	muleq	r0, r4, r6
    5b5c:	mvnsmi	lr, #737280	; 0xb4000
    5b60:			; <UNDEFINED> instruction: 0xf380fab0
    5b64:	addlt	r4, r5, ip, lsr #24
    5b68:	ldmdbeq	fp, {r2, r3, r5, r9, fp, lr}^
    5b6c:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    5b70:	sadd16mi	fp, lr, r4
    5b74:	stmiapl	r2!, {r0, r9, sl, sp}
    5b78:	ldmdavs	r2, {sl, sp}
    5b7c:			; <UNDEFINED> instruction: 0xf04f9203
    5b80:	strls	r0, [r2], #-512	; 0xfffffe00
    5b84:			; <UNDEFINED> instruction: 0x4680b9fe
    5b88:	addmi	pc, r0, pc, asr #8
    5b8c:			; <UNDEFINED> instruction: 0xf7fb460f
    5b90:	strmi	lr, [r5], -lr, lsl #31
    5b94:	eorsle	r2, r6, r0, lsl #16
    5b98:	tstcs	ip, r8, lsr r0
    5b9c:			; <UNDEFINED> instruction: 0xf7fb2001
    5ba0:			; <UNDEFINED> instruction: 0x4604ee12
    5ba4:			; <UNDEFINED> instruction: 0xf7fcb1d8
    5ba8:	stmdbge	r2, {r2, r4, fp, sp, lr, pc}
    5bac:	vst1.8	{d20-d22}, [pc :128], sl
    5bb0:	andvs	r4, r6, r0, lsl #7
    5bb4:	smlabbls	r0, r1, r6, r4
    5bb8:	strtmi	r4, [r1], -r0, asr #12
    5bbc:	svc	0x00f0f7fb
    5bc0:	blls	b4228 <tcgetattr@plt+0xb242c>
    5bc4:	bmi	5b2338 <tcgetattr@plt+0x5b053c>
    5bc8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    5bcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bd0:	subsmi	r9, sl, r3, lsl #22
    5bd4:			; <UNDEFINED> instruction: 0x4620d11e
    5bd8:	pop	{r0, r2, ip, sp, pc}
    5bdc:	ldmdbmi	r1, {r4, r5, r6, r7, r8, r9, pc}
    5be0:	andcs	r2, r1, ip, lsl r2
    5be4:			; <UNDEFINED> instruction: 0xf7fb4479
    5be8:			; <UNDEFINED> instruction: 0xf8c9eefa
    5bec:	strtmi	r0, [r0], -r0
    5bf0:			; <UNDEFINED> instruction: 0xf7fb2400
    5bf4:	ldmdavs	r8!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    5bf8:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    5bfc:	tstcs	r6, #59506688	; 0x38c0000
    5c00:	andcc	pc, r0, r9, asr #17
    5c04:	stmdbmi	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5c08:	addmi	pc, r0, #1325400064	; 0x4f000000
    5c0c:	ldrbtmi	r2, [r9], #-1
    5c10:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5c14:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5c18:	andeq	r4, r1, r0, asr #4
    5c1c:	andeq	r0, r0, r8, lsr #4
    5c20:	andeq	r4, r1, r2, ror #3
    5c24:	andeq	r2, r0, ip, lsl #11
    5c28:	andeq	r2, r0, r2, ror #10
    5c2c:			; <UNDEFINED> instruction: 0xf7fbb538
    5c30:	strdlt	lr, [r8, -r4]!
    5c34:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    5c38:	biclt	r4, r0, r4, lsl #12
    5c3c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    5c40:			; <UNDEFINED> instruction: 0xf7fb4604
    5c44:	strmi	lr, [r5], -r6, asr #31
    5c48:			; <UNDEFINED> instruction: 0xf7fb6004
    5c4c:	stmdavs	fp!, {r1, r5, r9, sl, fp, sp, lr, pc}
    5c50:	mvnsle	r2, r0, lsl #22
    5c54:	ldcl	7, cr15, [r2, #1004]!	; 0x3ec
    5c58:	rscle	r2, pc, r0, lsl #16
    5c5c:	stmdacs	r0, {fp, sp, lr}
    5c60:			; <UNDEFINED> instruction: 0xf990d0ec
    5c64:	blcs	11c6c <tcgetattr@plt+0xfe70>
    5c68:	strtmi	sp, [r0], -r4, ror #3
    5c6c:	stmdbmi	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5c70:	ldrbtmi	r2, [r9], #-1
    5c74:	mrc	7, 5, APSR_nzcv, cr2, cr11, {7}
    5c78:	andeq	r2, r0, lr, lsr #27
    5c7c:	blmi	7984f8 <tcgetattr@plt+0x7966fc>
    5c80:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5c84:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    5c88:	movwls	r6, #6171	; 0x181b
    5c8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c90:	svc	0x0000f7fb
    5c94:	strmi	fp, [r4], -r0, asr #6
    5c98:	strls	r2, [r0], -r0, lsl #12
    5c9c:	svc	0x0098f7fb
    5ca0:	strbtmi	r2, [r9], -sl, lsl #4
    5ca4:	andvs	r4, r6, r5, lsl #12
    5ca8:			; <UNDEFINED> instruction: 0xf7fb4620
    5cac:	stmdavs	fp!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5cb0:	blls	34404 <tcgetattr@plt+0x32608>
    5cb4:	adcmi	fp, r3, #-1073741776	; 0xc0000030
    5cb8:	mulcs	r0, r3, r9
    5cbc:	movwcs	fp, #3988	; 0xf94
    5cc0:	adcsmi	r2, r2, #67108864	; 0x4000000
    5cc4:	shadd16mi	fp, r3, r8
    5cc8:	svclt	0x00d442b0
    5ccc:			; <UNDEFINED> instruction: 0xf0032300
    5cd0:	cmplt	fp, r1, lsl #6
    5cd4:	blmi	218500 <tcgetattr@plt+0x216704>
    5cd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5cdc:	blls	5fd4c <tcgetattr@plt+0x5df50>
    5ce0:	qaddle	r4, sl, r4
    5ce4:	ldcllt	0, cr11, [r0, #-8]!
    5ce8:	rscscc	pc, pc, pc, asr #32
    5cec:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5cf0:	svclt	0x0000ee40
    5cf4:	andeq	r4, r1, ip, lsr #2
    5cf8:	andeq	r0, r0, r8, lsr #4
    5cfc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    5d00:	mvnsmi	lr, sp, lsr #18
    5d04:	stcmi	0, cr11, [r8, #-528]!	; 0xfffffdf0
    5d08:	blmi	a17528 <tcgetattr@plt+0xa1572c>
    5d0c:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    5d10:	vpmax.s8	d26, d5, d1
    5d14:	andcs	r4, r1, r3, lsl r1
    5d18:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5d1c:			; <UNDEFINED> instruction: 0xf04f9303
    5d20:			; <UNDEFINED> instruction: 0xf7fb0300
    5d24:	bllt	64175c <tcgetattr@plt+0x63f960>
    5d28:			; <UNDEFINED> instruction: 0x8006f8bd
    5d2c:			; <UNDEFINED> instruction: 0x7004f8bd
    5d30:			; <UNDEFINED> instruction: 0xf288fab8
    5d34:			; <UNDEFINED> instruction: 0xf387fab7
    5d38:	ldmdbeq	fp, {r1, r4, r6, r8, fp}^
    5d3c:	svclt	0x00082e00
    5d40:	sfmcs	f2, 4, [r0], {-0}
    5d44:	sadd16mi	fp, sp, r4
    5d48:	ldmiblt	r2!, {r8, sl, sp}^
    5d4c:	smlatblt	lr, sp, r9, fp
    5d50:	andhi	pc, r0, r6, asr #17
    5d54:	eorvs	fp, r7, r4, lsl #2
    5d58:	blmi	5185b4 <tcgetattr@plt+0x5167b8>
    5d5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d60:	blls	dfdd0 <tcgetattr@plt+0xddfd4>
    5d64:	tstle	sp, sl, asr r0
    5d68:	andlt	r2, r4, r0
    5d6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d70:	strcs	r2, [r0, -r1, lsl #6]
    5d74:	ssatmi	r4, #25, sl, lsl #12
    5d78:	stmdami	lr, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5d7c:			; <UNDEFINED> instruction: 0xf7ff4478
    5d80:			; <UNDEFINED> instruction: 0x4607ff7d
    5d84:	mvnle	r2, r0, lsl #28
    5d88:	stmdami	fp, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5d8c:			; <UNDEFINED> instruction: 0xf7ff4478
    5d90:			; <UNDEFINED> instruction: 0x4680ff75
    5d94:	sbcsle	r2, fp, r0, lsl #26
    5d98:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    5d9c:			; <UNDEFINED> instruction: 0xff6ef7ff
    5da0:	ldrb	r4, [r5, r7, lsl #12]
    5da4:	stcl	7, cr15, [r4, #1004]!	; 0x3ec
    5da8:	muleq	r1, lr, r0
    5dac:	andeq	r0, r0, r8, lsr #4
    5db0:	andeq	r4, r1, r0, asr r0
    5db4:	andeq	r3, r0, r0, ror r4
    5db8:	andeq	r3, r0, r8, asr r4
    5dbc:	andeq	r3, r0, r2, asr r4
    5dc0:	tstcs	r0, pc, lsl #20
    5dc4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5dc8:	addlt	fp, r2, r0, lsl r5
    5dcc:			; <UNDEFINED> instruction: 0x460458d3
    5dd0:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    5dd4:			; <UNDEFINED> instruction: 0xf04f9301
    5dd8:	mrsls	r0, LR_irq
    5ddc:			; <UNDEFINED> instruction: 0xff90f7ff
    5de0:	blmi	21860c <tcgetattr@plt+0x216810>
    5de4:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    5de8:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    5dec:			; <UNDEFINED> instruction: 0x4620bfd8
    5df0:	blls	5fe60 <tcgetattr@plt+0x5e064>
    5df4:	qaddle	r4, sl, r1
    5df8:	ldclt	0, cr11, [r0, #-8]
    5dfc:	ldc	7, cr15, [r8, #1004]!	; 0x3ec
    5e00:	andeq	r3, r1, r6, ror #31
    5e04:	andeq	r0, r0, r8, lsr #4
    5e08:	andeq	r3, r1, r8, asr #31
    5e0c:	andcs	fp, r0, r8, lsl #10
    5e10:	svc	0x00acf7fb
    5e14:	andcs	fp, r0, r8, lsl #2
    5e18:	andcs	fp, r1, r8, lsl #26
    5e1c:	svc	0x00a6f7fb
    5e20:	andcs	fp, r2, r0, asr #18
    5e24:	svc	0x00a2f7fb
    5e28:	svclt	0x000c2800
    5e2c:	andseq	pc, r5, pc, rrx
    5e30:	stclt	0, cr2, [r8, #-8]
    5e34:	stclt	0, cr2, [r8, #-4]
    5e38:			; <UNDEFINED> instruction: 0x4607b5f8
    5e3c:			; <UNDEFINED> instruction: 0x460c4616
    5e40:	movwcs	fp, #265	; 0x109
    5e44:	tstlt	pc, fp
    5e48:	eorsvs	r2, fp, r0, lsl #6
    5e4c:	movwcs	fp, #270	; 0x10e
    5e50:			; <UNDEFINED> instruction: 0xf7ff6033
    5e54:	mcrne	15, 0, pc, cr3, cr11, {6}	; <UNPREDICTABLE>
    5e58:			; <UNDEFINED> instruction: 0xf7fbdb09
    5e5c:			; <UNDEFINED> instruction: 0x4605ee76
    5e60:	tstlt	r7, r0, lsr r3
    5e64:	b	151df4c <tcgetattr@plt+0x151c150>
    5e68:	tstle	r2, r6, lsl #6
    5e6c:	ldrmi	r2, [r8], -r0, lsl #6
    5e70:	ldmdbmi	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5e74:	strtmi	r2, [r8], -r5, lsl #4
    5e78:			; <UNDEFINED> instruction: 0xf7fb4479
    5e7c:			; <UNDEFINED> instruction: 0xb1a8ef8a
    5e80:	eorvs	fp, r5, r4, lsl r1
    5e84:	rscsle	r2, r1, r0, lsl #28
    5e88:	mulmi	r0, r5, r9
    5e8c:	rscle	r2, sp, r0, lsl #24
    5e90:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5e94:	and	r6, r3, r2, lsl #16
    5e98:	svcmi	0x0001f915
    5e9c:	rscle	r2, r5, r0, lsl #24
    5ea0:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    5ea4:	ldrble	r0, [r7, #1307]!	; 0x51b
    5ea8:			; <UNDEFINED> instruction: 0xe7df6035
    5eac:	strb	r3, [r7, r5, lsl #10]!
    5eb0:	mvnscc	pc, #79	; 0x4f
    5eb4:	svclt	0x0000e7db
    5eb8:	andeq	r3, r0, ip, ror r3
    5ebc:			; <UNDEFINED> instruction: 0x4604b510
    5ec0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    5ec4:	stcl	7, cr15, [r6, #1004]!	; 0x3ec
    5ec8:	eorvs	r2, r0, r0, lsl #16
    5ecc:			; <UNDEFINED> instruction: 0xf06fbf14
    5ed0:	andcs	r0, r0, r5, lsl r0
    5ed4:	svclt	0x0000bd10
    5ed8:	andeq	r3, r0, r2, lsl #1
    5edc:	ldrlt	fp, [r8, #-360]!	; 0xfffffe98
    5ee0:	stmdavs	r0, {r0, r2, r9, sl, lr}
    5ee4:			; <UNDEFINED> instruction: 0x462cb130
    5ee8:	ldcl	7, cr15, [lr], {251}	; 0xfb
    5eec:	svceq	0x0004f854
    5ef0:	mvnsle	r2, r0, lsl #16
    5ef4:	eorvs	r2, fp, r0, lsl #6
    5ef8:			; <UNDEFINED> instruction: 0x4770bd38
    5efc:			; <UNDEFINED> instruction: 0x4604b510
    5f00:			; <UNDEFINED> instruction: 0xffecf7ff
    5f04:			; <UNDEFINED> instruction: 0xf7fb4620
    5f08:	ldrdcs	lr, [r0], -r0
    5f0c:	svclt	0x0000bd10
    5f10:	teqlt	r8, r3, lsl #12
    5f14:			; <UNDEFINED> instruction: 0xb12b6803
    5f18:			; <UNDEFINED> instruction: 0xf8502300
    5f1c:	movwcc	r2, #7940	; 0x1f04
    5f20:	mvnsle	r2, r0, lsl #20
    5f24:			; <UNDEFINED> instruction: 0x47704618
    5f28:			; <UNDEFINED> instruction: 0x4605b570
    5f2c:			; <UNDEFINED> instruction: 0xfff0f7ff
    5f30:	addeq	r3, r0, r1
    5f34:	ldc	7, cr15, [sl, #1004]!	; 0x3ec
    5f38:	orrlt	r4, r0, r6, lsl #12
    5f3c:	stmdavs	r8!, {r0, r2, r3, r7, r8, ip, sp, pc}
    5f40:			; <UNDEFINED> instruction: 0x4634b178
    5f44:	stc	7, cr15, [r8, #-1004]	; 0xfffffc14
    5f48:			; <UNDEFINED> instruction: 0xf8444603
    5f4c:	cmplt	r0, r4, lsl #22
    5f50:	svceq	0x0004f855
    5f54:	stmdacs	r0, {r0, r1, r5, r9, sl, lr}
    5f58:	andcs	sp, r0, #244, 2	; 0x3d
    5f5c:			; <UNDEFINED> instruction: 0x4630601a
    5f60:			; <UNDEFINED> instruction: 0x4633bd70
    5f64:			; <UNDEFINED> instruction: 0x4630e7f9
    5f68:			; <UNDEFINED> instruction: 0xf7ff461e
    5f6c:	ldrb	pc, [r6, r7, asr #31]!	; <UNPREDICTABLE>
    5f70:	blmi	d58848 <tcgetattr@plt+0xd56a4c>
    5f74:	push	{r1, r3, r4, r5, r6, sl, lr}
    5f78:	strdlt	r4, [r2], r0
    5f7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f80:			; <UNDEFINED> instruction: 0xf04f9301
    5f84:	stmdacs	r0, {r8, r9}
    5f88:	stmdavs	sl, {r1, r3, r6, ip, lr, pc}
    5f8c:			; <UNDEFINED> instruction: 0xf1011c46
    5f90:	strmi	r0, [ip], -r4, lsl #6
    5f94:			; <UNDEFINED> instruction: 0x2601bf18
    5f98:	ldrtmi	r4, [r1], -r0, lsl #13
    5f9c:	bcs	2aba4 <tcgetattr@plt+0x28da8>
    5fa0:	movwcc	sp, #16453	; 0x4045
    5fa4:	movwls	r3, #513	; 0x201
    5fa8:	streq	pc, [r1, #-257]	; 0xfffffeff
    5fac:	stccs	8, cr15, [r4], {83}	; 0x53
    5fb0:	stcne	15, cr11, [r8], {22}
    5fb4:	strtmi	r4, [r9], -r8, lsr #12
    5fb8:	mvnsle	r2, r0, lsl #20
    5fbc:			; <UNDEFINED> instruction: 0xf7fb0080
    5fc0:			; <UNDEFINED> instruction: 0x4607ed76
    5fc4:	eorsle	r2, r9, r0, lsl #16
    5fc8:	svccc	0x00fff1b8
    5fcc:	strbmi	sp, [r0], -r6, lsr #32
    5fd0:	stcl	7, cr15, [r2], {251}	; 0xfb
    5fd4:	cmnlt	r0, #56	; 0x38
    5fd8:	bl	1cf3e4 <tcgetattr@plt+0x1cd5e8>
    5fdc:			; <UNDEFINED> instruction: 0xf8540685
    5fe0:	cmplt	r8, r4, lsl #22
    5fe4:	rscsle	r1, sl, r3, asr #24
    5fe8:	ldc	7, cr15, [r6], #1004	; 0x3ec
    5fec:	bleq	14410c <tcgetattr@plt+0x142310>
    5ff0:			; <UNDEFINED> instruction: 0xf854b1f8
    5ff4:	strcc	r0, [r1, #-2820]	; 0xfffff4fc
    5ff8:	mvnsle	r2, r0, lsl #16
    5ffc:	streq	lr, [r5, #2823]	; 0xb07
    6000:	eorvs	r2, fp, r0, lsl #6
    6004:	blmi	418850 <tcgetattr@plt+0x416a54>
    6008:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    600c:	blls	6007c <tcgetattr@plt+0x5e280>
    6010:	tstle	r5, sl, asr r0
    6014:	andlt	r4, r2, r8, lsr r6
    6018:	ldrhhi	lr, [r0, #141]!	; 0x8d
    601c:	ldrb	r2, [ip, r0, lsl #10]
    6020:			; <UNDEFINED> instruction: 0xf7fb2004
    6024:	strmi	lr, [r7], -r4, asr #26
    6028:	strmi	fp, [r5], -r0, asr #2
    602c:	ldclne	7, cr14, [r0], #-928	; 0xfffffc60
    6030:	ldrtmi	lr, [r8], -r4, asr #15
    6034:			; <UNDEFINED> instruction: 0xf7ff2700
    6038:	strb	pc, [r3, r1, ror #30]!	; <UNPREDICTABLE>
    603c:	strb	r2, [r1, r0, lsl #14]!
    6040:	ldc	7, cr15, [r6], {251}	; 0xfb
    6044:	andeq	r3, r1, r8, lsr lr
    6048:	andeq	r0, r0, r8, lsr #4
    604c:	andeq	r3, r1, r4, lsr #27
    6050:	bmi	3f3094 <tcgetattr@plt+0x3f1298>
    6054:	addlt	fp, r3, r0, lsl #10
    6058:	blmi	3b0470 <tcgetattr@plt+0x3ae674>
    605c:			; <UNDEFINED> instruction: 0xf851447a
    6060:	ldmpl	r3, {r2, r8, r9, fp}^
    6064:	movwls	r6, #6171	; 0x181b
    6068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    606c:			; <UNDEFINED> instruction: 0xf7ff9100
    6070:	bmi	285e74 <tcgetattr@plt+0x284078>
    6074:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6078:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    607c:	subsmi	r9, sl, r1, lsl #22
    6080:	andlt	sp, r3, r4, lsl #2
    6084:	bl	144200 <tcgetattr@plt+0x142404>
    6088:	ldrbmi	fp, [r0, -r4]!
    608c:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    6090:	andeq	r3, r1, r0, asr sp
    6094:	andeq	r0, r0, r8, lsr #4
    6098:	andeq	r3, r1, r6, lsr sp
    609c:	blmi	d58974 <tcgetattr@plt+0xd56b78>
    60a0:	push	{r1, r3, r4, r5, r6, sl, lr}
    60a4:	strdlt	r4, [r5], r0
    60a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    60ac:			; <UNDEFINED> instruction: 0xf04f9303
    60b0:	stmdacs	r0, {r8, r9}
    60b4:	svcge	0x0002d051
    60b8:	strmi	sl, [r5], -r1, lsl #28
    60bc:	strmi	r4, [sl], -r9, lsl #13
    60c0:	ldrtmi	r2, [r9], -r0, lsl #6
    60c4:	strls	r4, [r1, #-1584]	; 0xfffff9d0
    60c8:	stc2l	0, cr15, [sl], #-4
    60cc:	eorsle	r2, fp, r0, lsl #16
    60d0:	movwcs	r2, #1024	; 0x400
    60d4:	ldrtmi	r4, [r9], -sl, asr #12
    60d8:			; <UNDEFINED> instruction: 0xf0014630
    60dc:	strtmi	pc, [r3], -r1, ror #24
    60e0:	stmdacs	r0, {r0, sl, ip, sp}
    60e4:	movwcc	sp, #8693	; 0x21f5
    60e8:			; <UNDEFINED> instruction: 0xf7fb0098
    60ec:	strmi	lr, [r0], r0, ror #25
    60f0:	movwcs	fp, #496	; 0x1f0
    60f4:	ldrtmi	r4, [r9], -sl, asr #12
    60f8:	strls	r4, [r1, #-1584]	; 0xfffff9d0
    60fc:	mrrc2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    6100:			; <UNDEFINED> instruction: 0xf1a8b320
    6104:	strcs	r0, [r0], #-1284	; 0xfffffafc
    6108:			; <UNDEFINED> instruction: 0xf7fb9902
    610c:	strmi	lr, [r3], -r8, ror #23
    6110:	svceq	0x0004f845
    6114:	movwcs	fp, #480	; 0x1e0
    6118:	ldrtmi	r4, [r9], -sl, asr #12
    611c:			; <UNDEFINED> instruction: 0xf0014630
    6120:	strcc	pc, [r1], #-3135	; 0xfffff3c1
    6124:	mvnle	r2, r0, lsl #16
    6128:	streq	lr, [r4], #2824	; 0xb08
    612c:	eorvs	r2, r3, r0, lsl #6
    6130:	blmi	41897c <tcgetattr@plt+0x416b80>
    6134:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6138:	blls	e01a8 <tcgetattr@plt+0xde3ac>
    613c:	tstle	r5, sl, asr r0
    6140:	andlt	r4, r5, r0, asr #12
    6144:	mvnshi	lr, #12386304	; 0xbd0000
    6148:	strb	r2, [lr, r4]
    614c:	strb	r4, [sp, r4, asr #12]!
    6150:	ldrmi	r4, [r8], r0, asr #12
    6154:	mrc2	7, 6, pc, cr2, cr15, {7}
    6158:	blmi	240108 <tcgetattr@plt+0x23e30c>
    615c:	stmdbmi	r8, {r0, r6, r7, r9, sp}
    6160:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    6164:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6168:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    616c:	stc	7, cr15, [r0], {251}	; 0xfb
    6170:	andeq	r3, r1, ip, lsl #26
    6174:	andeq	r0, r0, r8, lsr #4
    6178:	andeq	r3, r1, r8, ror ip
    617c:	andeq	r3, r0, r6, lsr #1
    6180:	muleq	r0, r8, r0
    6184:			; <UNDEFINED> instruction: 0x000028b6
    6188:	mvnsmi	lr, sp, lsr #18
    618c:	cmnlt	r1, #5242880	; 0x500000
    6190:	strmi	r4, [lr], -r8, lsl #12
    6194:	ldcl	7, cr15, [lr], {251}	; 0xfb
    6198:	cmnlt	sp, #128, 12	; 0x8000000
    619c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    61a0:	and	r4, r4, pc, lsr #12
    61a4:	strbmi	fp, [r4], #-260	; 0xfffffefc
    61a8:	ldcl	7, cr15, [r4], {251}	; 0xfb
    61ac:			; <UNDEFINED> instruction: 0xf8574404
    61b0:	stmdacs	r0, {r2, r8, r9, sl, fp}
    61b4:	stfnep	f5, [r0], #-984	; 0xfffffc28
    61b8:	ldcl	7, cr15, [r8], #-1004	; 0xfffffc14
    61bc:	strmi	r4, [r3], -r7, lsl #12
    61c0:	eor	fp, r0, r0, asr r9
    61c4:	mulle	r2, pc, r2	; <UNPREDICTABLE>
    61c8:	bl	fecc41bc <tcgetattr@plt+0xfecc23c0>
    61cc:	ldrmi	r4, [r8], -r3, lsl #12
    61d0:			; <UNDEFINED> instruction: 0xf7fb4621
    61d4:	strmi	lr, [r3], -lr, lsr #23
    61d8:	svcmi	0x0004f855
    61dc:			; <UNDEFINED> instruction: 0x46184631
    61e0:	mvnle	r2, r0, lsl #24
    61e4:	andsvc	r2, sl, r0, lsl #4
    61e8:	pop	{r3, r4, r5, r9, sl, lr}
    61ec:	fltmidz	f7, r8
    61f0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    61f4:			; <UNDEFINED> instruction: 0xe7d0447e
    61f8:			; <UNDEFINED> instruction: 0xf7fb2001
    61fc:			; <UNDEFINED> instruction: 0x4603ec58
    6200:	strmi	fp, [r7], -r8, lsl #2
    6204:	strcs	lr, [r0, -lr, ror #15]
    6208:	svclt	0x0000e7ee
    620c:	muleq	r0, r8, lr
    6210:			; <UNDEFINED> instruction: 0x460eb5f8
    6214:	strmi	fp, [r5], -r1, lsr #3
    6218:			; <UNDEFINED> instruction: 0xf7ff6800
    621c:	strcs	pc, [r2], #-3705	; 0xfffff187
    6220:	stmdbne	r4, {r8, r9, sl, sp}
    6224:	adceq	sp, r4, lr, lsl #4
    6228:	strtmi	r6, [r1], -r8, lsr #16
    622c:	bl	fecc4220 <tcgetattr@plt+0xfecc2424>
    6230:	teqlt	r8, r3, lsl #12
    6234:	ldrtmi	r4, [r8], -r4, lsl #8
    6238:	strvs	lr, [r2, -r4, asr #18]
    623c:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    6240:	ldcllt	6, cr4, [r8, #32]!
    6244:	andeq	pc, fp, pc, rrx
    6248:	svclt	0x0000bdf8
    624c:	mvnsmi	lr, sp, lsr #18
    6250:	strmi	r1, [r0], lr, lsl #30
    6254:	ldmdblt	r1, {r0, r1, r2, r4, r9, sl, lr}^
    6258:			; <UNDEFINED> instruction: 0xf001e00e
    625c:			; <UNDEFINED> instruction: 0x4604fb55
    6260:	strtmi	r4, [r1], -r0, asr #12
    6264:			; <UNDEFINED> instruction: 0xf7ffb164
    6268:	mcrne	15, 0, pc, cr5, cr3, {6}	; <UNPREDICTABLE>
    626c:			; <UNDEFINED> instruction: 0xf856db0d
    6270:	ldrtmi	r0, [r9], -r4, lsl #30
    6274:	mvnsle	r2, r0, lsl #16
    6278:	strtmi	r2, [r8], -r0, lsl #10
    627c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6280:	streq	pc, [fp, #-111]	; 0xffffff91
    6284:	pop	{r3, r5, r9, sl, lr}
    6288:			; <UNDEFINED> instruction: 0x462081f0
    628c:	bl	344280 <tcgetattr@plt+0x342484>
    6290:	pop	{r3, r5, r9, sl, lr}
    6294:	svclt	0x000081f0
    6298:	mvnsmi	lr, sp, lsr #18
    629c:	teqlt	r1, #13631488	; 0xd00000
    62a0:	stmdavs	r0, {r1, r2, r9, sl, lr}
    62a4:	mrc2	7, 1, pc, cr4, cr15, {7}
    62a8:	stmiane	r3, {r1, r8, r9, sp}^
    62ac:	eorle	r4, r1, #4, 12	; 0x400000
    62b0:	stmeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    62b4:			; <UNDEFINED> instruction: 0xf7fb4640
    62b8:			; <UNDEFINED> instruction: 0x4607ebfa
    62bc:	ldmdavs	r0!, {r4, r6, r7, r8, ip, sp, pc}
    62c0:	smlatbeq	r8, r8, r1, pc	; <UNPREDICTABLE>
    62c4:			; <UNDEFINED> instruction: 0x463b4439
    62c8:			; <UNDEFINED> instruction: 0xb12c1f02
    62cc:	svcmi	0x0004f852
    62d0:	svcmi	0x0004f843
    62d4:	mvnsle	r4, fp, lsl #5
    62d8:	ldrhtvs	r4, [sp], -r8
    62dc:			; <UNDEFINED> instruction: 0xf8482500
    62e0:			; <UNDEFINED> instruction: 0xf7fb5c04
    62e4:	strtmi	lr, [r8], -r2, ror #21
    62e8:	pop	{r0, r1, r2, r4, r5, sp, lr}
    62ec:			; <UNDEFINED> instruction: 0x460881f0
    62f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    62f4:	andeq	pc, fp, pc, rrx
    62f8:	svclt	0x0000e7f7
    62fc:			; <UNDEFINED> instruction: 0x460db538
    6300:			; <UNDEFINED> instruction: 0xff86f7ff
    6304:	blle	4db1c <tcgetattr@plt+0x4bd20>
    6308:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    630c:			; <UNDEFINED> instruction: 0xf7fb4628
    6310:	strtmi	lr, [r0], -ip, asr #21
    6314:	svclt	0x0000bd38
    6318:			; <UNDEFINED> instruction: 0x460db538
    631c:			; <UNDEFINED> instruction: 0xffbcf7ff
    6320:	blle	4db38 <tcgetattr@plt+0x4bd3c>
    6324:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6328:			; <UNDEFINED> instruction: 0xf7fb4628
    632c:			; <UNDEFINED> instruction: 0x4620eabe
    6330:	svclt	0x0000bd38
    6334:			; <UNDEFINED> instruction: 0x4604b510
    6338:	cmplt	r1, r8, lsl #12
    633c:	bl	344330 <tcgetattr@plt+0x342534>
    6340:			; <UNDEFINED> instruction: 0xb1204601
    6344:	pop	{r5, r9, sl, lr}
    6348:			; <UNDEFINED> instruction: 0xf7ff4010
    634c:			; <UNDEFINED> instruction: 0xf06fbfd7
    6350:	ldclt	0, cr0, [r0, #-44]	; 0xffffffd4
    6354:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
    6358:	strmi	r1, [r5], -ip, lsl #30
    635c:			; <UNDEFINED> instruction: 0xf7ffe003
    6360:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6364:			; <UNDEFINED> instruction: 0xf854db05
    6368:	strtmi	r1, [r8], -r4, lsl #30
    636c:	mvnsle	r2, r0, lsl #18
    6370:	ldclt	0, cr2, [r8, #-0]
    6374:	ldrbmi	r2, [r0, -r0]!
    6378:	mvnsmi	lr, sp, lsr #18
    637c:	mvnlt	r4, r0, lsl #13
    6380:	mvnlt	r4, pc, lsl #12
    6384:	strmi	r6, [r4], -r5, lsl #16
    6388:	ldmdblt	sp!, {r1, r2, r9, sl, lr}
    638c:			; <UNDEFINED> instruction: 0x4623e013
    6390:	blpl	1444a4 <tcgetattr@plt+0x1426a8>
    6394:			; <UNDEFINED> instruction: 0xf856461c
    6398:	cmnlt	r5, r4, lsl #30
    639c:			; <UNDEFINED> instruction: 0x46284639
    63a0:	b	a44394 <tcgetattr@plt+0xa42598>
    63a4:	mvnsle	r2, r0, lsl #16
    63a8:			; <UNDEFINED> instruction: 0xf7fb4628
    63ac:			; <UNDEFINED> instruction: 0xf856ea7e
    63b0:	stccs	15, cr5, [r0, #-16]
    63b4:	movwcs	sp, #498	; 0x1f2
    63b8:	strbmi	r6, [r0], -r3, lsr #32
    63bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    63c0:			; <UNDEFINED> instruction: 0xf44f4b05
    63c4:	stmdbmi	r5, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
    63c8:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    63cc:	movwcc	r4, #50297	; 0xc479
    63d0:			; <UNDEFINED> instruction: 0xf7fb4478
    63d4:	svclt	0x0000ed0e
    63d8:	andeq	r2, r0, lr, lsr lr
    63dc:	andeq	r2, r0, r0, lsr lr
    63e0:	andeq	r2, r0, ip, asr #12
    63e4:	tstcs	r1, lr, lsl #8
    63e8:	addlt	fp, r5, r0, lsl r5
    63ec:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    63f0:			; <UNDEFINED> instruction: 0xf8dfab07
    63f4:			; <UNDEFINED> instruction: 0x4604c058
    63f8:			; <UNDEFINED> instruction: 0xf85344fe
    63fc:	stmdage	r2, {r2, r8, r9, fp, sp}
    6400:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6404:	ldrdgt	pc, [r0], -ip
    6408:	andgt	pc, ip, sp, asr #17
    640c:	stceq	0, cr15, [r0], {79}	; 0x4f
    6410:			; <UNDEFINED> instruction: 0xf7fb9301
    6414:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6418:	stmdbls	r2, {r4, r8, r9, fp, ip, lr, pc}
    641c:			; <UNDEFINED> instruction: 0xf7ff4620
    6420:	bmi	3061dc <tcgetattr@plt+0x3043e0>
    6424:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    6428:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    642c:	subsmi	r9, sl, r3, lsl #22
    6430:	andlt	sp, r5, r7, lsl #2
    6434:			; <UNDEFINED> instruction: 0x4010e8bd
    6438:	ldrbmi	fp, [r0, -r3]!
    643c:	andeq	pc, fp, pc, rrx
    6440:			; <UNDEFINED> instruction: 0xf7fbe7ef
    6444:	svclt	0x0000ea96
    6448:			; <UNDEFINED> instruction: 0x000139b4
    644c:	andeq	r0, r0, r8, lsr #4
    6450:	andeq	r3, r1, r6, lsl #19
    6454:	addlt	fp, r2, r0, lsl r5
    6458:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    645c:			; <UNDEFINED> instruction: 0xf8df4613
    6460:			; <UNDEFINED> instruction: 0x460ac050
    6464:			; <UNDEFINED> instruction: 0x460444fe
    6468:	strbtmi	r2, [r8], -r1, lsl #2
    646c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6470:	ldrdgt	pc, [r0], -ip
    6474:	andgt	pc, r4, sp, asr #17
    6478:	stceq	0, cr15, [r0], {79}	; 0x4f
    647c:	bl	fef44470 <tcgetattr@plt+0xfef42674>
    6480:	blle	350488 <tcgetattr@plt+0x34e68c>
    6484:	strtmi	r9, [r0], -r0, lsl #18
    6488:			; <UNDEFINED> instruction: 0xff38f7ff
    648c:	blmi	218cb8 <tcgetattr@plt+0x216ebc>
    6490:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6494:	blls	60504 <tcgetattr@plt+0x5e708>
    6498:	qaddle	r4, sl, r4
    649c:	ldclt	0, cr11, [r0, #-8]
    64a0:	andeq	pc, fp, pc, rrx
    64a4:			; <UNDEFINED> instruction: 0xf7fbe7f2
    64a8:	svclt	0x0000ea64
    64ac:	andeq	r3, r1, r8, asr #18
    64b0:	andeq	r0, r0, r8, lsr #4
    64b4:	andeq	r3, r1, ip, lsl r9
    64b8:			; <UNDEFINED> instruction: 0x4606b570
    64bc:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    64c0:	stmdble	sp, {r0, fp, sp}
    64c4:	bl	1885e0 <tcgetattr@plt+0x1867e4>
    64c8:	ldrtmi	r0, [r3], -r0, lsl #5
    64cc:	streq	lr, [r5, #2822]	; 0xb06
    64d0:	stcmi	8, cr15, [r4, #-328]	; 0xfffffeb8
    64d4:			; <UNDEFINED> instruction: 0xf8436819
    64d8:	adcmi	r4, fp, #4, 22	; 0x1000
    64dc:	mvnsle	r6, r1, lsl r0
    64e0:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    64e4:	andeq	r0, r0, r0
    64e8:	andvs	r2, fp, r0, lsl #6
    64ec:			; <UNDEFINED> instruction: 0xb328b410
    64f0:	mulmi	r0, r0, r9
    64f4:	tstle	ip, pc, lsr #24
    64f8:	mulcc	r1, r0, r9
    64fc:	andcc	r4, r1, r4, lsl #12
    6500:	rscsle	r2, r9, pc, lsr #22
    6504:	andvs	r2, fp, r1, lsl #6
    6508:	mulcc	r1, r4, r9
    650c:	svclt	0x00182b2f
    6510:	andle	r2, sl, r0, lsl #22
    6514:			; <UNDEFINED> instruction: 0xf1c04603
    6518:	ldmdane	sl, {r1}
    651c:			; <UNDEFINED> instruction: 0xf913600a
    6520:	bcs	1212c <tcgetattr@plt+0x10330>
    6524:	bcs	bf618c <tcgetattr@plt+0xbf4390>
    6528:			; <UNDEFINED> instruction: 0x4620d1f7
    652c:	blmi	1446a8 <tcgetattr@plt+0x1428ac>
    6530:	stccs	7, cr4, [r0], {112}	; 0x70
    6534:			; <UNDEFINED> instruction: 0x4604d0f9
    6538:	strb	r3, [r3, r1]!
    653c:	ldrb	r4, [r4, r4, lsl #12]!
    6540:			; <UNDEFINED> instruction: 0x460eb570
    6544:	mulne	r0, r0, r9
    6548:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    654c:	cmplt	r1, r8, lsl #12
    6550:			; <UNDEFINED> instruction: 0x4630295c
    6554:			; <UNDEFINED> instruction: 0xf7fbd008
    6558:	ldmdblt	r8!, {r1, r3, r8, r9, fp, sp, lr, pc}^
    655c:	strpl	r3, [r9, -r1, lsl #8]!
    6560:	stmdbcs	r0, {r5, r9, sl, lr}
    6564:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    6568:			; <UNDEFINED> instruction: 0xf993192b
    656c:			; <UNDEFINED> instruction: 0xb12b3001
    6570:	strpl	r3, [r9, -r2, lsl #8]!
    6574:	stmdbcs	r0, {r5, r9, sl, lr}
    6578:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    657c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6580:	mvnsmi	lr, sp, lsr #18
    6584:	bmi	8d7de4 <tcgetattr@plt+0x8d5fe8>
    6588:	blmi	8f2798 <tcgetattr@plt+0x8f099c>
    658c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    6590:	strmi	r4, [r8], r4, lsl #12
    6594:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6598:			; <UNDEFINED> instruction: 0xf04f9301
    659c:	strls	r0, [r0, -r0, lsl #6]
    65a0:	bl	5c4594 <tcgetattr@plt+0x5c2798>
    65a4:	tstlt	r4, r7
    65a8:	mulcc	r0, r4, r9
    65ac:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    65b0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    65b4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    65b8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    65bc:	bl	1f445b0 <tcgetattr@plt+0x1f427b4>
    65c0:	ldrtmi	r4, [fp], -r5, lsl #12
    65c4:			; <UNDEFINED> instruction: 0x46694632
    65c8:			; <UNDEFINED> instruction: 0xf7fb4620
    65cc:	stmdavs	fp!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    65d0:	blls	34c24 <tcgetattr@plt+0x32e28>
    65d4:	rscle	r4, sl, r3, lsr #5
    65d8:			; <UNDEFINED> instruction: 0xf993b11b
    65dc:	blcs	125e4 <tcgetattr@plt+0x107e8>
    65e0:	bmi	43ad7c <tcgetattr@plt+0x438f80>
    65e4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    65e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    65ec:	subsmi	r9, sl, r1, lsl #22
    65f0:	andlt	sp, r2, sp, lsl #2
    65f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    65f8:	blcs	898e2c <tcgetattr@plt+0x897030>
    65fc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6600:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    6604:	strbmi	r4, [r2], -r3, lsr #12
    6608:			; <UNDEFINED> instruction: 0xf7fb4479
    660c:			; <UNDEFINED> instruction: 0xf7fbe9e8
    6610:	svclt	0x0000e9b0
    6614:	andeq	r3, r1, lr, lsl r8
    6618:	andeq	r0, r0, r8, lsr #4
    661c:	andeq	r3, r1, sl, asr sl
    6620:	andeq	r2, r0, r8, ror #24
    6624:	andeq	r3, r1, r6, asr #15
    6628:	andeq	r3, r1, r4, lsl sl
    662c:	andeq	r2, r0, r8, lsl ip
    6630:	addlt	fp, r3, r0, lsl #10
    6634:	tstls	r0, r7, lsl #24
    6638:			; <UNDEFINED> instruction: 0xf7fb9001
    663c:	ldrbtmi	lr, [ip], #-2762	; 0xfffff536
    6640:	ldmib	sp, {r1, r5, r8, sp}^
    6644:	andvs	r2, r1, r0, lsl #6
    6648:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    664c:			; <UNDEFINED> instruction: 0xf7fb4479
    6650:	svclt	0x0000e9c6
    6654:	ldrdeq	r3, [r1], -r2
    6658:	ldrdeq	r2, [r0], -r4
    665c:			; <UNDEFINED> instruction: 0x4604b538
    6660:			; <UNDEFINED> instruction: 0xf7ff460d
    6664:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6668:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    666c:	lfmlt	f5, 1, [r8, #-0]
    6670:	strtmi	r4, [r0], -r9, lsr #12
    6674:			; <UNDEFINED> instruction: 0xffdcf7ff
    6678:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    667c:			; <UNDEFINED> instruction: 0x47706018
    6680:	muleq	r1, r6, r9
    6684:	svcmi	0x00f0e92d
    6688:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    668c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    6690:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    6694:			; <UNDEFINED> instruction: 0xf8df2500
    6698:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    669c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    66a0:	movwls	r6, #55323	; 0xd81b
    66a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66a8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    66ac:	strmi	r9, [r5], -r2, lsl #4
    66b0:	b	fe3c46a4 <tcgetattr@plt+0xfe3c28a8>
    66b4:	stccs	6, cr4, [r0, #-16]
    66b8:	adchi	pc, r9, r0
    66bc:	mulvs	r0, r5, r9
    66c0:			; <UNDEFINED> instruction: 0xf0002e00
    66c4:			; <UNDEFINED> instruction: 0xf7fb80a4
    66c8:	strtmi	lr, [sl], -r8, lsr #20
    66cc:	strmi	r6, [r2], r1, lsl #16
    66d0:			; <UNDEFINED> instruction: 0xf912e001
    66d4:	rscslt	r6, r3, #1, 30
    66d8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    66dc:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    66e0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    66e4:	addshi	pc, r3, r0
    66e8:	bleq	c42b24 <tcgetattr@plt+0xc40d28>
    66ec:	ldrmi	r4, [sl], -r8, lsr #12
    66f0:	ldrbmi	r6, [r9], -r3, lsr #32
    66f4:			; <UNDEFINED> instruction: 0xf7fb930c
    66f8:	vmovls.f16	s24, lr	; <UNPREDICTABLE>
    66fc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    6700:	smlabteq	r0, sp, r9, lr
    6704:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    6708:			; <UNDEFINED> instruction: 0xf0402d00
    670c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    6710:	tsthi	r6, r0	; <UNPREDICTABLE>
    6714:	mulpl	r0, r6, r9
    6718:			; <UNDEFINED> instruction: 0xf0002d00
    671c:	andcs	r8, r0, #12, 2
    6720:	cdp	3, 0, cr2, cr8, cr0, {0}
    6724:			; <UNDEFINED> instruction: 0x4657ba10
    6728:	andsls	pc, r8, sp, asr #17
    672c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6730:			; <UNDEFINED> instruction: 0x469246b1
    6734:			; <UNDEFINED> instruction: 0xf999469b
    6738:	bcs	1a4e744 <tcgetattr@plt+0x1a4c948>
    673c:	addhi	pc, sp, r0
    6740:	msreq	CPSR_, r2, lsr #32
    6744:			; <UNDEFINED> instruction: 0xf0402942
    6748:			; <UNDEFINED> instruction: 0xf99980e9
    674c:	bcs	e75c <tcgetattr@plt+0xc960>
    6750:	bicshi	pc, r3, r0
    6754:	b	ff544748 <tcgetattr@plt+0xff54294c>
    6758:	subsle	r2, r8, r0, lsl #16
    675c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    6760:			; <UNDEFINED> instruction: 0x4630d055
    6764:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6768:	movweq	lr, #47706	; 0xba5a
    676c:	cmple	lr, r5, lsl #12
    6770:	mulne	r0, r9, r9
    6774:	suble	r2, sl, r0, lsl #18
    6778:			; <UNDEFINED> instruction: 0x462a4630
    677c:			; <UNDEFINED> instruction: 0xf7fb4649
    6780:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    6784:			; <UNDEFINED> instruction: 0xf919d143
    6788:	strbmi	ip, [sp], #-5
    678c:	svceq	0x0030f1bc
    6790:			; <UNDEFINED> instruction: 0xf108d10a
    6794:	bl	fea087a0 <tcgetattr@plt+0xfea069a4>
    6798:	bl	1473b4 <tcgetattr@plt+0x1455b8>
    679c:			; <UNDEFINED> instruction: 0xf9150803
    67a0:			; <UNDEFINED> instruction: 0xf1bccf01
    67a4:	rscsle	r0, r8, r0, lsr pc
    67a8:			; <UNDEFINED> instruction: 0xf833683b
    67ac:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    67b0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    67b4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    67b8:	strtmi	r2, [r8], -r0, lsl #6
    67bc:	bne	442024 <tcgetattr@plt+0x440228>
    67c0:	eorvs	r4, r3, sl, lsl r6
    67c4:			; <UNDEFINED> instruction: 0xf7fb930c
    67c8:			; <UNDEFINED> instruction: 0xf8dde8a8
    67cc:	strmi	r9, [r9, #48]!	; 0x30
    67d0:	strmi	r6, [r2], r5, lsr #16
    67d4:			; <UNDEFINED> instruction: 0xf000468b
    67d8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    67dc:	adchi	pc, r6, r0
    67e0:	mvnscc	pc, #16, 2
    67e4:			; <UNDEFINED> instruction: 0xf1419304
    67e8:	movwls	r3, #21503	; 0x53ff
    67ec:	ldrdeq	lr, [r4, -sp]
    67f0:	mvnscc	pc, #79	; 0x4f
    67f4:	andeq	pc, r2, #111	; 0x6f
    67f8:	svclt	0x0008428b
    67fc:			; <UNDEFINED> instruction: 0xd3274282
    6800:	svceq	0x0000f1b9
    6804:			; <UNDEFINED> instruction: 0xf999d003
    6808:	bcs	e810 <tcgetattr@plt+0xca14>
    680c:	tstcs	r6, #-1073741788	; 0xc0000024
    6810:	ldreq	pc, [r5, #-111]	; 0xffffff91
    6814:	bmi	ff49e8a8 <tcgetattr@plt+0xff49caac>
    6818:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    681c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6820:	subsmi	r9, sl, sp, lsl #22
    6824:	orrshi	pc, r6, r0, asr #32
    6828:	andlt	r4, pc, r8, lsr #12
    682c:	blhi	c1b28 <tcgetattr@plt+0xbfd2c>
    6830:	svchi	0x00f0e8bd
    6834:			; <UNDEFINED> instruction: 0xf1109b01
    6838:			; <UNDEFINED> instruction: 0xf04f37ff
    683c:			; <UNDEFINED> instruction: 0xf06f31ff
    6840:			; <UNDEFINED> instruction: 0xf1430002
    6844:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    6848:	adcsmi	fp, r8, #8, 30
    684c:	svcge	0x005ff4bf
    6850:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    6854:	rsbmi	sp, fp, #913408	; 0xdf000
    6858:			; <UNDEFINED> instruction: 0xf999e7dc
    685c:			; <UNDEFINED> instruction: 0xf0222002
    6860:	bcs	10870e8 <tcgetattr@plt+0x10852ec>
    6864:	svcge	0x0076f47f
    6868:	mulcs	r3, r9, r9
    686c:			; <UNDEFINED> instruction: 0xf47f2a00
    6870:			; <UNDEFINED> instruction: 0x464eaf71
    6874:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6878:			; <UNDEFINED> instruction: 0x9018f8dd
    687c:	blge	140fb8 <tcgetattr@plt+0x13f1bc>
    6880:	ldcmi	3, cr9, [r8, #24]!
    6884:	mulne	r0, r6, r9
    6888:			; <UNDEFINED> instruction: 0x4628447d
    688c:			; <UNDEFINED> instruction: 0xf7fb9109
    6890:	stmdbls	r9, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    6894:			; <UNDEFINED> instruction: 0xf0002800
    6898:	blne	10e6d84 <tcgetattr@plt+0x10e4f88>
    689c:			; <UNDEFINED> instruction: 0xf1039309
    68a0:			; <UNDEFINED> instruction: 0xf1be0e01
    68a4:			; <UNDEFINED> instruction: 0xf0000f00
    68a8:	blls	1a6dd8 <tcgetattr@plt+0x1a4fdc>
    68ac:	mrscs	r2, (UNDEF: 0)
    68b0:	blvc	ff9011f4 <tcgetattr@plt+0xff8ff3f8>
    68b4:	blls	58324 <tcgetattr@plt+0x56528>
    68b8:			; <UNDEFINED> instruction: 0xf0402b00
    68bc:	b	1426d84 <tcgetattr@plt+0x1424f88>
    68c0:	cmple	r7, r1, lsl #6
    68c4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    68c8:	rdfnee	f0, f5, f0
    68cc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    68d0:	and	r4, r4, ip, lsr #13
    68d4:	movweq	lr, #23124	; 0x5a54
    68d8:	ldfccp	f7, [pc], #48	; 6910 <tcgetattr@plt+0x4b14>
    68dc:	blx	3adbe <tcgetattr@plt+0x38fc2>
    68e0:			; <UNDEFINED> instruction: 0xf1bcf20b
    68e4:	blx	2968ea <tcgetattr@plt+0x294aee>
    68e8:	blx	fe80f0f6 <tcgetattr@plt+0xfe80d2fa>
    68ec:	strmi	r0, [sl], #-266	; 0xfffffef6
    68f0:			; <UNDEFINED> instruction: 0xf0004611
    68f4:	strcs	r8, [r0], #-252	; 0xffffff04
    68f8:	bcs	fd00 <tcgetattr@plt+0xdf04>
    68fc:	blx	fe83acae <tcgetattr@plt+0xfe838eb2>
    6900:			; <UNDEFINED> instruction: 0xf04f670a
    6904:	blx	fea8a10e <tcgetattr@plt+0xfea88312>
    6908:	ldrtmi	r2, [lr], -r2, lsl #6
    690c:	bl	10ccf6c <tcgetattr@plt+0x10cb170>
    6910:	blcs	7550 <tcgetattr@plt+0x5754>
    6914:	strcs	sp, [r1], #-222	; 0xffffff22
    6918:	ldrb	r2, [fp, r0, lsl #10]
    691c:			; <UNDEFINED> instruction: 0xf47f2a00
    6920:			; <UNDEFINED> instruction: 0xe7a6af19
    6924:			; <UNDEFINED> instruction: 0xf43f2d00
    6928:			; <UNDEFINED> instruction: 0xe791af72
    692c:	movweq	lr, #47706	; 0xba5a
    6930:	svcge	0x0066f47f
    6934:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    6938:	stmib	r9, {sl, ip, sp}^
    693c:	strb	r3, [sl, -r0, lsl #8]!
    6940:	strcc	lr, [r0], #-2525	; 0xfffff623
    6944:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    6948:	strb	r3, [r4, -r0, lsl #8]!
    694c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    6950:	smlabteq	r0, sp, r9, lr
    6954:	streq	pc, [r1, #-111]!	; 0xffffff91
    6958:	tstlt	r3, r2, lsl #22
    695c:			; <UNDEFINED> instruction: 0xf8c39b02
    6960:	ldmib	sp, {sp, lr, pc}^
    6964:	strmi	r1, [fp], -r4, lsl #4
    6968:	svclt	0x00144313
    696c:	movwcs	r2, #769	; 0x301
    6970:	svceq	0x0000f1be
    6974:	movwcs	fp, #3848	; 0xf08
    6978:			; <UNDEFINED> instruction: 0xf0002b00
    697c:	blls	266c50 <tcgetattr@plt+0x264e54>
    6980:			; <UNDEFINED> instruction: 0xf8cd2001
    6984:	tstcs	r0, r4, lsr #32
    6988:	ldfccp	f7, [pc], #12	; 699c <tcgetattr@plt+0x4ba0>
    698c:	strtmi	r9, [r8], r6, lsl #22
    6990:	b	13eb9a0 <tcgetattr@plt+0x13e9ba4>
    6994:	ldrmi	r7, [sl], r3, ror #23
    6998:	b	153e9b0 <tcgetattr@plt+0x153cbb4>
    699c:			; <UNDEFINED> instruction: 0xf10c0305
    69a0:			; <UNDEFINED> instruction: 0xd11d3cff
    69a4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    69a8:	svccc	0x00fff1bc
    69ac:	andcs	pc, r1, #10240	; 0x2800
    69b0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    69b4:	ldrmi	r4, [r1], -sl, lsl #8
    69b8:	strcs	sp, [r0], #-18	; 0xffffffee
    69bc:	bcs	fdc4 <tcgetattr@plt+0xdfc8>
    69c0:	blx	fe83ad76 <tcgetattr@plt+0xfe838f7a>
    69c4:			; <UNDEFINED> instruction: 0xf04f670a
    69c8:	blx	fea8a1d2 <tcgetattr@plt+0xfea883d6>
    69cc:	ldrtmi	r2, [lr], -r2, lsl #6
    69d0:	bl	10cd030 <tcgetattr@plt+0x10cb234>
    69d4:	blcs	7614 <tcgetattr@plt+0x5818>
    69d8:	strcs	sp, [r1], #-223	; 0xffffff21
    69dc:	ldrb	r2, [ip, r0, lsl #10]
    69e0:	smlabteq	r6, sp, r9, lr
    69e4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    69e8:			; <UNDEFINED> instruction: 0xf04f0104
    69ec:			; <UNDEFINED> instruction: 0x9c020a0a
    69f0:	bleq	42b34 <tcgetattr@plt+0x40d38>
    69f4:			; <UNDEFINED> instruction: 0xf8dd2900
    69f8:	svclt	0x00088024
    69fc:	tstle	r1, #720896	; 0xb0000
    6a00:	movweq	lr, #43802	; 0xab1a
    6a04:	andeq	lr, fp, #76800	; 0x12c00
    6a08:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    6a0c:	movweq	lr, #43795	; 0xab13
    6a10:	andeq	lr, fp, #67584	; 0x10800
    6a14:	beq	101668 <tcgetattr@plt+0xff86c>
    6a18:	bleq	c1728 <tcgetattr@plt+0xbf92c>
    6a1c:	svclt	0x0008458b
    6a20:	mvnle	r4, #545259520	; 0x20800000
    6a24:	svceq	0x0000f1b8
    6a28:	tstcs	r0, r2, lsl r0
    6a2c:	movweq	lr, #43802	; 0xab1a
    6a30:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    6a34:	andeq	lr, fp, #76800	; 0x12c00
    6a38:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    6a3c:	movweq	lr, #43795	; 0xab13
    6a40:	andeq	lr, fp, #67584	; 0x10800
    6a44:	beq	101698 <tcgetattr@plt+0xff89c>
    6a48:	bleq	c1758 <tcgetattr@plt+0xbf95c>
    6a4c:	mvnle	r4, r8, lsl #11
    6a50:	strcs	r2, [r0, -r1, lsl #12]
    6a54:	strmi	lr, [r9, #-2509]	; 0xfffff633
    6a58:	strmi	lr, [r4, #-2525]	; 0xfffff623
    6a5c:	andsls	pc, r0, sp, asr #17
    6a60:	strtmi	r4, [r9], -r0, lsr #12
    6a64:	movwcs	r2, #522	; 0x20a
    6a68:			; <UNDEFINED> instruction: 0xf870f001
    6a6c:	strtmi	r4, [r9], -r0, lsr #12
    6a70:	strmi	lr, [r2, #-2509]	; 0xfffff633
    6a74:			; <UNDEFINED> instruction: 0x46994690
    6a78:	movwcs	r2, #522	; 0x20a
    6a7c:			; <UNDEFINED> instruction: 0xf866f001
    6a80:	bl	11cd154 <tcgetattr@plt+0x11cb358>
    6a84:	ldmne	fp, {r0, r1, r2, sl, fp}^
    6a88:			; <UNDEFINED> instruction: 0x0c0ceb4c
    6a8c:	bl	130d100 <tcgetattr@plt+0x130b304>
    6a90:	ldrtmi	r0, [r2], -r7, lsl #24
    6a94:			; <UNDEFINED> instruction: 0x463b18de
    6a98:	streq	lr, [ip, -ip, asr #22]
    6a9c:	strmi	r4, [sp], -r4, lsl #12
    6aa0:	svceq	0x0000f1b8
    6aa4:			; <UNDEFINED> instruction: 0x4650d014
    6aa8:			; <UNDEFINED> instruction: 0xf0014659
    6aac:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    6ab0:			; <UNDEFINED> instruction: 0xf001464b
    6ab4:	strmi	pc, [fp], -fp, asr #16
    6ab8:	ldmib	sp, {r1, r9, sl, lr}^
    6abc:			; <UNDEFINED> instruction: 0xf0010106
    6ac0:	blls	44bdc <tcgetattr@plt+0x42de0>
    6ac4:	movwls	r1, #2075	; 0x81b
    6ac8:	bl	106d6d4 <tcgetattr@plt+0x106b8d8>
    6acc:	movwls	r0, #4867	; 0x1303
    6ad0:	movwcs	lr, #10717	; 0x29dd
    6ad4:	svclt	0x00082b00
    6ad8:	sbcle	r2, r1, #40960	; 0xa000
    6adc:	strmi	lr, [r9, #-2525]	; 0xfffff623
    6ae0:			; <UNDEFINED> instruction: 0x9010f8dd
    6ae4:	movwcs	lr, #2525	; 0x9dd
    6ae8:	movwcs	lr, #2505	; 0x9c9
    6aec:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    6af0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    6af4:	smlabteq	r0, sp, r9, lr
    6af8:	strbmi	lr, [lr], -lr, lsr #14
    6afc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6b00:			; <UNDEFINED> instruction: 0x9018f8dd
    6b04:	blge	141240 <tcgetattr@plt+0x13f444>
    6b08:	ldrt	r9, [sl], r6, lsl #6
    6b0c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    6b10:			; <UNDEFINED> instruction: 0xf7fb4628
    6b14:	stmdacs	r0, {r2, r3, r5, fp, sp, lr, pc}
    6b18:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    6b1c:	blls	40500 <tcgetattr@plt+0x3e704>
    6b20:	stcls	7, cr2, [r6, #-0]
    6b24:	blx	fe898396 <tcgetattr@plt+0xfe89659a>
    6b28:	ldrmi	r2, [lr], -r5, lsl #6
    6b2c:	blx	ff8ed73a <tcgetattr@plt+0xff8eb93e>
    6b30:	svccs	0x00006705
    6b34:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    6b38:	tstcs	r0, r1
    6b3c:	blls	c0640 <tcgetattr@plt+0xbe844>
    6b40:	blcs	1851c <tcgetattr@plt+0x16720>
    6b44:	svcge	0x000af47f
    6b48:	strcc	lr, [r0], #-2525	; 0xfffff623
    6b4c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    6b50:	strbt	r3, [r0], -r0, lsl #8
    6b54:	svc	0x000cf7fa
    6b58:	andeq	r3, r1, r2, lsl r7
    6b5c:	andeq	r0, r0, r8, lsr #4
    6b60:	muleq	r1, r2, r5
    6b64:	andeq	r2, r0, r4, lsr #19
    6b68:	andeq	r2, r0, sl, lsr #14
    6b6c:			; <UNDEFINED> instruction: 0xf7ff2200
    6b70:	svclt	0x0000bd89
    6b74:	mvnsmi	lr, sp, lsr #18
    6b78:	strmi	r4, [r7], -r8, lsl #13
    6b7c:			; <UNDEFINED> instruction: 0x4605b1d8
    6b80:			; <UNDEFINED> instruction: 0xf7fae007
    6b84:	rsclt	lr, r4, #808	; 0x328
    6b88:			; <UNDEFINED> instruction: 0xf8336803
    6b8c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    6b90:	strtmi	sp, [lr], -r4, lsl #10
    6b94:	blmi	84ff0 <tcgetattr@plt+0x831f4>
    6b98:	mvnsle	r2, r0, lsl #24
    6b9c:	svceq	0x0000f1b8
    6ba0:			; <UNDEFINED> instruction: 0xf8c8d001
    6ba4:	adcsmi	r6, lr, #0
    6ba8:			; <UNDEFINED> instruction: 0xf996d908
    6bac:	andcs	r3, r1, r0
    6bb0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    6bb4:	strdlt	r8, [r9, -r0]
    6bb8:	andeq	pc, r0, r8, asr #17
    6bbc:	ldmfd	sp!, {sp}
    6bc0:	svclt	0x000081f0
    6bc4:	mvnsmi	lr, sp, lsr #18
    6bc8:	strmi	r4, [r7], -r8, lsl #13
    6bcc:			; <UNDEFINED> instruction: 0x4605b1d8
    6bd0:			; <UNDEFINED> instruction: 0xf7fae007
    6bd4:	rsclt	lr, r4, #648	; 0x288
    6bd8:			; <UNDEFINED> instruction: 0xf8336803
    6bdc:	ldrbeq	r3, [fp], #20
    6be0:	strtmi	sp, [lr], -r4, lsl #10
    6be4:	blmi	85040 <tcgetattr@plt+0x83244>
    6be8:	mvnsle	r2, r0, lsl #24
    6bec:	svceq	0x0000f1b8
    6bf0:			; <UNDEFINED> instruction: 0xf8c8d001
    6bf4:	adcsmi	r6, lr, #0
    6bf8:			; <UNDEFINED> instruction: 0xf996d908
    6bfc:	andcs	r3, r1, r0
    6c00:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    6c04:	strdlt	r8, [r9, -r0]
    6c08:	andeq	pc, r0, r8, asr #17
    6c0c:	ldmfd	sp!, {sp}
    6c10:	svclt	0x000081f0
    6c14:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    6c18:	strdlt	fp, [r2], r0
    6c1c:	bmi	771840 <tcgetattr@plt+0x76fa44>
    6c20:	cfstrsge	mvf4, [sl], {121}	; 0x79
    6c24:	blvc	144d78 <tcgetattr@plt+0x142f7c>
    6c28:	stmpl	sl, {r1, r2, r9, sl, lr}
    6c2c:	andls	r6, r1, #1179648	; 0x120000
    6c30:	andeq	pc, r0, #79	; 0x4f
    6c34:	and	r9, r5, r0, lsl #6
    6c38:	ldrtmi	r4, [r0], -r9, lsr #12
    6c3c:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    6c40:	cmnlt	r0, r8, lsl #8
    6c44:	stcne	8, cr15, [r8], {84}	; 0x54
    6c48:			; <UNDEFINED> instruction: 0xf854b1b1
    6c4c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    6c50:			; <UNDEFINED> instruction: 0x4630b195
    6c54:	stcl	7, cr15, [lr, #1000]	; 0x3e8
    6c58:	mvnle	r2, r0, lsl #16
    6c5c:	bmi	38ec68 <tcgetattr@plt+0x38ce6c>
    6c60:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    6c64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c68:	subsmi	r9, sl, r1, lsl #22
    6c6c:	andlt	sp, r2, sp, lsl #2
    6c70:	ldrhtmi	lr, [r0], #141	; 0x8d
    6c74:	ldrbmi	fp, [r0, -r3]!
    6c78:	ldrtmi	r4, [r3], -r8, lsl #16
    6c7c:	ldrtmi	r4, [sl], -r8, lsl #18
    6c80:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6c84:			; <UNDEFINED> instruction: 0xf7fb6800
    6c88:			; <UNDEFINED> instruction: 0xf7fae818
    6c8c:	svclt	0x0000ee72
    6c90:	andeq	r3, r1, ip, lsl #3
    6c94:	andeq	r0, r0, r8, lsr #4
    6c98:	andeq	r3, r1, sl, asr #2
    6c9c:	muleq	r1, r0, r3
    6ca0:	muleq	r0, lr, r5
    6ca4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    6ca8:	subslt	r4, r4, #16777216	; 0x1000000
    6cac:	and	r4, r3, r3, lsl #12
    6cb0:	mulle	r8, r4, r2
    6cb4:	andle	r4, r5, fp, lsl #5
    6cb8:	mulcs	r0, r3, r9
    6cbc:	movwcc	r4, #5656	; 0x1618
    6cc0:	mvnsle	r2, r0, lsl #20
    6cc4:			; <UNDEFINED> instruction: 0xf85d2000
    6cc8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6ccc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6cd0:	andcs	fp, sl, #56, 10	; 0xe000000
    6cd4:	strmi	r4, [sp], -r4, lsl #12
    6cd8:	stc2l	7, cr15, [r0], {255}	; 0xff
    6cdc:	svccc	0x0080f5b0
    6ce0:	addlt	sp, r0, #268435456	; 0x10000000
    6ce4:			; <UNDEFINED> instruction: 0x4629bd38
    6ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    6cec:	svclt	0x0000fca1
    6cf0:	andscs	fp, r0, #56, 10	; 0xe000000
    6cf4:	strmi	r4, [sp], -r4, lsl #12
    6cf8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    6cfc:	svccc	0x0080f5b0
    6d00:	addlt	sp, r0, #268435456	; 0x10000000
    6d04:			; <UNDEFINED> instruction: 0x4629bd38
    6d08:			; <UNDEFINED> instruction: 0xf7ff4620
    6d0c:	svclt	0x0000fc91
    6d10:	strt	r2, [r3], #522	; 0x20a
    6d14:	strt	r2, [r1], #528	; 0x210
    6d18:	blmi	8d95a8 <tcgetattr@plt+0x8d77ac>
    6d1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6d20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6d24:	strmi	r2, [r4], -r0, lsl #12
    6d28:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6d2c:			; <UNDEFINED> instruction: 0xf04f9301
    6d30:	strls	r0, [r0], -r0, lsl #6
    6d34:	svc	0x004cf7fa
    6d38:	tstlt	r4, r6
    6d3c:	mulcc	r0, r4, r9
    6d40:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6d44:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6d48:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6d4c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6d50:	svc	0x00b2f7fa
    6d54:	ldrtmi	r4, [r3], -r5, lsl #12
    6d58:	strbtmi	r2, [r9], -sl, lsl #4
    6d5c:			; <UNDEFINED> instruction: 0xf7fa4620
    6d60:	stmdavs	fp!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6d64:	blls	35398 <tcgetattr@plt+0x3359c>
    6d68:	rscle	r4, sl, r3, lsr #5
    6d6c:			; <UNDEFINED> instruction: 0xf993b11b
    6d70:	blcs	12d78 <tcgetattr@plt+0x10f7c>
    6d74:	bmi	3fb510 <tcgetattr@plt+0x3f9714>
    6d78:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6d7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d80:	subsmi	r9, sl, r1, lsl #22
    6d84:	andlt	sp, r3, ip, lsl #2
    6d88:	bmi	2f6550 <tcgetattr@plt+0x2f4754>
    6d8c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    6d90:	bicsle	r6, r6, r0, lsl r8
    6d94:	strtmi	r4, [r3], -r9, lsl #18
    6d98:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6d9c:	mrc	7, 0, APSR_nzcv, cr14, cr10, {7}
    6da0:	stcl	7, cr15, [r6, #1000]!	; 0x3e8
    6da4:	muleq	r1, r0, r0
    6da8:	andeq	r0, r0, r8, lsr #4
    6dac:	andeq	r3, r1, r6, asr #5
    6db0:	ldrdeq	r2, [r0], -r4
    6db4:	andeq	r3, r1, r2, lsr r0
    6db8:	andeq	r3, r1, r2, lsl #5
    6dbc:	andeq	r2, r0, r6, lsl #9
    6dc0:			; <UNDEFINED> instruction: 0x4606b5f8
    6dc4:			; <UNDEFINED> instruction: 0xf7ff460f
    6dc8:			; <UNDEFINED> instruction: 0xf110ffa7
    6dcc:			; <UNDEFINED> instruction: 0xf1414400
    6dd0:	cfstr32cs	mvfx0, [r1, #-0]
    6dd4:	stccs	15, cr11, [r0], {8}
    6dd8:	lfmlt	f5, 3, [r8]
    6ddc:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    6de0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    6de4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    6de8:	andvs	r4, r4, sl, lsr r6
    6dec:	stmdbmi	r3, {r3, fp, sp, lr}
    6df0:			; <UNDEFINED> instruction: 0xf7fa4479
    6df4:	svclt	0x0000edf4
    6df8:	andeq	r3, r1, sl, lsr #4
    6dfc:	andeq	r2, r0, r0, lsr r4
    6e00:			; <UNDEFINED> instruction: 0x4605b538
    6e04:			; <UNDEFINED> instruction: 0xf7ff460c
    6e08:			; <UNDEFINED> instruction: 0xf500ffdb
    6e0c:			; <UNDEFINED> instruction: 0xf5b34300
    6e10:	andle	r3, r1, #128, 30	; 0x200
    6e14:	lfmlt	f3, 1, [r8, #-0]
    6e18:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    6e1c:	strtmi	r4, [r2], -r5, lsl #18
    6e20:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    6e24:	andvs	r4, r4, fp, lsr #12
    6e28:	stmdbmi	r3, {r3, fp, sp, lr}
    6e2c:			; <UNDEFINED> instruction: 0xf7fa4479
    6e30:	svclt	0x0000edd6
    6e34:	andeq	r3, r1, lr, ror #3
    6e38:	strdeq	r2, [r0], -r4
    6e3c:			; <UNDEFINED> instruction: 0xf7ff220a
    6e40:	svclt	0x0000bb9f
    6e44:			; <UNDEFINED> instruction: 0xf7ff2210
    6e48:	svclt	0x0000bb9b
    6e4c:	blmi	8996d8 <tcgetattr@plt+0x8978dc>
    6e50:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6e54:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6e58:	strmi	r2, [r4], -r0, lsl #12
    6e5c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6e60:			; <UNDEFINED> instruction: 0xf04f9301
    6e64:	strls	r0, [r0], -r0, lsl #6
    6e68:	mrc	7, 5, APSR_nzcv, cr2, cr10, {7}
    6e6c:	tstlt	r4, r6
    6e70:	mulcc	r0, r4, r9
    6e74:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    6e78:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    6e7c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6e80:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6e84:	svc	0x0018f7fa
    6e88:	strbtmi	r4, [r9], -r5, lsl #12
    6e8c:			; <UNDEFINED> instruction: 0xf7fa4620
    6e90:	stmdavs	fp!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    6e94:	blls	354c8 <tcgetattr@plt+0x336cc>
    6e98:	rscle	r4, ip, r3, lsr #5
    6e9c:			; <UNDEFINED> instruction: 0xf993b11b
    6ea0:	blcs	12ea8 <tcgetattr@plt+0x110ac>
    6ea4:	bmi	3fb648 <tcgetattr@plt+0x3f984c>
    6ea8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6eb0:	subsmi	r9, sl, r1, lsl #22
    6eb4:	andlt	sp, r3, ip, lsl #2
    6eb8:	bmi	2f6680 <tcgetattr@plt+0x2f4884>
    6ebc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    6ec0:	bicsle	r6, r8, r0, lsl r8
    6ec4:	strtmi	r4, [r3], -r9, lsl #18
    6ec8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6ecc:	stc	7, cr15, [r6, #1000]	; 0x3e8
    6ed0:	stcl	7, cr15, [lr, #-1000]	; 0xfffffc18
    6ed4:	andeq	r2, r1, ip, asr pc
    6ed8:	andeq	r0, r0, r8, lsr #4
    6edc:	muleq	r1, r2, r1
    6ee0:	andeq	r2, r0, r0, lsr #7
    6ee4:	andeq	r2, r1, r2, lsl #30
    6ee8:	andeq	r3, r1, r2, asr r1
    6eec:	andeq	r2, r0, r6, asr r3
    6ef0:	blmi	8d9780 <tcgetattr@plt+0x8d7984>
    6ef4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6ef8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6efc:	strmi	r2, [r4], -r0, lsl #12
    6f00:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6f04:			; <UNDEFINED> instruction: 0xf04f9301
    6f08:	strls	r0, [r0], -r0, lsl #6
    6f0c:	mcr	7, 3, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    6f10:	tstlt	r4, r6
    6f14:	mulcc	r0, r4, r9
    6f18:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6f1c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6f20:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6f24:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6f28:	mcr	7, 6, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6f2c:	andcs	r4, sl, #5242880	; 0x500000
    6f30:	strtmi	r4, [r0], -r9, ror #12
    6f34:	ldcl	7, cr15, [r6], #-1000	; 0xfffffc18
    6f38:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    6f3c:	adcmi	r9, r3, #0, 22
    6f40:	tstlt	fp, fp, ror #1
    6f44:	mulcc	r0, r3, r9
    6f48:	mvnle	r2, r0, lsl #22
    6f4c:	blmi	319790 <tcgetattr@plt+0x317994>
    6f50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f54:	blls	60fc4 <tcgetattr@plt+0x5f1c8>
    6f58:	qaddle	r4, sl, ip
    6f5c:	ldcllt	0, cr11, [r0, #12]!
    6f60:	blcs	899794 <tcgetattr@plt+0x897998>
    6f64:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6f68:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    6f6c:	ldrtmi	r4, [sl], -r3, lsr #12
    6f70:			; <UNDEFINED> instruction: 0xf7fa4479
    6f74:			; <UNDEFINED> instruction: 0xf7faed34
    6f78:	svclt	0x0000ecfc
    6f7c:			; <UNDEFINED> instruction: 0x00012eb8
    6f80:	andeq	r0, r0, r8, lsr #4
    6f84:	andeq	r3, r1, lr, ror #1
    6f88:	strdeq	r2, [r0], -ip
    6f8c:	andeq	r2, r1, ip, asr lr
    6f90:	andeq	r3, r1, ip, lsr #1
    6f94:			; <UNDEFINED> instruction: 0x000022b0
    6f98:	blmi	8d9828 <tcgetattr@plt+0x8d7a2c>
    6f9c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6fa0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6fa4:	strmi	r2, [r4], -r0, lsl #12
    6fa8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6fac:			; <UNDEFINED> instruction: 0xf04f9301
    6fb0:	strls	r0, [r0], -r0, lsl #6
    6fb4:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6fb8:	tstlt	r4, r6
    6fbc:	mulcc	r0, r4, r9
    6fc0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6fc4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6fc8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6fcc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6fd0:	mrc	7, 3, APSR_nzcv, cr2, cr10, {7}
    6fd4:	andcs	r4, sl, #5242880	; 0x500000
    6fd8:	strtmi	r4, [r0], -r9, ror #12
    6fdc:	stc	7, cr15, [lr, #1000]!	; 0x3e8
    6fe0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    6fe4:	adcmi	r9, r3, #0, 22
    6fe8:	tstlt	fp, fp, ror #1
    6fec:	mulcc	r0, r3, r9
    6ff0:	mvnle	r2, r0, lsl #22
    6ff4:	blmi	319838 <tcgetattr@plt+0x317a3c>
    6ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ffc:	blls	6106c <tcgetattr@plt+0x5f270>
    7000:	qaddle	r4, sl, ip
    7004:	ldcllt	0, cr11, [r0, #12]!
    7008:	blcs	89983c <tcgetattr@plt+0x897a40>
    700c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    7010:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    7014:	ldrtmi	r4, [sl], -r3, lsr #12
    7018:			; <UNDEFINED> instruction: 0xf7fa4479
    701c:			; <UNDEFINED> instruction: 0xf7faece0
    7020:	svclt	0x0000eca8
    7024:	andeq	r2, r1, r0, lsl lr
    7028:	andeq	r0, r0, r8, lsr #4
    702c:	andeq	r3, r1, r6, asr #32
    7030:	andeq	r2, r0, r4, asr r2
    7034:			; <UNDEFINED> instruction: 0x00012db4
    7038:	andeq	r3, r1, r4
    703c:	andeq	r2, r0, r8, lsl #4
    7040:	blmi	6598a8 <tcgetattr@plt+0x657aac>
    7044:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7048:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    704c:	strbtmi	r4, [r9], -ip, lsl #12
    7050:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    7054:			; <UNDEFINED> instruction: 0xf04f9303
    7058:			; <UNDEFINED> instruction: 0xf7ff0300
    705c:	orrslt	pc, r0, r7, lsl #27
    7060:	ldc	7, cr15, [r6, #1000]!	; 0x3e8
    7064:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    7068:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    706c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    7070:	strtmi	r4, [r2], -fp, lsr #12
    7074:			; <UNDEFINED> instruction: 0xf7fa4479
    7078:	stmdbmi	lr, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    707c:	strtmi	r4, [r2], -fp, lsr #12
    7080:			; <UNDEFINED> instruction: 0xf7fa4479
    7084:	bmi	3428f4 <tcgetattr@plt+0x340af8>
    7088:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    708c:	ldrdeq	lr, [r0, -sp]
    7090:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7094:	subsmi	r9, sl, r3, lsl #22
    7098:	andlt	sp, r5, r1, lsl #2
    709c:			; <UNDEFINED> instruction: 0xf7fabd30
    70a0:	svclt	0x0000ec68
    70a4:	andeq	r2, r1, r8, ror #26
    70a8:	andeq	r0, r0, r8, lsr #4
    70ac:	andeq	r2, r1, sl, lsr #31
    70b0:	andeq	r2, r0, ip, lsr #3
    70b4:	andeq	r2, r0, r0, lsr #3
    70b8:	andeq	r2, r1, r2, lsr #26
    70bc:			; <UNDEFINED> instruction: 0x460cb510
    70c0:			; <UNDEFINED> instruction: 0xf7ff4611
    70c4:	ldc	14, cr15, [pc, #780]	; 73d8 <tcgetattr@plt+0x55dc>
    70c8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    70cc:	vcvt.f64.s32	d7, s0
    70d0:	vstr	d21, [r4, #924]	; 0x39c
    70d4:	vadd.f32	s14, s0, s0
    70d8:	vnmul.f64	d0, d0, d5
    70dc:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    70e0:	vstr	d0, [r4, #768]	; 0x300
    70e4:	vldrlt	s0, [r0, #-4]
    70e8:	andeq	r0, r0, r0
    70ec:	smlawbmi	lr, r0, r4, r8
    70f0:	rsbsmi	pc, r0, #0, 8
    70f4:			; <UNDEFINED> instruction: 0xf5b24603
    70f8:			; <UNDEFINED> instruction: 0xf1014f80
    70fc:	push	{r2, sl, fp}
    7100:	svclt	0x00044ff0
    7104:			; <UNDEFINED> instruction: 0xf04f460a
    7108:			; <UNDEFINED> instruction: 0xf1010a64
    710c:			; <UNDEFINED> instruction: 0xf1010901
    7110:			; <UNDEFINED> instruction: 0xf1010802
    7114:			; <UNDEFINED> instruction: 0xf1010e03
    7118:			; <UNDEFINED> instruction: 0xf1010705
    711c:			; <UNDEFINED> instruction: 0xf1010606
    7120:			; <UNDEFINED> instruction: 0xf1010507
    7124:			; <UNDEFINED> instruction: 0xf1010408
    7128:	svclt	0x00080009
    712c:	blge	2c513c <tcgetattr@plt+0x2c3340>
    7130:			; <UNDEFINED> instruction: 0xf5b2d03f
    7134:	svclt	0x00024f20
    7138:			; <UNDEFINED> instruction: 0xf04f460a
    713c:			; <UNDEFINED> instruction: 0xf8020a6c
    7140:	eorsle	sl, r6, sl, lsl #22
    7144:	svcpl	0x0000f5b2
    7148:	strmi	fp, [sl], -r2, lsl #30
    714c:	beq	1903290 <tcgetattr@plt+0x1901494>
    7150:	blge	2c5160 <tcgetattr@plt+0x2c3364>
    7154:			; <UNDEFINED> instruction: 0xf5b2d02d
    7158:	svclt	0x00024fc0
    715c:			; <UNDEFINED> instruction: 0xf04f460a
    7160:			; <UNDEFINED> instruction: 0xf8020a62
    7164:	eorle	sl, r4, sl, lsl #22
    7168:	svcmi	0x0040f5b2
    716c:	strmi	fp, [sl], -r2, lsl #30
    7170:	beq	1d032b4 <tcgetattr@plt+0x1d014b8>
    7174:	blge	2c5184 <tcgetattr@plt+0x2c3388>
    7178:			; <UNDEFINED> instruction: 0xf5b2d01b
    717c:	svclt	0x00025f80
    7180:			; <UNDEFINED> instruction: 0xf04f460a
    7184:			; <UNDEFINED> instruction: 0xf8020a70
    7188:	andsle	sl, r2, sl, lsl #22
    718c:	svcmi	0x0000f5b2
    7190:	strmi	fp, [sl], -r2, lsl #30
    7194:	beq	b832d8 <tcgetattr@plt+0xb814dc>
    7198:	blge	2c51a8 <tcgetattr@plt+0x2c33ac>
    719c:	strmi	sp, [r2], -r9
    71a0:	strtmi	r4, [ip], -r0, lsr #12
    71a4:			; <UNDEFINED> instruction: 0x463e4635
    71a8:	ldrbtmi	r4, [r4], r7, ror #12
    71ac:	strbmi	r4, [r8], r6, asr #13
    71b0:			; <UNDEFINED> instruction: 0xf4134689
    71b4:			; <UNDEFINED> instruction: 0xf0037f80
    71b8:	svclt	0x00140a40
    71bc:	bleq	1cc3300 <tcgetattr@plt+0x1cc1504>
    71c0:	bleq	b83304 <tcgetattr@plt+0xb81508>
    71c4:	svceq	0x0080f013
    71c8:	andlt	pc, r0, r9, lsl #17
    71cc:			; <UNDEFINED> instruction: 0xf04fbf14
    71d0:			; <UNDEFINED> instruction: 0xf04f0977
    71d4:			; <UNDEFINED> instruction: 0xf413092d
    71d8:			; <UNDEFINED> instruction: 0xf8886f00
    71dc:	eorsle	r9, pc, r0
    71e0:	svceq	0x0000f1ba
    71e4:			; <UNDEFINED> instruction: 0xf04fbf14
    71e8:			; <UNDEFINED> instruction: 0xf04f0873
    71ec:			; <UNDEFINED> instruction: 0xf0130853
    71f0:			; <UNDEFINED> instruction: 0xf88e0f20
    71f4:	svclt	0x00148000
    71f8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    71fc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    7200:	svceq	0x0010f013
    7204:	and	pc, r0, ip, lsl #17
    7208:	stceq	0, cr15, [r8], {3}
    720c:			; <UNDEFINED> instruction: 0xf04fbf14
    7210:			; <UNDEFINED> instruction: 0xf04f0e77
    7214:			; <UNDEFINED> instruction: 0xf4130e2d
    7218:			; <UNDEFINED> instruction: 0xf8876f80
    721c:	eorsle	lr, r1, r0
    7220:	svceq	0x0000f1bc
    7224:			; <UNDEFINED> instruction: 0x2773bf14
    7228:			; <UNDEFINED> instruction: 0xf0132753
    722c:	eorsvc	r0, r7, r4, lsl #30
    7230:	uhadd16cs	fp, r2, r4
    7234:			; <UNDEFINED> instruction: 0xf013262d
    7238:	eorvc	r0, lr, r2, lsl #30
    723c:	streq	pc, [r1, #-3]
    7240:	uhadd16cs	fp, r7, r4
    7244:	eorvc	r2, r6, sp, lsr #12
    7248:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    724c:	svclt	0x00142d00
    7250:	cmpcs	r4, #116, 6	; 0xd0000001
    7254:	movwcs	r7, #3
    7258:	andsvc	r4, r3, r8, lsl #12
    725c:	svchi	0x00f0e8bd
    7260:	svceq	0x0000f1ba
    7264:			; <UNDEFINED> instruction: 0xf04fbf14
    7268:			; <UNDEFINED> instruction: 0xf04f0878
    726c:	ldr	r0, [lr, sp, lsr #16]!
    7270:	svclt	0x00142d00
    7274:			; <UNDEFINED> instruction: 0x232d2378
    7278:	movwcs	r7, #3
    727c:	andsvc	r4, r3, r8, lsl #12
    7280:	svchi	0x00f0e8bd
    7284:	svceq	0x0000f1bc
    7288:			; <UNDEFINED> instruction: 0x2778bf14
    728c:	strb	r2, [ip, sp, lsr #14]
    7290:	svcmi	0x00f0e92d
    7294:			; <UNDEFINED> instruction: 0xf04fb097
    7298:	stmib	sp, {r0, sl, fp}^
    729c:	bmi	1f8fec4 <tcgetattr@plt+0x1f8e0c8>
    72a0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    72a4:			; <UNDEFINED> instruction: 0x078258d3
    72a8:			; <UNDEFINED> instruction: 0xf10dbf54
    72ac:			; <UNDEFINED> instruction: 0xf10d082c
    72b0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    72b4:			; <UNDEFINED> instruction: 0xf04f9315
    72b8:	svclt	0x00450300
    72bc:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    72c0:	strbmi	r2, [r6], r0, lsr #6
    72c4:	eorcc	pc, ip, sp, lsl #17
    72c8:			; <UNDEFINED> instruction: 0xf1a3230a
    72cc:			; <UNDEFINED> instruction: 0xf1c30120
    72d0:	blx	b07b58 <tcgetattr@plt+0xb05d5c>
    72d4:	blx	343ae4 <tcgetattr@plt+0x341ce8>
    72d8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    72dc:	andne	lr, r8, #3620864	; 0x374000
    72e0:	vst1.8	{d15-d16}, [r3], ip
    72e4:	svclt	0x000842aa
    72e8:			; <UNDEFINED> instruction: 0xf0c042a1
    72ec:	movwcc	r8, #41099	; 0xa08b
    72f0:	mvnle	r2, r6, asr #22
    72f4:			; <UNDEFINED> instruction: 0xf64c223c
    72f8:			; <UNDEFINED> instruction: 0xf6cc45cd
    72fc:			; <UNDEFINED> instruction: 0xf04f45cc
    7300:			; <UNDEFINED> instruction: 0xf1a231ff
    7304:	blx	fe94978e <tcgetattr@plt+0xfe947992>
    7308:	blx	60718 <tcgetattr@plt+0x5e91c>
    730c:	blx	8631c <tcgetattr@plt+0x84520>
    7310:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    7314:			; <UNDEFINED> instruction: 0x0c09ea4c
    7318:			; <UNDEFINED> instruction: 0xf1c24c61
    731c:	svcls	0x00090920
    7320:			; <UNDEFINED> instruction: 0xf909fa21
    7324:	b	131851c <tcgetattr@plt+0x1316720>
    7328:	stmiaeq	sp!, {r0, r3, sl, fp}^
    732c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    7330:	blx	19757c <tcgetattr@plt+0x195780>
    7334:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    7338:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    733c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    7340:	streq	lr, [r1], #-2598	; 0xfffff5da
    7344:			; <UNDEFINED> instruction: 0xf1ba40d6
    7348:	svclt	0x000c0f42
    734c:			; <UNDEFINED> instruction: 0xf0002100
    7350:	bcc	80775c <tcgetattr@plt+0x805960>
    7354:	streq	lr, [r9], -r6, asr #20
    7358:	vpmax.s8	d15, d2, d23
    735c:	andge	pc, r0, lr, lsl #17
    7360:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    7364:	addhi	pc, r4, r0
    7368:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    736c:			; <UNDEFINED> instruction: 0xf88e2269
    7370:	subcs	r2, r2, #1
    7374:	andcs	pc, r2, lr, lsl #17
    7378:	andvc	r2, sl, r0, lsl #4
    737c:	andeq	lr, r5, #84, 20	; 0x54000
    7380:			; <UNDEFINED> instruction: 0xf1a3d04a
    7384:			; <UNDEFINED> instruction: 0xf1c30114
    7388:	blx	909060 <tcgetattr@plt+0x907264>
    738c:	blx	183b98 <tcgetattr@plt+0x181d9c>
    7390:	blcc	d44fb4 <tcgetattr@plt+0xd431b8>
    7394:	blx	958084 <tcgetattr@plt+0x956288>
    7398:	blx	983fac <tcgetattr@plt+0x9821b0>
    739c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    73a0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    73a4:			; <UNDEFINED> instruction: 0xf04f1d50
    73a8:			; <UNDEFINED> instruction: 0xf1410300
    73ac:	andcs	r0, sl, #0, 2
    73b0:	blx	ff3433ba <tcgetattr@plt+0xff3415be>
    73b4:	movwcs	r2, #522	; 0x20a
    73b8:	strmi	r4, [fp], r2, lsl #13
    73bc:	blx	ff1c33c6 <tcgetattr@plt+0xff1c15ca>
    73c0:	subsle	r4, r8, r3, lsl r3
    73c4:	movweq	lr, #47706	; 0xba5a
    73c8:			; <UNDEFINED> instruction: 0xf7fad026
    73cc:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    73d0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    73d4:	subsle	r2, r7, r0, lsl #20
    73d8:	mulcc	r0, r2, r9
    73dc:	bmi	c75810 <tcgetattr@plt+0xc73a14>
    73e0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    73e4:			; <UNDEFINED> instruction: 0x23204d30
    73e8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    73ec:	ldrmi	r4, [r9], -r0, lsr #12
    73f0:			; <UNDEFINED> instruction: 0xf8cd2201
    73f4:	stmib	sp, {r3, r4, pc}^
    73f8:	strls	sl, [r1], -r4, lsl #22
    73fc:			; <UNDEFINED> instruction: 0xf7fa9500
    7400:	ands	lr, r5, ip, ror #25
    7404:	andeq	pc, sl, #-1073741780	; 0xc000002c
    7408:	svcge	0x0075f47f
    740c:	movtcs	r9, #11784	; 0x2e08
    7410:	andcs	pc, r1, lr, lsl #17
    7414:	andcc	pc, r0, lr, lsl #17
    7418:			; <UNDEFINED> instruction: 0xac0d4a24
    741c:	stmib	sp, {r5, r8, r9, sp}^
    7420:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    7424:	andls	r4, r0, #32, 12	; 0x2000000
    7428:	andcs	r4, r1, #26214400	; 0x1900000
    742c:	ldcl	7, cr15, [r4], {250}	; 0xfa
    7430:			; <UNDEFINED> instruction: 0xf7fa4620
    7434:	bmi	7c1e84 <tcgetattr@plt+0x7c0088>
    7438:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    743c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7440:	subsmi	r9, sl, r5, lsl fp
    7444:	andslt	sp, r7, r6, lsr #2
    7448:	svchi	0x00f0e8bd
    744c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    7450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7454:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    7458:			; <UNDEFINED> instruction: 0xf0002264
    745c:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7460:	svclt	0x00084682
    7464:	strmi	r2, [fp], sl, lsl #16
    7468:	strcc	fp, [r1], -r8, lsl #30
    746c:	ldrb	sp, [r3, sl, lsr #3]
    7470:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    7474:	ldrbmi	lr, [r0], -r0, lsl #15
    7478:	andcs	r4, sl, #93323264	; 0x5900000
    747c:			; <UNDEFINED> instruction: 0xf0002300
    7480:	strmi	pc, [r2], r5, ror #22
    7484:	ldr	r4, [sp, fp, lsl #13]
    7488:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    748c:	bmi	2c1338 <tcgetattr@plt+0x2bf53c>
    7490:			; <UNDEFINED> instruction: 0xe7a6447a
    7494:	b	1b45484 <tcgetattr@plt+0x1b43688>
    7498:	andeq	r2, r1, sl, lsl #22
    749c:	andeq	r0, r0, r8, lsr #4
    74a0:	andeq	r1, r0, r0, lsr #30
    74a4:	ldrdeq	r0, [r0], -r4
    74a8:	andeq	r1, r0, r2, ror #28
    74ac:	andeq	r1, r0, r6, lsr lr
    74b0:	andeq	r2, r1, r2, ror r9
    74b4:	andeq	r0, r0, sl, lsr #26
    74b8:	andeq	r0, r0, r4, lsr #26
    74bc:	suble	r2, r5, r0, lsl #16
    74c0:	mvnsmi	lr, #737280	; 0xb4000
    74c4:			; <UNDEFINED> instruction: 0xf9904698
    74c8:	orrlt	r3, r3, #0
    74cc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    74d0:	ldrmi	r4, [r7], -r9, lsl #13
    74d4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    74d8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    74dc:	svceq	0x0000f1b8
    74e0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    74e4:			; <UNDEFINED> instruction: 0x4605bb1c
    74e8:	strtmi	r2, [lr], -ip, lsr #22
    74ec:	svccs	0x0001f915
    74f0:	bllt	bb558 <tcgetattr@plt+0xb975c>
    74f4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    74f8:	bne	c7bd64 <tcgetattr@plt+0xc79f68>
    74fc:	mcrrne	7, 12, r4, r3, cr0
    7500:			; <UNDEFINED> instruction: 0xf849d015
    7504:	strcc	r0, [r1], #-36	; 0xffffffdc
    7508:	mulcc	r0, r6, r9
    750c:			; <UNDEFINED> instruction: 0xf995b1bb
    7510:			; <UNDEFINED> instruction: 0xb1a33000
    7514:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    7518:	strtmi	r2, [r8], -ip, lsr #22
    751c:			; <UNDEFINED> instruction: 0xf915462e
    7520:	mvnle	r2, r1, lsl #30
    7524:	svclt	0x00082a00
    7528:	adcsmi	r4, r0, #48234496	; 0x2e00000
    752c:			; <UNDEFINED> instruction: 0xf04fd3e5
    7530:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7534:	adcmi	r8, r7, #248, 6	; 0xe0000003
    7538:	ldrmi	sp, [r3], -r4, lsl #18
    753c:			; <UNDEFINED> instruction: 0x4620e7d4
    7540:	mvnshi	lr, #12386304	; 0xbd0000
    7544:	andeq	pc, r1, pc, rrx
    7548:	mvnshi	lr, #12386304	; 0xbd0000
    754c:	rscscc	pc, pc, pc, asr #32
    7550:	svclt	0x00004770
    7554:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    7558:			; <UNDEFINED> instruction: 0xf990461c
    755c:	blx	fed5b564 <tcgetattr@plt+0xfed59768>
    7560:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    7564:	svclt	0x00082c00
    7568:	ldmiblt	r3, {r0, r8, r9, sp}
    756c:	addsmi	r6, r6, #2490368	; 0x260000
    7570:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    7574:	eorvs	fp, r3, r1, lsl pc
    7578:	bl	53584 <tcgetattr@plt+0x51788>
    757c:	blne	fe487b9c <tcgetattr@plt+0xfe485da0>
    7580:			; <UNDEFINED> instruction: 0xf7ff9b04
    7584:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7588:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    758c:	eorvs	r4, r3, r3, lsl #8
    7590:			; <UNDEFINED> instruction: 0xf04fbd70
    7594:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    7598:	rscscc	pc, pc, pc, asr #32
    759c:	svclt	0x00004770
    75a0:	mvnsmi	lr, #737280	; 0xb4000
    75a4:			; <UNDEFINED> instruction: 0xf381fab1
    75a8:	bcs	9b1c <tcgetattr@plt+0x7d20>
    75ac:	movwcs	fp, #7944	; 0x1f08
    75b0:	svclt	0x00082800
    75b4:	blcs	101c0 <tcgetattr@plt+0xe3c4>
    75b8:			; <UNDEFINED> instruction: 0xf990d13d
    75bc:	strmi	r3, [r0], r0
    75c0:	pkhbtmi	r4, r9, r6, lsl #12
    75c4:	strcs	r4, [r1, -r4, lsl #12]
    75c8:			; <UNDEFINED> instruction: 0x4625b31b
    75cc:			; <UNDEFINED> instruction: 0xf1042b2c
    75d0:	strbmi	r0, [r0], -r1, lsl #8
    75d4:	mulcs	r0, r4, r9
    75d8:	eorle	r4, r1, r0, lsr #13
    75dc:	strtmi	fp, [r5], -r2, ror #19
    75e0:	bl	fe958088 <tcgetattr@plt+0xfe95628c>
    75e4:	eorle	r0, r2, #0, 2
    75e8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    75ec:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    75f0:	rsceq	lr, r0, #323584	; 0x4f000
    75f4:	vpmax.u8	d15, d3, d7
    75f8:			; <UNDEFINED> instruction: 0xf819db0c
    75fc:	movwmi	r1, #45058	; 0xb002
    7600:	andcc	pc, r2, r9, lsl #16
    7604:	mulcc	r0, r5, r9
    7608:			; <UNDEFINED> instruction: 0xf994b11b
    760c:	blcs	13614 <tcgetattr@plt+0x11818>
    7610:	ldrdcs	sp, [r0], -fp
    7614:	mvnshi	lr, #12386304	; 0xbd0000
    7618:	ldrmi	r1, [r3], -ip, ror #24
    761c:	ldrb	r4, [r4, r0, lsl #13]
    7620:	svclt	0x00082a00
    7624:	adcmi	r4, r8, #38797312	; 0x2500000
    7628:	smlatbeq	r0, r5, fp, lr
    762c:			; <UNDEFINED> instruction: 0xf04fd3dc
    7630:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7634:			; <UNDEFINED> instruction: 0xf06f83f8
    7638:			; <UNDEFINED> instruction: 0xe7eb0015
    763c:			; <UNDEFINED> instruction: 0xf381fab1
    7640:	bcs	9bb4 <tcgetattr@plt+0x7db8>
    7644:	movwcs	fp, #7944	; 0x1f08
    7648:	svclt	0x00082800
    764c:	bllt	ff0d0258 <tcgetattr@plt+0xff0ce45c>
    7650:	mvnsmi	lr, sp, lsr #18
    7654:			; <UNDEFINED> instruction: 0xf9904606
    7658:	ldrmi	r3, [r7], -r0
    765c:	strmi	r4, [r4], -r8, lsl #13
    7660:	strtmi	fp, [r5], -fp, ror #3
    7664:			; <UNDEFINED> instruction: 0xf1042b2c
    7668:	ldrtmi	r0, [r0], -r1, lsl #8
    766c:	mulcs	r0, r4, r9
    7670:	andsle	r4, fp, r6, lsr #12
    7674:			; <UNDEFINED> instruction: 0x4625b9b2
    7678:	bl	fe958120 <tcgetattr@plt+0xfe956324>
    767c:	andsle	r0, ip, #0, 2
    7680:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    7684:			; <UNDEFINED> instruction: 0xf8d8db0c
    7688:	tstmi	r8, #0
    768c:	andeq	pc, r0, r8, asr #17
    7690:	mulcc	r0, r5, r9
    7694:			; <UNDEFINED> instruction: 0xf994b11b
    7698:	blcs	136a0 <tcgetattr@plt+0x118a4>
    769c:	andcs	sp, r0, r1, ror #3
    76a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    76a4:	ldrmi	r1, [r3], -ip, ror #24
    76a8:	ldrb	r4, [sl, r6, lsl #12]
    76ac:	svclt	0x00082a00
    76b0:	adcmi	r4, r8, #38797312	; 0x2500000
    76b4:	smlatbeq	r0, r5, fp, lr
    76b8:			; <UNDEFINED> instruction: 0xf04fd3e2
    76bc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    76c0:			; <UNDEFINED> instruction: 0xf06f81f0
    76c4:			; <UNDEFINED> instruction: 0x47700015
    76c8:	mvnsmi	lr, #737280	; 0xb4000
    76cc:	bmi	f58f28 <tcgetattr@plt+0xf5712c>
    76d0:	blmi	f58f50 <tcgetattr@plt+0xf57154>
    76d4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    76d8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    76dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    76e0:			; <UNDEFINED> instruction: 0xf04f9303
    76e4:			; <UNDEFINED> instruction: 0xf8cd0300
    76e8:	tstlt	r8, #8
    76ec:	strmi	r6, [r4], -lr
    76f0:	strmi	r6, [r8], lr, lsr #32
    76f4:	b	1b456e4 <tcgetattr@plt+0x1b438e8>
    76f8:	andls	pc, r0, r0, asr #17
    76fc:			; <UNDEFINED> instruction: 0xf9944607
    7700:	blcs	e93708 <tcgetattr@plt+0xe9190c>
    7704:	stmdbge	r2, {r1, r5, ip, lr, pc}
    7708:	strtmi	r2, [r0], -sl, lsl #4
    770c:			; <UNDEFINED> instruction: 0xf7fa9101
    7710:			; <UNDEFINED> instruction: 0xf8c8e88a
    7714:	eorvs	r0, r8, r0
    7718:	bllt	1a21800 <tcgetattr@plt+0x1a1fa04>
    771c:	blcs	2e32c <tcgetattr@plt+0x2c530>
    7720:	adcmi	fp, r3, #24, 30	; 0x60
    7724:			; <UNDEFINED> instruction: 0xf993d028
    7728:	stmdbls	r1, {sp}
    772c:	eorle	r2, r6, sl, lsr sl
    7730:	eorle	r2, r9, sp, lsr #20
    7734:	bmi	94f73c <tcgetattr@plt+0x94d940>
    7738:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    773c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7740:	subsmi	r9, sl, r3, lsl #22
    7744:	andlt	sp, r5, fp, lsr r1
    7748:	mvnshi	lr, #12386304	; 0xbd0000
    774c:	stmdbge	r2, {r0, sl, ip, sp}
    7750:	strtmi	r2, [r0], -sl, lsl #4
    7754:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7758:	ldmdavs	fp!, {r3, r5, sp, lr}
    775c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    7760:			; <UNDEFINED> instruction: 0xf990b150
    7764:	blne	1376c <tcgetattr@plt+0x11970>
    7768:			; <UNDEFINED> instruction: 0xf080fab0
    776c:	blcs	9c74 <tcgetattr@plt+0x7e78>
    7770:	andcs	fp, r1, r8, lsl pc
    7774:	sbcsle	r2, sp, r0, lsl #16
    7778:	rscscc	pc, pc, pc, asr #32
    777c:			; <UNDEFINED> instruction: 0xf993e7db
    7780:	stmdblt	sl, {r0, sp}
    7784:	ldrb	r6, [r6, lr, lsr #32]
    7788:	andcs	r1, sl, #92, 24	; 0x5c00
    778c:	eorsvs	r2, fp, r0, lsl #6
    7790:	movwls	r4, #9760	; 0x2620
    7794:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7798:	ldmdavs	fp!, {r3, r5, sp, lr}
    779c:	mvnle	r2, r0, lsl #22
    77a0:	blcs	2e3b0 <tcgetattr@plt+0x2c5b4>
    77a4:			; <UNDEFINED> instruction: 0xf993d0e8
    77a8:	blne	6cf7b0 <tcgetattr@plt+0x6cd9b4>
    77ac:			; <UNDEFINED> instruction: 0xf383fab3
    77b0:	bcs	9d24 <tcgetattr@plt+0x7f28>
    77b4:	movwcs	fp, #7960	; 0x1f18
    77b8:	adcsle	r2, fp, r0, lsl #22
    77bc:			; <UNDEFINED> instruction: 0xf7fae7dc
    77c0:	svclt	0x0000e8d8
    77c4:	ldrdeq	r2, [r1], -r6
    77c8:	andeq	r0, r0, r8, lsr #4
    77cc:	andeq	r2, r1, r2, ror r6
    77d0:	mvnsmi	lr, #737280	; 0xb4000
    77d4:	stcmi	14, cr1, [sl], #-12
    77d8:	bmi	ab39f4 <tcgetattr@plt+0xab1bf8>
    77dc:	movwcs	fp, #7960	; 0x1f18
    77e0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    77e4:	movwcs	fp, #3848	; 0xf08
    77e8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    77ec:			; <UNDEFINED> instruction: 0xf04f9203
    77f0:	blcs	7ff8 <tcgetattr@plt+0x61fc>
    77f4:	svcge	0x0001d03f
    77f8:	strmi	sl, [sp], -r2, lsl #28
    77fc:	blx	fed7f850 <tcgetattr@plt+0xfed7da54>
    7800:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    7804:	svclt	0x00082c00
    7808:	strbmi	r2, [r1, #769]	; 0x301
    780c:			; <UNDEFINED> instruction: 0xf043bf18
    7810:	bllt	8c841c <tcgetattr@plt+0x8c6620>
    7814:	strtmi	r4, [r9], -sl, asr #12
    7818:			; <UNDEFINED> instruction: 0xf7fa4620
    781c:	ldmiblt	r0!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    7820:	andeq	lr, r9, r4, lsl #22
    7824:	ldrtmi	r4, [r9], -r5, asr #8
    7828:	mrc2	7, 2, pc, cr14, cr14, {7}
    782c:			; <UNDEFINED> instruction: 0x46044631
    7830:			; <UNDEFINED> instruction: 0xf7fe4628
    7834:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    7838:	bl	66d844 <tcgetattr@plt+0x66ba48>
    783c:	strmi	r0, [r5], -r8, lsl #6
    7840:	blcs	7b874 <tcgetattr@plt+0x79a78>
    7844:			; <UNDEFINED> instruction: 0xb11cd1db
    7848:	mulcc	r0, r4, r9
    784c:	andle	r2, r4, pc, lsr #22
    7850:			; <UNDEFINED> instruction: 0xf995b12d
    7854:	blcs	bd385c <tcgetattr@plt+0xbd1a60>
    7858:	ldrdcs	sp, [r1], -r1
    785c:	andcs	lr, r0, r0
    7860:	blmi	21a08c <tcgetattr@plt+0x218290>
    7864:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7868:	blls	e18d8 <tcgetattr@plt+0xdfadc>
    786c:	qaddle	r4, sl, r4
    7870:	pop	{r0, r2, ip, sp, pc}
    7874:			; <UNDEFINED> instruction: 0x461883f0
    7878:			; <UNDEFINED> instruction: 0xf7fae7f2
    787c:	svclt	0x0000e87a
    7880:	andeq	r2, r1, ip, asr #11
    7884:	andeq	r0, r0, r8, lsr #4
    7888:	andeq	r2, r1, r8, asr #10
    788c:	mvnsmi	lr, #737280	; 0xb4000
    7890:	movweq	lr, #6736	; 0x1a50
    7894:	strmi	sp, [ip], -r5, lsr #32
    7898:			; <UNDEFINED> instruction: 0x46054616
    789c:	cmnlt	r1, #56, 6	; 0xe0000000
    78a0:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78a4:	addsmi	r4, lr, #201326595	; 0xc000003
    78a8:	svclt	0x00884607
    78ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    78b0:	bl	1bd908 <tcgetattr@plt+0x1bbb0c>
    78b4:			; <UNDEFINED> instruction: 0xf1090900
    78b8:			; <UNDEFINED> instruction: 0xf7fa0001
    78bc:			; <UNDEFINED> instruction: 0x4680e8f8
    78c0:	strtmi	fp, [r9], -r0, ror #2
    78c4:			; <UNDEFINED> instruction: 0xf7fa463a
    78c8:	bl	241928 <tcgetattr@plt+0x23fb2c>
    78cc:	ldrtmi	r0, [r2], -r7
    78d0:			; <UNDEFINED> instruction: 0xf7fa4621
    78d4:	movwcs	lr, #2064	; 0x810
    78d8:	andcc	pc, r9, r8, lsl #16
    78dc:	pop	{r6, r9, sl, lr}
    78e0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    78e4:	mvnsmi	lr, #12386304	; 0xbd0000
    78e8:			; <UNDEFINED> instruction: 0xf7fa4478
    78ec:			; <UNDEFINED> instruction: 0x4620b833
    78f0:	pop	{r0, r4, r9, sl, lr}
    78f4:			; <UNDEFINED> instruction: 0xf7f943f8
    78f8:	pop	{r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    78fc:			; <UNDEFINED> instruction: 0xf7fa43f8
    7900:	svclt	0x0000b829
    7904:	muleq	r0, r0, r6
    7908:			; <UNDEFINED> instruction: 0x460ab538
    790c:	strmi	r4, [ip], -r5, lsl #12
    7910:			; <UNDEFINED> instruction: 0x4608b119
    7914:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7918:	strtmi	r4, [r1], -r2, lsl #12
    791c:	pop	{r3, r5, r9, sl, lr}
    7920:			; <UNDEFINED> instruction: 0xf7ff4038
    7924:	svclt	0x0000bfb3
    7928:	tstcs	r1, lr, lsl #8
    792c:	addlt	fp, r5, r0, lsl r5
    7930:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7934:			; <UNDEFINED> instruction: 0xf8dfab07
    7938:	strmi	ip, [r4], -r0, rrx
    793c:			; <UNDEFINED> instruction: 0xf85344fe
    7940:	stmdage	r2, {r2, r8, r9, fp, sp}
    7944:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7948:	ldrdgt	pc, [r0], -ip
    794c:	andgt	pc, ip, sp, asr #17
    7950:	stceq	0, cr15, [r0], {79}	; 0x4f
    7954:			; <UNDEFINED> instruction: 0xf7fa9301
    7958:			; <UNDEFINED> instruction: 0x1e02e950
    795c:	strcs	fp, [r0], #-4024	; 0xfffff048
    7960:	strtmi	sp, [r0], -r7, lsl #22
    7964:			; <UNDEFINED> instruction: 0xf7ff9902
    7968:			; <UNDEFINED> instruction: 0x4604ff91
    796c:			; <UNDEFINED> instruction: 0xf7f99802
    7970:	bmi	2c37e8 <tcgetattr@plt+0x2c19ec>
    7974:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    7978:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    797c:	subsmi	r9, sl, r3, lsl #22
    7980:	strtmi	sp, [r0], -r5, lsl #2
    7984:	pop	{r0, r2, ip, sp, pc}
    7988:	andlt	r4, r3, r0, lsl r0
    798c:			; <UNDEFINED> instruction: 0xf7f94770
    7990:	svclt	0x0000eff0
    7994:	andeq	r2, r1, r0, ror r4
    7998:	andeq	r0, r0, r8, lsr #4
    799c:	andeq	r2, r1, r6, lsr r4
    79a0:	mvnsmi	lr, #737280	; 0xb4000
    79a4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    79a8:	bmi	d59414 <tcgetattr@plt+0xd57618>
    79ac:	blmi	d73bc0 <tcgetattr@plt+0xd71dc4>
    79b0:			; <UNDEFINED> instruction: 0xf996447a
    79b4:	ldmpl	r3, {lr}^
    79b8:	movwls	r6, #6171	; 0x181b
    79bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    79c0:	eorsle	r2, r4, r0, lsl #24
    79c4:	strmi	r4, [r8], r5, lsl #12
    79c8:			; <UNDEFINED> instruction: 0x46394630
    79cc:	b	2c59bc <tcgetattr@plt+0x2c3bc0>
    79d0:			; <UNDEFINED> instruction: 0x56361834
    79d4:	suble	r2, ip, r0, lsl #28
    79d8:	svceq	0x0000f1b9
    79dc:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    79e0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    79e4:	stmia	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79e8:	eorsle	r2, r5, r0, lsl #16
    79ec:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    79f0:	movwcs	r4, #1641	; 0x669
    79f4:	andvs	pc, r0, sp, lsl #17
    79f8:			; <UNDEFINED> instruction: 0xf88d4648
    79fc:			; <UNDEFINED> instruction: 0xf7fe3001
    7a00:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    7a04:	andeq	pc, r0, r8, asr #17
    7a08:	mulcc	r1, r3, r9
    7a0c:	svclt	0x00181af6
    7a10:	blcs	1121c <tcgetattr@plt+0xf420>
    7a14:	strcs	fp, [r1], -r8, lsl #30
    7a18:	andcc	fp, r2, lr, asr fp
    7a1c:	strtpl	r1, [r1], -r6, lsr #16
    7a20:			; <UNDEFINED> instruction: 0x4638b119
    7a24:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a28:			; <UNDEFINED> instruction: 0x464cb318
    7a2c:	bmi	5dfaec <tcgetattr@plt+0x5ddcf0>
    7a30:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a38:	subsmi	r9, sl, r1, lsl #22
    7a3c:			; <UNDEFINED> instruction: 0x4620d11e
    7a40:	pop	{r0, r1, ip, sp, pc}
    7a44:			; <UNDEFINED> instruction: 0x463983f0
    7a48:			; <UNDEFINED> instruction: 0xf7f94620
    7a4c:			; <UNDEFINED> instruction: 0xf8c8eefe
    7a50:	strtmi	r0, [r0], #-0
    7a54:	strb	r6, [sl, r8, lsr #32]!
    7a58:			; <UNDEFINED> instruction: 0x46204639
    7a5c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7a60:	andeq	pc, r0, r8, asr #17
    7a64:	strtpl	r1, [r1], -r6, lsr #16
    7a68:			; <UNDEFINED> instruction: 0x4638b131
    7a6c:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a70:	eorvs	fp, ip, r0, lsl r9
    7a74:	ldrb	r2, [sl, r0, lsl #8]
    7a78:	ldrb	r6, [r8, lr, lsr #32]
    7a7c:	svc	0x0078f7f9
    7a80:	strdeq	r2, [r1], -ip
    7a84:	andeq	r0, r0, r8, lsr #4
    7a88:	andeq	r1, r0, lr, ror r8
    7a8c:	andeq	r2, r1, sl, ror r3
    7a90:			; <UNDEFINED> instruction: 0x4604b510
    7a94:	stmdacs	sl, {r0, sp, lr, pc}
    7a98:	strtmi	sp, [r0], -r6
    7a9c:	stmia	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7aa0:	mvnsle	r1, r3, asr #24
    7aa4:	ldclt	0, cr2, [r0, #-4]
    7aa8:	ldclt	0, cr2, [r0, #-0]
    7aac:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7ab0:	svclt	0x00be2900
    7ab4:			; <UNDEFINED> instruction: 0xf04f2000
    7ab8:	and	r4, r6, r0, lsl #2
    7abc:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7ac0:			; <UNDEFINED> instruction: 0xf06fbf1c
    7ac4:			; <UNDEFINED> instruction: 0xf04f4100
    7ac8:			; <UNDEFINED> instruction: 0xf00030ff
    7acc:			; <UNDEFINED> instruction: 0xf1adb857
    7ad0:	stmdb	sp!, {r3, sl, fp}^
    7ad4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    7ad8:	blcs	3e704 <tcgetattr@plt+0x3c908>
    7adc:			; <UNDEFINED> instruction: 0xf000db1a
    7ae0:			; <UNDEFINED> instruction: 0xf8ddf853
    7ae4:	ldmib	sp, {r2, sp, lr, pc}^
    7ae8:	andlt	r2, r4, r2, lsl #6
    7aec:	submi	r4, r0, #112, 14	; 0x1c00000
    7af0:	cmpeq	r1, r1, ror #22
    7af4:	blle	6d26fc <tcgetattr@plt+0x6d0900>
    7af8:			; <UNDEFINED> instruction: 0xf846f000
    7afc:	ldrd	pc, [r4], -sp
    7b00:	movwcs	lr, #10717	; 0x29dd
    7b04:	submi	fp, r0, #4
    7b08:	cmpeq	r1, r1, ror #22
    7b0c:	bl	18d845c <tcgetattr@plt+0x18d6660>
    7b10:	ldrbmi	r0, [r0, -r3, asr #6]!
    7b14:	bl	18d8464 <tcgetattr@plt+0x18d6668>
    7b18:			; <UNDEFINED> instruction: 0xf0000343
    7b1c:			; <UNDEFINED> instruction: 0xf8ddf835
    7b20:	ldmib	sp, {r2, sp, lr, pc}^
    7b24:	andlt	r2, r4, r2, lsl #6
    7b28:	bl	1858430 <tcgetattr@plt+0x1856634>
    7b2c:	ldrbmi	r0, [r0, -r1, asr #2]!
    7b30:	bl	18d8480 <tcgetattr@plt+0x18d6684>
    7b34:			; <UNDEFINED> instruction: 0xf0000343
    7b38:			; <UNDEFINED> instruction: 0xf8ddf827
    7b3c:	ldmib	sp, {r2, sp, lr, pc}^
    7b40:	andlt	r2, r4, r2, lsl #6
    7b44:	bl	18d8494 <tcgetattr@plt+0x18d6698>
    7b48:	ldrbmi	r0, [r0, -r3, asr #6]!
    7b4c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    7b50:	svclt	0x00082900
    7b54:	svclt	0x001c2800
    7b58:	mvnscc	pc, pc, asr #32
    7b5c:	rscscc	pc, pc, pc, asr #32
    7b60:	stmdalt	ip, {ip, sp, lr, pc}
    7b64:	stfeqd	f7, [r8], {173}	; 0xad
    7b68:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    7b6c:			; <UNDEFINED> instruction: 0xf80cf000
    7b70:	ldrd	pc, [r4], -sp
    7b74:	movwcs	lr, #10717	; 0x29dd
    7b78:	ldrbmi	fp, [r0, -r4]!
    7b7c:			; <UNDEFINED> instruction: 0xf04fb502
    7b80:			; <UNDEFINED> instruction: 0xf7f90008
    7b84:	stclt	14, cr14, [r2, #-176]	; 0xffffff50
    7b88:	svclt	0x00084299
    7b8c:	push	{r4, r7, r9, lr}
    7b90:			; <UNDEFINED> instruction: 0x46044ff0
    7b94:	andcs	fp, r0, r8, lsr pc
    7b98:			; <UNDEFINED> instruction: 0xf8dd460d
    7b9c:	svclt	0x0038c024
    7ba0:	cmnle	fp, #1048576	; 0x100000
    7ba4:			; <UNDEFINED> instruction: 0x46994690
    7ba8:			; <UNDEFINED> instruction: 0xf283fab3
    7bac:	rsbsle	r2, r0, r0, lsl #22
    7bb0:			; <UNDEFINED> instruction: 0xf385fab5
    7bb4:	rsble	r2, r8, r0, lsl #26
    7bb8:			; <UNDEFINED> instruction: 0xf1a21ad2
    7bbc:	blx	24b444 <tcgetattr@plt+0x249648>
    7bc0:	blx	2467d0 <tcgetattr@plt+0x2449d4>
    7bc4:			; <UNDEFINED> instruction: 0xf1c2f30e
    7bc8:	b	12c9850 <tcgetattr@plt+0x12c7a54>
    7bcc:	blx	a0a7e0 <tcgetattr@plt+0xa089e4>
    7bd0:	b	13047f4 <tcgetattr@plt+0x13029f8>
    7bd4:	blx	20a7e8 <tcgetattr@plt+0x2089ec>
    7bd8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    7bdc:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7be0:	andcs	fp, r0, ip, lsr pc
    7be4:	movwle	r4, #42497	; 0xa601
    7be8:	bl	fed0fbf4 <tcgetattr@plt+0xfed0ddf8>
    7bec:	blx	8c1c <tcgetattr@plt+0x6e20>
    7bf0:	blx	844030 <tcgetattr@plt+0x842234>
    7bf4:	bl	1984818 <tcgetattr@plt+0x1982a1c>
    7bf8:	tstmi	r9, #46137344	; 0x2c00000
    7bfc:	bcs	17e44 <tcgetattr@plt+0x16048>
    7c00:	b	13fbcf8 <tcgetattr@plt+0x13f9efc>
    7c04:	b	13c9d74 <tcgetattr@plt+0x13c7f78>
    7c08:	b	120a17c <tcgetattr@plt+0x1208380>
    7c0c:	ldrmi	r7, [r6], -fp, asr #17
    7c10:	bl	fed3fc44 <tcgetattr@plt+0xfed3de48>
    7c14:	bl	194883c <tcgetattr@plt+0x1946a40>
    7c18:	ldmne	fp, {r0, r3, r9, fp}^
    7c1c:	beq	2c294c <tcgetattr@plt+0x2c0b50>
    7c20:			; <UNDEFINED> instruction: 0xf14a1c5c
    7c24:	cfsh32cc	mvfx0, mvfx1, #0
    7c28:	strbmi	sp, [sp, #-7]
    7c2c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7c30:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    7c34:	adfccsz	f4, f1, #5.0
    7c38:	blx	17c41c <tcgetattr@plt+0x17a620>
    7c3c:	blx	945860 <tcgetattr@plt+0x943a64>
    7c40:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    7c44:	vseleq.f32	s30, s28, s11
    7c48:	blx	94e050 <tcgetattr@plt+0x94c254>
    7c4c:	b	1105c5c <tcgetattr@plt+0x1103e60>
    7c50:			; <UNDEFINED> instruction: 0xf1a2040e
    7c54:			; <UNDEFINED> instruction: 0xf1c20720
    7c58:	blx	2094e0 <tcgetattr@plt+0x2076e4>
    7c5c:	blx	14486c <tcgetattr@plt+0x142a70>
    7c60:	blx	145884 <tcgetattr@plt+0x143a88>
    7c64:	b	1104474 <tcgetattr@plt+0x1102678>
    7c68:	blx	90888c <tcgetattr@plt+0x906a90>
    7c6c:	bl	118548c <tcgetattr@plt+0x1183690>
    7c70:	teqmi	r3, #1073741824	; 0x40000000
    7c74:	strbmi	r1, [r5], -r0, lsl #21
    7c78:	tsteq	r3, r1, ror #22
    7c7c:	svceq	0x0000f1bc
    7c80:	stmib	ip, {r0, ip, lr, pc}^
    7c84:	pop	{r8, sl, lr}
    7c88:	blx	fed2bc50 <tcgetattr@plt+0xfed29e54>
    7c8c:	msrcc	CPSR_, #132, 6	; 0x10000002
    7c90:	blx	fee41ae0 <tcgetattr@plt+0xfee3fce4>
    7c94:	blx	fed846bc <tcgetattr@plt+0xfed828c0>
    7c98:	eorcc	pc, r0, #335544322	; 0x14000002
    7c9c:	orrle	r2, fp, r0, lsl #26
    7ca0:	svclt	0x0000e7f3
    7ca4:	mvnsmi	lr, #737280	; 0xb4000
    7ca8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7cac:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    7cb0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7cb4:	ldcl	7, cr15, [r6, #-996]!	; 0xfffffc1c
    7cb8:	blne	1d98eb4 <tcgetattr@plt+0x1d970b8>
    7cbc:	strhle	r1, [sl], -r6
    7cc0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7cc4:	svccc	0x0004f855
    7cc8:	strbmi	r3, [sl], -r1, lsl #8
    7ccc:	ldrtmi	r4, [r8], -r1, asr #12
    7cd0:	adcmi	r4, r6, #152, 14	; 0x2600000
    7cd4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7cd8:	svclt	0x000083f8
    7cdc:	strdeq	r1, [r1], -lr
    7ce0:	strdeq	r1, [r1], -r4
    7ce4:	svclt	0x00004770
    7ce8:	tstcs	r0, r2, lsl #22
    7cec:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7cf0:	svclt	0x007af7f9
    7cf4:	andeq	r2, r1, r4, lsl r3

Disassembly of section .fini:

00007cf8 <.fini>:
    7cf8:	push	{r3, lr}
    7cfc:	pop	{r3, pc}
