Simulator report for Lab4
Tue Oct 13 10:54:15 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 us       ;
; Simulation Netlist Size     ; 83 nodes     ;
; Simulation Coverage         ;      36.90 % ;
; Total Number of Transitions ; 1216         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Lab4.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------+
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      36.90 % ;
; Total nodes checked                                 ; 83           ;
; Total output ports checked                          ; 84           ;
; Total output ports with complete 1/0-value coverage ; 31           ;
; Total output ports with no 1/0-value coverage       ; 39           ;
; Total output ports with no 1-value coverage         ; 51           ;
; Total output ports with no 0-value coverage         ; 41           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                          ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |ROM|data[4]                                                                                            ; |ROM|data[4]                                                                                              ; pin_out          ;
; |ROM|data[0]                                                                                            ; |ROM|data[0]                                                                                              ; pin_out          ;
; |ROM|inst6                                                                                              ; |ROM|inst6                                                                                                ; regout           ;
; |ROM|inst6~0                                                                                            ; |ROM|inst6~0                                                                                              ; out0             ;
; |ROM|control[2]                                                                                         ; |ROM|control[2]                                                                                           ; out              ;
; |ROM|control[1]                                                                                         ; |ROM|control[1]                                                                                           ; out              ;
; |ROM|control[0]                                                                                         ; |ROM|control[0]                                                                                           ; out              ;
; |ROM|inst4                                                                                              ; |ROM|inst4                                                                                                ; out0             ;
; |ROM|address[4]                                                                                         ; |ROM|address[4]                                                                                           ; out              ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a0          ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[0]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a1          ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[1]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a2          ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[2]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a4          ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[4]                  ; portadataout0    ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita0    ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita0      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita0    ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita1    ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita1      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita1    ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2    ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[1]  ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[1]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[0]  ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[0]               ; regout           ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0 ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]   ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]          ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]            ; out0             ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0             ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2             ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3             ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5             ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7             ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17              ; out0             ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |ROM|data[8]                                                                                           ; |ROM|data[8]                                                                                              ; pin_out          ;
; |ROM|data[7]                                                                                           ; |ROM|data[7]                                                                                              ; pin_out          ;
; |ROM|data[6]                                                                                           ; |ROM|data[6]                                                                                              ; pin_out          ;
; |ROM|data[5]                                                                                           ; |ROM|data[5]                                                                                              ; pin_out          ;
; |ROM|data[3]                                                                                           ; |ROM|data[3]                                                                                              ; pin_out          ;
; |ROM|data[2]                                                                                           ; |ROM|data[2]                                                                                              ; pin_out          ;
; |ROM|address[5]                                                                                        ; |ROM|address[5]                                                                                           ; out              ;
; |ROM|address[3]                                                                                        ; |ROM|address[3]                                                                                           ; out              ;
; |ROM|address[2]                                                                                        ; |ROM|address[2]                                                                                           ; out              ;
; |ROM|address[1]                                                                                        ; |ROM|address[1]                                                                                           ; out              ;
; |ROM|address[0]                                                                                        ; |ROM|address[0]                                                                                           ; out              ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a3         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[3]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a5         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[5]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a6         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[6]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a7         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[7]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a8         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[8]                  ; portadataout0    ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita5   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita5      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[5] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[5]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[4] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[4]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[3] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[3]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[2] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[2]               ; regout           ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]         ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]            ; out0             ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]         ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]            ; out0             ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22              ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |ROM|data[1]                                                                                           ; |ROM|data[1]                                                                                              ; pin_out          ;
; |ROM|address[5]                                                                                        ; |ROM|address[5]                                                                                           ; out              ;
; |ROM|address[3]                                                                                        ; |ROM|address[3]                                                                                           ; out              ;
; |ROM|address[2]                                                                                        ; |ROM|address[2]                                                                                           ; out              ;
; |ROM|address[1]                                                                                        ; |ROM|address[1]                                                                                           ; out              ;
; |ROM|address[0]                                                                                        ; |ROM|address[0]                                                                                           ; out              ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a3         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[3]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a5         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[5]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a6         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[6]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a7         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[7]                  ; portadataout0    ;
; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|ram_block1a8         ; |ROM|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_7g71:auto_generated|q_a[8]                  ; portadataout0    ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita5   ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_comb_bita5      ; sumout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[5] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[5]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[4] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[4]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[3] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[3]               ; regout           ;
; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|counter_reg_bit1a[2] ; |ROM|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_vnj:auto_generated|safe_q[2]               ; regout           ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]         ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]            ; out0             ;
; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]         ; |ROM|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]            ; out0             ;
; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |ROM|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9               ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21              ; out0             ;
; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |ROM|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22              ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 13 10:54:14 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "C:/altera/91sp2/quartus/SiFO/Lab4/Lab4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Lab4.vwf called Lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register "|ROM|inst6"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      36.90 %
Info: Number of transitions in simulation is 1216
Info: Vector file Lab4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 149 megabytes
    Info: Processing ended: Tue Oct 13 10:54:15 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


