#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa4d9600040 .scope module, "pc_unit_test" "pc_unit_test" 2 7;
 .timescale -9 -9;
v0x7fa4d9610f90_0 .var "clk", 0 0;
v0x7fa4d9611050_0 .var "d_r_i", 0 0;
v0x7fa4d96110e0_0 .var "en", 0 0;
v0x7fa4d9611190_0 .net "is_aligned", 0 0, L_0x7fa4d96117d0;  1 drivers
v0x7fa4d9611240_0 .var "ld", 31 0;
v0x7fa4d9611310_0 .var "ld_ct", 0 0;
v0x7fa4d96113a0_0 .net "pc_m", 31 0, v0x7fa4d9610dc0_0;  1 drivers
v0x7fa4d9611450_0 .var "rst", 0 0;
S_0x7fa4d96001b0 .scope module, "p" "pc_unit" 2 21, 3 13 0, S_0x7fa4d9600040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "en_i"
    .port_info 2 /INPUT 1 "rst_i"
    .port_info 3 /INPUT 1 "ld_ct_i"
    .port_info 4 /INPUT 1 "d_r_i"
    .port_info 5 /INPUT 32 "ld_i"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /OUTPUT 1 "is_aligned_o"
P_0x7fa4d9600360 .param/l "INC_BY" 0 3 24, +C4<00000000000000000000000000000100>;
L_0x10173b008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa4d96005a0_0 .net/2u *"_s0", 31 0, L_0x10173b008;  1 drivers
L_0x10173b0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa4d9610660_0 .net/2u *"_s10", 0 0, L_0x10173b0e0;  1 drivers
v0x7fa4d9610700_0 .net *"_s2", 31 0, L_0x7fa4d9611550;  1 drivers
L_0x10173b050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa4d9610790_0 .net/2u *"_s4", 31 0, L_0x10173b050;  1 drivers
v0x7fa4d9610820_0 .net *"_s6", 0 0, L_0x7fa4d9611690;  1 drivers
L_0x10173b098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa4d96108f0_0 .net/2u *"_s8", 0 0, L_0x10173b098;  1 drivers
v0x7fa4d9610990_0 .net "clk_i", 0 0, v0x7fa4d9610f90_0;  1 drivers
v0x7fa4d9610a30_0 .net "d_r_i", 0 0, v0x7fa4d9611050_0;  1 drivers
v0x7fa4d9610ad0_0 .net "en_i", 0 0, v0x7fa4d96110e0_0;  1 drivers
v0x7fa4d9610be0_0 .net "is_aligned_o", 0 0, L_0x7fa4d96117d0;  alias, 1 drivers
v0x7fa4d9610c70_0 .net "ld_ct_i", 0 0, v0x7fa4d9611310_0;  1 drivers
v0x7fa4d9610d10_0 .net "ld_i", 31 0, v0x7fa4d9611240_0;  1 drivers
v0x7fa4d9610dc0_0 .var "pc_o", 31 0;
v0x7fa4d9610e70_0 .net "rst_i", 0 0, v0x7fa4d9611450_0;  1 drivers
E_0x7fa4d9600560 .event posedge, v0x7fa4d9610990_0;
L_0x7fa4d9611550 .arith/mod 32, v0x7fa4d9610dc0_0, L_0x10173b008;
L_0x7fa4d9611690 .cmp/eq 32, L_0x7fa4d9611550, L_0x10173b050;
L_0x7fa4d96117d0 .functor MUXZ 1, L_0x10173b0e0, L_0x10173b098, L_0x7fa4d9611690, C4<>;
    .scope S_0x7fa4d96001b0;
T_0 ;
    %wait E_0x7fa4d9600560;
    %load/vec4 v0x7fa4d9610e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa4d9610dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa4d9610ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fa4d9610c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fa4d9610a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fa4d9610dc0_0;
    %load/vec4 v0x7fa4d9610d10_0;
    %add;
    %assign/vec4 v0x7fa4d9610dc0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa4d9610d10_0;
    %assign/vec4 v0x7fa4d9610dc0_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa4d9610dc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fa4d9610dc0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa4d9600040;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d9610f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d96110e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d9611450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d9611310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d9611050_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fa4d9600040;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fa4d9610f90_0;
    %inv;
    %assign/vec4 v0x7fa4d9610f90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa4d9600040;
T_3 ;
    %vpi_call 2 28 "$display", "Running pc_unit testbench..." {0 0 0};
    %vpi_call 2 29 "$dumpfile", "proc_dump.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa4d9600040 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4d9611450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa4d96110e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa4d9611310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa4d9611240_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4d9611310_0, 0;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa4d9611050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa4d9611310_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa4d9611240_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4d9611050_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fa4d9611240_0, 0;
    %delay 2, 0;
    %pushi/vec4 153, 0, 32;
    %assign/vec4 v0x7fa4d9611240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4d9611310_0, 0;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4d96110e0_0, 0;
    %delay 24, 0;
    %vpi_call 2 53 "$display", "Finished." {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/pc_test.v";
    "src/pc.v";
