Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb  5 22:49:08 2023
| Host         : DESKTOP-BQHJ1S0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Conv_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Conv_0_0 (xilinx.com:hls:Conv:1.0) from (Rev. 2001161235) to (Rev. 1902052247)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 19 11:16:05 2020
| Host         : DESKTOP-BQHJ1S0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pooling_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_pooling_0_1 (xilinx.com:hls:pooling:1.0) from (Rev. 2001182137) to (Rev. 2001191050)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 18 21:37:44 2020
| Host         : DESKTOP-BQHJ1S0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pooling_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pooling_0_1 (xilinx.com:hls:pooling:1.0) from (Rev. 2001182134) to (Rev. 2001182137)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_pooling_0_1'.


-Upgrade has removed interface 'Sc_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pooling_0_1'. These changes may impact your design.


-Upgrade has removed port 'Sc_V'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 18 21:35:28 2020
| Host         : DESKTOP-BQHJ1S0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pooling_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pooling_0_1 (xilinx.com:hls:pooling:1.0) from (Rev. 2001172317) to (Rev. 2001182134)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_pooling_0_1'.


-Upgrade has added interface 'Sc_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pooling_0_1'. These changes may impact your design.


-Upgrade has added port 'Sc_V'


