###############################################################
#  Generated by:      Cadence Innovus 22.13-s094_1
#  OS:                Linux x86_64(Host ID ECEEDC-01.usc.edu)
#  Generated on:      Mon Jul 21 16:07:07 2025
#  Design:            BLOCK_0
#  Command:           report_ccopt_skew_groups -filename reports/cts.skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------------------------
Skew Group                         Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------------------------
ideal_clock/constraints_default       1              34                     0
--------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                         ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_typical:setup.early    ideal_clock/constraints_default        -        0.018     0.026     0.025        0.002       ignored                  -         0.008              -
delay_typical:setup.late     ideal_clock/constraints_default    none         0.022     0.031     0.029        0.002       auto computed        0.061         0.009    100% {0.022, 0.031}
delay_best:hold.early        ideal_clock/constraints_default        -        0.014     0.020     0.019        0.001       ignored                  -         0.006              -
delay_best:hold.late         ideal_clock/constraints_default        -        0.017     0.024     0.023        0.001       ignored                  -         0.007              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                         Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------
delay_typical:setup.early    ideal_clock/constraints_default    0.018       1       0.026       2
-    min myGcdUnit/ctrl/state/out_reg_1/clk
-    max myGcdUnit/dpath/a_reg/out_reg_15/clk
delay_typical:setup.late     ideal_clock/constraints_default    0.022       3       0.031       4
-    min myGcdUnit/ctrl/state/out_reg_1/clk
-    max myGcdUnit/dpath/a_reg/out_reg_13/clk
delay_best:hold.early        ideal_clock/constraints_default    0.014       5       0.020       6
-    min myGcdUnit/ctrl/state/out_reg_1/clk
-    max myGcdUnit/dpath/a_reg/out_reg_15/clk
delay_best:hold.late         ideal_clock/constraints_default    0.017       7       0.024       8
-    min myGcdUnit/ctrl/state/out_reg_1/clk
-    max myGcdUnit/dpath/a_reg/out_reg_13/clk
----------------------------------------------------------------------------------------------------

Timing for timing corner delay_typical:setup.early, min clock_path:
===================================================================

PathID    : 1
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/ctrl/state/out_reg_1/clk
Delay     : 0.018

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.010  0.009  (0.000,0.000)   -           3     
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clk
-     b15cbf000an1n16x5  rise   0.000   0.000   0.010  -      (18.144,8.640)   26.784   -       
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clkout
-     b15cbf000an1n16x5  rise   0.018   0.018   0.004  0.002  (18.360,8.460)    0.396     2     
myGcdUnit/ctrl/state/out_reg_1/clk
-     b15fpn000hn1n04x3  rise   0.000   0.018   0.004  -      (18.684,7.380)    1.404   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_typical:setup.early, max clock_path:
===================================================================

PathID    : 2
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/dpath/a_reg/out_reg_0/clk
Delay     : 0.026

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.010  0.009  (0.000,0.000)   -            3    
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clk
-     b15cilb01hn1n32x5  rise   0.000   0.000   0.010  -      (18.252,9.900)   28.152   -       
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clkout
-     b15cilb01hn1n32x5  rise   0.024   0.025   0.009  0.017  (19.548,9.810)    1.386     16    
myGcdUnit/dpath/a_reg/out_reg_0/clk
-     b15fpn000hn1n04x3  rise   0.002   0.026   0.009  -      (9.504,15.660)   15.894   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_typical:setup.late, min clock_path:
==================================================================

PathID    : 3
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/ctrl/state/out_reg_1/clk
Delay     : 0.022

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.016  0.009  (0.000,0.000)   -           3     
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clk
-     b15cbf000an1n16x5  rise   0.000   0.000   0.016  -      (18.144,8.640)   26.784   -       
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clkout
-     b15cbf000an1n16x5  rise   0.022   0.022   0.005  0.002  (18.360,8.460)    0.396     2     
myGcdUnit/ctrl/state/out_reg_1/clk
-     b15fpn000hn1n04x3  rise   0.000   0.022   0.005  -      (18.684,7.380)    1.404   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_typical:setup.late, max clock_path:
==================================================================

PathID    : 4
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/dpath/a_reg/out_reg_13/clk
Delay     : 0.031

-------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.016  0.009  (0.000,0.000)    -            3    
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clk
-     b15cilb01hn1n32x5  rise   0.000   0.000   0.016  -      (18.252,9.900)    28.152   -       
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clkout
-     b15cilb01hn1n32x5  rise   0.028   0.029   0.011  0.017  (19.548,9.810)     1.386     16    
myGcdUnit/dpath/a_reg/out_reg_13/clk
-     b15fpn000hn1n04x3  rise   0.002   0.031   0.011  -      (11.340,16.920)   15.318   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_best:hold.early, min clock_path:
===============================================================

PathID    : 5
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/ctrl/state/out_reg_1/clk
Delay     : 0.014

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.011  0.009  (0.000,0.000)   -           3     
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clk
-     b15cbf000an1n16x5  rise   0.000   0.000   0.011  -      (18.144,8.640)   26.784   -       
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clkout
-     b15cbf000an1n16x5  rise   0.014   0.014   0.003  0.002  (18.360,8.460)    0.396     2     
myGcdUnit/ctrl/state/out_reg_1/clk
-     b15fpn000hn1n04x3  rise   0.000   0.014   0.003  -      (18.684,7.380)    1.404   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_best:hold.early, max clock_path:
===============================================================

PathID    : 6
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/dpath/a_reg/out_reg_0/clk
Delay     : 0.020

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.011  0.009  (0.000,0.000)   -            3    
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clk
-     b15cilb01hn1n32x5  rise   0.000   0.000   0.011  -      (18.252,9.900)   28.152   -       
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clkout
-     b15cilb01hn1n32x5  rise   0.019   0.019   0.006  0.016  (19.548,9.810)    1.386     16    
myGcdUnit/dpath/a_reg/out_reg_0/clk
-     b15fpn000hn1n04x3  rise   0.002   0.020   0.007  -      (9.504,15.660)   15.894   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_best:hold.late, min clock_path:
==============================================================

PathID    : 7
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/ctrl/state/out_reg_1/clk
Delay     : 0.017

------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location        Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                   (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.017  0.009  (0.000,0.000)   -           3     
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clk
-     b15cbf000an1n16x5  rise   0.000   0.000   0.017  -      (18.144,8.640)   26.784   -       
myGcdUnit/ctrl/state/CTS_ccl_a_buf_00001/clkout
-     b15cbf000an1n16x5  rise   0.017   0.017   0.004  0.002  (18.360,8.460)    0.396     2     
myGcdUnit/ctrl/state/out_reg_1/clk
-     b15fpn000hn1n04x3  rise   0.000   0.017   0.004  -      (18.684,7.380)    1.404   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_best:hold.late, max clock_path:
==============================================================

PathID    : 8
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : myGcdUnit/dpath/a_reg/out_reg_13/clk
Delay     : 0.024

-------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk
-     -                  rise   -       0.000   0.017  0.009  (0.000,0.000)    -            3    
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clk
-     b15cilb01hn1n32x5  rise   0.000   0.000   0.017  -      (18.252,9.900)    28.152   -       
myGcdUnit/dpath/a_reg/RC_CG_HIER_INST0/RC_CGIC_INST/clkout
-     b15cilb01hn1n32x5  rise   0.021   0.022   0.008  0.016  (19.548,9.810)     1.386     16    
myGcdUnit/dpath/a_reg/out_reg_13/clk
-     b15fpn000hn1n04x3  rise   0.002   0.024   0.008  -      (11.340,16.920)   15.318   -       
-------------------------------------------------------------------------------------------------------

