

================================================================
== Vivado HLS Report for 'triangle'
================================================================
* Date:           Fri Apr  5 17:32:16 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        triangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     279|     175|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      48|
|Register         |        -|      -|     127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     406|     223|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_6_fu_66_p2                 |     +    |      0|  101|  37|          32|          15|
    |tmp_8_fu_78_p2                 |     +    |      0|  101|  37|          32|          17|
    |val_V_new_fu_105_p2            |     +    |      0|   77|  29|          24|          24|
    |out_V_1_load_A                 |    and   |      0|    0|   2|           1|           1|
    |out_V_1_load_B                 |    and   |      0|    0|   2|           1|           1|
    |out_V_1_state_cmp_full         |   icmp   |      0|    0|   1|           2|           1|
    |tmp_7_fu_72_p2                 |   icmp   |      0|    0|  16|          32|          16|
    |err_new_fu_84_p3               |  select  |      0|    0|  32|           1|          32|
    |val_V_new_v_cast_cas_fu_98_p3  |  select  |      0|    0|  19|           1|          19|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |Total                          |          |      0|  279| 175|         126|         126|
    +-------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |out_V_1_data_out   |   9|          2|   32|         64|
    |out_V_1_state      |  15|          3|    2|          6|
    |out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  48|         10|   36|         75|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |err                |  32|   0|   32|          0|
    |out_V_1_payload_A  |  32|   0|   32|          0|
    |out_V_1_payload_B  |  32|   0|   32|          0|
    |out_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_1_state      |   2|   0|    2|          0|
    |tmp_7_reg_126      |   1|   0|    1|          0|
    |val_V              |  24|   0|   24|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 127|   0|  127|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |   triangle   | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   triangle   | return value |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

