TODO

learn to write testbenches!!!!!!!!!

implement RV32I core in verilog

add pipelining and branch prediction

look into out of order processing
