{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541607265292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541607265292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 11:14:25 2018 " "Processing started: Wed Nov 07 11:14:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541607265292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541607265292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541607265292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541607265626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266140 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266143 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266145 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266147 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266149 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266149 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1541607266151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266151 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266156 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266158 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266163 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266165 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266167 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266169 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266171 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266173 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266175 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266177 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266179 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryV2-behavior " "Found design unit 1: memoryV2-behavior" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266182 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryV2 " "Found entity 1: memoryV2" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541607266182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541607266182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryV2 " "Elaborating entity \"memoryV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541607266233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memoryV2.vhd(34) " "VHDL Process Statement warning at memoryV2.vhd(34): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541607266236 "|memoryV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM memoryV2.vhd(42) " "VHDL Process Statement warning at memoryV2.vhd(42): signal \"MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541607266236 "|memoryV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memoryV2.vhd(42) " "VHDL Process Statement warning at memoryV2.vhd(42): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541607266236 "|memoryV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut memoryV2.vhd(38) " "VHDL Process Statement warning at memoryV2.vhd(38): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541607266237 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[0\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266237 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[1\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[2\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[3\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[4\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[5\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[6\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[7\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[8\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[9\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[10\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[11\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266238 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[12\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[13\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[14\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[15\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[16\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[16\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[17\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[17\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[18\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[18\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[19\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[19\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[20\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[20\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[21\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[21\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[22\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[22\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266239 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[23\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[23\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[24\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[24\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[25\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[25\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[26\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[26\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[27\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[27\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[28\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[28\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[29\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[29\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[30\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[30\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[31\] memoryV2.vhd(38) " "Inferred latch for \"dataOut\[31\]\" at memoryV2.vhd(38)" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541607266240 "|memoryV2"}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "MEM " "Cannot synthesize initialized RAM logic \"MEM\"" {  } { { "memoryV2.vhd" "MEM" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 19 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541607266360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541607266504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 07 11:14:26 2018 " "Processing ended: Wed Nov 07 11:14:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541607266504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541607266504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541607266504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541607266504 ""}
