Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug  7 13:18:04 2018
| Host         : pc-klas1-3.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.370      -15.734                     92                23021        0.054        0.000                      0                23021        3.750        0.000                       0                  9652  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.370      -15.734                     92                22984        0.054        0.000                      0                22984        3.750        0.000                       0                  9652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.205        0.000                      0                   37        0.396        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           92  Failing Endpoints,  Worst Slack       -0.370ns,  Total Violation      -15.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[471]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 5.561ns (55.335%)  route 4.489ns (44.665%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.991    12.903    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.027 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[471]_i_1/O
                         net (fo=1, routed)           0.000    13.027    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[471]
    SLICE_X15Y75         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.474    12.666    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X15Y75         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[471]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.029    12.657    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[471]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 5.561ns (55.347%)  route 4.486ns (44.652%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.989    12.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124    13.024 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[484]_i_1/O
                         net (fo=1, routed)           0.000    13.024    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[484]
    SLICE_X11Y74         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.480    12.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X11Y74         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[484]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.032    12.666    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[484]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 5.561ns (55.375%)  route 4.481ns (44.625%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.984    12.895    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124    13.019 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[483]_i_1/O
                         net (fo=1, routed)           0.000    13.019    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[483]
    SLICE_X11Y74         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.480    12.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X11Y74         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[483]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.031    12.665    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[483]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[491]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 5.561ns (55.397%)  route 4.477ns (44.603%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.980    12.892    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124    13.016 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[491]_i_1/O
                         net (fo=1, routed)           0.000    13.016    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[491]
    SLICE_X15Y71         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X15Y71         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[491]/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.029    12.662    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[491]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 5.561ns (55.413%)  route 4.474ns (44.587%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.977    12.889    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124    13.013 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[460]_i_1/O
                         net (fo=1, routed)           0.000    13.013    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[460]
    SLICE_X15Y71         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X15Y71         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[460]/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.031    12.664    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[460]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 5.561ns (55.429%)  route 4.472ns (44.571%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.974    12.886    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X17Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.010 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[482]_i_1/O
                         net (fo=1, routed)           0.000    13.010    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[482]
    SLICE_X17Y70         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X17Y70         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[482]/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X17Y70         FDRE (Setup_fdre_C_D)        0.029    12.662    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[482]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.030ns  (logic 5.561ns (55.446%)  route 4.469ns (44.554%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.971    12.883    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X17Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.007 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[421]_i_1/O
                         net (fo=1, routed)           0.000    13.007    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[421]
    SLICE_X17Y70         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X17Y70         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[421]/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X17Y70         FDRE (Setup_fdre_C_D)        0.031    12.664    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[421]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 5.561ns (55.486%)  route 4.461ns (44.514%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.963    12.875    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124    12.999 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[426]_i_1/O
                         net (fo=1, routed)           0.000    12.999    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[426]
    SLICE_X15Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.476    12.668    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X15Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[426]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029    12.659    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[426]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 5.561ns (55.468%)  route 4.465ns (44.532%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.967    12.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X17Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.003 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[511]_i_1/O
                         net (fo=1, routed)           0.000    13.003    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[511]
    SLICE_X17Y78         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.478    12.670    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X17Y78         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[511]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X17Y78         FDRE (Setup_fdre_C_D)        0.032    12.664    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[511]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 5.561ns (55.502%)  route 4.458ns (44.497%))
  Logic Levels:           31  (CARRY4=27 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.669     2.977    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X25Y46         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=33, routed)          1.379     4.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/out[0]_repN_1_alias
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10/O
                         net (fo=1, routed)           0.000     4.936    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_10_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.337 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1_n_7
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[110]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.565    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[114]_i_2_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.899 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[118]_i_2/O[1]
                         net (fo=3, routed)           0.664     6.562    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/result_reg_reg[122][0]
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     7.397 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__2_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__3_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__4_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__5_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__6_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__7_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__8_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__9_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__10_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__11_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__12_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__13_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__14_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__15_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__16_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__17_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__18_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__19_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__20_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21/CO[3]
                         net (fo=1, routed)           0.009     9.572    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__21_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__22_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.800    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X1/sumcarry1_carry__24/O[2]
                         net (fo=2, routed)           0.636    10.676    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/O[1]
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.302    10.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X0/result_reg[308]_i_3/O
                         net (fo=105, routed)         0.810    11.788    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/C2
    SLICE_X25Y74         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X2/result_reg[513]_i_3/O
                         net (fo=103, routed)         0.960    12.872    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/C4
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124    12.996 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/X4/result_reg[427]_i_1/O
                         net (fo=1, routed)           0.000    12.996    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/resultwire[427]
    SLICE_X15Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.476    12.668    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X15Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[427]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.031    12.661    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[427]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                 -0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.230%)  route 0.254ns (57.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.550     0.891    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X25Y80         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[373]/Q
                         net (fo=4, routed)           0.254     1.286    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_a[373]
    SLICE_X16Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.331 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[373]_i_1/O
                         net (fo=1, routed)           0.000     1.331    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut_n_138
    SLICE_X16Y80         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.820     1.190    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X16Y80         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[373]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X16Y80         FDRE (Hold_fdre_C_D)         0.121     1.277    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[373]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[213]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.383%)  route 0.243ns (56.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.557     0.898    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X21Y57         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[213]/Q
                         net (fo=4, routed)           0.243     1.281    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_a[213]
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.326 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[213]_i_1/O
                         net (fo=1, routed)           0.000     1.326    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut_n_298
    SLICE_X21Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.831     1.201    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X21Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[213]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.092     1.264    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.576%)  route 0.255ns (64.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X18Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[113]/Q
                         net (fo=2, routed)           0.255     1.301    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_in_reg[511][113]
    SLICE_X19Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.831     1.201    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X19Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[113]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.066     1.238    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.564%)  route 0.265ns (67.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.550     0.891    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X25Y27         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.265     1.284    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X16Y28         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.819     1.189    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X16Y28         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X16Y28         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.217    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.327%)  route 0.210ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/s00_axi_aclk
    SLICE_X34Y49         FDRE                                         r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[0][29]/Q
                         net (fo=4, routed)           0.210     1.263    rsa_project_i/montgomery_wrapper_0/inst/bram_din1[29]
    SLICE_X33Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.831     1.201    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X33Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[29]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.022     1.194    rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/m_in_reg[322]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.588     0.929    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/s00_axi_aclk
    SLICE_X36Y54         FDRE                                         r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[10][2]/Q
                         net (fo=4, routed)           0.263     1.332    rsa_project_i/montgomery_wrapper_0/inst/bram_din1[322]
    SLICE_X42Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/m_in_reg[322]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.862     1.232    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/m_in_reg[322]/C
                         clock pessimism             -0.029     1.203    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.059     1.262    rsa_project_i/montgomery_wrapper_0/inst/m_in_reg[322]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.377%)  route 0.253ns (57.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.559     0.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_reg_reg[107]/Q
                         net (fo=4, routed)           0.253     1.294    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_a[107]
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.339 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[107]_i_1/O
                         net (fo=1, routed)           0.000     1.339    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut_n_404
    SLICE_X19Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.832     1.202    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X19Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[107]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/reg_result_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.556%)  route 0.267ns (65.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X19Y47         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  rsa_project_i/montgomery_wrapper_0/inst/b_in_reg[111]/Q
                         net (fo=2, routed)           0.267     1.313    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_in_reg[511][111]
    SLICE_X22Y51         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.828     1.198    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y51         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[111]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.070     1.239    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.412%)  route 0.132ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.553     0.894    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y27         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.132     1.189    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X32Y27         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.818     1.188    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y27         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.926    
    SLICE_X32Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.142%)  route 0.261ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.551     0.892    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X24Y29         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.261     1.301    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X20Y31         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.821     1.191    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X20Y31         SRLC32E                                      r  rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.218    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    rsa_project_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    rsa_project_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y23   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y23   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y23   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y25   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y36   rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y36   rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y36   rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y36    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y36    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y31   rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y7     rsa_project_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y33   rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y31    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y31    rsa_project_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.580ns (9.446%)  route 5.560ns (90.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.661     2.969    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y20         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          4.769     8.194    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.318 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         0.792     9.109    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y9           FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y9           FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X9Y9           FDPE (Recov_fdpe_C_PRE)     -0.359    12.314    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.580ns (9.446%)  route 5.560ns (90.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.661     2.969    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y20         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          4.769     8.194    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.318 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         0.792     9.109    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y9           FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y9           FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X9Y9           FDPE (Recov_fdpe_C_PRE)     -0.359    12.314    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.580ns (9.667%)  route 5.419ns (90.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.661     2.969    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y20         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          4.769     8.194    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.318 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         0.651     8.968    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y10          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y10          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X9Y10          FDPE (Recov_fdpe_C_PRE)     -0.359    12.314    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.580ns (9.667%)  route 5.419ns (90.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.661     2.969    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y20         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          4.769     8.194    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.318 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         0.651     8.968    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y10          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y10          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X9Y10          FDPE (Recov_fdpe_C_PRE)     -0.359    12.314    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.317%)  route 1.345ns (67.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDPE (Prop_fdpe_C_Q)         0.518     3.505 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.688     4.193    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124     4.317 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.656     4.974    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X12Y10         FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X12Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    12.447    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.317%)  route 1.345ns (67.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDPE (Prop_fdpe_C_Q)         0.518     3.505 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.688     4.193    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124     4.317 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.656     4.974    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X12Y10         FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X12Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    12.447    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.580ns (36.466%)  route 1.011ns (63.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDPE (Prop_fdpe_C_Q)         0.456     3.443 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     4.123    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     4.247 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.330     4.578    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X12Y9          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X12Y9          FDPE (Recov_fdpe_C_PRE)     -0.361    12.447    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.580ns (36.466%)  route 1.011ns (63.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDPE (Prop_fdpe_C_Q)         0.456     3.443 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     4.123    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     4.247 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.330     4.578    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X12Y9          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X12Y9          FDPE (Recov_fdpe_C_PRE)     -0.361    12.447    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.518ns (36.500%)  route 0.901ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.518     3.505 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.901     4.406    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X13Y9          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y9          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.268    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X13Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.406    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.518ns (36.500%)  route 0.901ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.679     2.987    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.518     3.505 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.901     4.406    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X13Y9          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        1.505    12.697    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y9          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.268    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X13Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.406    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  8.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.832%)  route 0.178ns (58.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y9           FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.211    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y9          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.262     0.941    
    SLICE_X10Y9          FDPE (Remov_fdpe_C_PRE)     -0.125     0.816    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.750%)  route 0.187ns (53.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.255    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X12Y7          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y7          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y7          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.750%)  route 0.187ns (53.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.255    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X12Y7          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y7          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y7          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.750%)  route 0.187ns (53.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.564     0.905    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y10         FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.255    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X12Y7          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y7          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y7          FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.855    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.565     0.906    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y9          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.070 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.192     1.261    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X12Y8          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9653, routed)        0.833     1.203    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y8          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.411    





