INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 21 14:51:51 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.2 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.326 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.423 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.045 GB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.117 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:646:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:657:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:667:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:668:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:669:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/srcnn.cpp:756:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:762:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:762:37)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:762:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:770:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:770:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:771:8)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:771:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:772:8)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:772:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:773:8)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:773:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:774:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:774:14)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:775:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:775:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:775:59)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/srcnn.cpp:759:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 18 src/srcnn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file src/srcnn.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.615 seconds; current allocated memory: 1.048 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.356 sec.
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.574 sec.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'CopyW2_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:710:13)
INFO: [HLS 214-291] Loop 'CopyW2_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:712:17)
INFO: [HLS 214-291] Loop 'Shift_win_row' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:183:9)
INFO: [HLS 214-291] Loop 'ReadLineInWin' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:194:9)
INFO: [HLS 214-291] Loop 'Update_linebuf_row' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:208:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_234_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:234:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_236_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:236:20)
INFO: [HLS 214-291] Loop 'Conv1_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:117:11)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_ky' (src/srcnn.cpp:710:13) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:577:0)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_kx' (src/srcnn.cpp:712:17) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:577:0)
INFO: [HLS 214-188] Unrolling loop 'Shift_win32' (src/srcnn.cpp:178:7) in function 'conv3_5x5' partially with a factor of 8 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win_row' (src/srcnn.cpp:183:9) in function 'conv3_5x5' completely with a factor of 5 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'ReadLineInWin' (src/srcnn.cpp:194:9) in function 'conv3_5x5' completely with a factor of 4 (src/srcnn.cpp:155:0)
INFO: [HLS 214-188] Unrolling loop 'Update_linebuf32' (src/srcnn.cpp:204:7) in function 'conv3_5x5' partially with a factor of 8 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'Update_linebuf_row' (src/srcnn.cpp:208:9) in function 'conv3_5x5' completely with a factor of 3 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_4' (src/srcnn.cpp:225:30) in function 'conv3_5x5' completely with a factor of 5 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (src/srcnn.cpp:234:20) in function 'conv3_5x5' completely with a factor of 5 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_6' (src/srcnn.cpp:236:20) in function 'conv3_5x5' completely with a factor of 5 (src/srcnn.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'acc3col' (src/srcnn.cpp:248:12) in function 'conv3_5x5' completely with a factor of 5 (src/srcnn.cpp:155:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_1' (src/srcnn.cpp:95:19) in function 'fuse_9x9_1x1' partially with a factor of 8 (src/srcnn.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (src/srcnn.cpp:107:20) in function 'fuse_9x9_1x1' completely with a factor of 9 (src/srcnn.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'Conv1_kx' (src/srcnn.cpp:117:11) in function 'fuse_9x9_1x1' completely with a factor of 9 (src/srcnn.cpp:79:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_dot32' (src/srcnn.cpp:129:9) in function 'fuse_9x9_1x1' partially with a factor of 8 (src/srcnn.cpp:79:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_ReLU' (src/srcnn.cpp:139:7) in function 'fuse_9x9_1x1' partially with a factor of 8 (src/srcnn.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_5x5(hls::stream<vecN2, 0>&, float const (*) [32][5][5], float const*, int, int, int, int, float (*) [16])' (src/srcnn.cpp:155:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b3_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:641:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:639:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:637:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc': Cyclic partitioning with factor 8 on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:640:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:638:0)
INFO: [HLS 214-248] Applying array_partition to 'acc2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:93:15)
INFO: [HLS 214-248] Applying array_partition to 'v1': Complete partitioning on dimension 1. (src/srcnn.cpp:105:17)
INFO: [HLS 214-248] Applying array_partition to 'f2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:136:13)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Cyclic partitioning with factor 8 on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'win': Cyclic partitioning with factor 8 on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:165:10)
INFO: [HLS 214-248] Applying array_partition to 'acc3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:221:19)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:667:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:668:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:669:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_f2' with compact=bit mode in 1024-bits (src/srcnn.cpp:271:21)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)::inbuf' due to pipeline pragma (src/srcnn.cpp:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=4' for array 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)::w1_loc' due to pipeline pragma (src/srcnn.cpp:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'f2' due to pipeline pragma (src/srcnn.cpp:205:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc': Cyclic partitioning with factor 3 on dimension 4. (src/srcnn.cpp:636:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE5inbuf': Cyclic partitioning with factor 3 on dimension 3. (src/srcnn.cpp:618:0)
INFO: [HLS 214-248] Applying array_partition to 'f2': Cyclic partitioning with factor 4 on dimension 1. (src/srcnn.cpp:173:13)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'Out_writex'(src/srcnn.cpp:561:5) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:561:5)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'CopyW3_inft'(src/srcnn.cpp:725:5) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:725:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.54 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.050 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.673 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.757 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.074 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'acc1' (src/srcnn.cpp:126) in function 'fuse_9x9_1x1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_3' (src/srcnn.cpp:224) in function 'conv3_5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'acc3row' (src/srcnn.cpp:246) in function 'conv3_5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW1_kx' (src/srcnn.cpp:695) in function 'srcnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW3_kx' (src/srcnn.cpp:731) in function 'srcnn' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop IT_w0 (src/srcnn.cpp:756)  of function 'srcnn'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop IT_w0 at src/srcnn.cpp:756 in function 'srcnn': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_tile_df' (src/srcnn.cpp:272:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'fuse_9x9_1x1'
	 'conv3_5x5'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_IT_w0' (src/srcnn.cpp:759:7), detected/extracted 4 process function(s): 
	 'entry_proc15'
	 'load_tile_mm'
	 'compute_tile_df'
	 'store_tile_mm'.
Command         transform done; 2.95 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'srcnn' (src/srcnn.cpp:571:13)...3 expression(s) balanced.
Command         transform done; 0.808 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.762 seconds; current allocated memory: 1.104 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Out_writey' (src/srcnn.cpp:558:3) in function 'store_tile_mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW1_ky' (src/srcnn.cpp:692:5) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW1_outft' (src/srcnn.cpp:688:3) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW2_outft' (src/srcnn.cpp:703:5) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_ky' (src/srcnn.cpp:728:9) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_inft' (src/srcnn.cpp:725:5) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'InputTileHread' (src/srcnn.cpp:50:5) in function 'load_tile_mm'.
WARNING: [HLS 200-960] Cannot flatten loop 'Conv1_outftmaps' (src/srcnn.cpp:103:7) in function 'fuse_9x9_1x1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ITColcomp' (src/srcnn.cpp:88:5) in function 'fuse_9x9_1x1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ITRowcomp' (src/srcnn.cpp:86:3) in function 'fuse_9x9_1x1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_171_2' (src/srcnn.cpp:171:23) in function 'conv3_5x5' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (src/srcnn.cpp:170:20) in function 'conv3_5x5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)inbuf'.
Execute           auto_get_db
WARNING: [HLS 200-1449] Process fuse_9x9_1x1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv3_5x5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_tile_df has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 3.032 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.032 seconds; current allocated memory: 1.320 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.344 sec.
Command     elaborate done; 20.615 sec.
Execute     ap_eval exec zip -j C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.141 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model dataflow_in_loop_IT_w0 
Execute       preproc_iomode -model store_tile_mm 
Execute       preproc_iomode -model store_tile_mm_Pipeline_Out_writex 
Execute       preproc_iomode -model compute_tile_df 
Execute       preproc_iomode -model conv3_5x5 
Execute       preproc_iomode -model conv3_5x5_Pipeline_acc3row 
Execute       preproc_iomode -model conv3_5x5_Pipeline_Conv3_inputft 
Execute       preproc_iomode -model conv3_5x5_Pipeline_Update_linebuf32 
Execute       preproc_iomode -model conv3_5x5_Pipeline_Shift_win32 
Execute       preproc_iomode -model fuse_9x9_1x1 
Execute       preproc_iomode -model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       preproc_iomode -model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       preproc_iomode -model fuse_9x9_1x1_Pipeline_acc1 
Execute       preproc_iomode -model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       preproc_iomode -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model load_tile_mm 
Execute       preproc_iomode -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       preproc_iomode -model entry_proc15 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW2_inft 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Configuring Module : entry_proc15 ...
Execute       set_default_model entry_proc15 
Execute       apply_spec_resource_limit entry_proc15 
INFO-FLOW: Configuring Module : load_tile_mm_Pipeline_InputTileHread_InputTileWread ...
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       apply_spec_resource_limit load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO-FLOW: Configuring Module : load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       apply_spec_resource_limit load_tile_mm 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       apply_spec_resource_limit fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Configuring Module : fuse_9x9_1x1_Pipeline_Conv1_ky ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       apply_spec_resource_limit fuse_9x9_1x1_Pipeline_Conv1_ky 
INFO-FLOW: Configuring Module : fuse_9x9_1x1_Pipeline_acc1 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_acc1 
Execute       apply_spec_resource_limit fuse_9x9_1x1_Pipeline_acc1 
INFO-FLOW: Configuring Module : fuse_9x9_1x1_Pipeline_Conv2_dot32 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       apply_spec_resource_limit fuse_9x9_1x1_Pipeline_Conv2_dot32 
INFO-FLOW: Configuring Module : fuse_9x9_1x1_Pipeline_Conv2_ReLU ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       apply_spec_resource_limit fuse_9x9_1x1_Pipeline_Conv2_ReLU 
INFO-FLOW: Configuring Module : fuse_9x9_1x1 ...
Execute       set_default_model fuse_9x9_1x1 
Execute       apply_spec_resource_limit fuse_9x9_1x1 
INFO-FLOW: Configuring Module : conv3_5x5_Pipeline_Shift_win32 ...
Execute       set_default_model conv3_5x5_Pipeline_Shift_win32 
Execute       apply_spec_resource_limit conv3_5x5_Pipeline_Shift_win32 
INFO-FLOW: Configuring Module : conv3_5x5_Pipeline_Update_linebuf32 ...
Execute       set_default_model conv3_5x5_Pipeline_Update_linebuf32 
Execute       apply_spec_resource_limit conv3_5x5_Pipeline_Update_linebuf32 
INFO-FLOW: Configuring Module : conv3_5x5_Pipeline_Conv3_inputft ...
Execute       set_default_model conv3_5x5_Pipeline_Conv3_inputft 
Execute       apply_spec_resource_limit conv3_5x5_Pipeline_Conv3_inputft 
INFO-FLOW: Configuring Module : conv3_5x5_Pipeline_acc3row ...
Execute       set_default_model conv3_5x5_Pipeline_acc3row 
Execute       apply_spec_resource_limit conv3_5x5_Pipeline_acc3row 
INFO-FLOW: Configuring Module : conv3_5x5 ...
Execute       set_default_model conv3_5x5 
Execute       apply_spec_resource_limit conv3_5x5 
INFO-FLOW: Configuring Module : compute_tile_df ...
Execute       set_default_model compute_tile_df 
Execute       apply_spec_resource_limit compute_tile_df 
INFO-FLOW: Configuring Module : store_tile_mm_Pipeline_Out_writex ...
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       apply_spec_resource_limit store_tile_mm_Pipeline_Out_writex 
INFO-FLOW: Configuring Module : store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       apply_spec_resource_limit store_tile_mm 
INFO-FLOW: Configuring Module : dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       apply_spec_resource_limit dataflow_in_loop_IT_w0 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Preprocessing Module: entry_proc15 ...
Execute       set_default_model entry_proc15 
Execute       cdfg_preprocess -model entry_proc15 
Execute       rtl_gen_preprocess entry_proc15 
INFO-FLOW: Preprocessing Module: load_tile_mm_Pipeline_InputTileHread_InputTileWread ...
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       cdfg_preprocess -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       rtl_gen_preprocess load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO-FLOW: Preprocessing Module: load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       cdfg_preprocess -model load_tile_mm 
Execute       rtl_gen_preprocess load_tile_mm 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       cdfg_preprocess -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1_Pipeline_Conv1_ky ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       cdfg_preprocess -model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv1_ky 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1_Pipeline_acc1 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_acc1 
Execute       cdfg_preprocess -model fuse_9x9_1x1_Pipeline_acc1 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_acc1 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1_Pipeline_Conv2_dot32 ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       cdfg_preprocess -model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv2_dot32 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1_Pipeline_Conv2_ReLU ...
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       cdfg_preprocess -model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv2_ReLU 
INFO-FLOW: Preprocessing Module: fuse_9x9_1x1 ...
Execute       set_default_model fuse_9x9_1x1 
Execute       cdfg_preprocess -model fuse_9x9_1x1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13' does not exist or is optimized away.
Execute       rtl_gen_preprocess fuse_9x9_1x1 
INFO-FLOW: Preprocessing Module: conv3_5x5_Pipeline_Shift_win32 ...
Execute       set_default_model conv3_5x5_Pipeline_Shift_win32 
Execute       cdfg_preprocess -model conv3_5x5_Pipeline_Shift_win32 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Shift_win32 
INFO-FLOW: Preprocessing Module: conv3_5x5_Pipeline_Update_linebuf32 ...
Execute       set_default_model conv3_5x5_Pipeline_Update_linebuf32 
Execute       cdfg_preprocess -model conv3_5x5_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Update_linebuf32 
INFO-FLOW: Preprocessing Module: conv3_5x5_Pipeline_Conv3_inputft ...
Execute       set_default_model conv3_5x5_Pipeline_Conv3_inputft 
Execute       cdfg_preprocess -model conv3_5x5_Pipeline_Conv3_inputft 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Conv3_inputft 
INFO-FLOW: Preprocessing Module: conv3_5x5_Pipeline_acc3row ...
Execute       set_default_model conv3_5x5_Pipeline_acc3row 
Execute       cdfg_preprocess -model conv3_5x5_Pipeline_acc3row 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_acc3row 
INFO-FLOW: Preprocessing Module: conv3_5x5 ...
Execute       set_default_model conv3_5x5 
Execute       cdfg_preprocess -model conv3_5x5 
Execute       rtl_gen_preprocess conv3_5x5 
INFO-FLOW: Preprocessing Module: compute_tile_df ...
Execute       set_default_model compute_tile_df 
Execute       cdfg_preprocess -model compute_tile_df 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11' does not exist or is optimized away.
Execute       rtl_gen_preprocess compute_tile_df 
INFO-FLOW: Preprocessing Module: store_tile_mm_Pipeline_Out_writex ...
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       cdfg_preprocess -model store_tile_mm_Pipeline_Out_writex 
Execute       rtl_gen_preprocess store_tile_mm_Pipeline_Out_writex 
INFO-FLOW: Preprocessing Module: store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       cdfg_preprocess -model store_tile_mm 
Execute       rtl_gen_preprocess store_tile_mm 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       cdfg_preprocess -model dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       schedule -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW1_ky_CopyW1_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW1_ky_CopyW1_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       bind -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       schedule -model srcnn_Pipeline_CopyW2_inft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW2_inft'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW2_inft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW2_inft.
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       bind -model srcnn_Pipeline_CopyW2_inft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW2_inft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       schedule -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.436 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.sched.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       bind -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc15 
Execute       schedule -model entry_proc15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc15.
Execute       set_default_model entry_proc15 
Execute       bind -model entry_proc15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.bind.adb -f 
INFO-FLOW: Finish binding entry_proc15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       schedule -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InputTileHread_InputTileWread'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'InputTileHread_InputTileWread'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.249 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_mm_Pipeline_InputTileHread_InputTileWread.
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       bind -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.bind.adb -f 
INFO-FLOW: Finish binding load_tile_mm_Pipeline_InputTileHread_InputTileWread.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_mm 
Execute       schedule -model load_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_mm.
Execute       set_default_model load_tile_mm 
Execute       bind -model load_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding load_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       schedule -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.
Execute       set_default_model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       bind -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1_Pipeline_Conv1_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       schedule -model fuse_9x9_1x1_Pipeline_Conv1_ky 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_ky'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 12, loop 'Conv1_ky'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.563 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1_Pipeline_Conv1_ky.
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       bind -model fuse_9x9_1x1_Pipeline_Conv1_ky 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1_Pipeline_Conv1_ky.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1_Pipeline_acc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1_Pipeline_acc1 
Execute       schedule -model fuse_9x9_1x1_Pipeline_acc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'acc1'.
WARNING: [HLS 200-880] The II Violation in module 'fuse_9x9_1x1_Pipeline_acc1' (loop 'acc1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('acc1_1_write_ln126', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'acc1' and 'load' operation ('acc1_1_load_1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) on local variable 'acc1'.
WARNING: [HLS 200-880] The II Violation in module 'fuse_9x9_1x1_Pipeline_acc1' (loop 'acc1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('acc1_1_write_ln126', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'acc1' and 'load' operation ('acc1_1_load_1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) on local variable 'acc1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'acc1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1_Pipeline_acc1.
Execute       set_default_model fuse_9x9_1x1_Pipeline_acc1 
Execute       bind -model fuse_9x9_1x1_Pipeline_acc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1_Pipeline_acc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       schedule -model fuse_9x9_1x1_Pipeline_Conv2_dot32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_dot32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Conv2_dot32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.451 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1_Pipeline_Conv2_dot32.
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       bind -model fuse_9x9_1x1_Pipeline_Conv2_dot32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1_Pipeline_Conv2_dot32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       schedule -model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_ReLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Conv2_ReLU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.191 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1_Pipeline_Conv2_ReLU.
Execute       set_default_model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       bind -model fuse_9x9_1x1_Pipeline_Conv2_ReLU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1_Pipeline_Conv2_ReLU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fuse_9x9_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fuse_9x9_1x1 
Execute       schedule -model fuse_9x9_1x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.577 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.345 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.394 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.sched.adb -f 
INFO-FLOW: Finish scheduling fuse_9x9_1x1.
Execute       set_default_model fuse_9x9_1x1 
Execute       bind -model fuse_9x9_1x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.308 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.345 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.bind.adb -f 
INFO-FLOW: Finish binding fuse_9x9_1x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_5x5_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_5x5_Pipeline_Shift_win32 
Execute       schedule -model conv3_5x5_Pipeline_Shift_win32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Shift_win32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Shift_win32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.352 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_5x5_Pipeline_Shift_win32.
Execute       set_default_model conv3_5x5_Pipeline_Shift_win32 
Execute       bind -model conv3_5x5_Pipeline_Shift_win32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.352 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.bind.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish binding conv3_5x5_Pipeline_Shift_win32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_5x5_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_5x5_Pipeline_Update_linebuf32 
Execute       schedule -model conv3_5x5_Pipeline_Update_linebuf32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Update_linebuf32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Update_linebuf32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.353 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_5x5_Pipeline_Update_linebuf32.
Execute       set_default_model conv3_5x5_Pipeline_Update_linebuf32 
Execute       bind -model conv3_5x5_Pipeline_Update_linebuf32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.353 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.bind.adb -f 
INFO-FLOW: Finish binding conv3_5x5_Pipeline_Update_linebuf32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_5x5_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_5x5_Pipeline_Conv3_inputft 
Execute       schedule -model conv3_5x5_Pipeline_Conv3_inputft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv3_inputft'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 11, loop 'Conv3_inputft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.211 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.sched.adb -f 
Command       db_write done; 0.191 sec.
INFO-FLOW: Finish scheduling conv3_5x5_Pipeline_Conv3_inputft.
Execute       set_default_model conv3_5x5_Pipeline_Conv3_inputft 
Execute       bind -model conv3_5x5_Pipeline_Conv3_inputft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.239 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.207 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.bind.adb -f 
Command       db_write done; 0.247 sec.
INFO-FLOW: Finish binding conv3_5x5_Pipeline_Conv3_inputft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_5x5_Pipeline_acc3row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_5x5_Pipeline_acc3row 
Execute       schedule -model conv3_5x5_Pipeline_acc3row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'acc3row'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_5x5_Pipeline_acc3row' (loop 'acc3row'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) and 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770).
WARNING: [HLS 200-880] The II Violation in module 'conv3_5x5_Pipeline_acc3row' (loop 'acc3row'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) and 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770).
WARNING: [HLS 200-880] The II Violation in module 'conv3_5x5_Pipeline_acc3row' (loop 'acc3row'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) and 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770).
WARNING: [HLS 200-880] The II Violation in module 'conv3_5x5_Pipeline_acc3row' (loop 'acc3row'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) and 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770).
WARNING: [HLS 200-880] The II Violation in module 'conv3_5x5_Pipeline_acc3row' (loop 'acc3row'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) and 'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 21, loop 'acc3row'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.484 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.155 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_5x5_Pipeline_acc3row.
Execute       set_default_model conv3_5x5_Pipeline_acc3row 
Execute       bind -model conv3_5x5_Pipeline_acc3row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.159 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.bind.adb -f 
INFO-FLOW: Finish binding conv3_5x5_Pipeline_acc3row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_5x5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_5x5 
Execute       schedule -model conv3_5x5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln170_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.551 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_5x5.
Execute       set_default_model conv3_5x5 
Execute       bind -model conv3_5x5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.bind.adb -f 
INFO-FLOW: Finish binding conv3_5x5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_df' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_df 
Execute       schedule -model compute_tile_df 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.237 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_tile_df' consists of the following:
	'call' operation ('call_ret') to 'entry_proc' [345]  (1.838 ns)
	'call' operation ('_ln274', src/srcnn.cpp:274->src/srcnn.cpp:770) to 'fuse_9x9_1x1' [349]  (6.399 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_df.
Execute       set_default_model compute_tile_df 
Execute       bind -model compute_tile_df 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_df.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tile_mm_Pipeline_Out_writex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       schedule -model store_tile_mm_Pipeline_Out_writex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Out_writey_Out_writex'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Out_writey_Out_writex'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.185 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.sched.adb -f 
INFO-FLOW: Finish scheduling store_tile_mm_Pipeline_Out_writex.
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       bind -model store_tile_mm_Pipeline_Out_writex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.bind.adb -f 
INFO-FLOW: Finish binding store_tile_mm_Pipeline_Out_writex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_tile_mm 
Execute       schedule -model store_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling store_tile_mm.
Execute       set_default_model store_tile_mm 
Execute       bind -model store_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding store_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       schedule -model dataflow_in_loop_IT_w0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_IT_w0.
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       bind -model dataflow_in_loop_IT_w0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.384 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.116 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_IT_w0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.319 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.386 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.231 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.268 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.387 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.195 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess entry_proc15 
Execute       rtl_gen_preprocess load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       rtl_gen_preprocess load_tile_mm 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_acc1 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess fuse_9x9_1x1 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Shift_win32 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_Conv3_inputft 
Execute       rtl_gen_preprocess conv3_5x5_Pipeline_acc3row 
Execute       rtl_gen_preprocess conv3_5x5 
Execute       rtl_gen_preprocess compute_tile_df 
Execute       rtl_gen_preprocess store_tile_mm_Pipeline_Out_writex 
Execute       rtl_gen_preprocess store_tile_mm 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' pipeline 'CopyW1_ky_CopyW1_kx' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.390 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.adb 
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW1_ky_CopyW1_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW2_inft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW2_inft' pipeline 'CopyW2_inft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW2_inft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.393 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.adb 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW2_inft -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline 'CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' is 6800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'.
Command       create_rtl_model done; 0.408 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.400 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.adb 
Command       db_write done; 0.143 sec.
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc15 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.415 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc15 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc15 
Execute       gen_rtl entry_proc15 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc15 
Execute       syn_report -csynth -model entry_proc15 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc15_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc15 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc15_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc15 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc15 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.adb 
Execute       db_write -model entry_proc15 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc15 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_mm_Pipeline_InputTileHread_InputTileWread -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' pipeline 'InputTileHread_InputTileWread' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_mm_Pipeline_InputTileHread_InputTileWread'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.415 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_mm_Pipeline_InputTileHread_InputTileWread -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       gen_rtl load_tile_mm_Pipeline_InputTileHread_InputTileWread -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       syn_report -csynth -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_Pipeline_InputTileHread_InputTileWread_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_Pipeline_InputTileHread_InputTileWread_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.adb 
Execute       db_write -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_mm_Pipeline_InputTileHread_InputTileWread -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.415 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_mm 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_mm 
Execute       syn_report -csynth -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_tile_mm -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.adb 
Execute       db_write -model load_tile_mm -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_mm -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.416 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.418 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
Execute       syn_report -csynth -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.adb 
Execute       db_write -model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1_Pipeline_Conv1_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1_Pipeline_Conv1_ky -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fuse_9x9_1x1_Pipeline_Conv1_ky' pipeline 'Conv1_ky' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1_Pipeline_Conv1_ky'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.421 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv1_ky -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv1_ky -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky 
Execute       syn_report -csynth -model fuse_9x9_1x1_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv1_ky_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv1_ky_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv1_ky -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.adb 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv1_ky -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1_Pipeline_Conv1_ky -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1_Pipeline_acc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1_Pipeline_acc1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fuse_9x9_1x1_Pipeline_acc1' pipeline 'acc1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1_Pipeline_acc1'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.425 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_acc1 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1_Pipeline_acc1 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_acc1 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1_Pipeline_acc1 
Execute       syn_report -csynth -model fuse_9x9_1x1_Pipeline_acc1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_acc1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1_Pipeline_acc1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_acc1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1_Pipeline_acc1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model fuse_9x9_1x1_Pipeline_acc1 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.adb 
Execute       db_write -model fuse_9x9_1x1_Pipeline_acc1 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1_Pipeline_acc1 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1_Pipeline_Conv2_dot32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Conv2_dot32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fuse_9x9_1x1_Pipeline_Conv2_dot32' pipeline 'Conv2_dot32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1_Pipeline_Conv2_dot32'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.427 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv2_dot32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv2_dot32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1_Pipeline_Conv2_dot32 
Execute       syn_report -csynth -model fuse_9x9_1x1_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv2_dot32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv2_dot32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv2_dot32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.adb 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv2_dot32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1_Pipeline_Conv2_dot32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1_Pipeline_Conv2_ReLU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fuse_9x9_1x1_Pipeline_Conv2_ReLU' pipeline 'Conv2_ReLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1_Pipeline_Conv2_ReLU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.430 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv2_ReLU -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       gen_rtl fuse_9x9_1x1_Pipeline_Conv2_ReLU -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1_Pipeline_Conv2_ReLU 
Execute       syn_report -csynth -model fuse_9x9_1x1_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv2_ReLU_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_Pipeline_Conv2_ReLU_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv2_ReLU -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.adb 
Execute       db_write -model fuse_9x9_1x1_Pipeline_Conv2_ReLU -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1_Pipeline_Conv2_ReLU -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fuse_9x9_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fuse_9x9_1x1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fuse_9x9_1x1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.438 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fuse_9x9_1x1 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_fuse_9x9_1x1 
Execute       gen_rtl fuse_9x9_1x1 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_fuse_9x9_1x1 
Execute       syn_report -csynth -model fuse_9x9_1x1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model fuse_9x9_1x1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/fuse_9x9_1x1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model fuse_9x9_1x1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.201 sec.
Execute       db_write -model fuse_9x9_1x1 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.adb 
Execute       db_write -model fuse_9x9_1x1 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fuse_9x9_1x1 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_5x5_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_5x5_Pipeline_Shift_win32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Shift_win32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_5x5_Pipeline_Shift_win32' pipeline 'Shift_win32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_5x5_Pipeline_Shift_win32' is 6800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_5x5_Pipeline_Shift_win32'.
Command       create_rtl_model done; 0.177 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.449 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_5x5_Pipeline_Shift_win32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_5x5_Pipeline_Shift_win32 
Execute       gen_rtl conv3_5x5_Pipeline_Shift_win32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_5x5_Pipeline_Shift_win32 
Execute       syn_report -csynth -model conv3_5x5_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Shift_win32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_5x5_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Shift_win32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_5x5_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3_5x5_Pipeline_Shift_win32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.adb 
Command       db_write done; 0.116 sec.
Execute       db_write -model conv3_5x5_Pipeline_Shift_win32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_5x5_Pipeline_Shift_win32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_5x5_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_5x5_Pipeline_Update_linebuf32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Update_linebuf32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_5x5_Pipeline_Update_linebuf32' pipeline 'Update_linebuf32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_5x5_Pipeline_Update_linebuf32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.464 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_5x5_Pipeline_Update_linebuf32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_5x5_Pipeline_Update_linebuf32 
Execute       gen_rtl conv3_5x5_Pipeline_Update_linebuf32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_5x5_Pipeline_Update_linebuf32 
Execute       syn_report -csynth -model conv3_5x5_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Update_linebuf32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_5x5_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Update_linebuf32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_5x5_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3_5x5_Pipeline_Update_linebuf32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.adb 
Execute       db_write -model conv3_5x5_Pipeline_Update_linebuf32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_5x5_Pipeline_Update_linebuf32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_5x5_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_5x5_Pipeline_Conv3_inputft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_5x5_Pipeline_Conv3_inputft' pipeline 'Conv3_inputft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_5x5_Pipeline_Conv3_inputft'.
Command       create_rtl_model done; 0.559 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.488 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_5x5_Pipeline_Conv3_inputft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_5x5_Pipeline_Conv3_inputft 
Execute       gen_rtl conv3_5x5_Pipeline_Conv3_inputft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_5x5_Pipeline_Conv3_inputft 
Execute       syn_report -csynth -model conv3_5x5_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Conv3_inputft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_5x5_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_Conv3_inputft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_5x5_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.174 sec.
Execute       db_write -model conv3_5x5_Pipeline_Conv3_inputft -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.adb 
Command       db_write done; 0.274 sec.
Execute       db_write -model conv3_5x5_Pipeline_Conv3_inputft -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.118 sec.
Execute       gen_tb_info conv3_5x5_Pipeline_Conv3_inputft -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_5x5_Pipeline_acc3row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_5x5_Pipeline_acc3row -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_5x5_Pipeline_acc3row' pipeline 'acc3row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_5x5_Pipeline_acc3row'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.434 seconds; current allocated memory: 1.521 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_5x5_Pipeline_acc3row -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_5x5_Pipeline_acc3row 
Execute       gen_rtl conv3_5x5_Pipeline_acc3row -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_5x5_Pipeline_acc3row 
Execute       syn_report -csynth -model conv3_5x5_Pipeline_acc3row -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_acc3row_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_5x5_Pipeline_acc3row -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_Pipeline_acc3row_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_5x5_Pipeline_acc3row -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3_5x5_Pipeline_acc3row -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.adb 
Execute       db_write -model conv3_5x5_Pipeline_acc3row -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_5x5_Pipeline_acc3row -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_5x5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_5x5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_5x5'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_5x5_win_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_5x5_f2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.386 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.540 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_5x5 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_5x5 
Execute       gen_rtl conv3_5x5 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_5x5 
Execute       syn_report -csynth -model conv3_5x5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.268 sec.
Execute       syn_report -rtlxml -model conv3_5x5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_5x5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_5x5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.275 sec.
Execute       db_write -model conv3_5x5 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.adb 
Command       db_write done; 0.256 sec.
Execute       db_write -model conv3_5x5 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_5x5 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_df' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_df -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_df'.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_3_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_4_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_5_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_f2_i_i_U(srcnn_fifo_w1024_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'phase_c_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.268 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 1.561 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_df -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_df 
Execute       gen_rtl compute_tile_df -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_df 
Execute       syn_report -csynth -model compute_tile_df -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_df_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_df -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_df_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_df -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.229 sec.
Execute       db_write -model compute_tile_df -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.adb 
Execute       db_write -model compute_tile_df -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_df -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tile_mm_Pipeline_Out_writex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_tile_mm_Pipeline_Out_writex -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tile_mm_Pipeline_Out_writex' pipeline 'Out_writey_Out_writex' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tile_mm_Pipeline_Out_writex'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.570 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_tile_mm_Pipeline_Out_writex -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_tile_mm_Pipeline_Out_writex 
Execute       gen_rtl store_tile_mm_Pipeline_Out_writex -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_tile_mm_Pipeline_Out_writex 
Execute       syn_report -csynth -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_Pipeline_Out_writex_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_Pipeline_Out_writex_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_tile_mm_Pipeline_Out_writex -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.adb 
Execute       db_write -model store_tile_mm_Pipeline_Out_writex -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_tile_mm_Pipeline_Out_writex -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tile_mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.572 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_tile_mm 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_tile_mm 
Execute       syn_report -csynth -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_tile_mm -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.adb 
Execute       db_write -model store_tile_mm -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_tile_mm -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_IT_w0 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1dEe' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d2_S' is changed to 'fifo_w9_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_S' is changed to 'fifo_w1_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_IT_w0'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c1_channel_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c2_channel_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_c3_channel_U(srcnn_fifo_w1_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_c_U(srcnn_fifo_w1_d2_S_x)' using Shift Registers.
Command       create_rtl_model done; 1.371 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.583 seconds; current allocated memory: 1.579 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_IT_w0 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_IT_w0 
Execute       syn_report -csynth -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.197 sec.
Execute       db_write -model dataflow_in_loop_IT_w0 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.adb 
Execute       db_write -model dataflow_in_loop_IT_w0 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_IT_w0 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/reload_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'weights_loaded' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lochbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loclbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lococq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loctde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loczec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdrG' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap', 'reload_weights' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg' using distributed RAMs.
Command       create_rtl_model done; 10.442 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.092 seconds; current allocated memory: 1.607 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn 
Command       gen_rtl done; 0.197 sec.
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn 
Command       gen_rtl done; 0.11 sec.
Execute       syn_report -csynth -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.329 sec.
Execute       db_write -model srcnn -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model srcnn -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 0.964 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW1_ky_CopyW1_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component srcnn_urem_4ns_3ns_2_8_1.
INFO-FLOW: Append model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW2_inft] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [entry_proc15] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.compgen.tcl 
INFO-FLOW: Handling components in module [load_tile_mm_Pipeline_InputTileHread_InputTileWread] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component srcnn_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO-FLOW: Found component srcnn_am_addmul_8ns_4ns_9ns_17_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_4ns_9ns_17_4_1
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_25_5_32_1_1.
INFO-FLOW: Append model srcnn_mux_25_5_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fuse_9x9_1x1_Pipeline_Conv1_ky] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fuse_9x9_1x1_Pipeline_acc1] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_9_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_9_4_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fuse_9x9_1x1_Pipeline_Conv2_dot32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fuse_9x9_1x1_Pipeline_Conv2_ReLU] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.compgen.tcl 
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fuse_9x9_1x1] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.compgen.tcl 
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_urem_64s_3ns_2_68_seq_1.
INFO-FLOW: Append model srcnn_urem_64s_3ns_2_68_seq_1
INFO-FLOW: Found component srcnn_mux_64_6_32_1_1.
INFO-FLOW: Append model srcnn_mux_64_6_32_1_1
INFO-FLOW: Found component srcnn_am_addmul_8ns_3ns_9ns_18_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv3_5x5_Pipeline_Shift_win32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_5x5_Pipeline_Update_linebuf32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_5x5_Pipeline_Conv3_inputft] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_8_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_8_3_32_1_1
INFO-FLOW: Found component srcnn_mux_5_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_5_3_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_5x5_Pipeline_acc3row] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_5x5] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.compgen.tcl 
INFO-FLOW: Found component srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_conv3_5x5_win_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_5x5_win_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_5x5_f2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_5x5_f2_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [compute_tile_df] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.compgen.tcl 
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w1024_d64_A.
INFO-FLOW: Append model srcnn_fifo_w1024_d64_A
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Handling components in module [store_tile_mm_Pipeline_Out_writex] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_8ns_16_1_1
INFO-FLOW: Handling components in module [dataflow_in_loop_IT_w0] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_fifo_w64_d4_S.
INFO-FLOW: Append model srcnn_fifo_w64_d4_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w1_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w1_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S_x
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg
INFO-FLOW: Found component srcnn_gmem_in_m_axi.
INFO-FLOW: Append model srcnn_gmem_in_m_axi
INFO-FLOW: Found component srcnn_gmem_w1_m_axi.
INFO-FLOW: Append model srcnn_gmem_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_w2_m_axi.
INFO-FLOW: Append model srcnn_gmem_w2_m_axi
INFO-FLOW: Found component srcnn_gmem_w3_m_axi.
INFO-FLOW: Append model srcnn_gmem_w3_m_axi
INFO-FLOW: Found component srcnn_gmem_out_m_axi.
INFO-FLOW: Append model srcnn_gmem_out_m_axi
INFO-FLOW: Found component srcnn_ctrl_s_axi.
INFO-FLOW: Append model srcnn_ctrl_s_axi
INFO-FLOW: Append model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: Append model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: Append model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: Append model entry_proc15
INFO-FLOW: Append model load_tile_mm_Pipeline_InputTileHread_InputTileWread
INFO-FLOW: Append model load_tile_mm
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: Append model fuse_9x9_1x1_Pipeline_Conv1_ky
INFO-FLOW: Append model fuse_9x9_1x1_Pipeline_acc1
INFO-FLOW: Append model fuse_9x9_1x1_Pipeline_Conv2_dot32
INFO-FLOW: Append model fuse_9x9_1x1_Pipeline_Conv2_ReLU
INFO-FLOW: Append model fuse_9x9_1x1
INFO-FLOW: Append model conv3_5x5_Pipeline_Shift_win32
INFO-FLOW: Append model conv3_5x5_Pipeline_Update_linebuf32
INFO-FLOW: Append model conv3_5x5_Pipeline_Conv3_inputft
INFO-FLOW: Append model conv3_5x5_Pipeline_acc3row
INFO-FLOW: Append model conv3_5x5
INFO-FLOW: Append model compute_tile_df
INFO-FLOW: Append model store_tile_mm_Pipeline_Out_writex
INFO-FLOW: Append model store_tile_mm
INFO-FLOW: Append model dataflow_in_loop_IT_w0
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_mul_4ns_6ns_9_1_1 srcnn_urem_4ns_3ns_2_8_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_9ns_11ns_19_1_1 srcnn_urem_9ns_3ns_2_13_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_am_addmul_8ns_4ns_9ns_17_4_1 srcnn_mux_25_5_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_3_2_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_9_4_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_urem_64s_3ns_2_68_seq_1 srcnn_mux_64_6_32_1_1 srcnn_am_addmul_8ns_3ns_9ns_18_4_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_8_3_32_1_1 srcnn_mux_5_3_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W srcnn_conv3_5x5_win_RAM_AUTO_1R1W srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W srcnn_conv3_5x5_f2_RAM_AUTO_1R1W srcnn_fifo_w1_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w1024_d64_A srcnn_fifo_w1_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_8ns_8ns_16_1_1 srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W srcnn_fifo_w64_d4_S srcnn_fifo_w9_d2_S_x srcnn_fifo_w9_d2_S_x srcnn_fifo_w1_d2_S_x srcnn_fifo_w9_d2_S_x srcnn_fifo_w9_d2_S_x srcnn_fifo_w1_d2_S_x srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg srcnn_gmem_in_m_axi srcnn_gmem_w1_m_axi srcnn_gmem_w2_m_axi srcnn_gmem_w3_m_axi srcnn_gmem_out_m_axi srcnn_ctrl_s_axi srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc15 load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm entry_proc fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 fuse_9x9_1x1_Pipeline_Conv1_ky fuse_9x9_1x1_Pipeline_acc1 fuse_9x9_1x1_Pipeline_Conv2_dot32 fuse_9x9_1x1_Pipeline_Conv2_ReLU fuse_9x9_1x1 conv3_5x5_Pipeline_Shift_win32 conv3_5x5_Pipeline_Update_linebuf32 conv3_5x5_Pipeline_Conv3_inputft conv3_5x5_Pipeline_acc3row conv3_5x5 compute_tile_df store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_4ns_9ns_17_4_1
INFO-FLOW: To file: write model srcnn_mux_25_5_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_9_4_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_urem_64s_3ns_2_68_seq_1
INFO-FLOW: To file: write model srcnn_mux_64_6_32_1_1
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_8_3_32_1_1
INFO-FLOW: To file: write model srcnn_mux_5_3_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_conv3_5x5_win_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_5x5_f2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1024_d64_A
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w64_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S_x
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg
INFO-FLOW: To file: write model srcnn_gmem_in_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w2_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w3_m_axi
INFO-FLOW: To file: write model srcnn_gmem_out_m_axi
INFO-FLOW: To file: write model srcnn_ctrl_s_axi
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: To file: write model entry_proc15
INFO-FLOW: To file: write model load_tile_mm_Pipeline_InputTileHread_InputTileWread
INFO-FLOW: To file: write model load_tile_mm
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: To file: write model fuse_9x9_1x1_Pipeline_Conv1_ky
INFO-FLOW: To file: write model fuse_9x9_1x1_Pipeline_acc1
INFO-FLOW: To file: write model fuse_9x9_1x1_Pipeline_Conv2_dot32
INFO-FLOW: To file: write model fuse_9x9_1x1_Pipeline_Conv2_ReLU
INFO-FLOW: To file: write model fuse_9x9_1x1
INFO-FLOW: To file: write model conv3_5x5_Pipeline_Shift_win32
INFO-FLOW: To file: write model conv3_5x5_Pipeline_Update_linebuf32
INFO-FLOW: To file: write model conv3_5x5_Pipeline_Conv3_inputft
INFO-FLOW: To file: write model conv3_5x5_Pipeline_acc3row
INFO-FLOW: To file: write model conv3_5x5
INFO-FLOW: To file: write model compute_tile_df
INFO-FLOW: To file: write model store_tile_mm_Pipeline_Out_writex
INFO-FLOW: To file: write model store_tile_mm
INFO-FLOW: To file: write model dataflow_in_loop_IT_w0
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_9_4_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W
srcnn_conv3_5x5_win_RAM_AUTO_1R1W
srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W
srcnn_conv3_5x5_f2_RAM_AUTO_1R1W
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1024_d64_A
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc15
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
entry_proc
fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
fuse_9x9_1x1_Pipeline_Conv1_ky
fuse_9x9_1x1_Pipeline_acc1
fuse_9x9_1x1_Pipeline_Conv2_dot32
fuse_9x9_1x1_Pipeline_Conv2_ReLU
fuse_9x9_1x1
conv3_5x5_Pipeline_Shift_win32
conv3_5x5_Pipeline_Update_linebuf32
conv3_5x5_Pipeline_Conv3_inputft
conv3_5x5_Pipeline_acc3row
conv3_5x5
compute_tile_df
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' expOnly='0'
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.11 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.182 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.114 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.626 seconds; current allocated memory: 1.637 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc15
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_9_4_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W
srcnn_conv3_5x5_win_RAM_AUTO_1R1W
srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W
srcnn_conv3_5x5_f2_RAM_AUTO_1R1W
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1024_d64_A
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc15
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
entry_proc
fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
fuse_9x9_1x1_Pipeline_Conv1_ky
fuse_9x9_1x1_Pipeline_acc1
fuse_9x9_1x1_Pipeline_Conv2_dot32
fuse_9x9_1x1_Pipeline_Conv2_ReLU
fuse_9x9_1x1
conv3_5x5_Pipeline_Shift_win32
conv3_5x5_Pipeline_Update_linebuf32
conv3_5x5_Pipeline_Conv3_inputft
conv3_5x5_Pipeline_acc3row
conv3_5x5
compute_tile_df
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc15.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv1_ky.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_acc1.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_dot32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1_Pipeline_Conv2_ReLU.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/fuse_9x9_1x1.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Shift_win32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Update_linebuf32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_Conv3_inputft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5_Pipeline_acc3row.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_5x5.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_df.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w2 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w3 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1138 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW2_inft_fu_1153 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1179 dataflow_in_loop_IT_w0 grp_dataflow_in_loop_IT_w0_fu_1586 load_tile_mm load_tile_mm_U0 load_tile_mm_Pipeline_InputTileHread_InputTileWread grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 compute_tile_df compute_tile_df_U0 entry_proc entry_proc_U0 fuse_9x9_1x1 fuse_9x9_1x1_U0 fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868 fuse_9x9_1x1_Pipeline_Conv1_ky grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912 fuse_9x9_1x1_Pipeline_Conv2_ReLU grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950 fuse_9x9_1x1_Pipeline_acc1 grp_fuse_9x9_1x1_Pipeline_acc1_fu_970 fuse_9x9_1x1_Pipeline_Conv2_dot32 grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985 conv3_5x5 conv3_5x5_U0 conv3_5x5_Pipeline_Shift_win32 grp_conv3_5x5_Pipeline_Shift_win32_fu_2052 conv3_5x5_Pipeline_Update_linebuf32 grp_conv3_5x5_Pipeline_Update_linebuf32_fu_2293 conv3_5x5_Pipeline_Conv3_inputft grp_conv3_5x5_Pipeline_Conv3_inputft_fu_2334 conv3_5x5_Pipeline_acc3row grp_conv3_5x5_Pipeline_acc3row_fu_2973 entry_proc15 entry_proc15_U0 store_tile_mm store_tile_mm_U0 store_tile_mm_Pipeline_Out_writex grp_store_tile_mm_Pipeline_Out_writex_fu_98} INST2MODULE {srcnn srcnn grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1138 srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW2_inft_fu_1153 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1179 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_dataflow_in_loop_IT_w0_fu_1586 dataflow_in_loop_IT_w0 load_tile_mm_U0 load_tile_mm grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 load_tile_mm_Pipeline_InputTileHread_InputTileWread compute_tile_df_U0 compute_tile_df entry_proc_U0 entry_proc fuse_9x9_1x1_U0 fuse_9x9_1x1 grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868 fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912 fuse_9x9_1x1_Pipeline_Conv1_ky grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950 fuse_9x9_1x1_Pipeline_Conv2_ReLU grp_fuse_9x9_1x1_Pipeline_acc1_fu_970 fuse_9x9_1x1_Pipeline_acc1 grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985 fuse_9x9_1x1_Pipeline_Conv2_dot32 conv3_5x5_U0 conv3_5x5 grp_conv3_5x5_Pipeline_Shift_win32_fu_2052 conv3_5x5_Pipeline_Shift_win32 grp_conv3_5x5_Pipeline_Update_linebuf32_fu_2293 conv3_5x5_Pipeline_Update_linebuf32 grp_conv3_5x5_Pipeline_Conv3_inputft_fu_2334 conv3_5x5_Pipeline_Conv3_inputft grp_conv3_5x5_Pipeline_acc3row_fu_2973 conv3_5x5_Pipeline_acc3row entry_proc15_U0 entry_proc15 store_tile_mm_U0 store_tile_mm grp_store_tile_mm_Pipeline_Out_writex_fu_98 store_tile_mm_Pipeline_Out_writex} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1138 grp_srcnn_Pipeline_CopyW2_inft_fu_1153 grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1179 grp_dataflow_in_loop_IT_w0_fu_1586}} grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1138 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW2_inft_fu_1153 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1179 {DEPTH 2 CHILDREN {}} grp_dataflow_in_loop_IT_w0_fu_1586 {DEPTH 2 CHILDREN {load_tile_mm_U0 compute_tile_df_U0 entry_proc15_U0 store_tile_mm_U0}} load_tile_mm_U0 {DEPTH 3 CHILDREN grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102} grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 {DEPTH 4 CHILDREN {}} compute_tile_df_U0 {DEPTH 3 CHILDREN {entry_proc_U0 fuse_9x9_1x1_U0 conv3_5x5_U0}} entry_proc_U0 {DEPTH 4 CHILDREN {}} fuse_9x9_1x1_U0 {DEPTH 4 CHILDREN {grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868 grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912 grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950 grp_fuse_9x9_1x1_Pipeline_acc1_fu_970 grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985}} grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868 {DEPTH 5 CHILDREN {}} grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912 {DEPTH 5 CHILDREN {}} grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950 {DEPTH 5 CHILDREN {}} grp_fuse_9x9_1x1_Pipeline_acc1_fu_970 {DEPTH 5 CHILDREN {}} grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985 {DEPTH 5 CHILDREN {}} conv3_5x5_U0 {DEPTH 4 CHILDREN {grp_conv3_5x5_Pipeline_Shift_win32_fu_2052 grp_conv3_5x5_Pipeline_Update_linebuf32_fu_2293 grp_conv3_5x5_Pipeline_Conv3_inputft_fu_2334 grp_conv3_5x5_Pipeline_acc3row_fu_2973}} grp_conv3_5x5_Pipeline_Shift_win32_fu_2052 {DEPTH 5 CHILDREN {}} grp_conv3_5x5_Pipeline_Update_linebuf32_fu_2293 {DEPTH 5 CHILDREN {}} grp_conv3_5x5_Pipeline_Conv3_inputft_fu_2334 {DEPTH 5 CHILDREN {}} grp_conv3_5x5_Pipeline_acc3row_fu_2973 {DEPTH 5 CHILDREN {}} entry_proc15_U0 {DEPTH 3 CHILDREN {}} store_tile_mm_U0 {DEPTH 3 CHILDREN grp_store_tile_mm_Pipeline_Out_writex_fu_98} grp_store_tile_mm_Pipeline_Out_writex_fu_98 {DEPTH 4 CHILDREN {}}} MODULEDATA {srcnn_Pipeline_CopyW1_ky_CopyW1_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln695_fu_224_p2 SOURCE src/srcnn.cpp:695 VARIABLE add_ln695 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln692_1_fu_236_p2 SOURCE src/srcnn.cpp:692 VARIABLE add_ln692_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln692_fu_245_p2 SOURCE src/srcnn.cpp:692 VARIABLE add_ln692 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_4_fu_397_p2 SOURCE src/srcnn.cpp:697 VARIABLE add_ln697_4 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln695_2_fu_285_p2 SOURCE src/srcnn.cpp:695 VARIABLE add_ln695_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U1 SOURCE src/srcnn.cpp:695 VARIABLE mul_ln695 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_2_fu_339_p2 SOURCE src/srcnn.cpp:697 VARIABLE add_ln697_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln695_1_fu_365_p2 SOURCE src/srcnn.cpp:695 VARIABLE add_ln695_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW2_inft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln707_fu_266_p2 SOURCE src/srcnn.cpp:707 VARIABLE add_ln707 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_2_fu_314_p2 SOURCE src/srcnn.cpp:713 VARIABLE add_ln713_2 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_1_fu_276_p2 SOURCE src/srcnn.cpp:713 VARIABLE add_ln713_1 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_286_p2 SOURCE src/srcnn.cpp:713 VARIABLE add_ln713 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_1_fu_3159_p2 SOURCE src/srcnn.cpp:725 VARIABLE add_ln725_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_fu_3213_p2 SOURCE src/srcnn.cpp:725 VARIABLE add_ln725 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln728_fu_3468_p2 SOURCE src/srcnn.cpp:728 VARIABLE add_ln728 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln731_fu_3698_p2 SOURCE src/srcnn.cpp:731 VARIABLE add_ln731 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln728_1_fu_3185_p2 SOURCE src/srcnn.cpp:728 VARIABLE add_ln728_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_tile_mm_Pipeline_InputTileHread_InputTileWread {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_288_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_293_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_337_p2 SOURCE src/srcnn.cpp:50 VARIABLE add_ln50_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_346_p2 SOURCE src/srcnn.cpp:50 VARIABLE add_ln50_2 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_377_p2 SOURCE src/srcnn.cpp:67 VARIABLE add_ln67_3 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_408_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55_2 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_413_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U229 SOURCE src/srcnn.cpp:60 VARIABLE mul_ln60 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_500_p2 SOURCE src/srcnn.cpp:64 VARIABLE add_ln64 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_517_p2 SOURCE src/srcnn.cpp:64 VARIABLE add_ln64_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_523_p2 SOURCE src/srcnn.cpp:65 VARIABLE add_ln65 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_615_p2 SOURCE src/srcnn.cpp:67 VARIABLE add_ln67_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_640_p2 SOURCE src/srcnn.cpp:60 VARIABLE add_ln60 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_fu_127_p2 SOURCE src/srcnn.cpp:754 VARIABLE add_ln754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_159_p2 SOURCE src/srcnn.cpp:757 VARIABLE add_ln757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_230_p2 SOURCE src/srcnn.cpp:67 VARIABLE add_ln67_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_191_p2 SOURCE src/srcnn.cpp:50 VARIABLE add_ln50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_4ns_9ns_17_4_1_U245 SOURCE src/srcnn.cpp:50 VARIABLE add_ln50_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_240_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_4ns_9ns_17_4_1_U245 SOURCE src/srcnn.cpp:50 VARIABLE mul_ln50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_918_p2 SOURCE src/srcnn.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fuse_9x9_1x1_Pipeline_Conv1_ky {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_781_p2 SOURCE src/srcnn.cpp:114 VARIABLE add_ln114 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_791_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_fu_803_p2 SOURCE src/srcnn.cpp:121 VARIABLE sub_ln121 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_821_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_2 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_918_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_3 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_833_p2 SOURCE {} VARIABLE tmp LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_842_p2 SOURCE {} VARIABLE empty LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_4_fu_851_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_4 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_5_fu_876_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_5 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_6_fu_882_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_6 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_7_fu_894_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_7 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_8_fu_906_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_8 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_9_fu_930_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_9 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_10_fu_941_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_10 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_11_fu_952_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_11 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_12_fu_963_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_12 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_13_fu_974_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_13 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_14_fu_985_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_14 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fuse_9x9_1x1_Pipeline_acc1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_150_p2 SOURCE src/srcnn.cpp:126 VARIABLE add_ln126 LOOP acc1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fuse_9x9_1x1_Pipeline_Conv2_dot32 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U373 SOURCE src/srcnn.cpp:132 VARIABLE mul84_3_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U374 SOURCE src/srcnn.cpp:132 VARIABLE mul84_4_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U375 SOURCE src/srcnn.cpp:132 VARIABLE mul84_5_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U376 SOURCE src/srcnn.cpp:132 VARIABLE mul84_6_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U377 SOURCE src/srcnn.cpp:132 VARIABLE mul84_7_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U365 SOURCE src/srcnn.cpp:132 VARIABLE add87_3_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U366 SOURCE src/srcnn.cpp:132 VARIABLE add87_4_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U367 SOURCE src/srcnn.cpp:132 VARIABLE add87_5_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE src/srcnn.cpp:132 VARIABLE add87_6_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE src/srcnn.cpp:132 VARIABLE add87_7_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_466_p2 SOURCE src/srcnn.cpp:129 VARIABLE add_ln129 LOOP Conv2_dot32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 25 BRAM 0 URAM 0}} fuse_9x9_1x1_Pipeline_Conv2_ReLU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_376_p2 SOURCE src/srcnn.cpp:139 VARIABLE add_ln139 LOOP Conv2_ReLU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fuse_9x9_1x1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_U SOURCE src/srcnn.cpp:93 VARIABLE acc2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_1_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_2_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_3_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_4_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_5_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_6_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_7_U SOURCE src/srcnn.cpp:93 VARIABLE acc2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_U SOURCE src/srcnn.cpp:136 VARIABLE f2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_1_U SOURCE src/srcnn.cpp:136 VARIABLE f2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_2_U SOURCE src/srcnn.cpp:136 VARIABLE f2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_3_U SOURCE src/srcnn.cpp:136 VARIABLE f2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_4_U SOURCE src/srcnn.cpp:136 VARIABLE f2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_5_U SOURCE src/srcnn.cpp:136 VARIABLE f2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_6_U SOURCE src/srcnn.cpp:136 VARIABLE f2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME f2_7_U SOURCE src/srcnn.cpp:136 VARIABLE f2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_fu_1020_p2 SOURCE src/srcnn.cpp:754 VARIABLE add_ln754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_1052_p2 SOURCE src/srcnn.cpp:757 VARIABLE add_ln757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1508_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U433 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_1092_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U433 SOURCE src/srcnn.cpp:86 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_1529_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_4 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_1598_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_2 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast22_i_i_fu_1615_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast22_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U423 SOURCE src/srcnn.cpp:86 VARIABLE mul26 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_84_fu_1644_p2 SOURCE src/srcnn.cpp:86 VARIABLE empty_84 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast26_i_i_fu_1657_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast26_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U424 SOURCE src/srcnn.cpp:86 VARIABLE mul23 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast27_i_i_fu_1682_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast27_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U425 SOURCE src/srcnn.cpp:86 VARIABLE mul20 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast28_i_i_fu_1707_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast28_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U426 SOURCE src/srcnn.cpp:86 VARIABLE mul17 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast29_i_i_fu_1732_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast29_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U427 SOURCE src/srcnn.cpp:86 VARIABLE mul14 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast30_i_i_fu_1757_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast30_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U428 SOURCE src/srcnn.cpp:86 VARIABLE mul11 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast31_i_i_fu_1782_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast31_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U429 SOURCE src/srcnn.cpp:86 VARIABLE mul8 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast32_i_i_fu_1807_p2 SOURCE src/srcnn.cpp:86 VARIABLE p_cast32_i_i LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U430 SOURCE src/srcnn.cpp:86 VARIABLE mul5 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_1832_p2 SOURCE src/srcnn.cpp:103 VARIABLE add_ln103 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U431 SOURCE src/srcnn.cpp:103 VARIABLE mul_ln103 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_1863_p2 SOURCE src/srcnn.cpp:103 VARIABLE add_ln103_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_1889_p2 SOURCE src/srcnn.cpp:121 VARIABLE add_ln121_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1966_p2 SOURCE src/srcnn.cpp:88 VARIABLE add_ln88 LOOP ITRowcomp_ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 50 BRAM 0 URAM 0}} conv3_5x5_Pipeline_Shift_win32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_4716_p2 SOURCE src/srcnn.cpp:196 VARIABLE add_ln196 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_4772_p2 SOURCE src/srcnn.cpp:178 VARIABLE add_ln178 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_5x5_Pipeline_Update_linebuf32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_872_p2 SOURCE src/srcnn.cpp:210 VARIABLE add_ln210 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_920_p2 SOURCE src/srcnn.cpp:204 VARIABLE add_ln204 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_5x5_Pipeline_Conv3_inputft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_6668_p2 SOURCE src/srcnn.cpp:232 VARIABLE add_ln232 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U851 SOURCE src/srcnn.cpp:240 VARIABLE mul_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U852 SOURCE src/srcnn.cpp:240 VARIABLE mul_i_88 LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE src/srcnn.cpp:240 VARIABLE acc3_1 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U853 SOURCE src/srcnn.cpp:240 VARIABLE mul_5_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE src/srcnn.cpp:240 VARIABLE acc3_2 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U854 SOURCE src/srcnn.cpp:240 VARIABLE mul_6_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE src/srcnn.cpp:240 VARIABLE acc3_3 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U855 SOURCE src/srcnn.cpp:240 VARIABLE mul_7_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE src/srcnn.cpp:240 VARIABLE acc3_4 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE src/srcnn.cpp:240 VARIABLE mul_1_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE src/srcnn.cpp:240 VARIABLE acc3_5 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE src/srcnn.cpp:240 VARIABLE mul_1_1_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE src/srcnn.cpp:240 VARIABLE acc3_6 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE src/srcnn.cpp:240 VARIABLE mul_1_2_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE src/srcnn.cpp:240 VARIABLE acc3_7 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE src/srcnn.cpp:240 VARIABLE mul_1_3_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE src/srcnn.cpp:240 VARIABLE acc3_8 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U851 SOURCE src/srcnn.cpp:240 VARIABLE mul_1_4_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U852 SOURCE src/srcnn.cpp:240 VARIABLE mul_2_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE src/srcnn.cpp:240 VARIABLE acc3_50 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U853 SOURCE src/srcnn.cpp:240 VARIABLE mul_2_1_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE src/srcnn.cpp:240 VARIABLE acc3_51 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U854 SOURCE src/srcnn.cpp:240 VARIABLE mul_2_2_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE src/srcnn.cpp:240 VARIABLE acc3_52 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U855 SOURCE src/srcnn.cpp:240 VARIABLE mul_2_3_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE src/srcnn.cpp:240 VARIABLE acc3_53 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE src/srcnn.cpp:240 VARIABLE mul_2_4_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE src/srcnn.cpp:240 VARIABLE acc3_54 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE src/srcnn.cpp:240 VARIABLE mul_3_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE src/srcnn.cpp:240 VARIABLE acc3_55 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE src/srcnn.cpp:240 VARIABLE mul_3_1_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE src/srcnn.cpp:240 VARIABLE acc3_56 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE src/srcnn.cpp:240 VARIABLE mul_3_2_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE src/srcnn.cpp:240 VARIABLE acc3_57 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U851 SOURCE src/srcnn.cpp:240 VARIABLE mul_3_3_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U852 SOURCE src/srcnn.cpp:240 VARIABLE mul_3_4_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE src/srcnn.cpp:240 VARIABLE acc3_59 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U853 SOURCE src/srcnn.cpp:240 VARIABLE mul_4_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE src/srcnn.cpp:240 VARIABLE acc3_60 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U854 SOURCE src/srcnn.cpp:240 VARIABLE mul_4_1_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE src/srcnn.cpp:240 VARIABLE acc3_61 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U855 SOURCE src/srcnn.cpp:240 VARIABLE mul_4_2_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE src/srcnn.cpp:240 VARIABLE acc3_62 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE src/srcnn.cpp:240 VARIABLE mul_4_3_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE src/srcnn.cpp:240 VARIABLE acc3_63 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE src/srcnn.cpp:240 VARIABLE mul_4_4_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE src/srcnn.cpp:240 VARIABLE acc3_64 LOOP Conv3_inputft BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 43 BRAM 0 URAM 0}} conv3_5x5_Pipeline_acc3row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_283_p2 SOURCE src/srcnn.cpp:246 VARIABLE add_ln246 LOOP acc3row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_5x5 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_1_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_2_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_3_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_4_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_5_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_6_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_7_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_8_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_9_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_10_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_11_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_12_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_13_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_14_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_15_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_16_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_17_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_18_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_19_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_20_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_21_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_22_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_23_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_24_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_25_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_26_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_27_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_28_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_29_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_30_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_31_U SOURCE src/srcnn.cpp:160 VARIABLE linebuf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_U SOURCE src/srcnn.cpp:165 VARIABLE win LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_1_U SOURCE src/srcnn.cpp:165 VARIABLE win_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_2_U SOURCE src/srcnn.cpp:165 VARIABLE win_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_3_U SOURCE src/srcnn.cpp:165 VARIABLE win_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_4_U SOURCE src/srcnn.cpp:165 VARIABLE win_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_5_U SOURCE src/srcnn.cpp:165 VARIABLE win_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_6_U SOURCE src/srcnn.cpp:165 VARIABLE win_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_7_U SOURCE src/srcnn.cpp:165 VARIABLE win_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_8_U SOURCE src/srcnn.cpp:165 VARIABLE win_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_9_U SOURCE src/srcnn.cpp:165 VARIABLE win_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_10_U SOURCE src/srcnn.cpp:165 VARIABLE win_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_11_U SOURCE src/srcnn.cpp:165 VARIABLE win_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_12_U SOURCE src/srcnn.cpp:165 VARIABLE win_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_13_U SOURCE src/srcnn.cpp:165 VARIABLE win_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_14_U SOURCE src/srcnn.cpp:165 VARIABLE win_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_15_U SOURCE src/srcnn.cpp:165 VARIABLE win_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_16_U SOURCE src/srcnn.cpp:165 VARIABLE win_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_17_U SOURCE src/srcnn.cpp:165 VARIABLE win_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_18_U SOURCE src/srcnn.cpp:165 VARIABLE win_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_19_U SOURCE src/srcnn.cpp:165 VARIABLE win_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_20_U SOURCE src/srcnn.cpp:165 VARIABLE win_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_21_U SOURCE src/srcnn.cpp:165 VARIABLE win_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_22_U SOURCE src/srcnn.cpp:165 VARIABLE win_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_23_U SOURCE src/srcnn.cpp:165 VARIABLE win_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_24_U SOURCE src/srcnn.cpp:165 VARIABLE win_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_25_U SOURCE src/srcnn.cpp:165 VARIABLE win_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_26_U SOURCE src/srcnn.cpp:165 VARIABLE win_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_27_U SOURCE src/srcnn.cpp:165 VARIABLE win_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_28_U SOURCE src/srcnn.cpp:165 VARIABLE win_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_29_U SOURCE src/srcnn.cpp:165 VARIABLE win_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_30_U SOURCE src/srcnn.cpp:165 VARIABLE win_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_31_U SOURCE src/srcnn.cpp:165 VARIABLE win_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_32_U SOURCE src/srcnn.cpp:165 VARIABLE win_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_33_U SOURCE src/srcnn.cpp:165 VARIABLE win_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_34_U SOURCE src/srcnn.cpp:165 VARIABLE win_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_35_U SOURCE src/srcnn.cpp:165 VARIABLE win_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_36_U SOURCE src/srcnn.cpp:165 VARIABLE win_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_37_U SOURCE src/srcnn.cpp:165 VARIABLE win_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_38_U SOURCE src/srcnn.cpp:165 VARIABLE win_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_39_U SOURCE src/srcnn.cpp:165 VARIABLE win_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_40_U SOURCE src/srcnn.cpp:165 VARIABLE win_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_41_U SOURCE src/srcnn.cpp:165 VARIABLE win_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_42_U SOURCE src/srcnn.cpp:165 VARIABLE win_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_43_U SOURCE src/srcnn.cpp:165 VARIABLE win_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_44_U SOURCE src/srcnn.cpp:165 VARIABLE win_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_45_U SOURCE src/srcnn.cpp:165 VARIABLE win_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_46_U SOURCE src/srcnn.cpp:165 VARIABLE win_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_47_U SOURCE src/srcnn.cpp:165 VARIABLE win_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_48_U SOURCE src/srcnn.cpp:165 VARIABLE win_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_49_U SOURCE src/srcnn.cpp:165 VARIABLE win_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_50_U SOURCE src/srcnn.cpp:165 VARIABLE win_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_51_U SOURCE src/srcnn.cpp:165 VARIABLE win_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_52_U SOURCE src/srcnn.cpp:165 VARIABLE win_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_53_U SOURCE src/srcnn.cpp:165 VARIABLE win_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_54_U SOURCE src/srcnn.cpp:165 VARIABLE win_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_55_U SOURCE src/srcnn.cpp:165 VARIABLE win_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_56_U SOURCE src/srcnn.cpp:165 VARIABLE win_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_57_U SOURCE src/srcnn.cpp:165 VARIABLE win_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_58_U SOURCE src/srcnn.cpp:165 VARIABLE win_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_59_U SOURCE src/srcnn.cpp:165 VARIABLE win_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_60_U SOURCE src/srcnn.cpp:165 VARIABLE win_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_61_U SOURCE src/srcnn.cpp:165 VARIABLE win_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_62_U SOURCE src/srcnn.cpp:165 VARIABLE win_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_63_U SOURCE src/srcnn.cpp:165 VARIABLE win_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_64_U SOURCE src/srcnn.cpp:165 VARIABLE win_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_65_U SOURCE src/srcnn.cpp:165 VARIABLE win_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_66_U SOURCE src/srcnn.cpp:165 VARIABLE win_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_67_U SOURCE src/srcnn.cpp:165 VARIABLE win_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_68_U SOURCE src/srcnn.cpp:165 VARIABLE win_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_69_U SOURCE src/srcnn.cpp:165 VARIABLE win_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_70_U SOURCE src/srcnn.cpp:165 VARIABLE win_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_71_U SOURCE src/srcnn.cpp:165 VARIABLE win_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_72_U SOURCE src/srcnn.cpp:165 VARIABLE win_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_73_U SOURCE src/srcnn.cpp:165 VARIABLE win_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_74_U SOURCE src/srcnn.cpp:165 VARIABLE win_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_75_U SOURCE src/srcnn.cpp:165 VARIABLE win_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_76_U SOURCE src/srcnn.cpp:165 VARIABLE win_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_77_U SOURCE src/srcnn.cpp:165 VARIABLE win_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_78_U SOURCE src/srcnn.cpp:165 VARIABLE win_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_79_U SOURCE src/srcnn.cpp:165 VARIABLE win_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_80_U SOURCE src/srcnn.cpp:165 VARIABLE win_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_81_U SOURCE src/srcnn.cpp:165 VARIABLE win_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_82_U SOURCE src/srcnn.cpp:165 VARIABLE win_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_83_U SOURCE src/srcnn.cpp:165 VARIABLE win_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_84_U SOURCE src/srcnn.cpp:165 VARIABLE win_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_85_U SOURCE src/srcnn.cpp:165 VARIABLE win_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_86_U SOURCE src/srcnn.cpp:165 VARIABLE win_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_87_U SOURCE src/srcnn.cpp:165 VARIABLE win_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_88_U SOURCE src/srcnn.cpp:165 VARIABLE win_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_89_U SOURCE src/srcnn.cpp:165 VARIABLE win_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_90_U SOURCE src/srcnn.cpp:165 VARIABLE win_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_91_U SOURCE src/srcnn.cpp:165 VARIABLE win_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_92_U SOURCE src/srcnn.cpp:165 VARIABLE win_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_93_U SOURCE src/srcnn.cpp:165 VARIABLE win_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_94_U SOURCE src/srcnn.cpp:165 VARIABLE win_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_95_U SOURCE src/srcnn.cpp:165 VARIABLE win_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_96_U SOURCE src/srcnn.cpp:165 VARIABLE win_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_97_U SOURCE src/srcnn.cpp:165 VARIABLE win_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_98_U SOURCE src/srcnn.cpp:165 VARIABLE win_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_99_U SOURCE src/srcnn.cpp:165 VARIABLE win_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_100_U SOURCE src/srcnn.cpp:165 VARIABLE win_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_101_U SOURCE src/srcnn.cpp:165 VARIABLE win_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_102_U SOURCE src/srcnn.cpp:165 VARIABLE win_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_103_U SOURCE src/srcnn.cpp:165 VARIABLE win_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_104_U SOURCE src/srcnn.cpp:165 VARIABLE win_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_105_U SOURCE src/srcnn.cpp:165 VARIABLE win_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_106_U SOURCE src/srcnn.cpp:165 VARIABLE win_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_107_U SOURCE src/srcnn.cpp:165 VARIABLE win_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_108_U SOURCE src/srcnn.cpp:165 VARIABLE win_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_109_U SOURCE src/srcnn.cpp:165 VARIABLE win_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_110_U SOURCE src/srcnn.cpp:165 VARIABLE win_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_111_U SOURCE src/srcnn.cpp:165 VARIABLE win_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_112_U SOURCE src/srcnn.cpp:165 VARIABLE win_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_113_U SOURCE src/srcnn.cpp:165 VARIABLE win_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_114_U SOURCE src/srcnn.cpp:165 VARIABLE win_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_115_U SOURCE src/srcnn.cpp:165 VARIABLE win_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_116_U SOURCE src/srcnn.cpp:165 VARIABLE win_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_117_U SOURCE src/srcnn.cpp:165 VARIABLE win_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_118_U SOURCE src/srcnn.cpp:165 VARIABLE win_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_119_U SOURCE src/srcnn.cpp:165 VARIABLE win_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_120_U SOURCE src/srcnn.cpp:165 VARIABLE win_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_121_U SOURCE src/srcnn.cpp:165 VARIABLE win_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_122_U SOURCE src/srcnn.cpp:165 VARIABLE win_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_123_U SOURCE src/srcnn.cpp:165 VARIABLE win_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_124_U SOURCE src/srcnn.cpp:165 VARIABLE win_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_125_U SOURCE src/srcnn.cpp:165 VARIABLE win_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_126_U SOURCE src/srcnn.cpp:165 VARIABLE win_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_127_U SOURCE src/srcnn.cpp:165 VARIABLE win_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_128_U SOURCE src/srcnn.cpp:165 VARIABLE win_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_129_U SOURCE src/srcnn.cpp:165 VARIABLE win_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_130_U SOURCE src/srcnn.cpp:165 VARIABLE win_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_131_U SOURCE src/srcnn.cpp:165 VARIABLE win_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_132_U SOURCE src/srcnn.cpp:165 VARIABLE win_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_133_U SOURCE src/srcnn.cpp:165 VARIABLE win_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_134_U SOURCE src/srcnn.cpp:165 VARIABLE win_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_135_U SOURCE src/srcnn.cpp:165 VARIABLE win_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_136_U SOURCE src/srcnn.cpp:165 VARIABLE win_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_137_U SOURCE src/srcnn.cpp:165 VARIABLE win_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_138_U SOURCE src/srcnn.cpp:165 VARIABLE win_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_139_U SOURCE src/srcnn.cpp:165 VARIABLE win_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_140_U SOURCE src/srcnn.cpp:165 VARIABLE win_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_141_U SOURCE src/srcnn.cpp:165 VARIABLE win_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_142_U SOURCE src/srcnn.cpp:165 VARIABLE win_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_143_U SOURCE src/srcnn.cpp:165 VARIABLE win_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_144_U SOURCE src/srcnn.cpp:165 VARIABLE win_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_145_U SOURCE src/srcnn.cpp:165 VARIABLE win_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_146_U SOURCE src/srcnn.cpp:165 VARIABLE win_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_147_U SOURCE src/srcnn.cpp:165 VARIABLE win_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_148_U SOURCE src/srcnn.cpp:165 VARIABLE win_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_149_U SOURCE src/srcnn.cpp:165 VARIABLE win_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_150_U SOURCE src/srcnn.cpp:165 VARIABLE win_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_151_U SOURCE src/srcnn.cpp:165 VARIABLE win_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_152_U SOURCE src/srcnn.cpp:165 VARIABLE win_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_153_U SOURCE src/srcnn.cpp:165 VARIABLE win_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_154_U SOURCE src/srcnn.cpp:165 VARIABLE win_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_155_U SOURCE src/srcnn.cpp:165 VARIABLE win_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_156_U SOURCE src/srcnn.cpp:165 VARIABLE win_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_157_U SOURCE src/srcnn.cpp:165 VARIABLE win_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_158_U SOURCE src/srcnn.cpp:165 VARIABLE win_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_159_U SOURCE src/srcnn.cpp:165 VARIABLE win_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_160_U SOURCE src/srcnn.cpp:165 VARIABLE win_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_161_U SOURCE src/srcnn.cpp:165 VARIABLE win_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_162_U SOURCE src/srcnn.cpp:165 VARIABLE win_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_163_U SOURCE src/srcnn.cpp:165 VARIABLE win_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_164_U SOURCE src/srcnn.cpp:165 VARIABLE win_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_165_U SOURCE src/srcnn.cpp:165 VARIABLE win_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_166_U SOURCE src/srcnn.cpp:165 VARIABLE win_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_167_U SOURCE src/srcnn.cpp:165 VARIABLE win_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_168_U SOURCE src/srcnn.cpp:165 VARIABLE win_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_169_U SOURCE src/srcnn.cpp:165 VARIABLE win_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_170_U SOURCE src/srcnn.cpp:165 VARIABLE win_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_171_U SOURCE src/srcnn.cpp:165 VARIABLE win_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_172_U SOURCE src/srcnn.cpp:165 VARIABLE win_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_173_U SOURCE src/srcnn.cpp:165 VARIABLE win_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_174_U SOURCE src/srcnn.cpp:165 VARIABLE win_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_175_U SOURCE src/srcnn.cpp:165 VARIABLE win_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_176_U SOURCE src/srcnn.cpp:165 VARIABLE win_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_177_U SOURCE src/srcnn.cpp:165 VARIABLE win_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_178_U SOURCE src/srcnn.cpp:165 VARIABLE win_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_179_U SOURCE src/srcnn.cpp:165 VARIABLE win_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_180_U SOURCE src/srcnn.cpp:165 VARIABLE win_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_181_U SOURCE src/srcnn.cpp:165 VARIABLE win_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_182_U SOURCE src/srcnn.cpp:165 VARIABLE win_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_183_U SOURCE src/srcnn.cpp:165 VARIABLE win_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_184_U SOURCE src/srcnn.cpp:165 VARIABLE win_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_185_U SOURCE src/srcnn.cpp:165 VARIABLE win_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_186_U SOURCE src/srcnn.cpp:165 VARIABLE win_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_187_U SOURCE src/srcnn.cpp:165 VARIABLE win_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_188_U SOURCE src/srcnn.cpp:165 VARIABLE win_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_189_U SOURCE src/srcnn.cpp:165 VARIABLE win_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_190_U SOURCE src/srcnn.cpp:165 VARIABLE win_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_191_U SOURCE src/srcnn.cpp:165 VARIABLE win_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_192_U SOURCE src/srcnn.cpp:165 VARIABLE win_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_193_U SOURCE src/srcnn.cpp:165 VARIABLE win_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_194_U SOURCE src/srcnn.cpp:165 VARIABLE win_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_195_U SOURCE src/srcnn.cpp:165 VARIABLE win_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_196_U SOURCE src/srcnn.cpp:165 VARIABLE win_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_197_U SOURCE src/srcnn.cpp:165 VARIABLE win_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_198_U SOURCE src/srcnn.cpp:165 VARIABLE win_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_199_U SOURCE src/srcnn.cpp:165 VARIABLE win_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME f2_U SOURCE src/srcnn.cpp:173 VARIABLE f2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME f2_8_U SOURCE src/srcnn.cpp:173 VARIABLE f2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME f2_9_U SOURCE src/srcnn.cpp:173 VARIABLE f2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME f2_10_U SOURCE src/srcnn.cpp:173 VARIABLE f2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_fu_3004_p2 SOURCE src/srcnn.cpp:754 VARIABLE add_ln754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_3036_p2 SOURCE src/srcnn.cpp:757 VARIABLE add_ln757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_3124_p2 SOURCE src/srcnn.cpp:170 VARIABLE add_ln170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U1780 SOURCE src/srcnn.cpp:170 VARIABLE add_ln170_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_3_fu_3076_p2 SOURCE src/srcnn.cpp:170 VARIABLE add_ln170_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U1780 SOURCE src/srcnn.cpp:170 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_3163_p2 SOURCE src/srcnn.cpp:170 VARIABLE empty LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_3178_p2 SOURCE src/srcnn.cpp:170 VARIABLE empty_89 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_90_fu_3183_p2 SOURCE src/srcnn.cpp:170 VARIABLE empty_90 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast48_i_fu_3193_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_cast48_i LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_3217_p2 SOURCE src/srcnn.cpp:170 VARIABLE empty_93 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_4_fu_3398_p2 SOURCE src/srcnn.cpp:170 VARIABLE add_ln170_4 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_2_fu_3407_p2 SOURCE src/srcnn.cpp:170 VARIABLE add_ln170_2 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid116_fu_3428_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_mid116 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid118_fu_3474_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_mid118 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid120_fu_3479_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_mid120 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast48_i_mid1_fu_3489_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_cast48_i_mid1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid122_fu_3513_p2 SOURCE src/srcnn.cpp:170 VARIABLE p_mid122 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_4194_p2 SOURCE src/srcnn.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_4233_p2 SOURCE src/srcnn.cpp:218 VARIABLE add_ln218 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_4238_p2 SOURCE src/srcnn.cpp:219 VARIABLE add_ln219 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_1_fu_4248_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_4269_p2 SOURCE src/srcnn.cpp:218 VARIABLE empty_104 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_105_fu_4278_p2 SOURCE src/srcnn.cpp:218 VARIABLE empty_105 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_4288_p2 SOURCE src/srcnn.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_4312_p2 SOURCE src/srcnn.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_4543_p2 SOURCE src/srcnn.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_170_1_VITIS_LOOP_171_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 46 BRAM 32 URAM 0}} compute_tile_df {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c_U SOURCE {} VARIABLE w0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_U SOURCE {} VARIABLE h0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_c_U SOURCE {} VARIABLE phase_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_f2_i_i_U SOURCE {} VARIABLE s_f2_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_3_U SOURCE {} VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_4_U SOURCE {} VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_5_U SOURCE {} VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 96 BRAM 89 URAM 0}} store_tile_mm_Pipeline_Out_writex {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_242_p2 SOURCE src/srcnn.cpp:558 VARIABLE empty LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_68_fu_272_p2 SOURCE src/srcnn.cpp:558 VARIABLE empty_68 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_3_fu_284_p2 SOURCE src/srcnn.cpp:558 VARIABLE add_ln558_3 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_fu_293_p2 SOURCE src/srcnn.cpp:558 VARIABLE add_ln558 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln564_fu_331_p2 SOURCE src/srcnn.cpp:564 VARIABLE add_ln564 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_347_p2 SOURCE src/srcnn.cpp:558 VARIABLE p_mid1 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid17_fu_377_p2 SOURCE src/srcnn.cpp:558 VARIABLE p_mid17 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_1_fu_395_p2 SOURCE src/srcnn.cpp:558 VARIABLE add_ln558_1 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_2_fu_405_p2 SOURCE src/srcnn.cpp:558 VARIABLE add_ln558_2 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln564_1_fu_425_p2 SOURCE src/srcnn.cpp:564 VARIABLE add_ln564_1 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln561_fu_436_p2 SOURCE src/srcnn.cpp:561 VARIABLE add_ln561 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_fu_113_p2 SOURCE src/srcnn.cpp:754 VARIABLE add_ln754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_145_p2 SOURCE src/srcnn.cpp:757 VARIABLE add_ln757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U2326 SOURCE src/srcnn.cpp:754 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_IT_w0 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_ftmap_c_U SOURCE {} VARIABLE output_ftmap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_c_U SOURCE {} VARIABLE phase_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c_U SOURCE {} VARIABLE w0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_U SOURCE {} VARIABLE h0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c1_channel_U SOURCE src/srcnn.cpp:762 VARIABLE h0_c1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c2_channel_U SOURCE src/srcnn.cpp:762 VARIABLE w0_c2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_c3_channel_U SOURCE src/srcnn.cpp:762 VARIABLE phase_c3_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 98 BRAM 103 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_1_fu_2274_p2 SOURCE src/srcnn.cpp:688 VARIABLE add_ln688_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_fu_2286_p2 SOURCE src/srcnn.cpp:688 VARIABLE add_ln688 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_3_fu_2352_p2 SOURCE src/srcnn.cpp:697 VARIABLE add_ln697_3 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln690_fu_2296_p2 SOURCE src/srcnn.cpp:690 VARIABLE add_ln690 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln703_fu_2766_p2 SOURCE src/srcnn.cpp:703 VARIABLE add_ln703 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln705_fu_2776_p2 SOURCE src/srcnn.cpp:705 VARIABLE add_ln705 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h0_4_fu_3090_p2 SOURCE src/srcnn.cpp:754 VARIABLE h0_4 LOOP IT_h0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w0_2_fu_3102_p2 SOURCE src/srcnn.cpp:757 VARIABLE w0_2 LOOP IT_w0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U SOURCE src/srcnn.cpp:646 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U SOURCE src/srcnn.cpp:646 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U SOURCE src/srcnn.cpp:646 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U SOURCE src/srcnn.cpp:651 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_U SOURCE src/srcnn.cpp:657 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 98 BRAM 131 URAM 0}} entry_proc15 {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 7.125 seconds; current allocated memory: 1.661 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.40 MHz
Command     autosyn done; 60.514 sec.
Command   csynth_design done; 81.383 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 8 seconds. Elapsed time: 81.383 seconds; current allocated memory: 630.758 MB.
Command ap_source done; 85.119 sec.
Execute cleanup_all 
Command cleanup_all done; 0.114 sec.
