module divider(input clk, rst, enable, input[7:0] in, output reg[7:0] out, output zOz);
	always@(posedge clk, posedge rst)
		if(enable)
			out <= in / 5'b10000;
			zOz = 1;
endmodule