<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='355' ll='358' type='llvm::LaneBitmask llvm::TargetRegisterInfo::getSubRegIndexLaneMask(unsigned int SubIdx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='351'>/// Return a bitmask representing the parts of a register that are covered by
  /// SubIdx \see LaneBitmask.
  ///
  /// SubIdx == 0 is allowed, it has the lane mask ~0u.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='254' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='315' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='322' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='326' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='450' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='458' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='909' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='989' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='70' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='170' u='c' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='577' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='802' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1013' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1441' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1580' u='c' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='165' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='252' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2102' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2204' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2697' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2829' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1968' u='c' c='_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1969' u='c' c='_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='923' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='187' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1466' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1601' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1640' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1659' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1694' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1775' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1848' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2539' u='c' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2639' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2837' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2970' u='c' c='_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrENS1_8RegisterEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3473' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3491' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='557' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEN4llvm8RegisterEjRNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1236' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='183' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='227' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='379' u='c' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='447' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='532' u='c' c='_ZN4llvm11SplitEditor21buildSingleSubRegCopyENS_8RegisterES1_RNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRNS_12Li5046593'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='569' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='597' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='602' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='624' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1387' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='366' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='302' u='c' c='_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='411' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='191' u='c' c='_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='200' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='167' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='181' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='182' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='191' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='232' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='272' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2178' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='399' u='c' c='_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEENS_8RegisterEjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='400' u='c' c='_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEENS_8RegisterEjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='246' u='c' c='_ZN4llvm18HexagonBlockRanges10getLiveInsERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='127' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
