<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HAL: /home/runner/work/hal/hal/plugins/verilog_parser/include/verilog_parser/verilog_module.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hal_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('verilog__module_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">verilog_module.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="verilog__module_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// MIT License</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Copyright (c) 2019 Ruhr University Bochum, Chair for Embedded Security. All Rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// Copyright (c) 2019 Marc Fyrbiak, Sebastian Wallat, Max Hoffmann (&quot;ORIGINAL AUTHORS&quot;). All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2021 Max Planck Institute for Security and Privacy. All Rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Copyright (c) 2021 Jörn Langheinrich, Julian Speith, Nils Albartus, René Walendy, Simon Klix (&quot;ORIGINAL AUTHORS&quot;). All Rights reserved.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// copies of the Software, and to permit persons to whom the Software is</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// SOFTWARE.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="defines_8h.html">hal_core/defines.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gate__type_8h.html">hal_core/netlist/gate_library/gate_type.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;variant&gt;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacehal.html">hal</a></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacehal.html#adcf42bbdeeb5a461c48df122fb44f8f9">   36</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="namespacehal.html#adcf42bbdeeb5a461c48df122fb44f8f9">identifier_t</a>        = std::string;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacehal.html#abc3fed28b6ba9013b7453ae4f74a5b3f">   37</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="namespacehal.html#abc3fed28b6ba9013b7453ae4f74a5b3f">ranged_identifier_t</a> = std::pair&lt;std::string, std::vector&lt;std::vector&lt;u32&gt;&gt;&gt;;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacehal.html#a437842c9faed27bb3dc90c0137434ee1">   38</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="namespacehal.html#a437842c9faed27bb3dc90c0137434ee1">numeral_t</a>           = std::vector&lt;BooleanFunction::Value&gt;;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacehal.html#a8b247d46669e3b7f7df99ed2dc6f27a3">   39</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="namespacehal.html#a8b247d46669e3b7f7df99ed2dc6f27a3">empty_t</a>             = std::monostate;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacehal.html#acfac62292eda3634942dd2cb0c2595fc">   40</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="namespacehal.html#acfac62292eda3634942dd2cb0c2595fc">assignment_t</a>        = std::variant&lt;identifier_t, ranged_identifier_t, numeral_t, empty_t&gt;;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_data_entry.html">   42</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_data_entry.html">VerilogDataEntry</a></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    {</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_data_entry.html#a694beee36e47f518acd357a150de0841">   44</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_data_entry.html#a694beee36e47f518acd357a150de0841">m_name</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_data_entry.html#a7601e427e280a6e96afaa44c91246b69">   45</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_data_entry.html#a7601e427e280a6e96afaa44c91246b69">m_type</a>  = <span class="stringliteral">&quot;unknown&quot;</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_data_entry.html#a3141d6d37cc778ca80235a638c4295f2">   46</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_data_entry.html#a3141d6d37cc778ca80235a638c4295f2">m_value</a> = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    };</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_signal.html">   49</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_signal.html">VerilogSignal</a></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_signal.html#a1cda7955d5243af6a359437f5c068b05">   51</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_signal.html#a1cda7955d5243af6a359437f5c068b05">m_name</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_signal.html#a892446c1c0f223c60dbc2dd4e72149fe">   52</a></span>&#160;        std::vector&lt;std::vector&lt;u32&gt;&gt; <a class="code" href="structhal_1_1_verilog_signal.html#a892446c1c0f223c60dbc2dd4e72149fe">m_ranges</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_signal.html#a5e909e15d56f90a3bd3e899b2d442b51">   53</a></span>&#160;        std::vector&lt;VerilogDataEntry&gt; <a class="code" href="structhal_1_1_verilog_signal.html#a5e909e15d56f90a3bd3e899b2d442b51">m_attributes</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_signal.html#a42677b896ec402f5c3568e4fca26e1e7">   54</a></span>&#160;        std::vector&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_signal.html#a42677b896ec402f5c3568e4fca26e1e7">m_expanded_names</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    };</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html">   57</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_port.html">VerilogPort</a></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    {</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#a24701af0d8d305a71156f19d7c88ef0f">   59</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_port.html#a24701af0d8d305a71156f19d7c88ef0f">m_identifier</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#adbc7dedb59e66296b29fa562545c0e2b">   60</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_port.html#adbc7dedb59e66296b29fa562545c0e2b">m_expression</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#a8463afae5411da25b9cf4773748c7a78">   61</a></span>&#160;        <a class="code" href="namespacehal.html#a119eb4e25d047caa41d83e762cbed8ec">PinDirection</a> <a class="code" href="structhal_1_1_verilog_port.html#a8463afae5411da25b9cf4773748c7a78">m_direction</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#ab1d12ea536c63cde3f8ef311126086e9">   62</a></span>&#160;        std::vector&lt;std::vector&lt;u32&gt;&gt; <a class="code" href="structhal_1_1_verilog_port.html#ab1d12ea536c63cde3f8ef311126086e9">m_ranges</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#ae875dd6167c5d5b84f75e071c60187cc">   63</a></span>&#160;        std::vector&lt;VerilogDataEntry&gt; <a class="code" href="structhal_1_1_verilog_port.html#ae875dd6167c5d5b84f75e071c60187cc">m_attributes</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port.html#aa1a3ad30da7c9e9c1bf9c70fcc3fe0ce">   64</a></span>&#160;        std::vector&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_port.html#aa1a3ad30da7c9e9c1bf9c70fcc3fe0ce">m_expanded_identifiers</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    };</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port_assignment.html">   67</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_port_assignment.html">VerilogPortAssignment</a></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port_assignment.html#a633fe30ce1d58b3719eac1d8a78e0dc8">   69</a></span>&#160;        std::optional&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_port_assignment.html#a633fe30ce1d58b3719eac1d8a78e0dc8">m_port_name</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_port_assignment.html#a0cb4f3cf85f27b35947633e32d48985e">   70</a></span>&#160;        std::vector&lt;assignment_t&gt; <a class="code" href="structhal_1_1_verilog_port_assignment.html#a0cb4f3cf85f27b35947633e32d48985e">m_assignment</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    };</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_assignment.html">   73</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_assignment.html">VerilogAssignment</a></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    {</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_assignment.html#a60a1d101c88a65ae0995fa4da63db8a6">   75</a></span>&#160;        std::vector&lt;assignment_t&gt; <a class="code" href="structhal_1_1_verilog_assignment.html#a60a1d101c88a65ae0995fa4da63db8a6">m_variable</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_assignment.html#a16a46f95a4e68625950fedf0630dd3b0">   76</a></span>&#160;        std::vector&lt;assignment_t&gt; <a class="code" href="structhal_1_1_verilog_assignment.html#a16a46f95a4e68625950fedf0630dd3b0">m_assignment</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    };</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html">   79</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_instance.html">VerilogInstance</a></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    {</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#a9c830e6b1048ee4ec1037d55f5092c12">   81</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_instance.html#a9c830e6b1048ee4ec1037d55f5092c12">m_name</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#a1436dc8323fa012e3e7be19997db357b">   82</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_instance.html#a1436dc8323fa012e3e7be19997db357b">m_type</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#acc063ef9c56c9f121fa5b01701922458">   83</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structhal_1_1_verilog_instance.html#acc063ef9c56c9f121fa5b01701922458">m_is_module</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#a43e6efdce1dcc0f1113ced53f23deea7">   84</a></span>&#160;        std::vector&lt;VerilogPortAssignment&gt; <a class="code" href="structhal_1_1_verilog_instance.html#a43e6efdce1dcc0f1113ced53f23deea7">m_port_assignments</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#ab79473d723af21c26f3332ce485c2460">   85</a></span>&#160;        std::vector&lt;VerilogDataEntry&gt; <a class="code" href="structhal_1_1_verilog_instance.html#ab79473d723af21c26f3332ce485c2460">m_parameters</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#a5998d121ddeb66ef2b59cdd4ae379cce">   86</a></span>&#160;        std::vector&lt;VerilogDataEntry&gt; <a class="code" href="structhal_1_1_verilog_instance.html#a5998d121ddeb66ef2b59cdd4ae379cce">m_attributes</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_instance.html#a81ccd34eecdb82880d46b89f4c291184">   87</a></span>&#160;        std::vector&lt;std::pair&lt;std::string, std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_instance.html#a81ccd34eecdb82880d46b89f4c291184">m_expanded_port_assignments</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    };</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html">   90</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_module.html">VerilogModule</a></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">VerilogModule</a>()  = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">~VerilogModule</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">  102</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">operator&lt;</a>(<span class="keyword">const</span> <a class="code" href="structhal_1_1_verilog_module.html">VerilogModule</a>&amp; other)<span class="keyword"> const</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">        </span>{</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a> &lt; other.<a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="comment">// module information</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">  108</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">  109</a></span>&#160;        <a class="code" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a> <a class="code" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">m_line_number</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#abe66e329f9039c5933f6a6ed8ddf2ed1">  110</a></span>&#160;        std::vector&lt;VerilogDataEntry&gt; <a class="code" href="structhal_1_1_verilog_module.html#abe66e329f9039c5933f6a6ed8ddf2ed1">m_attributes</a>;    <span class="comment">// module attributes</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="comment">// ports</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a43b43bebb5586509b83f0f55ec45beef">  113</a></span>&#160;        std::vector&lt;std::unique_ptr&lt;VerilogPort&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a43b43bebb5586509b83f0f55ec45beef">m_ports</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a03a6203e5666c4bbb046dd48461688d5">  114</a></span>&#160;        std::map&lt;std::string, VerilogPort*&gt; <a class="code" href="structhal_1_1_verilog_module.html#a03a6203e5666c4bbb046dd48461688d5">m_ports_by_identifier</a>;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#ae7c5a4dc4508c85d1b77d317a5e0dfb4">  115</a></span>&#160;        std::map&lt;std::string, VerilogPort*&gt; <a class="code" href="structhal_1_1_verilog_module.html#ae7c5a4dc4508c85d1b77d317a5e0dfb4">m_ports_by_expression</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="comment">// signals</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#afa25ce92b7a0d76c86b3264357fbda71">  118</a></span>&#160;        std::vector&lt;std::unique_ptr&lt;VerilogSignal&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#afa25ce92b7a0d76c86b3264357fbda71">m_signals</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aa47add814bf61f4e4b9f2631a2e66b21">  119</a></span>&#160;        std::map&lt;std::string, VerilogSignal*&gt; <a class="code" href="structhal_1_1_verilog_module.html#aa47add814bf61f4e4b9f2631a2e66b21">m_signals_by_name</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="comment">// assignments</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a3e07e26bc2881e6a757aa4d7b5460f85">  122</a></span>&#160;        std::vector&lt;VerilogAssignment&gt; <a class="code" href="structhal_1_1_verilog_module.html#a3e07e26bc2881e6a757aa4d7b5460f85">m_assignments</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">  123</a></span>&#160;        std::vector&lt;std::pair&lt;std::string, std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">m_expanded_assignments</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="comment">// instances</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a0feb14f8612acb4d8ac9d1a216ba9dc1">  126</a></span>&#160;        std::vector&lt;std::unique_ptr&lt;VerilogInstance&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a0feb14f8612acb4d8ac9d1a216ba9dc1">m_instances</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a93b2d33da8712a8a14feaf14854a71b8">  127</a></span>&#160;        std::map&lt;std::string, VerilogInstance*&gt; <a class="code" href="structhal_1_1_verilog_module.html#a93b2d33da8712a8a14feaf14854a71b8">m_instances_by_name</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    };</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}    <span class="comment">// namespace hal</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructhal_1_1_verilog_data_entry_html_a694beee36e47f518acd357a150de0841"><div class="ttname"><a href="structhal_1_1_verilog_data_entry.html#a694beee36e47f518acd357a150de0841">hal::VerilogDataEntry::m_name</a></div><div class="ttdeci">std::string m_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00044">verilog_module.h:44</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_ae875dd6167c5d5b84f75e071c60187cc"><div class="ttname"><a href="structhal_1_1_verilog_port.html#ae875dd6167c5d5b84f75e071c60187cc">hal::VerilogPort::m_attributes</a></div><div class="ttdeci">std::vector&lt; VerilogDataEntry &gt; m_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00063">verilog_module.h:63</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html"><div class="ttname"><a href="structhal_1_1_verilog_instance.html">hal::VerilogInstance</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00079">verilog_module.h:79</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_aa1a3ad30da7c9e9c1bf9c70fcc3fe0ce"><div class="ttname"><a href="structhal_1_1_verilog_port.html#aa1a3ad30da7c9e9c1bf9c70fcc3fe0ce">hal::VerilogPort::m_expanded_identifiers</a></div><div class="ttdeci">std::vector&lt; std::string &gt; m_expanded_identifiers</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00064">verilog_module.h:64</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a0feb14f8612acb4d8ac9d1a216ba9dc1"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a0feb14f8612acb4d8ac9d1a216ba9dc1">hal::VerilogModule::m_instances</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; VerilogInstance &gt; &gt; m_instances</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00126">verilog_module.h:126</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_signal_html_a5e909e15d56f90a3bd3e899b2d442b51"><div class="ttname"><a href="structhal_1_1_verilog_signal.html#a5e909e15d56f90a3bd3e899b2d442b51">hal::VerilogSignal::m_attributes</a></div><div class="ttdeci">std::vector&lt; VerilogDataEntry &gt; m_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00053">verilog_module.h:53</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_assignment_html"><div class="ttname"><a href="structhal_1_1_verilog_assignment.html">hal::VerilogAssignment</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00073">verilog_module.h:73</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_data_entry_html_a3141d6d37cc778ca80235a638c4295f2"><div class="ttname"><a href="structhal_1_1_verilog_data_entry.html#a3141d6d37cc778ca80235a638c4295f2">hal::VerilogDataEntry::m_value</a></div><div class="ttdeci">std::string m_value</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00046">verilog_module.h:46</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html"><div class="ttname"><a href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00090">verilog_module.h:90</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_signal_html_a1cda7955d5243af6a359437f5c068b05"><div class="ttname"><a href="structhal_1_1_verilog_signal.html#a1cda7955d5243af6a359437f5c068b05">hal::VerilogSignal::m_name</a></div><div class="ttdeci">std::string m_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00051">verilog_module.h:51</a></div></div>
<div class="ttc" id="anamespacehal_html_adcf42bbdeeb5a461c48df122fb44f8f9"><div class="ttname"><a href="namespacehal.html#adcf42bbdeeb5a461c48df122fb44f8f9">hal::identifier_t</a></div><div class="ttdeci">std::string identifier_t</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00036">verilog_module.h:36</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_a8463afae5411da25b9cf4773748c7a78"><div class="ttname"><a href="structhal_1_1_verilog_port.html#a8463afae5411da25b9cf4773748c7a78">hal::VerilogPort::m_direction</a></div><div class="ttdeci">PinDirection m_direction</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00061">verilog_module.h:61</a></div></div>
<div class="ttc" id="anamespacehal_html"><div class="ttname"><a href="namespacehal.html">hal</a></div><div class="ttdef"><b>Definition:</b> <a href="parser__liberty_8cpp_source.html#l00009">parser_liberty.cpp:9</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_assignment_html_a60a1d101c88a65ae0995fa4da63db8a6"><div class="ttname"><a href="structhal_1_1_verilog_assignment.html#a60a1d101c88a65ae0995fa4da63db8a6">hal::VerilogAssignment::m_variable</a></div><div class="ttdeci">std::vector&lt; assignment_t &gt; m_variable</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00075">verilog_module.h:75</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_acc9c4b159be97a0cc0c386b887982bf2"><div class="ttname"><a href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">hal::VerilogModule::~VerilogModule</a></div><div class="ttdeci">~VerilogModule()=default</div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aa47add814bf61f4e4b9f2631a2e66b21"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aa47add814bf61f4e4b9f2631a2e66b21">hal::VerilogModule::m_signals_by_name</a></div><div class="ttdeci">std::map&lt; std::string, VerilogSignal * &gt; m_signals_by_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00119">verilog_module.h:119</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_ae7c5a4dc4508c85d1b77d317a5e0dfb4"><div class="ttname"><a href="structhal_1_1_verilog_module.html#ae7c5a4dc4508c85d1b77d317a5e0dfb4">hal::VerilogModule::m_ports_by_expression</a></div><div class="ttdeci">std::map&lt; std::string, VerilogPort * &gt; m_ports_by_expression</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00115">verilog_module.h:115</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_a24701af0d8d305a71156f19d7c88ef0f"><div class="ttname"><a href="structhal_1_1_verilog_port.html#a24701af0d8d305a71156f19d7c88ef0f">hal::VerilogPort::m_identifier</a></div><div class="ttdeci">std::string m_identifier</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00059">verilog_module.h:59</a></div></div>
<div class="ttc" id="anamespacehal_html_a119eb4e25d047caa41d83e762cbed8ec"><div class="ttname"><a href="namespacehal.html#a119eb4e25d047caa41d83e762cbed8ec">hal::PinDirection</a></div><div class="ttdeci">PinDirection</div><div class="ttdef"><b>Definition:</b> <a href="pin__direction_8h_source.html#l00035">pin_direction.h:35</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_ab1d12ea536c63cde3f8ef311126086e9"><div class="ttname"><a href="structhal_1_1_verilog_port.html#ab1d12ea536c63cde3f8ef311126086e9">hal::VerilogPort::m_ranges</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; u32 &gt; &gt; m_ranges</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00062">verilog_module.h:62</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_a81ccd34eecdb82880d46b89f4c291184"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#a81ccd34eecdb82880d46b89f4c291184">hal::VerilogInstance::m_expanded_port_assignments</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; m_expanded_port_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00087">verilog_module.h:87</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_signal_html_a892446c1c0f223c60dbc2dd4e72149fe"><div class="ttname"><a href="structhal_1_1_verilog_signal.html#a892446c1c0f223c60dbc2dd4e72149fe">hal::VerilogSignal::m_ranges</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; u32 &gt; &gt; m_ranges</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00052">verilog_module.h:52</a></div></div>
<div class="ttc" id="adefines_8h_html"><div class="ttname"><a href="defines_8h.html">defines.h</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_a5998d121ddeb66ef2b59cdd4ae379cce"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#a5998d121ddeb66ef2b59cdd4ae379cce">hal::VerilogInstance::m_attributes</a></div><div class="ttdeci">std::vector&lt; VerilogDataEntry &gt; m_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00086">verilog_module.h:86</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a03a6203e5666c4bbb046dd48461688d5"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a03a6203e5666c4bbb046dd48461688d5">hal::VerilogModule::m_ports_by_identifier</a></div><div class="ttdeci">std::map&lt; std::string, VerilogPort * &gt; m_ports_by_identifier</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00114">verilog_module.h:114</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a6497e46abe359dc25cd56dae053226a9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">hal::VerilogModule::m_name</a></div><div class="ttdeci">std::string m_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00108">verilog_module.h:108</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_assignment_html"><div class="ttname"><a href="structhal_1_1_verilog_port_assignment.html">hal::VerilogPortAssignment</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00067">verilog_module.h:67</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_afa25ce92b7a0d76c86b3264357fbda71"><div class="ttname"><a href="structhal_1_1_verilog_module.html#afa25ce92b7a0d76c86b3264357fbda71">hal::VerilogModule::m_signals</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; VerilogSignal &gt; &gt; m_signals</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00118">verilog_module.h:118</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_data_entry_html_a7601e427e280a6e96afaa44c91246b69"><div class="ttname"><a href="structhal_1_1_verilog_data_entry.html#a7601e427e280a6e96afaa44c91246b69">hal::VerilogDataEntry::m_type</a></div><div class="ttdeci">std::string m_type</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00045">verilog_module.h:45</a></div></div>
<div class="ttc" id="agate__type_8h_html"><div class="ttname"><a href="gate__type_8h.html">gate_type.h</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_a9c830e6b1048ee4ec1037d55f5092c12"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#a9c830e6b1048ee4ec1037d55f5092c12">hal::VerilogInstance::m_name</a></div><div class="ttdeci">std::string m_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00081">verilog_module.h:81</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aab3bb0cda12ec2ac79a28fb2fa1148c9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">hal::VerilogModule::m_line_number</a></div><div class="ttdeci">u32 m_line_number</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00109">verilog_module.h:109</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_signal_html"><div class="ttname"><a href="structhal_1_1_verilog_signal.html">hal::VerilogSignal</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00049">verilog_module.h:49</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a3e07e26bc2881e6a757aa4d7b5460f85"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a3e07e26bc2881e6a757aa4d7b5460f85">hal::VerilogModule::m_assignments</a></div><div class="ttdeci">std::vector&lt; VerilogAssignment &gt; m_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00122">verilog_module.h:122</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_ae84644f4963bf9d0455ad95d6d094f10"><div class="ttname"><a href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">hal::VerilogModule::VerilogModule</a></div><div class="ttdeci">VerilogModule()=default</div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_abe66e329f9039c5933f6a6ed8ddf2ed1"><div class="ttname"><a href="structhal_1_1_verilog_module.html#abe66e329f9039c5933f6a6ed8ddf2ed1">hal::VerilogModule::m_attributes</a></div><div class="ttdeci">std::vector&lt; VerilogDataEntry &gt; m_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00110">verilog_module.h:110</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_a43e6efdce1dcc0f1113ced53f23deea7"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#a43e6efdce1dcc0f1113ced53f23deea7">hal::VerilogInstance::m_port_assignments</a></div><div class="ttdeci">std::vector&lt; VerilogPortAssignment &gt; m_port_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00084">verilog_module.h:84</a></div></div>
<div class="ttc" id="anamespacehal_html_acfac62292eda3634942dd2cb0c2595fc"><div class="ttname"><a href="namespacehal.html#acfac62292eda3634942dd2cb0c2595fc">hal::assignment_t</a></div><div class="ttdeci">std::variant&lt; identifier_t, ranged_identifier_t, numeral_t, empty_t &gt; assignment_t</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00040">verilog_module.h:40</a></div></div>
<div class="ttc" id="anamespacehal_html_abc3fed28b6ba9013b7453ae4f74a5b3f"><div class="ttname"><a href="namespacehal.html#abc3fed28b6ba9013b7453ae4f74a5b3f">hal::ranged_identifier_t</a></div><div class="ttdeci">std::pair&lt; std::string, std::vector&lt; std::vector&lt; u32 &gt; &gt;&gt; ranged_identifier_t</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00037">verilog_module.h:37</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_data_entry_html"><div class="ttname"><a href="structhal_1_1_verilog_data_entry.html">hal::VerilogDataEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00042">verilog_module.h:42</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_acc063ef9c56c9f121fa5b01701922458"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#acc063ef9c56c9f121fa5b01701922458">hal::VerilogInstance::m_is_module</a></div><div class="ttdeci">bool m_is_module</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00083">verilog_module.h:83</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_signal_html_a42677b896ec402f5c3568e4fca26e1e7"><div class="ttname"><a href="structhal_1_1_verilog_signal.html#a42677b896ec402f5c3568e4fca26e1e7">hal::VerilogSignal::m_expanded_names</a></div><div class="ttdeci">std::vector&lt; std::string &gt; m_expanded_names</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00054">verilog_module.h:54</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_af796f62c0506c28800ead9ef106b196d"><div class="ttname"><a href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">hal::VerilogModule::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(const VerilogModule &amp;other) const</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00102">verilog_module.h:102</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html_adbc7dedb59e66296b29fa562545c0e2b"><div class="ttname"><a href="structhal_1_1_verilog_port.html#adbc7dedb59e66296b29fa562545c0e2b">hal::VerilogPort::m_expression</a></div><div class="ttdeci">std::string m_expression</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00060">verilog_module.h:60</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_html"><div class="ttname"><a href="structhal_1_1_verilog_port.html">hal::VerilogPort</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00057">verilog_module.h:57</a></div></div>
<div class="ttc" id="anamespacehal_html_a8b247d46669e3b7f7df99ed2dc6f27a3"><div class="ttname"><a href="namespacehal.html#a8b247d46669e3b7f7df99ed2dc6f27a3">hal::empty_t</a></div><div class="ttdeci">std::monostate empty_t</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00039">verilog_module.h:39</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_assignment_html_a633fe30ce1d58b3719eac1d8a78e0dc8"><div class="ttname"><a href="structhal_1_1_verilog_port_assignment.html#a633fe30ce1d58b3719eac1d8a78e0dc8">hal::VerilogPortAssignment::m_port_name</a></div><div class="ttdeci">std::optional&lt; std::string &gt; m_port_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00069">verilog_module.h:69</a></div></div>
<div class="ttc" id="anet__layout__point_8h_html_aa7fe0c70576e86ca2c5f641bb47ccc9d"><div class="ttname"><a href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a></div><div class="ttdeci">quint32 u32</div><div class="ttdef"><b>Definition:</b> <a href="net__layout__point_8h_source.html#l00040">net_layout_point.h:40</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_port_assignment_html_a0cb4f3cf85f27b35947633e32d48985e"><div class="ttname"><a href="structhal_1_1_verilog_port_assignment.html#a0cb4f3cf85f27b35947633e32d48985e">hal::VerilogPortAssignment::m_assignment</a></div><div class="ttdeci">std::vector&lt; assignment_t &gt; m_assignment</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00070">verilog_module.h:70</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_abb4f0eeb7712b5209df784cef558b7f7"><div class="ttname"><a href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">hal::VerilogModule::m_expanded_assignments</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; m_expanded_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00123">verilog_module.h:123</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_ab79473d723af21c26f3332ce485c2460"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#ab79473d723af21c26f3332ce485c2460">hal::VerilogInstance::m_parameters</a></div><div class="ttdeci">std::vector&lt; VerilogDataEntry &gt; m_parameters</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00085">verilog_module.h:85</a></div></div>
<div class="ttc" id="anamespacehal_html_a437842c9faed27bb3dc90c0137434ee1"><div class="ttname"><a href="namespacehal.html#a437842c9faed27bb3dc90c0137434ee1">hal::numeral_t</a></div><div class="ttdeci">std::vector&lt; BooleanFunction::Value &gt; numeral_t</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00038">verilog_module.h:38</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_assignment_html_a16a46f95a4e68625950fedf0630dd3b0"><div class="ttname"><a href="structhal_1_1_verilog_assignment.html#a16a46f95a4e68625950fedf0630dd3b0">hal::VerilogAssignment::m_assignment</a></div><div class="ttdeci">std::vector&lt; assignment_t &gt; m_assignment</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00076">verilog_module.h:76</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a93b2d33da8712a8a14feaf14854a71b8"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a93b2d33da8712a8a14feaf14854a71b8">hal::VerilogModule::m_instances_by_name</a></div><div class="ttdeci">std::map&lt; std::string, VerilogInstance * &gt; m_instances_by_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00127">verilog_module.h:127</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_instance_html_a1436dc8323fa012e3e7be19997db357b"><div class="ttname"><a href="structhal_1_1_verilog_instance.html#a1436dc8323fa012e3e7be19997db357b">hal::VerilogInstance::m_type</a></div><div class="ttdeci">std::string m_type</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00082">verilog_module.h:82</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a43b43bebb5586509b83f0f55ec45beef"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a43b43bebb5586509b83f0f55ec45beef">hal::VerilogModule::m_ports</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; VerilogPort &gt; &gt; m_ports</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00113">verilog_module.h:113</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_38c8d24aef3972a7f87b834274e76e31.html">plugins</a></li><li class="navelem"><a class="el" href="dir_d7fcdf7474b2628967f84c9d1dc1db2a.html">verilog_parser</a></li><li class="navelem"><a class="el" href="dir_ce71c0226d2cf540337d32157bd52585.html">include</a></li><li class="navelem"><a class="el" href="dir_37c7a6205962feb0590a50d9a5e40d47.html">verilog_parser</a></li><li class="navelem"><a class="el" href="verilog__module_8h.html">verilog_module.h</a></li>
    <li class="footer">Generated on Thu Oct 27 2022 12:55:24 for HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
