

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_55_2'
================================================================
* Date:           Tue Jul 25 02:51:41 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.683 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       52|  20.000 ns|  0.520 us|    2|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_55_2  |        0|       50|         1|          1|          1|  0 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |index_2_fu_112_p2     |         +|   0|  0|  15|           8|           1|
    |j_V_1_fu_103_p2       |         +|   0|  0|  20|          15|           1|
    |icmp_ln1072_fu_97_p2  |      icmp|   0|  0|  13|          16|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  48|          39|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_index_1_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_V_load      |   9|          2|   15|         30|
    |index_1_fu_44                  |   9|          2|    8|         16|
    |j_V_fu_40                      |   9|          2|   15|         30|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  45|         10|   47|         94|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |index_1_fu_44  |   8|   0|    8|          0|
    |j_V_fu_40      |  15|   0|   15|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  25|   0|   25|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_55_2|  return value|
|index                 |   in|    8|     ap_none|                              index|        scalar|
|count_V_load_1        |   in|   16|     ap_none|                     count_V_load_1|        scalar|
|sorted_list_address0  |  out|   11|   ap_memory|                        sorted_list|         array|
|sorted_list_ce0       |  out|    1|   ap_memory|                        sorted_list|         array|
|sorted_list_we0       |  out|    1|   ap_memory|                        sorted_list|         array|
|sorted_list_d0        |  out|   16|   ap_memory|                        sorted_list|         array|
|conv3_i               |   in|   16|     ap_none|                            conv3_i|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

