verilog xil_defaultlib --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/ec67/hdl" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/30ef" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ip/microblaze_GameIP_0_0/src/clk_wiz_0" \
"../../../bd/microblaze/ip/microblaze_lmb_bram_1/sim/microblaze_lmb_bram_1.v" \
"../../../bd/microblaze/ip/microblaze_xbar_0/sim/microblaze_xbar_0.v" \
"../../../bd/microblaze/ip/microblaze_microblaze_0_xlconcat_1/sim/microblaze_microblaze_0_xlconcat_1.v" \
"../../../bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/hdmi_tx_0/hdl/encode.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/hdmi_tx_0/hdl/srldelay.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v" \

sv xil_defaultlib --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/ec67/hdl" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/30ef" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ip/microblaze_GameIP_0_0/src/clk_wiz_0" \
"../../../bd/microblaze/ipshared/0702/src/VGA_controller.sv" \
"../../../bd/microblaze/ipshared/0702/src/GameIP_v1_0_AXI.sv" \
"../../../bd/microblaze/ipshared/0702/src/Color_Mapper.sv" \
"../../../bd/microblaze/ipshared/0702/src/font_rom.sv" \
"../../../bd/microblaze/ipshared/0702/src/block_rom.sv" \
"../../../bd/microblaze/ipshared/0702/src/GameIP_v1_0.sv" \
"../../../bd/microblaze/ip/microblaze_GameIP_0_0/sim/microblaze_GameIP_0_0.sv" \

verilog xil_defaultlib --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/ec67/hdl" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ipshared/30ef" --include "../../../../Final_Project.gen/sources_1/bd/microblaze/ip/microblaze_GameIP_0_0/src/clk_wiz_0" \
"../../../bd/microblaze/sim/microblaze.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
