vendor_name = ModelSim
source_file = 1, D:/testfinal/test4/test4.vhd
source_file = 1, D:/testfinal/test4/Waveform.vwf
source_file = 1, D:/testfinal/test4/Waveform1.vwf
source_file = 1, D:/testfinal/test4/db/test4.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test4
instance = comp, \count_10Hz[2]\, count_10Hz[2], test4, 1
instance = comp, \count_10Hz~2\, count_10Hz~2, test4, 1
instance = comp, \out_10Hz~output\, out_10Hz~output, test4, 1
instance = comp, \out_1Hz~output\, out_1Hz~output, test4, 1
instance = comp, \clk~input\, clk~input, test4, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, test4, 1
instance = comp, \count_10Hz~1\, count_10Hz~1, test4, 1
instance = comp, \enable~input\, enable~input, test4, 1
instance = comp, \count_10Hz[0]\, count_10Hz[0], test4, 1
instance = comp, \count_10Hz[1]~0\, count_10Hz[1]~0, test4, 1
instance = comp, \count_10Hz[1]\, count_10Hz[1], test4, 1
instance = comp, \flipflop_10Hz~0\, flipflop_10Hz~0, test4, 1
