# Comments start with hash (#) 
# Each line denotes 1 transfer 
# Line structure: 
#  dest_agent 	  delay_cycles	num_of_words 
# 
# Values are integers

0 10 12
2 30 20
0 20 12

# The rx test initiates only 3 incoming transfers 
# After this point, the DMA gets unexpected data 
# and tries to interupt CPU. Tb cannot handle interrupt, 
# so simulation freezes

0 40 12
0 50 12
0 60 12
0 70 12
0 80 12
# end on file