# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# Date created = 18:53:40  December 17, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		de0-nano-test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY de0_nano_test_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:53:40  DECEMBER 17, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_R8 -to CLOCK_50

#============================================================
# RGB MATRIX
#============================================================
set_location_assignment PIN_D3 -to LED_R0
set_location_assignment PIN_C3 -to LED_G0
set_location_assignment PIN_A2 -to LED_B0
set_location_assignment PIN_A3 -to LED_R1
set_location_assignment PIN_B3 -to LED_G1
set_location_assignment PIN_B4 -to LED_B1
set_location_assignment PIN_A4 -to LED_CLK
set_location_assignment PIN_B5 -to LED_LAT
set_location_assignment PIN_A5 -to LED_OE
set_location_assignment PIN_D5 -to LED_ROW[0]
set_location_assignment PIN_B6 -to LED_ROW[1]
set_location_assignment PIN_A6 -to LED_ROW[2]
set_location_assignment PIN_B7 -to LED_ROW[3]

#============================================================
# End of pin assignments by Terasic System Builder
#============================================================

set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name IP_SEARCH_PATHS PROJECT_DIR/../lib/ip/**/*
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_R0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_G0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_B0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_R1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_G1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_B1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_LAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_OE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_ROW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_ROW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_ROW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_ROW[3]
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH testbench_1 -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME testbench_1 -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id testbench_1
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME de0_nano_test_top -section_id testbench_1
set_global_assignment -name EDA_TEST_BENCH_FILE "de0-nano-test.sv" -section_id testbench_1
set_global_assignment -name SEARCH_PATH ../lib/ip/rgb_led_matrix
set_global_assignment -name QSYS_FILE system.qsys
set_global_assignment -name SYSTEMVERILOG_FILE "de0-nano-test.sv"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top