0.6
2019.1
May 24 2019
15:06:07
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/AND_gate.vhd,1646594274,vhdl,,,,and_gate,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/OR_gate.vhd,1646594284,vhdl,,,,or_gate,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/XOR_gate.vhd,1646594291,vhdl,,,,xor_gate,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit.vhd,1649047032,vhdl,,,,carry_lookahead_adder_4_bit,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit_tb.vhd,1649045536,vhdl,,,,carry_lookahead_adder_4_bit_tb,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/full_adder.vhd,1649045365,vhdl,,,,full_adder,,,,,,,,
C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/half_adder.vhd,1646595282,vhdl,,,,half_adder,,,,,,,,
