Analysis & Synthesis report for ULA
Wed Apr 18 15:11:10 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 18 15:11:10 2018        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ULA                                          ;
; Top-level Entity Name              ; ULA                                          ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 125                                          ;
;     Total combinational functions  ; 125                                          ;
;     Dedicated logic registers      ; 0                                            ;
; Total registers                    ; 0                                            ;
; Total pins                         ; 65                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ULA                ; ULA                ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------+
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/ULA.bdf                 ;
; comple2_para_5_bits.bdf          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/comple2_para_5_bits.bdf ;
; bcd14seg.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/bcd14seg.bdf            ;
; menor_que.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/menor_que.bdf           ;
; igualigual.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/igualigual.bdf          ;
; zero.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/zero.bdf                ;
; sistema.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/sistema.bdf             ;
; maior_que.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/maior_que.bdf           ;
; bcd14segout3.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/bcd14segout3.bdf        ;
; ulaula-soma-esquema.bdf          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/ulaula-soma-esquema.bdf ;
; zero1.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/zero1.bdf               ;
; subcomp2.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/subcomp2.bdf            ;
; ulaand.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/ulaand.bdf              ;
; ulaxor.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/ulaxor.bdf              ;
; complemento2.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/lfms/Downloads/Projeto_ULA-6aeca1855334ce2ed7cef8a5889fa9becd967b89/complemento2.bdf        ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 125                    ;
;                                             ;                        ;
; Total combinational functions               ; 125                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 88                     ;
;     -- 3 input functions                    ; 33                     ;
;     -- <=2 input functions                  ; 4                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 120                    ;
;     -- arithmetic mode                      ; 5                      ;
;                                             ;                        ;
; Total registers                             ; 0                      ;
;     -- Dedicated logic registers            ; 0                      ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 65                     ;
; Maximum fan-out node                        ; subcomp2:inst1|inst9~0 ;
; Maximum fan-out                             ; 23                     ;
; Total fan-out                               ; 570                    ;
; Average fan-out                             ; 2.24                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; |ULA                             ; 125 (38)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 65   ; 0            ; |ULA                                  ; work         ;
;    |bcd14seg:inst20|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|bcd14seg:inst20                  ;              ;
;    |bcd14seg:inst47|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|bcd14seg:inst47                  ;              ;
;    |bcd14segout3:inst57|         ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|bcd14segout3:inst57              ;              ;
;    |comple2_para_5_bits:inst3|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|comple2_para_5_bits:inst3        ;              ;
;    |comple2_para_5_bits:inst5|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|comple2_para_5_bits:inst5        ;              ;
;    |comple2_para_5_bits:inst6|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|comple2_para_5_bits:inst6        ;              ;
;    |complemento2:inst17|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|complemento2:inst17              ;              ;
;    |menor_que:inst4|             ; 8 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|menor_que:inst4                  ;              ;
;       |igualigual:inst1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|menor_que:inst4|igualigual:inst1 ;              ;
;       |zero:inst3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|menor_que:inst4|zero:inst3       ;              ;
;    |sistema:inst|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|sistema:inst                     ;              ;
;    |subcomp2:inst1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|subcomp2:inst1                   ;              ;
;    |ulaula-soma-esquema:inst110| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|ulaula-soma-esquema:inst110      ;              ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 18 15:11:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file ula.bdf
    Info: Found entity 1: ULA
Info: Found 1 design units, including 1 entities, in source file test sinal.bdf
    Info: Found entity 1: test sinal
Info: Found 1 design units, including 1 entities, in source file comple2 para 5 bits.bdf
    Info: Found entity 1: comple2 para 5 bits
Info: Found 1 design units, including 1 entities, in source file comple2_para_5_bits.bdf
    Info: Found entity 1: comple2_para_5_bits
Info: Found 1 design units, including 1 entities, in source file maior_que_sinal.bdf
    Info: Found entity 1: maior_que_sinal
Info: Found 1 design units, including 1 entities, in source file ula_soma_14-04-19.bdf
    Info: Found entity 1: ULA_soma_14-04-19
Info: Elaborating entity "ULA" for the top level hierarchy
Warning: Block or symbol "comple2_para_5_bits" of instance "inst6" overlaps another block or symbol
Warning: Using design file bcd14seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: bcd14seg
Info: Elaborating entity "bcd14seg" for hierarchy "bcd14seg:inst20"
Warning: Using design file menor_que.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: menor_que
Info: Elaborating entity "menor_que" for hierarchy "menor_que:inst4"
Warning: Primitive "AND3" of instance "inst35" not used
Warning: Primitive "NOT" of instance "inst36" not used
Warning: Primitive "OR2" of instance "inst37" not used
Warning: Primitive "AND3" of instance "inst38" not used
Warning: Using design file igualigual.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: igualigual
Info: Elaborating entity "igualigual" for hierarchy "menor_que:inst4|igualigual:inst1"
Warning: Using design file zero.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: zero
Info: Elaborating entity "zero" for hierarchy "menor_que:inst4|zero:inst3"
Warning: Using design file sistema.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sistema
Info: Elaborating entity "sistema" for hierarchy "sistema:inst"
Warning: Using design file maior_que.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: maior_que
Info: Elaborating entity "maior_que" for hierarchy "maior_que:inst34"
Warning: Using design file bcd14segout3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: bcd14segout3
Info: Elaborating entity "bcd14segout3" for hierarchy "bcd14segout3:inst57"
Info: Elaborating entity "comple2_para_5_bits" for hierarchy "comple2_para_5_bits:inst3"
Warning: Using design file ulaula-soma-esquema.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ulaula-soma-esquema
Info: Elaborating entity "ulaula-soma-esquema" for hierarchy "ulaula-soma-esquema:inst110"
Warning: Using design file zero1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: zero1
Info: Elaborating entity "zero1" for hierarchy "zero1:inst114"
Warning: Using design file subcomp2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: subcomp2
Info: Elaborating entity "subComp2" for hierarchy "subComp2:inst1"
Warning: Using design file ulaand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ulaand
Info: Elaborating entity "ULAand" for hierarchy "ULAand:inst68"
Warning: Using design file ulaxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ulaxor
Info: Elaborating entity "ULAxor" for hierarchy "ULAxor:inst69"
Warning: Using design file complemento2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: complemento2
Info: Elaborating entity "complemento2" for hierarchy "complemento2:inst17"
Warning: Primitive "AND2" of instance "inst26" not used
Warning: Primitive "AND2" of instance "inst27" not used
Warning: Primitive "AND2" of instance "inst28" not used
Warning: Primitive "OR3" of instance "inst29" not used
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "iab2" is stuck at GND
    Warning (13410): Pin "iac2" is stuck at GND
    Warning (13410): Pin "iag2" is stuck at VCC
    Warning (13410): Pin "ibb4" is stuck at GND
    Warning (13410): Pin "ibc4" is stuck at GND
    Warning (13410): Pin "ibg4" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: Implemented 190 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 52 output pins
    Info: Implemented 125 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Wed Apr 18 15:11:10 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


