`timescale 1ns / 1ps
`include "def.vh"

module execute (
    input clk,
    input rst,
    input [3:0] _alu_op,  // aluåˆ°åº•æ˜¯åŠ å‡ä¹˜é™?
    input _alu_src,  // rd2è¿˜æ˜¯immâ€”â?”å¯ä»¥æ”¾åˆ°decodeï¼Œä¹Ÿå¯ä»¥æ”¾åœ¨è¿?
    input [31:0] _rd1,  // å¯„å­˜å™¨è¯»å‡ºçš„ç¬¬ä¸€ä¸ªæ•°
    input [31:0] _rd2,
    input [31:0] _imm_ext,  // æ‰©å¼ çš„ç«‹å³æ•°
    input [31:0] _pcp8, // pc+4ï¼Œç°åœ¨br unitåœ¨æ‰§è¡Œé˜¶æ®µï¼Œä½†æ”¾å›å»å°±ä¸ç”¨äº†ã€‚æ”¾å›è¿˜æœ‰ä¸ªå‰æï¼Œæ˜¯å‰æ¨å•å…ƒä¹Ÿå¾—æå‰åˆ°decode
    input [4:0] _reg_write_addr,  // å¯„å­˜å™¨å†™å…¥åœ°å?ï¼Œåœ¨decodeä¸­å·²è¢«è®¡ç®?
    // DELETED input [4:0] sa,  // aluä½ç§»è¿ç®—çš„åç§»é‡
    input [5:0] _op_code,  // æ“ä½œç ï¼Œç”¨äºlbç­‰è®¿å­˜æ“ä½?
    input [2:0] _reg_wd_mux,  // regå†™å›çš„æ•°æ®æ¥æº?
    input _reg_we,  // æ–°æ¥çš„æŒ‡ä»¤è¦ä¸è¦å†™å…¥å¯„å­˜å™?
    input _mem_we,  // æ–°æ¥çš„æŒ‡ä»¤è¦ä¸è¦å†™å…¥data mem
    input _stall,
    output reg [4:0] reg_write_addr,  // ï¼ˆä¼ é€’ï¼‰å¯„å­˜å™¨å†™å…¥åœ°å?ï¼Œåœ¨decodeä¸­å·²è¢«è®¡ç®?
    output reg [31:0] imm_ext,  // ï¼ˆä¼ é€’ï¼‰æ‰©å¼ çš„ç«‹å³æ•°
    output [31:0] alu_res,  // aluè¿ç®—ç»“æœã€‚æ”¯æŒä¹˜æ³•é™¤æ³•çš„è¯ï¼Œåº”è¯¥æ”¹æˆ64ä½?
    output reg [31:0] rd2,  // ï¼ˆä¼ é€’ï¼‰å¯èƒ½ç»™reg_wd
    output reg [2:0] reg_wd_mux,  // ï¼ˆä¼ é€’ï¼‰regå†™å›çš„æ•°æ®æ¥æº?
    output reg [5:0] op_code,  // ï¼ˆä¼ é€’ï¼‰æ“ä½œç ï¼Œç”¨äºlbç­‰è®¿å­˜æ“ä½?
    output reg [31:0] pcp8, // ï¼ˆä¼ é€’ï¼‰pc+4ï¼Œç°åœ¨br unitåœ¨æ‰§è¡Œé˜¶æ®µï¼Œä½†æ”¾å›å»å°±ä¸ç”¨äº†ã€‚æ”¾å›è¿˜æœ‰ä¸ªå‰æï¼Œæ˜¯å‰æ¨å•å…ƒä¹Ÿå¾—æå‰åˆ°decode
    // DELETED output [31:0] data_wd_e,  // è¦å†™å…¥å­˜å‚¨å™¨çš„è¯ï¼Œå†™å…¥ä»€ä¹ˆå†…å®?

    // DELETED output [31:0] pc_jump,  // è·³è½¬åˆ°çš„åœ°å€ï¼Œbr unitè¾“å‡º
    // DELETED output jump,  // è¿™æ¡æŒ‡ä»¤æ˜¯å¦è·³è½¬ï¼Œbr unitçš„è¾“å‡?
    output overflow,  // addiuå’Œaddiçš„åŒºåˆ?
    output reg reg_we,  // ï¼ˆä¼ é€’ï¼‰è¿™æ¡æŒ‡ä»¤è¦ä¸è¦å†™å…¥å¯„å­˜å™¨
    output reg mem_we  // ï¼ˆä¼ é€’ï¼‰è¿™æ¡æŒ‡ä»¤è¦ä¸è¦å†™å…¥data mem
);
  reg [31:0] rd1;
  reg [3:0] alu_op;
  reg alu_src;

  always @(posedge clk) begin
    if (rst | _stall) begin
      rd1 <= 32'b0;
      rd2 <= 32'b0;
      imm_ext <= 32'b0;
      pcp8 <= 32'b0;
      alu_op <= 3'b0;
      reg_write_addr <= 4'b0;
      reg_wd_mux <= 2'b0;
      op_code <= 5'b0;
      reg_we <= 1'b0;
      mem_we <= 1'b0;
      alu_src <= 1'b0;

    end else begin
      rd1 <= _rd1;
      rd2 <= _rd2;
      imm_ext <= _imm_ext;
      pcp8 <= _pcp8;
      alu_op <= _alu_op;
      reg_write_addr <= _reg_write_addr;
      reg_wd_mux <= _reg_wd_mux;
      op_code <= _op_code;
      reg_we <= _reg_we;
      mem_we <= _mem_we;
      alu_src <= _alu_src;
    end
  end

  alu ALU (
      ._alu_op(alu_op),
      ._num1(rd1),
      ._num2((alu_src == `ALU_SRC_EXTEND) ? imm_ext : rd2),
      .alu_res(alu_res),
      .overflow(overflow)
  );

endmodule  // execute
