 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:43:01 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  input external delay                                    0.35      13.10 f
  UART_RXD (in)                                           0.00      13.10 f
  pad29/PAD (phic)                                        0.00      13.10 f
  pad29/Y (phic)                                          1.31      14.41 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.41 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      14.41 f
  data arrival time                                                 14.41

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.41
  --------------------------------------------------------------------------
  slack (MET)                                                        8.62


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.83       1.58 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.58 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.58 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.58 r
  pad18/A (phob12)                                        0.00       1.58 r
  pad18/PAD (phob12)                                      2.58       4.16 r
  ADS1292_MOSI (out)                                      0.00       4.16 r
  data arrival time                                                  4.16

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.25


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/A (ivd1_hd)
                                                          0.00       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.17       1.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U35/A (nid2_hd)
                                                          0.00       1.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.56       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/A (ivd3_hd)
                                                          0.00       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.63       2.47 f
  khu_sensor_top/ads1292_filter/iir_notch/U30/B (nr2d2_hd)
                                                          0.00       2.47 f
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.71       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/A (ad2d1_hd)
                                                          0.00       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.35       3.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/A (ivd2_hd)
                                                          0.00       3.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.31       3.83 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/B (scg16d1_hd)
                                                          0.00       3.83 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.21       4.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/C (ao21d1_hd)
                                                          0.00       4.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/C (oa21d1_hd)
                                                          0.00       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/C (scg6d1_hd)
                                                          0.00       4.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/A (clknd2d2_hd)
                                                          0.00       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/A (ivd1_hd)
                                                          0.00       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/B (ao21d1_hd)
                                                          0.00       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.19       6.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/B (oa22d1_hd)
                                                          0.00       6.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/C (scg6d1_hd)
                                                          0.00       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.46


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U593/B (nr2d1_hd)            0.00      13.27 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      13.38 f
  khu_sensor_top/sensor_core/U592/A (ivd1_hd)             0.00      13.38 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      13.51 r
  khu_sensor_top/sensor_core/U81/B (nd2d1_hd)             0.00      13.51 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      13.60 f
  khu_sensor_top/sensor_core/U80/C (oa211d1_hd)           0.00      13.60 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.72 r
  khu_sensor_top/sensor_core/U78/C (oa211d1_hd)           0.00      13.72 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      13.86 f
  khu_sensor_top/sensor_core/U77/C (oa211d1_hd)           0.00      13.86 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      13.98 r
  khu_sensor_top/sensor_core/U76/C (oa211d1_hd)           0.00      13.98 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      14.12 f
  khu_sensor_top/sensor_core/U75/A (ivd1_hd)              0.00      14.12 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.20 r
  khu_sensor_top/sensor_core/U32/D1 (mx2d1_hd)            0.00      14.20 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      14.37 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.37 r
  data arrival time                                                 14.37

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.37
  --------------------------------------------------------------------------
  slack (MET)                                                        8.66


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
