Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [2, 1]
SourceBlock "pid_lib/PID Controller (2DOF)"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
OutValues "[785422375.168624, 676744393.788291]"
tsamp "-1"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(0,8)"
ConRadixGroup "Best Precision: Vector-wise"
OutScaling "2^-12"
LockScale off
}
Block {
BlockType SubSystem
Name "c"
SID "3"
Ports [4, 2]
RequestExecContextInheritance off
System {
Name "c"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "16"
}
Block {
BlockType Inport
Name "b"
SID "26"
Port "2"
}
Block {
BlockType DiscreteIntegrator
Name "h"
SID "19"
Ports [1, 1]
}
Block {
BlockType Sqrt
Name "g"
SID "13"
}
Block {
BlockType Sqrt
Name "h"
SID "14"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Abs
Name "c"
SID "15"
SaturateOnIntegerOverflow off
}
Block {
BlockType Outport
Name "i"
SID "10"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "j"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "h"
SID "15"
Ports [2, 1]
RequestExecContextInheritance off
System {
Name "h"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "36"
}
Block {
BlockType ActionPort
Name "d" Port"
SID "37"
ActionPortLabel "if { }"
}
Block {
BlockType Delay
Name "e"
SID "39"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Delay
Name "f"
SID "40"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
}
Block {
BlockType Sqrt
Name "g"
SID "41"
}
Block {
BlockType Assignment
Name "k"
SID "42"
Ports [2, 1]
DiagnosticForDimensions "Warning"
IndexOptions "Index vector (dialog)"
Indices "1"
OutputSizes "1"
}
Block {
BlockType Constant
Name "l"
SID "33"
Value "[793932432.555636]"
SampleTime "1"
}
Block {
BlockType Delay
Name "m"
SID "34"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Outport
Name "f"
SID "27"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "c"
SID "36"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 2
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "l"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "k"
SID "38"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
Branch {
DstBlock "g"
DstPort 2
}
Branch {
DstBlock "g"
DstPort 2
}
}
Line {
SrcBlock "g"
SrcPort 2
DstBlock "h"
DstPort 3
}
Line {
SrcBlock "j"
SrcPort 3
DstBlock "g"
DstPort 3
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "a"
DstPort 2
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "j"
DstPort 2
}
}
}