{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560414731300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560414731301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:32:11 2019 " "Processing started: Thu Jun 13 16:32:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560414731301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560414731301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560414731301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560414731738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lock-main " "Found design unit 1: lock-main" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560414732324 ""} { "Info" "ISGN_ENTITY_NAME" "1 lock " "Found entity 1: lock" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560414732324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560414732324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lock " "Elaborating entity \"lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560414732355 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst lock.vhd(14) " "VHDL Signal Declaration warning at lock.vhd(14): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 lock.vhd(97) " "VHDL Process Statement warning at lock.vhd(97): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 lock.vhd(100) " "VHDL Process Statement warning at lock.vhd(100): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 lock.vhd(102) " "VHDL Process Statement warning at lock.vhd(102): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4 lock.vhd(104) " "VHDL Process Statement warning at lock.vhd(104): signal \"num4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lock.vhd(122) " "VHDL Process Statement warning at lock.vhd(122): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lock.vhd(153) " "VHDL Process Statement warning at lock.vhd(153): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1out lock.vhd(158) " "VHDL Process Statement warning at lock.vhd(158): signal \"num1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2out lock.vhd(159) " "VHDL Process Statement warning at lock.vhd(159): signal \"num2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3out lock.vhd(160) " "VHDL Process Statement warning at lock.vhd(160): signal \"num3out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732358 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4out lock.vhd(161) " "VHDL Process Statement warning at lock.vhd(161): signal \"num4out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732359 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(168) " "VHDL Process Statement warning at lock.vhd(168): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732359 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(185) " "VHDL Process Statement warning at lock.vhd(185): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732359 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(201) " "VHDL Process Statement warning at lock.vhd(201): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414732359 "|lock"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560414732909 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560414732910 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[0\] num2\[0\]~_emulated num2\[0\]~1 " "Register \"num2\[0\]\" is converted into an equivalent circuit using register \"num2\[0\]~_emulated\" and latch \"num2\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[0\] num3\[0\]~_emulated num3\[0\]~1 " "Register \"num3\[0\]\" is converted into an equivalent circuit using register \"num3\[0\]~_emulated\" and latch \"num3\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[0\] num1\[0\]~_emulated num1\[0\]~1 " "Register \"num1\[0\]\" is converted into an equivalent circuit using register \"num1\[0\]~_emulated\" and latch \"num1\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[0\] num4\[0\]~_emulated num4\[0\]~1 " "Register \"num4\[0\]\" is converted into an equivalent circuit using register \"num4\[0\]~_emulated\" and latch \"num4\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[1\] num3\[1\]~_emulated num3\[1\]~5 " "Register \"num3\[1\]\" is converted into an equivalent circuit using register \"num3\[1\]~_emulated\" and latch \"num3\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[1\] num2\[1\]~_emulated num2\[1\]~5 " "Register \"num2\[1\]\" is converted into an equivalent circuit using register \"num2\[1\]~_emulated\" and latch \"num2\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[1\] num1\[1\]~_emulated num1\[1\]~5 " "Register \"num1\[1\]\" is converted into an equivalent circuit using register \"num1\[1\]~_emulated\" and latch \"num1\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[1\] num4\[1\]~_emulated num4\[1\]~5 " "Register \"num4\[1\]\" is converted into an equivalent circuit using register \"num4\[1\]~_emulated\" and latch \"num4\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[2\] num2\[2\]~_emulated num2\[2\]~9 " "Register \"num2\[2\]\" is converted into an equivalent circuit using register \"num2\[2\]~_emulated\" and latch \"num2\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[2\] num3\[2\]~_emulated num3\[2\]~9 " "Register \"num3\[2\]\" is converted into an equivalent circuit using register \"num3\[2\]~_emulated\" and latch \"num3\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[2\] num1\[2\]~_emulated num1\[2\]~9 " "Register \"num1\[2\]\" is converted into an equivalent circuit using register \"num1\[2\]~_emulated\" and latch \"num1\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[2\] num4\[2\]~_emulated num4\[2\]~9 " "Register \"num4\[2\]\" is converted into an equivalent circuit using register \"num4\[2\]~_emulated\" and latch \"num4\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[3\] num3\[3\]~_emulated num3\[3\]~13 " "Register \"num3\[3\]\" is converted into an equivalent circuit using register \"num3\[3\]~_emulated\" and latch \"num3\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[3\] num2\[3\]~_emulated num2\[3\]~13 " "Register \"num2\[3\]\" is converted into an equivalent circuit using register \"num2\[3\]~_emulated\" and latch \"num2\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[3\] num1\[3\]~_emulated num1\[3\]~13 " "Register \"num1\[3\]\" is converted into an equivalent circuit using register \"num1\[3\]~_emulated\" and latch \"num1\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[3\] num4\[3\]~_emulated num4\[3\]~13 " "Register \"num4\[3\]\" is converted into an equivalent circuit using register \"num4\[3\]~_emulated\" and latch \"num4\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[4\] num3\[4\]~_emulated num3\[4\]~17 " "Register \"num3\[4\]\" is converted into an equivalent circuit using register \"num3\[4\]~_emulated\" and latch \"num3\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[4\] num2\[4\]~_emulated num2\[4\]~17 " "Register \"num2\[4\]\" is converted into an equivalent circuit using register \"num2\[4\]~_emulated\" and latch \"num2\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[4\] num1\[4\]~_emulated num1\[4\]~17 " "Register \"num1\[4\]\" is converted into an equivalent circuit using register \"num1\[4\]~_emulated\" and latch \"num1\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[4\] num4\[4\]~_emulated num4\[4\]~17 " "Register \"num4\[4\]\" is converted into an equivalent circuit using register \"num4\[4\]~_emulated\" and latch \"num4\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414732912 "|lock|num4[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1560414732912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560414733518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414733518 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414733603 "|lock|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key5 " "No output dependent on input pin \"key5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414733603 "|lock|key5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414733603 "|lock|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560414733603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560414733603 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560414733603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560414733603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560414733603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560414733638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:32:13 2019 " "Processing ended: Thu Jun 13 16:32:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560414733638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560414733638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560414733638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560414733638 ""}
