
SignalSnagger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b4  00804000  00006d8e  00006e42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006d8e  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000113  008040b4  008040b4  00006ef6  2**0
                  ALLOC
  3 .eeprom       00000112  00810000  00810000  00006ef6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      0000005c  00000000  00000000  00007008  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007064  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000008c8  00000000  00000000  000070a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000e9ee  00000000  00000000  00007970  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000056b8  00000000  00000000  0001635e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000070ec  00000000  00000000  0001ba16  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001f44  00000000  00000000  00022b04  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000062ea  00000000  00000000  00024a48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004073  00000000  00000000  0002ad32  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000748  00000000  00000000  0002eda5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 78 00 	jmp	0xf0	; 0xf0 <__dtors_end>
       4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       c:	0c 94 25 01 	jmp	0x24a	; 0x24a <__vector_3>
      10:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      14:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      18:	0c 94 e3 05 	jmp	0xbc6	; 0xbc6 <__vector_6>
      1c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      20:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      24:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      28:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      2c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      30:	0c 94 90 01 	jmp	0x320	; 0x320 <__vector_12>
      34:	0c 94 b0 2f 	jmp	0x5f60	; 0x5f60 <__vector_13>
      38:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      3c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      40:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      44:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      48:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      4c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      50:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      54:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      58:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      5c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      60:	0c 94 4f 0c 	jmp	0x189e	; 0x189e <__vector_24>
      64:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      68:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      6c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      70:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      74:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      78:	0c 94 58 2f 	jmp	0x5eb0	; 0x5eb0 <__vector_30>
      7c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      80:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      84:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      88:	0c 94 0e 06 	jmp	0xc1c	; 0xc1c <__vector_34>
      8c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      90:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      94:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      98:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      9c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a4:	0c 94 66 1c 	jmp	0x38cc	; 0x38cc <__vector_41>
      a8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      ac:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      bc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      cc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      dc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>

000000e8 <__ctors_start>:
      e8:	7e 0a       	sbc	r7, r30
      ea:	c5 0c       	add	r12, r5

000000ec <__ctors_end>:
      ec:	8b 0a       	sbc	r8, r27
      ee:	d2 0c       	add	r13, r2

000000f0 <__dtors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	cd bf       	out	0x3d, r28	; 61
      f8:	df e7       	ldi	r29, 0x7F	; 127
      fa:	de bf       	out	0x3e, r29	; 62

000000fc <__do_copy_data>:
      fc:	10 e4       	ldi	r17, 0x40	; 64
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b0 e4       	ldi	r27, 0x40	; 64
     102:	ee e8       	ldi	r30, 0x8E	; 142
     104:	fd e6       	ldi	r31, 0x6D	; 109
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	a4 3b       	cpi	r26, 0xB4	; 180
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	21 e4       	ldi	r18, 0x41	; 65
     118:	a4 eb       	ldi	r26, 0xB4	; 180
     11a:	b0 e4       	ldi	r27, 0x40	; 64
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	a7 3c       	cpi	r26, 0xC7	; 199
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>

00000126 <__do_global_ctors>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	c6 e7       	ldi	r28, 0x76	; 118
     12a:	d0 e0       	ldi	r29, 0x00	; 0
     12c:	04 c0       	rjmp	.+8      	; 0x136 <__do_global_ctors+0x10>
     12e:	21 97       	sbiw	r28, 0x01	; 1
     130:	fe 01       	movw	r30, r28
     132:	0e 94 9e 32 	call	0x653c	; 0x653c <__tablejump2__>
     136:	c4 37       	cpi	r28, 0x74	; 116
     138:	d1 07       	cpc	r29, r17
     13a:	c9 f7       	brne	.-14     	; 0x12e <__do_global_ctors+0x8>
     13c:	0e 94 b3 06 	call	0xd66	; 0xd66 <main>
     140:	0c 94 ba 36 	jmp	0x6d74	; 0x6d74 <__do_global_dtors>

00000144 <__bad_interrupt>:
     144:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000148 <set_system_time>:
     148:	0f b6       	in	r0, 0x3f	; 63
     14a:	f8 94       	cli
     14c:	60 93 c3 41 	sts	0x41C3, r22	; 0x8041c3 <__system_time>
     150:	70 93 c4 41 	sts	0x41C4, r23	; 0x8041c4 <__system_time+0x1>
     154:	80 93 c5 41 	sts	0x41C5, r24	; 0x8041c5 <__system_time+0x2>
     158:	90 93 c6 41 	sts	0x41C6, r25	; 0x8041c6 <__system_time+0x3>
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	08 95       	ret

00000160 <time>:
     160:	fc 01       	movw	r30, r24
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	60 91 c3 41 	lds	r22, 0x41C3	; 0x8041c3 <__system_time>
     16a:	70 91 c4 41 	lds	r23, 0x41C4	; 0x8041c4 <__system_time+0x1>
     16e:	80 91 c5 41 	lds	r24, 0x41C5	; 0x8041c5 <__system_time+0x2>
     172:	90 91 c6 41 	lds	r25, 0x41C6	; 0x8041c6 <__system_time+0x3>
     176:	0f be       	out	0x3f, r0	; 63
     178:	30 97       	sbiw	r30, 0x00	; 0
     17a:	21 f0       	breq	.+8      	; 0x184 <time+0x24>
     17c:	60 83       	st	Z, r22
     17e:	71 83       	std	Z+1, r23	; 0x01
     180:	82 83       	std	Z+2, r24	; 0x02
     182:	93 83       	std	Z+3, r25	; 0x03
     184:	08 95       	ret

00000186 <system_tick>:
     186:	8f 93       	push	r24
     188:	8f b7       	in	r24, 0x3f	; 63
     18a:	8f 93       	push	r24
     18c:	f8 94       	cli
     18e:	80 91 c3 41 	lds	r24, 0x41C3	; 0x8041c3 <__system_time>
     192:	8f 5f       	subi	r24, 0xFF	; 255
     194:	80 93 c3 41 	sts	0x41C3, r24	; 0x8041c3 <__system_time>
     198:	80 91 c4 41 	lds	r24, 0x41C4	; 0x8041c4 <__system_time+0x1>
     19c:	8f 4f       	sbci	r24, 0xFF	; 255
     19e:	80 93 c4 41 	sts	0x41C4, r24	; 0x8041c4 <__system_time+0x1>
     1a2:	80 91 c5 41 	lds	r24, 0x41C5	; 0x8041c5 <__system_time+0x2>
     1a6:	8f 4f       	sbci	r24, 0xFF	; 255
     1a8:	80 93 c5 41 	sts	0x41C5, r24	; 0x8041c5 <__system_time+0x2>
     1ac:	80 91 c6 41 	lds	r24, 0x41C6	; 0x8041c6 <__system_time+0x3>
     1b0:	8f 4f       	sbci	r24, 0xFF	; 255
     1b2:	80 93 c6 41 	sts	0x41C6, r24	; 0x8041c6 <__system_time+0x3>
     1b6:	8f 91       	pop	r24
     1b8:	8f bf       	out	0x3f, r24	; 63
     1ba:	8f 91       	pop	r24
     1bc:	08 95       	ret

000001be <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     1be:	cf 93       	push	r28
     1c0:	df 93       	push	r29
     1c2:	cd b7       	in	r28, 0x3d	; 61
     1c4:	de b7       	in	r29, 0x3e	; 62
	system_init();
     1c6:	0e 94 d8 18 	call	0x31b0	; 0x31b0 <system_init>
}
     1ca:	00 00       	nop
     1cc:	df 91       	pop	r29
     1ce:	cf 91       	pop	r28
     1d0:	08 95       	ret

000001d2 <PORTA_set_pin_level>:

  // Write new null terminator character
  end[1] = '\0';

  return str;
     1d2:	cf 93       	push	r28
     1d4:	df 93       	push	r29
     1d6:	00 d0       	rcall	.+0      	; 0x1d8 <PORTA_set_pin_level+0x6>
     1d8:	cd b7       	in	r28, 0x3d	; 61
     1da:	de b7       	in	r29, 0x3e	; 62
     1dc:	89 83       	std	Y+1, r24	; 0x01
     1de:	6a 83       	std	Y+2, r22	; 0x02
     1e0:	8a 81       	ldd	r24, Y+2	; 0x02
     1e2:	88 23       	and	r24, r24
     1e4:	b1 f0       	breq	.+44     	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
     1e6:	80 e0       	ldi	r24, 0x00	; 0
     1e8:	90 e0       	ldi	r25, 0x00	; 0
     1ea:	fc 01       	movw	r30, r24
     1ec:	81 81       	ldd	r24, Z+1	; 0x01
     1ee:	48 2f       	mov	r20, r24
     1f0:	89 81       	ldd	r24, Y+1	; 0x01
     1f2:	28 2f       	mov	r18, r24
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	02 c0       	rjmp	.+4      	; 0x200 <__EEPROM_REGION_LENGTH__>
     1fc:	88 0f       	add	r24, r24
     1fe:	99 1f       	adc	r25, r25
     200:	2a 95       	dec	r18
     202:	e2 f7       	brpl	.-8      	; 0x1fc <PORTA_set_pin_level+0x2a>
     204:	24 2f       	mov	r18, r20
     206:	28 2b       	or	r18, r24
     208:	80 e0       	ldi	r24, 0x00	; 0
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	fc 01       	movw	r30, r24
     20e:	21 83       	std	Z+1, r18	; 0x01
     210:	16 c0       	rjmp	.+44     	; 0x23e <__EEPROM_REGION_LENGTH__+0x3e>
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	fc 01       	movw	r30, r24
     218:	81 81       	ldd	r24, Z+1	; 0x01
     21a:	48 2f       	mov	r20, r24
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	28 2f       	mov	r18, r24
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	81 e0       	ldi	r24, 0x01	; 1
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	02 c0       	rjmp	.+4      	; 0x22c <__EEPROM_REGION_LENGTH__+0x2c>
     228:	88 0f       	add	r24, r24
     22a:	99 1f       	adc	r25, r25
     22c:	2a 95       	dec	r18
     22e:	e2 f7       	brpl	.-8      	; 0x228 <__EEPROM_REGION_LENGTH__+0x28>
     230:	80 95       	com	r24
     232:	24 2f       	mov	r18, r20
     234:	28 23       	and	r18, r24
     236:	80 e0       	ldi	r24, 0x00	; 0
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	fc 01       	movw	r30, r24
     23c:	21 83       	std	Z+1, r18	; 0x01
     23e:	00 00       	nop
     240:	0f 90       	pop	r0
     242:	0f 90       	pop	r0
     244:	df 91       	pop	r29
     246:	cf 91       	pop	r28
     248:	08 95       	ret

0000024a <__vector_3>:
     24a:	1f 92       	push	r1
     24c:	0f 92       	push	r0
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	0b b6       	in	r0, 0x3b	; 59
     256:	0f 92       	push	r0
     258:	2f 93       	push	r18
     25a:	3f 93       	push	r19
     25c:	4f 93       	push	r20
     25e:	5f 93       	push	r21
     260:	6f 93       	push	r22
     262:	7f 93       	push	r23
     264:	8f 93       	push	r24
     266:	9f 93       	push	r25
     268:	af 93       	push	r26
     26a:	bf 93       	push	r27
     26c:	ef 93       	push	r30
     26e:	ff 93       	push	r31
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	1f 92       	push	r1
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	80 e4       	ldi	r24, 0x40	; 64
     27c:	91 e0       	ldi	r25, 0x01	; 1
     27e:	fc 01       	movw	r30, r24
     280:	83 81       	ldd	r24, Z+3	; 0x03
     282:	89 83       	std	Y+1, r24	; 0x01
     284:	89 81       	ldd	r24, Y+1	; 0x01
     286:	88 2f       	mov	r24, r24
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	81 70       	andi	r24, 0x01	; 1
     28c:	99 27       	eor	r25, r25
     28e:	89 2b       	or	r24, r25
     290:	59 f1       	breq	.+86     	; 0x2e8 <__vector_3+0x9e>
     292:	0e 94 c3 00 	call	0x186	; 0x186 <system_tick>
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	80 93 23 41 	sts	0x4123, r24	; 0x804123 <g_seconds_transition>
     29c:	80 91 24 41 	lds	r24, 0x4124	; 0x804124 <g_seconds_since_poweron>
     2a0:	90 91 25 41 	lds	r25, 0x4125	; 0x804125 <g_seconds_since_poweron+0x1>
     2a4:	a0 91 26 41 	lds	r26, 0x4126	; 0x804126 <g_seconds_since_poweron+0x2>
     2a8:	b0 91 27 41 	lds	r27, 0x4127	; 0x804127 <g_seconds_since_poweron+0x3>
     2ac:	01 96       	adiw	r24, 0x01	; 1
     2ae:	a1 1d       	adc	r26, r1
     2b0:	b1 1d       	adc	r27, r1
     2b2:	80 93 24 41 	sts	0x4124, r24	; 0x804124 <g_seconds_since_poweron>
     2b6:	90 93 25 41 	sts	0x4125, r25	; 0x804125 <g_seconds_since_poweron+0x1>
     2ba:	a0 93 26 41 	sts	0x4126, r26	; 0x804126 <g_seconds_since_poweron+0x2>
     2be:	b0 93 27 41 	sts	0x4127, r27	; 0x804127 <g_seconds_since_poweron+0x3>
     2c2:	80 91 24 41 	lds	r24, 0x4124	; 0x804124 <g_seconds_since_poweron>
     2c6:	90 91 25 41 	lds	r25, 0x4125	; 0x804125 <g_seconds_since_poweron+0x1>
     2ca:	a0 91 26 41 	lds	r26, 0x4126	; 0x804126 <g_seconds_since_poweron+0x2>
     2ce:	b0 91 27 41 	lds	r27, 0x4127	; 0x804127 <g_seconds_since_poweron+0x3>
     2d2:	21 e0       	ldi	r18, 0x01	; 1
     2d4:	05 97       	sbiw	r24, 0x05	; 5
     2d6:	a1 05       	cpc	r26, r1
     2d8:	b1 05       	cpc	r27, r1
     2da:	09 f0       	breq	.+2      	; 0x2de <__vector_3+0x94>
     2dc:	20 e0       	ldi	r18, 0x00	; 0
     2de:	22 23       	and	r18, r18
     2e0:	19 f0       	breq	.+6      	; 0x2e8 <__vector_3+0x9e>
     2e2:	81 e0       	ldi	r24, 0x01	; 1
     2e4:	80 93 28 41 	sts	0x4128, r24	; 0x804128 <g_display_active>
     2e8:	80 e4       	ldi	r24, 0x40	; 64
     2ea:	91 e0       	ldi	r25, 0x01	; 1
     2ec:	23 e0       	ldi	r18, 0x03	; 3
     2ee:	fc 01       	movw	r30, r24
     2f0:	23 83       	std	Z+3, r18	; 0x03
     2f2:	00 00       	nop
     2f4:	0f 90       	pop	r0
     2f6:	df 91       	pop	r29
     2f8:	cf 91       	pop	r28
     2fa:	ff 91       	pop	r31
     2fc:	ef 91       	pop	r30
     2fe:	bf 91       	pop	r27
     300:	af 91       	pop	r26
     302:	9f 91       	pop	r25
     304:	8f 91       	pop	r24
     306:	7f 91       	pop	r23
     308:	6f 91       	pop	r22
     30a:	5f 91       	pop	r21
     30c:	4f 91       	pop	r20
     30e:	3f 91       	pop	r19
     310:	2f 91       	pop	r18
     312:	0f 90       	pop	r0
     314:	0b be       	out	0x3b, r0	; 59
     316:	0f 90       	pop	r0
     318:	0f be       	out	0x3f, r0	; 63
     31a:	0f 90       	pop	r0
     31c:	1f 90       	pop	r1
     31e:	18 95       	reti

00000320 <__vector_12>:
     320:	1f 92       	push	r1
     322:	0f 92       	push	r0
     324:	0f b6       	in	r0, 0x3f	; 63
     326:	0f 92       	push	r0
     328:	11 24       	eor	r1, r1
     32a:	0b b6       	in	r0, 0x3b	; 59
     32c:	0f 92       	push	r0
     32e:	2f 93       	push	r18
     330:	3f 93       	push	r19
     332:	4f 93       	push	r20
     334:	5f 93       	push	r21
     336:	6f 93       	push	r22
     338:	7f 93       	push	r23
     33a:	8f 93       	push	r24
     33c:	9f 93       	push	r25
     33e:	af 93       	push	r26
     340:	bf 93       	push	r27
     342:	ef 93       	push	r30
     344:	ff 93       	push	r31
     346:	cf 93       	push	r28
     348:	df 93       	push	r29
     34a:	cd b7       	in	r28, 0x3d	; 61
     34c:	de b7       	in	r29, 0x3e	; 62
     34e:	62 97       	sbiw	r28, 0x12	; 18
     350:	cd bf       	out	0x3d, r28	; 61
     352:	de bf       	out	0x3e, r29	; 62
     354:	80 e0       	ldi	r24, 0x00	; 0
     356:	9b e0       	ldi	r25, 0x0B	; 11
     358:	fc 01       	movw	r30, r24
     35a:	86 81       	ldd	r24, Z+6	; 0x06
     35c:	8c 83       	std	Y+4, r24	; 0x04
     35e:	8c 81       	ldd	r24, Y+4	; 0x04
     360:	88 2f       	mov	r24, r24
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	81 70       	andi	r24, 0x01	; 1
     366:	99 27       	eor	r25, r25
     368:	89 2b       	or	r24, r25
     36a:	09 f4       	brne	.+2      	; 0x36e <__vector_12+0x4e>
     36c:	0e c4       	rjmp	.+2076   	; 0xb8a <__LOCK_REGION_LENGTH__+0x78a>
     36e:	1d 82       	std	Y+5, r1	; 0x05
     370:	1e 82       	std	Y+6, r1	; 0x06
     372:	80 91 15 40 	lds	r24, 0x4015	; 0x804015 <_ZZ11__vector_12E7fiftyMS>
     376:	8f 5f       	subi	r24, 0xFF	; 255
     378:	80 93 15 40 	sts	0x4015, r24	; 0x804015 <_ZZ11__vector_12E7fiftyMS>
     37c:	20 91 15 40 	lds	r18, 0x4015	; 0x804015 <_ZZ11__vector_12E7fiftyMS>
     380:	8b ea       	ldi	r24, 0xAB	; 171
     382:	28 9f       	mul	r18, r24
     384:	81 2d       	mov	r24, r1
     386:	11 24       	eor	r1, r1
     388:	98 2f       	mov	r25, r24
     38a:	96 95       	lsr	r25
     38c:	96 95       	lsr	r25
     38e:	89 2f       	mov	r24, r25
     390:	88 0f       	add	r24, r24
     392:	89 0f       	add	r24, r25
     394:	88 0f       	add	r24, r24
     396:	92 2f       	mov	r25, r18
     398:	98 1b       	sub	r25, r24
     39a:	99 23       	and	r25, r25
     39c:	09 f0       	breq	.+2      	; 0x3a0 <__vector_12+0x80>
     39e:	8a c2       	rjmp	.+1300   	; 0x8b4 <__LOCK_REGION_LENGTH__+0x4b4>
     3a0:	87 e0       	ldi	r24, 0x07	; 7
     3a2:	8f 83       	std	Y+7, r24	; 0x07
     3a4:	0e 94 c4 10 	call	0x2188	; 0x2188 <_Z18portAdebouncedValsv>
     3a8:	98 2f       	mov	r25, r24
     3aa:	8f 81       	ldd	r24, Y+7	; 0x07
     3ac:	89 23       	and	r24, r25
     3ae:	8d 83       	std	Y+5, r24	; 0x05
     3b0:	0e 94 78 10 	call	0x20f0	; 0x20f0 <_Z8debouncev>
     3b4:	0e 94 c4 10 	call	0x2188	; 0x2188 <_Z18portAdebouncedValsv>
     3b8:	98 2f       	mov	r25, r24
     3ba:	8f 81       	ldd	r24, Y+7	; 0x07
     3bc:	89 23       	and	r24, r25
     3be:	8e 83       	std	Y+6, r24	; 0x06
     3c0:	8d 81       	ldd	r24, Y+5	; 0x05
     3c2:	82 70       	andi	r24, 0x02	; 2
     3c4:	88 87       	std	Y+8, r24	; 0x08
     3c6:	8d 81       	ldd	r24, Y+5	; 0x05
     3c8:	81 70       	andi	r24, 0x01	; 1
     3ca:	89 87       	std	Y+9, r24	; 0x09
     3cc:	8d 81       	ldd	r24, Y+5	; 0x05
     3ce:	84 70       	andi	r24, 0x04	; 4
     3d0:	8a 87       	std	Y+10, r24	; 0x0a
     3d2:	88 85       	ldd	r24, Y+8	; 0x08
     3d4:	88 23       	and	r24, r24
     3d6:	49 f4       	brne	.+18     	; 0x3ea <__vector_12+0xca>
     3d8:	60 e0       	ldi	r22, 0x00	; 0
     3da:	86 e0       	ldi	r24, 0x06	; 6
     3dc:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3e0:	61 e0       	ldi	r22, 0x01	; 1
     3e2:	85 e0       	ldi	r24, 0x05	; 5
     3e4:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3e8:	14 c0       	rjmp	.+40     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3ea:	89 85       	ldd	r24, Y+9	; 0x09
     3ec:	88 23       	and	r24, r24
     3ee:	49 f4       	brne	.+18     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3f0:	60 e0       	ldi	r22, 0x00	; 0
     3f2:	85 e0       	ldi	r24, 0x05	; 5
     3f4:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3f8:	61 e0       	ldi	r22, 0x01	; 1
     3fa:	86 e0       	ldi	r24, 0x06	; 6
     3fc:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     400:	08 c0       	rjmp	.+16     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     402:	60 e0       	ldi	r22, 0x00	; 0
     404:	85 e0       	ldi	r24, 0x05	; 5
     406:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     40a:	60 e0       	ldi	r22, 0x00	; 0
     40c:	86 e0       	ldi	r24, 0x06	; 6
     40e:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     412:	8a 85       	ldd	r24, Y+10	; 0x0a
     414:	88 23       	and	r24, r24
     416:	21 f4       	brne	.+8      	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	80 93 22 41 	sts	0x4122, r24	; 0x804122 <_ZL22g_rotary_shaft_pressed>
     41e:	02 c0       	rjmp	.+4      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
     420:	10 92 22 41 	sts	0x4122, r1	; 0x804122 <_ZL22g_rotary_shaft_pressed>
     424:	9d 81       	ldd	r25, Y+5	; 0x05
     426:	8e 81       	ldd	r24, Y+6	; 0x06
     428:	98 17       	cp	r25, r24
     42a:	09 f4       	brne	.+2      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     42c:	ae c0       	rjmp	.+348    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
     42e:	9e 81       	ldd	r25, Y+6	; 0x06
     430:	8d 81       	ldd	r24, Y+5	; 0x05
     432:	89 27       	eor	r24, r25
     434:	8b 87       	std	Y+11, r24	; 0x0b
     436:	8b 85       	ldd	r24, Y+11	; 0x0b
     438:	08 2e       	mov	r0, r24
     43a:	00 0c       	add	r0, r0
     43c:	99 0b       	sbc	r25, r25
     43e:	82 70       	andi	r24, 0x02	; 2
     440:	99 27       	eor	r25, r25
     442:	89 2b       	or	r24, r25
     444:	81 f1       	breq	.+96     	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     446:	88 85       	ldd	r24, Y+8	; 0x08
     448:	88 23       	and	r24, r24
     44a:	a9 f0       	breq	.+42     	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     44c:	84 e5       	ldi	r24, 0x54	; 84
     44e:	91 e4       	ldi	r25, 0x41	; 65
     450:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     454:	88 23       	and	r24, r24
     456:	61 f0       	breq	.+24     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     458:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     45c:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     460:	01 96       	adiw	r24, 0x01	; 1
     462:	80 93 40 41 	sts	0x4140, r24	; 0x804140 <g_leftsense_presses_count>
     466:	90 93 41 41 	sts	0x4141, r25	; 0x804141 <g_leftsense_presses_count+0x1>
     46a:	10 92 68 41 	sts	0x4168, r1	; 0x804168 <_ZZ11__vector_12E17leftsenseReleased>
     46e:	1b c0       	rjmp	.+54     	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     470:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     474:	18 c0       	rjmp	.+48     	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     476:	84 e5       	ldi	r24, 0x54	; 84
     478:	91 e4       	ldi	r25, 0x41	; 65
     47a:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     47e:	98 2f       	mov	r25, r24
     480:	81 e0       	ldi	r24, 0x01	; 1
     482:	89 27       	eor	r24, r25
     484:	88 23       	and	r24, r24
     486:	29 f0       	breq	.+10     	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
     488:	84 e5       	ldi	r24, 0x54	; 84
     48a:	91 e4       	ldi	r25, 0x41	; 65
     48c:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <_ZN4leds4initEv>
     490:	07 c0       	rjmp	.+14     	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
     492:	10 92 34 41 	sts	0x4134, r1	; 0x804134 <g_leftsense_closed_time>
     496:	10 92 35 41 	sts	0x4135, r1	; 0x804135 <g_leftsense_closed_time+0x1>
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	80 93 68 41 	sts	0x4168, r24	; 0x804168 <_ZZ11__vector_12E17leftsenseReleased>
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     4a6:	8b 85       	ldd	r24, Y+11	; 0x0b
     4a8:	08 2e       	mov	r0, r24
     4aa:	00 0c       	add	r0, r0
     4ac:	99 0b       	sbc	r25, r25
     4ae:	81 70       	andi	r24, 0x01	; 1
     4b0:	99 27       	eor	r25, r25
     4b2:	89 2b       	or	r24, r25
     4b4:	81 f1       	breq	.+96     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     4b6:	89 85       	ldd	r24, Y+9	; 0x09
     4b8:	88 23       	and	r24, r24
     4ba:	a9 f0       	breq	.+42     	; 0x4e6 <__LOCK_REGION_LENGTH__+0xe6>
     4bc:	84 e5       	ldi	r24, 0x54	; 84
     4be:	91 e4       	ldi	r25, 0x41	; 65
     4c0:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     4c4:	88 23       	and	r24, r24
     4c6:	61 f0       	breq	.+24     	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
     4c8:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     4cc:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     4d0:	01 96       	adiw	r24, 0x01	; 1
     4d2:	80 93 42 41 	sts	0x4142, r24	; 0x804142 <g_rightsense_presses_count>
     4d6:	90 93 43 41 	sts	0x4143, r25	; 0x804143 <g_rightsense_presses_count+0x1>
     4da:	10 92 69 41 	sts	0x4169, r1	; 0x804169 <_ZZ11__vector_12E18rightsenseReleased>
     4de:	1b c0       	rjmp	.+54     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     4e0:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     4e4:	18 c0       	rjmp	.+48     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     4e6:	84 e5       	ldi	r24, 0x54	; 84
     4e8:	91 e4       	ldi	r25, 0x41	; 65
     4ea:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     4ee:	98 2f       	mov	r25, r24
     4f0:	81 e0       	ldi	r24, 0x01	; 1
     4f2:	89 27       	eor	r24, r25
     4f4:	88 23       	and	r24, r24
     4f6:	29 f0       	breq	.+10     	; 0x502 <__LOCK_REGION_LENGTH__+0x102>
     4f8:	84 e5       	ldi	r24, 0x54	; 84
     4fa:	91 e4       	ldi	r25, 0x41	; 65
     4fc:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <_ZN4leds4initEv>
     500:	07 c0       	rjmp	.+14     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
     502:	10 92 36 41 	sts	0x4136, r1	; 0x804136 <g_rightsense_closed_time>
     506:	10 92 37 41 	sts	0x4137, r1	; 0x804137 <g_rightsense_closed_time+0x1>
     50a:	81 e0       	ldi	r24, 0x01	; 1
     50c:	80 93 69 41 	sts	0x4169, r24	; 0x804169 <_ZZ11__vector_12E18rightsenseReleased>
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     516:	8b 85       	ldd	r24, Y+11	; 0x0b
     518:	08 2e       	mov	r0, r24
     51a:	00 0c       	add	r0, r0
     51c:	99 0b       	sbc	r25, r25
     51e:	84 70       	andi	r24, 0x04	; 4
     520:	99 27       	eor	r25, r25
     522:	89 2b       	or	r24, r25
     524:	09 f4       	brne	.+2      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
     526:	be c0       	rjmp	.+380    	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     528:	8a 85       	ldd	r24, Y+10	; 0x0a
     52a:	88 23       	and	r24, r24
     52c:	a9 f0       	breq	.+42     	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
     52e:	84 e5       	ldi	r24, 0x54	; 84
     530:	91 e4       	ldi	r25, 0x41	; 65
     532:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     536:	88 23       	and	r24, r24
     538:	61 f0       	breq	.+24     	; 0x552 <__LOCK_REGION_LENGTH__+0x152>
     53a:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     53e:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     542:	01 96       	adiw	r24, 0x01	; 1
     544:	80 93 44 41 	sts	0x4144, r24	; 0x804144 <g_encoder_presses_count>
     548:	90 93 45 41 	sts	0x4145, r25	; 0x804145 <g_encoder_presses_count+0x1>
     54c:	10 92 6a 41 	sts	0x416A, r1	; 0x80416a <_ZZ11__vector_12E15encoderReleased>
     550:	a9 c0       	rjmp	.+338    	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     552:	10 92 18 40 	sts	0x4018, r1	; 0x804018 <_ZZ11__vector_12E23encoderLongPressEnabled>
     556:	a6 c0       	rjmp	.+332    	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     558:	84 e5       	ldi	r24, 0x54	; 84
     55a:	91 e4       	ldi	r25, 0x41	; 65
     55c:	0e 94 e7 1d 	call	0x3bce	; 0x3bce <_ZN4leds6activeEv>
     560:	98 2f       	mov	r25, r24
     562:	81 e0       	ldi	r24, 0x01	; 1
     564:	89 27       	eor	r24, r25
     566:	88 23       	and	r24, r24
     568:	29 f0       	breq	.+10     	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
     56a:	84 e5       	ldi	r24, 0x54	; 84
     56c:	91 e4       	ldi	r25, 0x41	; 65
     56e:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <_ZN4leds4initEv>
     572:	07 c0       	rjmp	.+14     	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
     574:	10 92 38 41 	sts	0x4138, r1	; 0x804138 <g_encoder_closed_time>
     578:	10 92 39 41 	sts	0x4139, r1	; 0x804139 <g_encoder_closed_time+0x1>
     57c:	81 e0       	ldi	r24, 0x01	; 1
     57e:	80 93 6a 41 	sts	0x416A, r24	; 0x80416a <_ZZ11__vector_12E15encoderReleased>
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	80 93 18 40 	sts	0x4018, r24	; 0x804018 <_ZZ11__vector_12E23encoderLongPressEnabled>
     588:	8d c0       	rjmp	.+282    	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     58a:	88 85       	ldd	r24, Y+8	; 0x08
     58c:	88 23       	and	r24, r24
     58e:	61 f5       	brne	.+88     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
     590:	90 91 46 41 	lds	r25, 0x4146	; 0x804146 <g_long_leftsense_press>
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	89 27       	eor	r24, r25
     598:	88 23       	and	r24, r24
     59a:	31 f0       	breq	.+12     	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
     59c:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     5a0:	88 23       	and	r24, r24
     5a2:	11 f0       	breq	.+4      	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	01 c0       	rjmp	.+2      	; 0x5aa <__LOCK_REGION_LENGTH__+0x1aa>
     5a8:	80 e0       	ldi	r24, 0x00	; 0
     5aa:	88 23       	and	r24, r24
     5ac:	e9 f0       	breq	.+58     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
     5ae:	80 91 34 41 	lds	r24, 0x4134	; 0x804134 <g_leftsense_closed_time>
     5b2:	90 91 35 41 	lds	r25, 0x4135	; 0x804135 <g_leftsense_closed_time+0x1>
     5b6:	01 96       	adiw	r24, 0x01	; 1
     5b8:	80 93 34 41 	sts	0x4134, r24	; 0x804134 <g_leftsense_closed_time>
     5bc:	90 93 35 41 	sts	0x4135, r25	; 0x804135 <g_leftsense_closed_time+0x1>
     5c0:	21 e0       	ldi	r18, 0x01	; 1
     5c2:	88 3c       	cpi	r24, 0xC8	; 200
     5c4:	91 05       	cpc	r25, r1
     5c6:	08 f4       	brcc	.+2      	; 0x5ca <__LOCK_REGION_LENGTH__+0x1ca>
     5c8:	20 e0       	ldi	r18, 0x00	; 0
     5ca:	22 23       	and	r18, r18
     5cc:	69 f0       	breq	.+26     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
     5ce:	81 e0       	ldi	r24, 0x01	; 1
     5d0:	80 93 46 41 	sts	0x4146, r24	; 0x804146 <g_long_leftsense_press>
     5d4:	10 92 34 41 	sts	0x4134, r1	; 0x804134 <g_leftsense_closed_time>
     5d8:	10 92 35 41 	sts	0x4135, r1	; 0x804135 <g_leftsense_closed_time+0x1>
     5dc:	10 92 40 41 	sts	0x4140, r1	; 0x804140 <g_leftsense_presses_count>
     5e0:	10 92 41 41 	sts	0x4141, r1	; 0x804141 <g_leftsense_presses_count+0x1>
     5e4:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     5e8:	89 85       	ldd	r24, Y+9	; 0x09
     5ea:	88 23       	and	r24, r24
     5ec:	61 f5       	brne	.+88     	; 0x646 <__LOCK_REGION_LENGTH__+0x246>
     5ee:	90 91 47 41 	lds	r25, 0x4147	; 0x804147 <g_long_rightsense_press>
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	89 27       	eor	r24, r25
     5f6:	88 23       	and	r24, r24
     5f8:	31 f0       	breq	.+12     	; 0x606 <__LOCK_REGION_LENGTH__+0x206>
     5fa:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     5fe:	88 23       	and	r24, r24
     600:	11 f0       	breq	.+4      	; 0x606 <__LOCK_REGION_LENGTH__+0x206>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	01 c0       	rjmp	.+2      	; 0x608 <__LOCK_REGION_LENGTH__+0x208>
     606:	80 e0       	ldi	r24, 0x00	; 0
     608:	88 23       	and	r24, r24
     60a:	e9 f0       	breq	.+58     	; 0x646 <__LOCK_REGION_LENGTH__+0x246>
     60c:	80 91 36 41 	lds	r24, 0x4136	; 0x804136 <g_rightsense_closed_time>
     610:	90 91 37 41 	lds	r25, 0x4137	; 0x804137 <g_rightsense_closed_time+0x1>
     614:	01 96       	adiw	r24, 0x01	; 1
     616:	80 93 36 41 	sts	0x4136, r24	; 0x804136 <g_rightsense_closed_time>
     61a:	90 93 37 41 	sts	0x4137, r25	; 0x804137 <g_rightsense_closed_time+0x1>
     61e:	21 e0       	ldi	r18, 0x01	; 1
     620:	88 3c       	cpi	r24, 0xC8	; 200
     622:	91 05       	cpc	r25, r1
     624:	08 f4       	brcc	.+2      	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
     626:	20 e0       	ldi	r18, 0x00	; 0
     628:	22 23       	and	r18, r18
     62a:	69 f0       	breq	.+26     	; 0x646 <__LOCK_REGION_LENGTH__+0x246>
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	80 93 47 41 	sts	0x4147, r24	; 0x804147 <g_long_rightsense_press>
     632:	10 92 36 41 	sts	0x4136, r1	; 0x804136 <g_rightsense_closed_time>
     636:	10 92 37 41 	sts	0x4137, r1	; 0x804137 <g_rightsense_closed_time+0x1>
     63a:	10 92 42 41 	sts	0x4142, r1	; 0x804142 <g_rightsense_presses_count>
     63e:	10 92 43 41 	sts	0x4143, r1	; 0x804143 <g_rightsense_presses_count+0x1>
     642:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     646:	8a 85       	ldd	r24, Y+10	; 0x0a
     648:	88 23       	and	r24, r24
     64a:	61 f5       	brne	.+88     	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     64c:	90 91 48 41 	lds	r25, 0x4148	; 0x804148 <g_long_encoder_press>
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	89 27       	eor	r24, r25
     654:	88 23       	and	r24, r24
     656:	31 f0       	breq	.+12     	; 0x664 <__LOCK_REGION_LENGTH__+0x264>
     658:	80 91 18 40 	lds	r24, 0x4018	; 0x804018 <_ZZ11__vector_12E23encoderLongPressEnabled>
     65c:	88 23       	and	r24, r24
     65e:	11 f0       	breq	.+4      	; 0x664 <__LOCK_REGION_LENGTH__+0x264>
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	01 c0       	rjmp	.+2      	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	88 23       	and	r24, r24
     668:	e9 f0       	breq	.+58     	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     66a:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <g_encoder_closed_time>
     66e:	90 91 39 41 	lds	r25, 0x4139	; 0x804139 <g_encoder_closed_time+0x1>
     672:	01 96       	adiw	r24, 0x01	; 1
     674:	80 93 38 41 	sts	0x4138, r24	; 0x804138 <g_encoder_closed_time>
     678:	90 93 39 41 	sts	0x4139, r25	; 0x804139 <g_encoder_closed_time+0x1>
     67c:	21 e0       	ldi	r18, 0x01	; 1
     67e:	88 3c       	cpi	r24, 0xC8	; 200
     680:	91 05       	cpc	r25, r1
     682:	08 f4       	brcc	.+2      	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
     684:	20 e0       	ldi	r18, 0x00	; 0
     686:	22 23       	and	r18, r18
     688:	69 f0       	breq	.+26     	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
     68a:	81 e0       	ldi	r24, 0x01	; 1
     68c:	80 93 48 41 	sts	0x4148, r24	; 0x804148 <g_long_encoder_press>
     690:	10 92 38 41 	sts	0x4138, r1	; 0x804138 <g_encoder_closed_time>
     694:	10 92 39 41 	sts	0x4139, r1	; 0x804139 <g_encoder_closed_time+0x1>
     698:	10 92 44 41 	sts	0x4144, r1	; 0x804144 <g_encoder_presses_count>
     69c:	10 92 45 41 	sts	0x4145, r1	; 0x804145 <g_encoder_presses_count+0x1>
     6a0:	10 92 18 40 	sts	0x4018, r1	; 0x804018 <_ZZ11__vector_12E23encoderLongPressEnabled>
     6a4:	80 91 62 41 	lds	r24, 0x4162	; 0x804162 <_ZZ11__vector_12E31leftsense_closures_count_period>
     6a8:	90 91 63 41 	lds	r25, 0x4163	; 0x804163 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     6ac:	89 2b       	or	r24, r25
     6ae:	71 f1       	breq	.+92     	; 0x70c <__LOCK_REGION_LENGTH__+0x30c>
     6b0:	80 91 62 41 	lds	r24, 0x4162	; 0x804162 <_ZZ11__vector_12E31leftsense_closures_count_period>
     6b4:	90 91 63 41 	lds	r25, 0x4163	; 0x804163 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     6b8:	01 97       	sbiw	r24, 0x01	; 1
     6ba:	80 93 62 41 	sts	0x4162, r24	; 0x804162 <_ZZ11__vector_12E31leftsense_closures_count_period>
     6be:	90 93 63 41 	sts	0x4163, r25	; 0x804163 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     6c2:	80 91 62 41 	lds	r24, 0x4162	; 0x804162 <_ZZ11__vector_12E31leftsense_closures_count_period>
     6c6:	90 91 63 41 	lds	r25, 0x4163	; 0x804163 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     6ca:	89 2b       	or	r24, r25
     6cc:	09 f0       	breq	.+2      	; 0x6d0 <__LOCK_REGION_LENGTH__+0x2d0>
     6ce:	42 c0       	rjmp	.+132    	; 0x754 <__LOCK_REGION_LENGTH__+0x354>
     6d0:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     6d4:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     6d8:	89 2b       	or	r24, r25
     6da:	41 f0       	breq	.+16     	; 0x6ec <__LOCK_REGION_LENGTH__+0x2ec>
     6dc:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     6e0:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     6e4:	03 97       	sbiw	r24, 0x03	; 3
     6e6:	10 f4       	brcc	.+4      	; 0x6ec <__LOCK_REGION_LENGTH__+0x2ec>
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	01 c0       	rjmp	.+2      	; 0x6ee <__LOCK_REGION_LENGTH__+0x2ee>
     6ec:	80 e0       	ldi	r24, 0x00	; 0
     6ee:	88 23       	and	r24, r24
     6f0:	41 f0       	breq	.+16     	; 0x702 <__LOCK_REGION_LENGTH__+0x302>
     6f2:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     6f6:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     6fa:	80 93 3a 41 	sts	0x413A, r24	; 0x80413a <g_handle_counted_leftsense_presses>
     6fe:	90 93 3b 41 	sts	0x413B, r25	; 0x80413b <g_handle_counted_leftsense_presses+0x1>
     702:	10 92 40 41 	sts	0x4140, r1	; 0x804140 <g_leftsense_presses_count>
     706:	10 92 41 41 	sts	0x4141, r1	; 0x804141 <g_leftsense_presses_count+0x1>
     70a:	24 c0       	rjmp	.+72     	; 0x754 <__LOCK_REGION_LENGTH__+0x354>
     70c:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     710:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     714:	01 97       	sbiw	r24, 0x01	; 1
     716:	31 f4       	brne	.+12     	; 0x724 <__LOCK_REGION_LENGTH__+0x324>
     718:	80 91 68 41 	lds	r24, 0x4168	; 0x804168 <_ZZ11__vector_12E17leftsenseReleased>
     71c:	88 23       	and	r24, r24
     71e:	11 f0       	breq	.+4      	; 0x724 <__LOCK_REGION_LENGTH__+0x324>
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	01 c0       	rjmp	.+2      	; 0x726 <__LOCK_REGION_LENGTH__+0x326>
     724:	80 e0       	ldi	r24, 0x00	; 0
     726:	88 23       	and	r24, r24
     728:	39 f0       	breq	.+14     	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
     72a:	82 e3       	ldi	r24, 0x32	; 50
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	80 93 62 41 	sts	0x4162, r24	; 0x804162 <_ZZ11__vector_12E31leftsense_closures_count_period>
     732:	90 93 63 41 	sts	0x4163, r25	; 0x804163 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     736:	0e c0       	rjmp	.+28     	; 0x754 <__LOCK_REGION_LENGTH__+0x354>
     738:	80 91 40 41 	lds	r24, 0x4140	; 0x804140 <g_leftsense_presses_count>
     73c:	90 91 41 41 	lds	r25, 0x4141	; 0x804141 <g_leftsense_presses_count+0x1>
     740:	21 e0       	ldi	r18, 0x01	; 1
     742:	03 97       	sbiw	r24, 0x03	; 3
     744:	08 f4       	brcc	.+2      	; 0x748 <__LOCK_REGION_LENGTH__+0x348>
     746:	20 e0       	ldi	r18, 0x00	; 0
     748:	22 23       	and	r18, r18
     74a:	21 f0       	breq	.+8      	; 0x754 <__LOCK_REGION_LENGTH__+0x354>
     74c:	10 92 40 41 	sts	0x4140, r1	; 0x804140 <g_leftsense_presses_count>
     750:	10 92 41 41 	sts	0x4141, r1	; 0x804141 <g_leftsense_presses_count+0x1>
     754:	80 91 64 41 	lds	r24, 0x4164	; 0x804164 <_ZZ11__vector_12E32rightsense_closures_count_period>
     758:	90 91 65 41 	lds	r25, 0x4165	; 0x804165 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     75c:	89 2b       	or	r24, r25
     75e:	71 f1       	breq	.+92     	; 0x7bc <__LOCK_REGION_LENGTH__+0x3bc>
     760:	80 91 64 41 	lds	r24, 0x4164	; 0x804164 <_ZZ11__vector_12E32rightsense_closures_count_period>
     764:	90 91 65 41 	lds	r25, 0x4165	; 0x804165 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     768:	01 97       	sbiw	r24, 0x01	; 1
     76a:	80 93 64 41 	sts	0x4164, r24	; 0x804164 <_ZZ11__vector_12E32rightsense_closures_count_period>
     76e:	90 93 65 41 	sts	0x4165, r25	; 0x804165 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     772:	80 91 64 41 	lds	r24, 0x4164	; 0x804164 <_ZZ11__vector_12E32rightsense_closures_count_period>
     776:	90 91 65 41 	lds	r25, 0x4165	; 0x804165 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     77a:	89 2b       	or	r24, r25
     77c:	09 f0       	breq	.+2      	; 0x780 <__LOCK_REGION_LENGTH__+0x380>
     77e:	42 c0       	rjmp	.+132    	; 0x804 <__LOCK_REGION_LENGTH__+0x404>
     780:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     784:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     788:	89 2b       	or	r24, r25
     78a:	41 f0       	breq	.+16     	; 0x79c <__LOCK_REGION_LENGTH__+0x39c>
     78c:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     790:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     794:	03 97       	sbiw	r24, 0x03	; 3
     796:	10 f4       	brcc	.+4      	; 0x79c <__LOCK_REGION_LENGTH__+0x39c>
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	01 c0       	rjmp	.+2      	; 0x79e <__LOCK_REGION_LENGTH__+0x39e>
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	88 23       	and	r24, r24
     7a0:	41 f0       	breq	.+16     	; 0x7b2 <__LOCK_REGION_LENGTH__+0x3b2>
     7a2:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     7a6:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     7aa:	80 93 3c 41 	sts	0x413C, r24	; 0x80413c <g_handle_counted_rightsense_presses>
     7ae:	90 93 3d 41 	sts	0x413D, r25	; 0x80413d <g_handle_counted_rightsense_presses+0x1>
     7b2:	10 92 42 41 	sts	0x4142, r1	; 0x804142 <g_rightsense_presses_count>
     7b6:	10 92 43 41 	sts	0x4143, r1	; 0x804143 <g_rightsense_presses_count+0x1>
     7ba:	24 c0       	rjmp	.+72     	; 0x804 <__LOCK_REGION_LENGTH__+0x404>
     7bc:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     7c0:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     7c4:	01 97       	sbiw	r24, 0x01	; 1
     7c6:	31 f4       	brne	.+12     	; 0x7d4 <__LOCK_REGION_LENGTH__+0x3d4>
     7c8:	80 91 69 41 	lds	r24, 0x4169	; 0x804169 <_ZZ11__vector_12E18rightsenseReleased>
     7cc:	88 23       	and	r24, r24
     7ce:	11 f0       	breq	.+4      	; 0x7d4 <__LOCK_REGION_LENGTH__+0x3d4>
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	01 c0       	rjmp	.+2      	; 0x7d6 <__LOCK_REGION_LENGTH__+0x3d6>
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	88 23       	and	r24, r24
     7d8:	39 f0       	breq	.+14     	; 0x7e8 <__LOCK_REGION_LENGTH__+0x3e8>
     7da:	82 e3       	ldi	r24, 0x32	; 50
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	80 93 64 41 	sts	0x4164, r24	; 0x804164 <_ZZ11__vector_12E32rightsense_closures_count_period>
     7e2:	90 93 65 41 	sts	0x4165, r25	; 0x804165 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     7e6:	0e c0       	rjmp	.+28     	; 0x804 <__LOCK_REGION_LENGTH__+0x404>
     7e8:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <g_rightsense_presses_count>
     7ec:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <g_rightsense_presses_count+0x1>
     7f0:	21 e0       	ldi	r18, 0x01	; 1
     7f2:	03 97       	sbiw	r24, 0x03	; 3
     7f4:	08 f4       	brcc	.+2      	; 0x7f8 <__LOCK_REGION_LENGTH__+0x3f8>
     7f6:	20 e0       	ldi	r18, 0x00	; 0
     7f8:	22 23       	and	r18, r18
     7fa:	21 f0       	breq	.+8      	; 0x804 <__LOCK_REGION_LENGTH__+0x404>
     7fc:	10 92 42 41 	sts	0x4142, r1	; 0x804142 <g_rightsense_presses_count>
     800:	10 92 43 41 	sts	0x4143, r1	; 0x804143 <g_rightsense_presses_count+0x1>
     804:	80 91 66 41 	lds	r24, 0x4166	; 0x804166 <_ZZ11__vector_12E29encoder_closures_count_period>
     808:	90 91 67 41 	lds	r25, 0x4167	; 0x804167 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     80c:	89 2b       	or	r24, r25
     80e:	71 f1       	breq	.+92     	; 0x86c <__LOCK_REGION_LENGTH__+0x46c>
     810:	80 91 66 41 	lds	r24, 0x4166	; 0x804166 <_ZZ11__vector_12E29encoder_closures_count_period>
     814:	90 91 67 41 	lds	r25, 0x4167	; 0x804167 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     818:	01 97       	sbiw	r24, 0x01	; 1
     81a:	80 93 66 41 	sts	0x4166, r24	; 0x804166 <_ZZ11__vector_12E29encoder_closures_count_period>
     81e:	90 93 67 41 	sts	0x4167, r25	; 0x804167 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     822:	80 91 66 41 	lds	r24, 0x4166	; 0x804166 <_ZZ11__vector_12E29encoder_closures_count_period>
     826:	90 91 67 41 	lds	r25, 0x4167	; 0x804167 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     82a:	89 2b       	or	r24, r25
     82c:	09 f0       	breq	.+2      	; 0x830 <__LOCK_REGION_LENGTH__+0x430>
     82e:	42 c0       	rjmp	.+132    	; 0x8b4 <__LOCK_REGION_LENGTH__+0x4b4>
     830:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     834:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     838:	89 2b       	or	r24, r25
     83a:	41 f0       	breq	.+16     	; 0x84c <__LOCK_REGION_LENGTH__+0x44c>
     83c:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     840:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     844:	03 97       	sbiw	r24, 0x03	; 3
     846:	10 f4       	brcc	.+4      	; 0x84c <__LOCK_REGION_LENGTH__+0x44c>
     848:	81 e0       	ldi	r24, 0x01	; 1
     84a:	01 c0       	rjmp	.+2      	; 0x84e <__LOCK_REGION_LENGTH__+0x44e>
     84c:	80 e0       	ldi	r24, 0x00	; 0
     84e:	88 23       	and	r24, r24
     850:	41 f0       	breq	.+16     	; 0x862 <__LOCK_REGION_LENGTH__+0x462>
     852:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     856:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     85a:	80 93 3e 41 	sts	0x413E, r24	; 0x80413e <g_handle_counted_encoder_presses>
     85e:	90 93 3f 41 	sts	0x413F, r25	; 0x80413f <g_handle_counted_encoder_presses+0x1>
     862:	10 92 44 41 	sts	0x4144, r1	; 0x804144 <g_encoder_presses_count>
     866:	10 92 45 41 	sts	0x4145, r1	; 0x804145 <g_encoder_presses_count+0x1>
     86a:	24 c0       	rjmp	.+72     	; 0x8b4 <__LOCK_REGION_LENGTH__+0x4b4>
     86c:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     870:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     874:	01 97       	sbiw	r24, 0x01	; 1
     876:	31 f4       	brne	.+12     	; 0x884 <__LOCK_REGION_LENGTH__+0x484>
     878:	80 91 6a 41 	lds	r24, 0x416A	; 0x80416a <_ZZ11__vector_12E15encoderReleased>
     87c:	88 23       	and	r24, r24
     87e:	11 f0       	breq	.+4      	; 0x884 <__LOCK_REGION_LENGTH__+0x484>
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	01 c0       	rjmp	.+2      	; 0x886 <__LOCK_REGION_LENGTH__+0x486>
     884:	80 e0       	ldi	r24, 0x00	; 0
     886:	88 23       	and	r24, r24
     888:	39 f0       	breq	.+14     	; 0x898 <__LOCK_REGION_LENGTH__+0x498>
     88a:	82 e3       	ldi	r24, 0x32	; 50
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	80 93 66 41 	sts	0x4166, r24	; 0x804166 <_ZZ11__vector_12E29encoder_closures_count_period>
     892:	90 93 67 41 	sts	0x4167, r25	; 0x804167 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     896:	0e c0       	rjmp	.+28     	; 0x8b4 <__LOCK_REGION_LENGTH__+0x4b4>
     898:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <g_encoder_presses_count>
     89c:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <g_encoder_presses_count+0x1>
     8a0:	21 e0       	ldi	r18, 0x01	; 1
     8a2:	03 97       	sbiw	r24, 0x03	; 3
     8a4:	08 f4       	brcc	.+2      	; 0x8a8 <__LOCK_REGION_LENGTH__+0x4a8>
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	22 23       	and	r18, r18
     8aa:	21 f0       	breq	.+8      	; 0x8b4 <__LOCK_REGION_LENGTH__+0x4b4>
     8ac:	10 92 44 41 	sts	0x4144, r1	; 0x804144 <g_encoder_presses_count>
     8b0:	10 92 45 41 	sts	0x4145, r1	; 0x804145 <g_encoder_presses_count+0x1>
     8b4:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     8b8:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     8bc:	21 e0       	ldi	r18, 0x01	; 1
     8be:	89 2b       	or	r24, r25
     8c0:	09 f4       	brne	.+2      	; 0x8c4 <__LOCK_REGION_LENGTH__+0x4c4>
     8c2:	20 e0       	ldi	r18, 0x00	; 0
     8c4:	22 23       	and	r18, r18
     8c6:	09 f4       	brne	.+2      	; 0x8ca <__LOCK_REGION_LENGTH__+0x4ca>
     8c8:	91 c0       	rjmp	.+290    	; 0x9ec <__LOCK_REGION_LENGTH__+0x5ec>
     8ca:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     8ce:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     8d2:	89 2f       	mov	r24, r25
     8d4:	88 1f       	adc	r24, r24
     8d6:	88 27       	eor	r24, r24
     8d8:	88 1f       	adc	r24, r24
     8da:	8c 87       	std	Y+12, r24	; 0x0c
     8dc:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     8e0:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     8e4:	99 23       	and	r25, r25
     8e6:	1c f4       	brge	.+6      	; 0x8ee <__LOCK_REGION_LENGTH__+0x4ee>
     8e8:	91 95       	neg	r25
     8ea:	81 95       	neg	r24
     8ec:	91 09       	sbc	r25, r1
     8ee:	89 83       	std	Y+1, r24	; 0x01
     8f0:	9a 83       	std	Y+2, r25	; 0x02
     8f2:	20 91 6b 41 	lds	r18, 0x416B	; 0x80416b <_ZZ11__vector_12E15holdRotaryEdges>
     8f6:	30 91 6c 41 	lds	r19, 0x416C	; 0x80416c <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     8fa:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     8fe:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     902:	41 e0       	ldi	r20, 0x01	; 1
     904:	28 17       	cp	r18, r24
     906:	39 07       	cpc	r19, r25
     908:	09 f0       	breq	.+2      	; 0x90c <__LOCK_REGION_LENGTH__+0x50c>
     90a:	40 e0       	ldi	r20, 0x00	; 0
     90c:	44 23       	and	r20, r20
     90e:	e9 f0       	breq	.+58     	; 0x94a <__LOCK_REGION_LENGTH__+0x54a>
     910:	80 91 6d 41 	lds	r24, 0x416D	; 0x80416d <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     914:	90 91 6e 41 	lds	r25, 0x416E	; 0x80416e <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     918:	89 2b       	or	r24, r25
     91a:	49 f0       	breq	.+18     	; 0x92e <__LOCK_REGION_LENGTH__+0x52e>
     91c:	80 91 6d 41 	lds	r24, 0x416D	; 0x80416d <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     920:	90 91 6e 41 	lds	r25, 0x416E	; 0x80416e <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     924:	01 97       	sbiw	r24, 0x01	; 1
     926:	80 93 6d 41 	sts	0x416D, r24	; 0x80416d <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     92a:	90 93 6e 41 	sts	0x416E, r25	; 0x80416e <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     92e:	80 91 6d 41 	lds	r24, 0x416D	; 0x80416d <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     932:	90 91 6e 41 	lds	r25, 0x416E	; 0x80416e <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     936:	89 2b       	or	r24, r25
     938:	09 f0       	breq	.+2      	; 0x93c <__LOCK_REGION_LENGTH__+0x53c>
     93a:	49 c0       	rjmp	.+146    	; 0x9ce <__LOCK_REGION_LENGTH__+0x5ce>
     93c:	89 81       	ldd	r24, Y+1	; 0x01
     93e:	9a 81       	ldd	r25, Y+2	; 0x02
     940:	03 96       	adiw	r24, 0x03	; 3
     942:	8c 7f       	andi	r24, 0xFC	; 252
     944:	89 83       	std	Y+1, r24	; 0x01
     946:	9a 83       	std	Y+2, r25	; 0x02
     948:	42 c0       	rjmp	.+132    	; 0x9ce <__LOCK_REGION_LENGTH__+0x5ce>
     94a:	89 81       	ldd	r24, Y+1	; 0x01
     94c:	9a 81       	ldd	r25, Y+2	; 0x02
     94e:	95 95       	asr	r25
     950:	87 95       	ror	r24
     952:	95 95       	asr	r25
     954:	87 95       	ror	r24
     956:	8d 87       	std	Y+13, r24	; 0x0d
     958:	9e 87       	std	Y+14, r25	; 0x0e
     95a:	8c 85       	ldd	r24, Y+12	; 0x0c
     95c:	88 23       	and	r24, r24
     95e:	79 f0       	breq	.+30     	; 0x97e <__LOCK_REGION_LENGTH__+0x57e>
     960:	20 91 1e 41 	lds	r18, 0x411E	; 0x80411e <_ZL14g_rotary_count>
     964:	30 91 1f 41 	lds	r19, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
     968:	8d 85       	ldd	r24, Y+13	; 0x0d
     96a:	9e 85       	ldd	r25, Y+14	; 0x0e
     96c:	a9 01       	movw	r20, r18
     96e:	48 1b       	sub	r20, r24
     970:	59 0b       	sbc	r21, r25
     972:	ca 01       	movw	r24, r20
     974:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL14g_rotary_count>
     978:	90 93 1f 41 	sts	0x411F, r25	; 0x80411f <_ZL14g_rotary_count+0x1>
     97c:	0c c0       	rjmp	.+24     	; 0x996 <__LOCK_REGION_LENGTH__+0x596>
     97e:	20 91 1e 41 	lds	r18, 0x411E	; 0x80411e <_ZL14g_rotary_count>
     982:	30 91 1f 41 	lds	r19, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
     986:	8d 85       	ldd	r24, Y+13	; 0x0d
     988:	9e 85       	ldd	r25, Y+14	; 0x0e
     98a:	82 0f       	add	r24, r18
     98c:	93 1f       	adc	r25, r19
     98e:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL14g_rotary_count>
     992:	90 93 1f 41 	sts	0x411F, r25	; 0x80411f <_ZL14g_rotary_count+0x1>
     996:	8d 85       	ldd	r24, Y+13	; 0x0d
     998:	9e 85       	ldd	r25, Y+14	; 0x0e
     99a:	88 0f       	add	r24, r24
     99c:	99 1f       	adc	r25, r25
     99e:	88 0f       	add	r24, r24
     9a0:	99 1f       	adc	r25, r25
     9a2:	29 81       	ldd	r18, Y+1	; 0x01
     9a4:	3a 81       	ldd	r19, Y+2	; 0x02
     9a6:	f9 01       	movw	r30, r18
     9a8:	e8 1b       	sub	r30, r24
     9aa:	f9 0b       	sbc	r31, r25
     9ac:	cf 01       	movw	r24, r30
     9ae:	89 83       	std	Y+1, r24	; 0x01
     9b0:	9a 83       	std	Y+2, r25	; 0x02
     9b2:	86 e9       	ldi	r24, 0x96	; 150
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	80 93 6d 41 	sts	0x416D, r24	; 0x80416d <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     9ba:	90 93 6e 41 	sts	0x416E, r25	; 0x80416e <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     9be:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     9c2:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     9c6:	80 93 6b 41 	sts	0x416B, r24	; 0x80416b <_ZZ11__vector_12E15holdRotaryEdges>
     9ca:	90 93 6c 41 	sts	0x416C, r25	; 0x80416c <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     9ce:	8c 85       	ldd	r24, Y+12	; 0x0c
     9d0:	88 23       	and	r24, r24
     9d2:	31 f0       	breq	.+12     	; 0x9e0 <__LOCK_REGION_LENGTH__+0x5e0>
     9d4:	89 81       	ldd	r24, Y+1	; 0x01
     9d6:	9a 81       	ldd	r25, Y+2	; 0x02
     9d8:	91 95       	neg	r25
     9da:	81 95       	neg	r24
     9dc:	91 09       	sbc	r25, r1
     9de:	02 c0       	rjmp	.+4      	; 0x9e4 <__LOCK_REGION_LENGTH__+0x5e4>
     9e0:	89 81       	ldd	r24, Y+1	; 0x01
     9e2:	9a 81       	ldd	r25, Y+2	; 0x02
     9e4:	80 93 20 41 	sts	0x4120, r24	; 0x804120 <_ZL14g_rotary_edges>
     9e8:	90 93 21 41 	sts	0x4121, r25	; 0x804121 <_ZL14g_rotary_edges+0x1>
     9ec:	90 91 60 41 	lds	r25, 0x4160	; 0x804160 <_ZZ11__vector_12E19conversionInProcess>
     9f0:	81 e0       	ldi	r24, 0x01	; 1
     9f2:	89 27       	eor	r24, r25
     9f4:	88 23       	and	r24, r24
     9f6:	09 f4       	brne	.+2      	; 0x9fa <__LOCK_REGION_LENGTH__+0x5fa>
     9f8:	73 c0       	rjmp	.+230    	; 0xae0 <__LOCK_REGION_LENGTH__+0x6e0>
     9fa:	8f ef       	ldi	r24, 0xFF	; 255
     9fc:	80 93 61 41 	sts	0x4161, r24	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     a00:	1b 82       	std	Y+3, r1	; 0x03
     a02:	8b 81       	ldd	r24, Y+3	; 0x03
     a04:	83 30       	cpi	r24, 0x03	; 3
     a06:	d8 f5       	brcc	.+118    	; 0xa7e <__LOCK_REGION_LENGTH__+0x67e>
     a08:	8b 81       	ldd	r24, Y+3	; 0x03
     a0a:	88 2f       	mov	r24, r24
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	88 0f       	add	r24, r24
     a10:	99 1f       	adc	r25, r25
     a12:	81 5f       	subi	r24, 0xF1	; 241
     a14:	9f 4b       	sbci	r25, 0xBF	; 191
     a16:	fc 01       	movw	r30, r24
     a18:	80 81       	ld	r24, Z
     a1a:	91 81       	ldd	r25, Z+1	; 0x01
     a1c:	21 e0       	ldi	r18, 0x01	; 1
     a1e:	89 2b       	or	r24, r25
     a20:	09 f4       	brne	.+2      	; 0xa24 <__LOCK_REGION_LENGTH__+0x624>
     a22:	20 e0       	ldi	r18, 0x00	; 0
     a24:	22 23       	and	r18, r18
     a26:	a1 f0       	breq	.+40     	; 0xa50 <__LOCK_REGION_LENGTH__+0x650>
     a28:	8b 81       	ldd	r24, Y+3	; 0x03
     a2a:	88 2f       	mov	r24, r24
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	9c 01       	movw	r18, r24
     a30:	22 0f       	add	r18, r18
     a32:	33 1f       	adc	r19, r19
     a34:	21 5f       	subi	r18, 0xF1	; 241
     a36:	3f 4b       	sbci	r19, 0xBF	; 191
     a38:	f9 01       	movw	r30, r18
     a3a:	20 81       	ld	r18, Z
     a3c:	31 81       	ldd	r19, Z+1	; 0x01
     a3e:	21 50       	subi	r18, 0x01	; 1
     a40:	31 09       	sbc	r19, r1
     a42:	88 0f       	add	r24, r24
     a44:	99 1f       	adc	r25, r25
     a46:	81 5f       	subi	r24, 0xF1	; 241
     a48:	9f 4b       	sbci	r25, 0xBF	; 191
     a4a:	fc 01       	movw	r30, r24
     a4c:	20 83       	st	Z, r18
     a4e:	31 83       	std	Z+1, r19	; 0x01
     a50:	8b 81       	ldd	r24, Y+3	; 0x03
     a52:	88 2f       	mov	r24, r24
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	88 0f       	add	r24, r24
     a58:	99 1f       	adc	r25, r25
     a5a:	81 5f       	subi	r24, 0xF1	; 241
     a5c:	9f 4b       	sbci	r25, 0xBF	; 191
     a5e:	fc 01       	movw	r30, r24
     a60:	80 81       	ld	r24, Z
     a62:	91 81       	ldd	r25, Z+1	; 0x01
     a64:	21 e0       	ldi	r18, 0x01	; 1
     a66:	89 2b       	or	r24, r25
     a68:	09 f0       	breq	.+2      	; 0xa6c <__LOCK_REGION_LENGTH__+0x66c>
     a6a:	20 e0       	ldi	r18, 0x00	; 0
     a6c:	22 23       	and	r18, r18
     a6e:	19 f0       	breq	.+6      	; 0xa76 <__LOCK_REGION_LENGTH__+0x676>
     a70:	8b 81       	ldd	r24, Y+3	; 0x03
     a72:	80 93 61 41 	sts	0x4161, r24	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     a76:	8b 81       	ldd	r24, Y+3	; 0x03
     a78:	8f 5f       	subi	r24, 0xFF	; 255
     a7a:	8b 83       	std	Y+3, r24	; 0x03
     a7c:	c2 cf       	rjmp	.-124    	; 0xa02 <__LOCK_REGION_LENGTH__+0x602>
     a7e:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     a82:	88 23       	and	r24, r24
     a84:	0c f4       	brge	.+2      	; 0xa88 <__LOCK_REGION_LENGTH__+0x688>
     a86:	81 c0       	rjmp	.+258    	; 0xb8a <__LOCK_REGION_LENGTH__+0x78a>
     a88:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     a8c:	28 2f       	mov	r18, r24
     a8e:	88 0f       	add	r24, r24
     a90:	33 0b       	sbc	r19, r19
     a92:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     a96:	08 2e       	mov	r0, r24
     a98:	00 0c       	add	r0, r0
     a9a:	99 0b       	sbc	r25, r25
     a9c:	22 0f       	add	r18, r18
     a9e:	33 1f       	adc	r19, r19
     aa0:	2c 55       	subi	r18, 0x5C	; 92
     aa2:	3f 4b       	sbci	r19, 0xBF	; 191
     aa4:	f9 01       	movw	r30, r18
     aa6:	20 81       	ld	r18, Z
     aa8:	31 81       	ldd	r19, Z+1	; 0x01
     aaa:	88 0f       	add	r24, r24
     aac:	99 1f       	adc	r25, r25
     aae:	81 5f       	subi	r24, 0xF1	; 241
     ab0:	9f 4b       	sbci	r25, 0xBF	; 191
     ab2:	fc 01       	movw	r30, r24
     ab4:	20 83       	st	Z, r18
     ab6:	31 83       	std	Z+1, r19	; 0x01
     ab8:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     abc:	08 2e       	mov	r0, r24
     abe:	00 0c       	add	r0, r0
     ac0:	99 0b       	sbc	r25, r25
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	87 5f       	subi	r24, 0xF7	; 247
     ac8:	9f 4b       	sbci	r25, 0xBF	; 191
     aca:	fc 01       	movw	r30, r24
     acc:	80 81       	ld	r24, Z
     ace:	91 81       	ldd	r25, Z+1	; 0x01
     ad0:	0e 94 98 0a 	call	0x1530	; 0x1530 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>
     ad4:	0e 94 39 0b 	call	0x1672	; 0x1672 <_Z20ADC0_startConversionv>
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	80 93 60 41 	sts	0x4160, r24	; 0x804160 <_ZZ11__vector_12E19conversionInProcess>
     ade:	55 c0       	rjmp	.+170    	; 0xb8a <__LOCK_REGION_LENGTH__+0x78a>
     ae0:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <_Z19ADC0_conversionDonev>
     ae4:	88 23       	and	r24, r24
     ae6:	09 f4       	brne	.+2      	; 0xaea <__LOCK_REGION_LENGTH__+0x6ea>
     ae8:	50 c0       	rjmp	.+160    	; 0xb8a <__LOCK_REGION_LENGTH__+0x78a>
     aea:	0e 94 64 0b 	call	0x16c8	; 0x16c8 <_Z9ADC0_readv>
     aee:	8f 87       	std	Y+15, r24	; 0x0f
     af0:	98 8b       	std	Y+16, r25	; 0x10
     af2:	8f 85       	ldd	r24, Y+15	; 0x0f
     af4:	98 89       	ldd	r25, Y+16	; 0x10
     af6:	0b 97       	sbiw	r24, 0x0b	; 11
     af8:	c0 f1       	brcs	.+112    	; 0xb6a <__LOCK_REGION_LENGTH__+0x76a>
     afa:	8f 85       	ldd	r24, Y+15	; 0x0f
     afc:	98 89       	ldd	r25, Y+16	; 0x10
     afe:	8a 3f       	cpi	r24, 0xFA	; 250
     b00:	9f 40       	sbci	r25, 0x0F	; 15
     b02:	98 f5       	brcc	.+102    	; 0xb6a <__LOCK_REGION_LENGTH__+0x76a>
     b04:	8f 85       	ldd	r24, Y+15	; 0x0f
     b06:	98 89       	ldd	r25, Y+16	; 0x10
     b08:	80 93 6f 41 	sts	0x416F, r24	; 0x80416f <_ZZ11__vector_12E20holdConversionResult>
     b0c:	90 93 70 41 	sts	0x4170, r25	; 0x804170 <_ZZ11__vector_12E20holdConversionResult+0x1>
     b10:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     b14:	08 2e       	mov	r0, r24
     b16:	00 0c       	add	r0, r0
     b18:	99 0b       	sbc	r25, r25
     b1a:	88 0f       	add	r24, r24
     b1c:	99 1f       	adc	r25, r25
     b1e:	82 5d       	subi	r24, 0xD2	; 210
     b20:	9e 4b       	sbci	r25, 0xBE	; 190
     b22:	fc 01       	movw	r30, r24
     b24:	80 81       	ld	r24, Z
     b26:	91 81       	ldd	r25, Z+1	; 0x01
     b28:	89 8b       	std	Y+17, r24	; 0x11
     b2a:	9a 8b       	std	Y+18, r25	; 0x12
     b2c:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     b30:	08 2e       	mov	r0, r24
     b32:	00 0c       	add	r0, r0
     b34:	99 0b       	sbc	r25, r25
     b36:	85 5d       	subi	r24, 0xD5	; 213
     b38:	9e 4b       	sbci	r25, 0xBE	; 190
     b3a:	21 e0       	ldi	r18, 0x01	; 1
     b3c:	fc 01       	movw	r30, r24
     b3e:	20 83       	st	Z, r18
     b40:	80 91 6f 41 	lds	r24, 0x416F	; 0x80416f <_ZZ11__vector_12E20holdConversionResult>
     b44:	90 91 70 41 	lds	r25, 0x4170	; 0x804170 <_ZZ11__vector_12E20holdConversionResult+0x1>
     b48:	89 8b       	std	Y+17, r24	; 0x11
     b4a:	9a 8b       	std	Y+18, r25	; 0x12
     b4c:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     b50:	08 2e       	mov	r0, r24
     b52:	00 0c       	add	r0, r0
     b54:	99 0b       	sbc	r25, r25
     b56:	88 0f       	add	r24, r24
     b58:	99 1f       	adc	r25, r25
     b5a:	82 5d       	subi	r24, 0xD2	; 210
     b5c:	9e 4b       	sbci	r25, 0xBE	; 190
     b5e:	29 89       	ldd	r18, Y+17	; 0x11
     b60:	3a 89       	ldd	r19, Y+18	; 0x12
     b62:	fc 01       	movw	r30, r24
     b64:	20 83       	st	Z, r18
     b66:	31 83       	std	Z+1, r19	; 0x01
     b68:	0e c0       	rjmp	.+28     	; 0xb86 <__LOCK_REGION_LENGTH__+0x786>
     b6a:	80 91 61 41 	lds	r24, 0x4161	; 0x804161 <_ZZ11__vector_12E24indexConversionInProcess>
     b6e:	08 2e       	mov	r0, r24
     b70:	00 0c       	add	r0, r0
     b72:	99 0b       	sbc	r25, r25
     b74:	88 0f       	add	r24, r24
     b76:	99 1f       	adc	r25, r25
     b78:	82 5d       	subi	r24, 0xD2	; 210
     b7a:	9e 4b       	sbci	r25, 0xBE	; 190
     b7c:	fc 01       	movw	r30, r24
     b7e:	80 81       	ld	r24, Z
     b80:	91 81       	ldd	r25, Z+1	; 0x01
     b82:	8f 87       	std	Y+15, r24	; 0x0f
     b84:	98 8b       	std	Y+16, r25	; 0x10
     b86:	10 92 60 41 	sts	0x4160, r1	; 0x804160 <_ZZ11__vector_12E19conversionInProcess>
     b8a:	80 e0       	ldi	r24, 0x00	; 0
     b8c:	9b e0       	ldi	r25, 0x0B	; 11
     b8e:	23 e0       	ldi	r18, 0x03	; 3
     b90:	fc 01       	movw	r30, r24
     b92:	26 83       	std	Z+6, r18	; 0x06
     b94:	00 00       	nop
     b96:	62 96       	adiw	r28, 0x12	; 18
     b98:	cd bf       	out	0x3d, r28	; 61
     b9a:	de bf       	out	0x3e, r29	; 62
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	ff 91       	pop	r31
     ba2:	ef 91       	pop	r30
     ba4:	bf 91       	pop	r27
     ba6:	af 91       	pop	r26
     ba8:	9f 91       	pop	r25
     baa:	8f 91       	pop	r24
     bac:	7f 91       	pop	r23
     bae:	6f 91       	pop	r22
     bb0:	5f 91       	pop	r21
     bb2:	4f 91       	pop	r20
     bb4:	3f 91       	pop	r19
     bb6:	2f 91       	pop	r18
     bb8:	0f 90       	pop	r0
     bba:	0b be       	out	0x3b, r0	; 59
     bbc:	0f 90       	pop	r0
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	0f 90       	pop	r0
     bc2:	1f 90       	pop	r1
     bc4:	18 95       	reti

00000bc6 <__vector_6>:
     bc6:	1f 92       	push	r1
     bc8:	0f 92       	push	r0
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	0f 92       	push	r0
     bce:	11 24       	eor	r1, r1
     bd0:	0b b6       	in	r0, 0x3b	; 59
     bd2:	0f 92       	push	r0
     bd4:	2f 93       	push	r18
     bd6:	8f 93       	push	r24
     bd8:	9f 93       	push	r25
     bda:	ef 93       	push	r30
     bdc:	ff 93       	push	r31
     bde:	cf 93       	push	r28
     be0:	df 93       	push	r29
     be2:	1f 92       	push	r1
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	fc 01       	movw	r30, r24
     bee:	83 81       	ldd	r24, Z+3	; 0x03
     bf0:	89 83       	std	Y+1, r24	; 0x01
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	2f ef       	ldi	r18, 0xFF	; 255
     bf8:	fc 01       	movw	r30, r24
     bfa:	23 83       	std	Z+3, r18	; 0x03
     bfc:	00 00       	nop
     bfe:	0f 90       	pop	r0
     c00:	df 91       	pop	r29
     c02:	cf 91       	pop	r28
     c04:	ff 91       	pop	r31
     c06:	ef 91       	pop	r30
     c08:	9f 91       	pop	r25
     c0a:	8f 91       	pop	r24
     c0c:	2f 91       	pop	r18
     c0e:	0f 90       	pop	r0
     c10:	0b be       	out	0x3b, r0	; 59
     c12:	0f 90       	pop	r0
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	0f 90       	pop	r0
     c18:	1f 90       	pop	r1
     c1a:	18 95       	reti

00000c1c <__vector_34>:
     c1c:	1f 92       	push	r1
     c1e:	0f 92       	push	r0
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	0f 92       	push	r0
     c24:	11 24       	eor	r1, r1
     c26:	0b b6       	in	r0, 0x3b	; 59
     c28:	0f 92       	push	r0
     c2a:	2f 93       	push	r18
     c2c:	8f 93       	push	r24
     c2e:	9f 93       	push	r25
     c30:	af 93       	push	r26
     c32:	bf 93       	push	r27
     c34:	ef 93       	push	r30
     c36:	ff 93       	push	r31
     c38:	cf 93       	push	r28
     c3a:	df 93       	push	r29
     c3c:	00 d0       	rcall	.+0      	; 0xc3e <__vector_34+0x22>
     c3e:	1f 92       	push	r1
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
     c44:	84 e1       	ldi	r24, 0x14	; 20
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	fc 01       	movw	r30, r24
     c4a:	83 81       	ldd	r24, Z+3	; 0x03
     c4c:	89 83       	std	Y+1, r24	; 0x01
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	88 2f       	mov	r24, r24
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	88 71       	andi	r24, 0x18	; 24
     c56:	99 27       	eor	r25, r25
     c58:	89 2b       	or	r24, r25
     c5a:	09 f4       	brne	.+2      	; 0xc5e <__vector_34+0x42>
     c5c:	53 c0       	rjmp	.+166    	; 0xd04 <__vector_34+0xe8>
     c5e:	80 ea       	ldi	r24, 0xA0	; 160
     c60:	94 e0       	ldi	r25, 0x04	; 4
     c62:	fc 01       	movw	r30, r24
     c64:	80 85       	ldd	r24, Z+8	; 0x08
     c66:	88 2f       	mov	r24, r24
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	95 95       	asr	r25
     c6c:	87 95       	ror	r24
     c6e:	95 95       	asr	r25
     c70:	87 95       	ror	r24
     c72:	95 95       	asr	r25
     c74:	87 95       	ror	r24
     c76:	83 70       	andi	r24, 0x03	; 3
     c78:	8a 83       	std	Y+2, r24	; 0x02
     c7a:	80 91 71 41 	lds	r24, 0x4171	; 0x804171 <prev_state>
     c7e:	88 2f       	mov	r24, r24
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	88 0f       	add	r24, r24
     c84:	99 1f       	adc	r25, r25
     c86:	88 0f       	add	r24, r24
     c88:	99 1f       	adc	r25, r25
     c8a:	98 2f       	mov	r25, r24
     c8c:	8a 81       	ldd	r24, Y+2	; 0x02
     c8e:	89 2b       	or	r24, r25
     c90:	8b 83       	std	Y+3, r24	; 0x03
     c92:	8b 81       	ldd	r24, Y+3	; 0x03
     c94:	88 2f       	mov	r24, r24
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	09 2e       	mov	r0, r25
     c9a:	00 0c       	add	r0, r0
     c9c:	aa 0b       	sbc	r26, r26
     c9e:	bb 0b       	sbc	r27, r27
     ca0:	01 97       	sbiw	r24, 0x01	; 1
     ca2:	a1 09       	sbc	r26, r1
     ca4:	b1 09       	sbc	r27, r1
     ca6:	8e 30       	cpi	r24, 0x0E	; 14
     ca8:	91 05       	cpc	r25, r1
     caa:	a1 05       	cpc	r26, r1
     cac:	b1 05       	cpc	r27, r1
     cae:	38 f5       	brcc	.+78     	; 0xcfe <__vector_34+0xe2>
     cb0:	83 5a       	subi	r24, 0xA3	; 163
     cb2:	99 4f       	sbci	r25, 0xF9	; 249
     cb4:	fc 01       	movw	r30, r24
     cb6:	0c 94 9e 32 	jmp	0x653c	; 0x653c <__tablejump2__>
     cba:	6b 06       	cpc	r6, r27
     cbc:	75 06       	cpc	r7, r21
     cbe:	7f 06       	cpc	r7, r31
     cc0:	75 06       	cpc	r7, r21
     cc2:	7f 06       	cpc	r7, r31
     cc4:	7f 06       	cpc	r7, r31
     cc6:	6b 06       	cpc	r6, r27
     cc8:	6b 06       	cpc	r6, r27
     cca:	7f 06       	cpc	r7, r31
     ccc:	7f 06       	cpc	r7, r31
     cce:	75 06       	cpc	r7, r21
     cd0:	7f 06       	cpc	r7, r31
     cd2:	75 06       	cpc	r7, r21
     cd4:	6b 06       	cpc	r6, r27
     cd6:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     cda:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     cde:	01 96       	adiw	r24, 0x01	; 1
     ce0:	80 93 20 41 	sts	0x4120, r24	; 0x804120 <_ZL14g_rotary_edges>
     ce4:	90 93 21 41 	sts	0x4121, r25	; 0x804121 <_ZL14g_rotary_edges+0x1>
     ce8:	0a c0       	rjmp	.+20     	; 0xcfe <__vector_34+0xe2>
     cea:	80 91 20 41 	lds	r24, 0x4120	; 0x804120 <_ZL14g_rotary_edges>
     cee:	90 91 21 41 	lds	r25, 0x4121	; 0x804121 <_ZL14g_rotary_edges+0x1>
     cf2:	01 97       	sbiw	r24, 0x01	; 1
     cf4:	80 93 20 41 	sts	0x4120, r24	; 0x804120 <_ZL14g_rotary_edges>
     cf8:	90 93 21 41 	sts	0x4121, r25	; 0x804121 <_ZL14g_rotary_edges+0x1>
     cfc:	00 00       	nop
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	80 93 71 41 	sts	0x4171, r24	; 0x804171 <prev_state>
     d04:	80 ea       	ldi	r24, 0xA0	; 160
     d06:	94 e0       	ldi	r25, 0x04	; 4
     d08:	28 e1       	ldi	r18, 0x18	; 24
     d0a:	fc 01       	movw	r30, r24
     d0c:	21 87       	std	Z+9, r18	; 0x09
     d0e:	00 00       	nop
     d10:	23 96       	adiw	r28, 0x03	; 3
     d12:	cd bf       	out	0x3d, r28	; 61
     d14:	de bf       	out	0x3e, r29	; 62
     d16:	df 91       	pop	r29
     d18:	cf 91       	pop	r28
     d1a:	ff 91       	pop	r31
     d1c:	ef 91       	pop	r30
     d1e:	bf 91       	pop	r27
     d20:	af 91       	pop	r26
     d22:	9f 91       	pop	r25
     d24:	8f 91       	pop	r24
     d26:	2f 91       	pop	r18
     d28:	0f 90       	pop	r0
     d2a:	0b be       	out	0x3b, r0	; 59
     d2c:	0f 90       	pop	r0
     d2e:	0f be       	out	0x3f, r0	; 63
     d30:	0f 90       	pop	r0
     d32:	1f 90       	pop	r1
     d34:	18 95       	reti

00000d36 <_Z11powerDown5Vv>:
     d36:	cf 93       	push	r28
     d38:	df 93       	push	r29
     d3a:	cd b7       	in	r28, 0x3d	; 61
     d3c:	de b7       	in	r29, 0x3e	; 62
     d3e:	60 e0       	ldi	r22, 0x00	; 0
     d40:	83 e0       	ldi	r24, 0x03	; 3
     d42:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     d46:	00 00       	nop
     d48:	df 91       	pop	r29
     d4a:	cf 91       	pop	r28
     d4c:	08 95       	ret

00000d4e <_Z9powerUp5Vv>:
     d4e:	cf 93       	push	r28
     d50:	df 93       	push	r29
     d52:	cd b7       	in	r28, 0x3d	; 61
     d54:	de b7       	in	r29, 0x3e	; 62
     d56:	61 e0       	ldi	r22, 0x01	; 1
     d58:	83 e0       	ldi	r24, 0x03	; 3
     d5a:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     d5e:	00 00       	nop
     d60:	df 91       	pop	r29
     d62:	cf 91       	pop	r28
     d64:	08 95       	ret

00000d66 <main>:
     d66:	cf 93       	push	r28
     d68:	df 93       	push	r29
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	6c 97       	sbiw	r28, 0x1c	; 28
     d70:	cd bf       	out	0x3d, r28	; 61
     d72:	de bf       	out	0x3e, r29	; 62
     d74:	81 e0       	ldi	r24, 0x01	; 1
     d76:	8e 83       	std	Y+6, r24	; 0x06
     d78:	0e 94 df 00 	call	0x1be	; 0x1be <atmel_start_init>
     d7c:	64 e4       	ldi	r22, 0x44	; 68
     d7e:	7b e7       	ldi	r23, 0x7B	; 123
     d80:	86 e3       	ldi	r24, 0x36	; 54
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0e 94 32 30 	call	0x6064	; 0x6064 <_Z13init_receiverm>
     d88:	80 91 21 40 	lds	r24, 0x4021	; 0x804021 <g_clock_calibration>
     d8c:	90 91 22 40 	lds	r25, 0x4022	; 0x804022 <g_clock_calibration+0x1>
     d90:	0e 94 8e 22 	call	0x451c	; 0x451c <_Z19RTC_set_calibrationj>
     d94:	60 e8       	ldi	r22, 0x80	; 128
     d96:	73 e4       	ldi	r23, 0x43	; 67
     d98:	8d e6       	ldi	r24, 0x6D	; 109
     d9a:	98 e3       	ldi	r25, 0x38	; 56
     d9c:	0e 94 a4 00 	call	0x148	; 0x148 <set_system_time>
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     da8:	dc 01       	movw	r26, r24
     daa:	cb 01       	movw	r24, r22
     dac:	88 87       	std	Y+8, r24	; 0x08
     dae:	99 87       	std	Y+9, r25	; 0x09
     db0:	aa 87       	std	Y+10, r26	; 0x0a
     db2:	bb 87       	std	Y+11, r27	; 0x0b
     db4:	60 ed       	ldi	r22, 0xD0	; 208
     db6:	77 e0       	ldi	r23, 0x07	; 7
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
     dc0:	88 23       	and	r24, r24
     dc2:	89 f0       	breq	.+34     	; 0xde6 <main+0x80>
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     dcc:	9b 01       	movw	r18, r22
     dce:	ac 01       	movw	r20, r24
     dd0:	88 85       	ldd	r24, Y+8	; 0x08
     dd2:	99 85       	ldd	r25, Y+9	; 0x09
     dd4:	aa 85       	ldd	r26, Y+10	; 0x0a
     dd6:	bb 85       	ldd	r27, Y+11	; 0x0b
     dd8:	82 17       	cp	r24, r18
     dda:	93 07       	cpc	r25, r19
     ddc:	a4 07       	cpc	r26, r20
     dde:	b5 07       	cpc	r27, r21
     de0:	11 f4       	brne	.+4      	; 0xde6 <main+0x80>
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	01 c0       	rjmp	.+2      	; 0xde8 <main+0x82>
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	88 23       	and	r24, r24
     dea:	09 f0       	breq	.+2      	; 0xdee <main+0x88>
     dec:	e3 cf       	rjmp	.-58     	; 0xdb4 <main+0x4e>
     dee:	80 e0       	ldi	r24, 0x00	; 0
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     df6:	9b 01       	movw	r18, r22
     df8:	ac 01       	movw	r20, r24
     dfa:	61 e0       	ldi	r22, 0x01	; 1
     dfc:	88 85       	ldd	r24, Y+8	; 0x08
     dfe:	99 85       	ldd	r25, Y+9	; 0x09
     e00:	aa 85       	ldd	r26, Y+10	; 0x0a
     e02:	bb 85       	ldd	r27, Y+11	; 0x0b
     e04:	82 17       	cp	r24, r18
     e06:	93 07       	cpc	r25, r19
     e08:	a4 07       	cpc	r26, r20
     e0a:	b5 07       	cpc	r27, r21
     e0c:	09 f0       	breq	.+2      	; 0xe10 <main+0xaa>
     e0e:	60 e0       	ldi	r22, 0x00	; 0
     e10:	66 23       	and	r22, r22
     e12:	91 f0       	breq	.+36     	; 0xe38 <main+0xd2>
     e14:	80 91 1c 41 	lds	r24, 0x411C	; 0x80411c <_ZL16g_hardware_error>
     e18:	90 91 1d 41 	lds	r25, 0x411D	; 0x80411d <_ZL16g_hardware_error+0x1>
     e1c:	81 60       	ori	r24, 0x01	; 1
     e1e:	80 93 1c 41 	sts	0x411C, r24	; 0x80411c <_ZL16g_hardware_error>
     e22:	90 93 1d 41 	sts	0x411D, r25	; 0x80411d <_ZL16g_hardware_error+0x1>
     e26:	0e 94 ea 21 	call	0x43d4	; 0x43d4 <_Z15RTC_init_backupv>
     e2a:	41 e0       	ldi	r20, 0x01	; 1
     e2c:	69 e0       	ldi	r22, 0x09	; 9
     e2e:	70 e0       	ldi	r23, 0x00	; 0
     e30:	84 e5       	ldi	r24, 0x54	; 84
     e32:	91 e4       	ldi	r25, 0x41	; 65
     e34:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <_ZN4leds5blinkE7Blink_tb>
     e38:	62 e0       	ldi	r22, 0x02	; 2
     e3a:	70 e0       	ldi	r23, 0x00	; 0
     e3c:	89 e4       	ldi	r24, 0x49	; 73
     e3e:	91 e4       	ldi	r25, 0x41	; 65
     e40:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <_ZN7Display5beginE9display_t>
     e44:	6f e2       	ldi	r22, 0x2F	; 47
     e46:	70 e4       	ldi	r23, 0x40	; 64
     e48:	85 e5       	ldi	r24, 0x55	; 85
     e4a:	91 e4       	ldi	r25, 0x41	; 65
     e4c:	0e 94 3d 14 	call	0x287a	; 0x287a <_ZN18CircularStringBuff9putStringEPc>
     e50:	68 e3       	ldi	r22, 0x38	; 56
     e52:	70 e4       	ldi	r23, 0x40	; 64
     e54:	85 e5       	ldi	r24, 0x55	; 85
     e56:	91 e4       	ldi	r25, 0x41	; 65
     e58:	0e 94 3d 14 	call	0x287a	; 0x287a <_ZN18CircularStringBuff9putStringEPc>
     e5c:	83 e4       	ldi	r24, 0x43	; 67
     e5e:	90 e4       	ldi	r25, 0x40	; 64
     e60:	89 2f       	mov	r24, r25
     e62:	8f 93       	push	r24
     e64:	83 e4       	ldi	r24, 0x43	; 67
     e66:	90 e4       	ldi	r25, 0x40	; 64
     e68:	8f 93       	push	r24
     e6a:	88 e4       	ldi	r24, 0x48	; 72
     e6c:	90 e4       	ldi	r25, 0x40	; 64
     e6e:	89 2f       	mov	r24, r25
     e70:	8f 93       	push	r24
     e72:	88 e4       	ldi	r24, 0x48	; 72
     e74:	90 e4       	ldi	r25, 0x40	; 64
     e76:	8f 93       	push	r24
     e78:	84 eb       	ldi	r24, 0xB4	; 180
     e7a:	90 e4       	ldi	r25, 0x40	; 64
     e7c:	89 2f       	mov	r24, r25
     e7e:	8f 93       	push	r24
     e80:	84 eb       	ldi	r24, 0xB4	; 180
     e82:	90 e4       	ldi	r25, 0x40	; 64
     e84:	8f 93       	push	r24
     e86:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	0f 90       	pop	r0
     e90:	0f 90       	pop	r0
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	64 eb       	ldi	r22, 0xB4	; 180
     e98:	70 e4       	ldi	r23, 0x40	; 64
     e9a:	85 e5       	ldi	r24, 0x55	; 85
     e9c:	91 e4       	ldi	r25, 0x41	; 65
     e9e:	0e 94 3d 14 	call	0x287a	; 0x287a <_ZN18CircularStringBuff9putStringEPc>
     ea2:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL17g_rf_gain_setting>
     ea6:	8d 83       	std	Y+5, r24	; 0x05
     ea8:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
     eac:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
     eb0:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
     eb4:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
     eb8:	89 83       	std	Y+1, r24	; 0x01
     eba:	9a 83       	std	Y+2, r25	; 0x02
     ebc:	ab 83       	std	Y+3, r26	; 0x03
     ebe:	bc 83       	std	Y+4, r27	; 0x04
     ec0:	80 91 28 41 	lds	r24, 0x4128	; 0x804128 <g_display_active>
     ec4:	88 23       	and	r24, r24
     ec6:	09 f4       	brne	.+2      	; 0xeca <main+0x164>
     ec8:	87 c0       	rjmp	.+270    	; 0xfd8 <main+0x272>
     eca:	8e 81       	ldd	r24, Y+6	; 0x06
     ecc:	88 23       	and	r24, r24
     ece:	59 f0       	breq	.+22     	; 0xee6 <main+0x180>
     ed0:	1e 82       	std	Y+6, r1	; 0x06
     ed2:	89 e4       	ldi	r24, 0x49	; 73
     ed4:	91 e4       	ldi	r25, 0x41	; 65
     ed6:	0e 94 bf 16 	call	0x2d7e	; 0x2d7e <_ZN7Display3clsEv>
     eda:	19 82       	std	Y+1, r1	; 0x01
     edc:	1a 82       	std	Y+2, r1	; 0x02
     ede:	1b 82       	std	Y+3, r1	; 0x03
     ee0:	1c 82       	std	Y+4, r1	; 0x04
     ee2:	8f ef       	ldi	r24, 0xFF	; 255
     ee4:	8d 83       	std	Y+5, r24	; 0x05
     ee6:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
     eea:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
     eee:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
     ef2:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
     ef6:	61 e0       	ldi	r22, 0x01	; 1
     ef8:	29 81       	ldd	r18, Y+1	; 0x01
     efa:	3a 81       	ldd	r19, Y+2	; 0x02
     efc:	4b 81       	ldd	r20, Y+3	; 0x03
     efe:	5c 81       	ldd	r21, Y+4	; 0x04
     f00:	28 17       	cp	r18, r24
     f02:	39 07       	cpc	r19, r25
     f04:	4a 07       	cpc	r20, r26
     f06:	5b 07       	cpc	r21, r27
     f08:	09 f4       	brne	.+2      	; 0xf0c <main+0x1a6>
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	66 23       	and	r22, r22
     f0e:	c9 f1       	breq	.+114    	; 0xf82 <main+0x21c>
     f10:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
     f14:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
     f18:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
     f1c:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
     f20:	89 83       	std	Y+1, r24	; 0x01
     f22:	9a 83       	std	Y+2, r25	; 0x02
     f24:	ab 83       	std	Y+3, r26	; 0x03
     f26:	bc 83       	std	Y+4, r27	; 0x04
     f28:	89 81       	ldd	r24, Y+1	; 0x01
     f2a:	9a 81       	ldd	r25, Y+2	; 0x02
     f2c:	ab 81       	ldd	r26, Y+3	; 0x03
     f2e:	bc 81       	ldd	r27, Y+4	; 0x04
     f30:	9e 01       	movw	r18, r28
     f32:	20 5f       	subi	r18, 0xF0	; 240
     f34:	3f 4f       	sbci	r19, 0xFF	; 255
     f36:	ac 01       	movw	r20, r24
     f38:	bd 01       	movw	r22, r26
     f3a:	c9 01       	movw	r24, r18
     f3c:	0e 94 f8 30 	call	0x61f0	; 0x61f0 <_Z15frequencyStringPcm>
     f40:	ce 01       	movw	r24, r28
     f42:	40 96       	adiw	r24, 0x10	; 16
     f44:	29 2f       	mov	r18, r25
     f46:	2f 93       	push	r18
     f48:	8f 93       	push	r24
     f4a:	81 e5       	ldi	r24, 0x51	; 81
     f4c:	90 e4       	ldi	r25, 0x40	; 64
     f4e:	89 2f       	mov	r24, r25
     f50:	8f 93       	push	r24
     f52:	81 e5       	ldi	r24, 0x51	; 81
     f54:	90 e4       	ldi	r25, 0x40	; 64
     f56:	8f 93       	push	r24
     f58:	84 eb       	ldi	r24, 0xB4	; 180
     f5a:	90 e4       	ldi	r25, 0x40	; 64
     f5c:	89 2f       	mov	r24, r25
     f5e:	8f 93       	push	r24
     f60:	84 eb       	ldi	r24, 0xB4	; 180
     f62:	90 e4       	ldi	r25, 0x40	; 64
     f64:	8f 93       	push	r24
     f66:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
     f6a:	0f 90       	pop	r0
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	64 eb       	ldi	r22, 0xB4	; 180
     f78:	70 e4       	ldi	r23, 0x40	; 64
     f7a:	85 e5       	ldi	r24, 0x55	; 85
     f7c:	91 e4       	ldi	r25, 0x41	; 65
     f7e:	0e 94 3d 14 	call	0x287a	; 0x287a <_ZN18CircularStringBuff9putStringEPc>
     f82:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL17g_rf_gain_setting>
     f86:	9d 81       	ldd	r25, Y+5	; 0x05
     f88:	98 17       	cp	r25, r24
     f8a:	31 f1       	breq	.+76     	; 0xfd8 <main+0x272>
     f8c:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL17g_rf_gain_setting>
     f90:	8d 83       	std	Y+5, r24	; 0x05
     f92:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL17g_rf_gain_setting>
     f96:	88 2f       	mov	r24, r24
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	29 2f       	mov	r18, r25
     f9c:	2f 93       	push	r18
     f9e:	8f 93       	push	r24
     fa0:	86 e5       	ldi	r24, 0x56	; 86
     fa2:	90 e4       	ldi	r25, 0x40	; 64
     fa4:	89 2f       	mov	r24, r25
     fa6:	8f 93       	push	r24
     fa8:	86 e5       	ldi	r24, 0x56	; 86
     faa:	90 e4       	ldi	r25, 0x40	; 64
     fac:	8f 93       	push	r24
     fae:	84 eb       	ldi	r24, 0xB4	; 180
     fb0:	90 e4       	ldi	r25, 0x40	; 64
     fb2:	89 2f       	mov	r24, r25
     fb4:	8f 93       	push	r24
     fb6:	84 eb       	ldi	r24, 0xB4	; 180
     fb8:	90 e4       	ldi	r25, 0x40	; 64
     fba:	8f 93       	push	r24
     fbc:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
     fc0:	0f 90       	pop	r0
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	64 eb       	ldi	r22, 0xB4	; 180
     fce:	70 e4       	ldi	r23, 0x40	; 64
     fd0:	85 e5       	ldi	r24, 0x55	; 85
     fd2:	91 e4       	ldi	r25, 0x41	; 65
     fd4:	0e 94 3d 14 	call	0x287a	; 0x287a <_ZN18CircularStringBuff9putStringEPc>
     fd8:	85 e5       	ldi	r24, 0x55	; 85
     fda:	91 e4       	ldi	r25, 0x41	; 65
     fdc:	0e 94 1a 13 	call	0x2634	; 0x2634 <_ZNK18CircularStringBuff4sizeEv>
     fe0:	21 e0       	ldi	r18, 0x01	; 1
     fe2:	89 2b       	or	r24, r25
     fe4:	09 f4       	brne	.+2      	; 0xfe8 <main+0x282>
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	22 23       	and	r18, r18
     fea:	b9 f1       	breq	.+110    	; 0x105a <main+0x2f4>
     fec:	ce 01       	movw	r24, r28
     fee:	4b 96       	adiw	r24, 0x1b	; 27
     ff0:	ac 01       	movw	r20, r24
     ff2:	64 eb       	ldi	r22, 0xB4	; 180
     ff4:	70 e4       	ldi	r23, 0x40	; 64
     ff6:	85 e5       	ldi	r24, 0x55	; 85
     ff8:	91 e4       	ldi	r25, 0x41	; 65
     ffa:	0e 94 a0 14 	call	0x2940	; 0x2940 <_ZN18CircularStringBuff9getStringEPcPj>
     ffe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1000:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1002:	03 97       	sbiw	r24, 0x03	; 3
    1004:	50 f1       	brcs	.+84     	; 0x105a <main+0x2f4>
    1006:	80 91 b4 40 	lds	r24, 0x40B4	; 0x8040b4 <__data_end>
    100a:	8c 87       	std	Y+12, r24	; 0x0c
    100c:	80 91 b5 40 	lds	r24, 0x40B5	; 0x8040b5 <__data_end+0x1>
    1010:	8d 87       	std	Y+13, r24	; 0x0d
    1012:	8c 85       	ldd	r24, Y+12	; 0x0c
    1014:	80 53       	subi	r24, 0x30	; 48
    1016:	8e 87       	std	Y+14, r24	; 0x0e
    1018:	8d 85       	ldd	r24, Y+13	; 0x0d
    101a:	80 53       	subi	r24, 0x30	; 48
    101c:	8f 87       	std	Y+15, r24	; 0x0f
    101e:	4f 85       	ldd	r20, Y+15	; 0x0f
    1020:	6e 85       	ldd	r22, Y+14	; 0x0e
    1022:	89 e4       	ldi	r24, 0x49	; 73
    1024:	91 e4       	ldi	r25, 0x41	; 65
    1026:	0e 94 d1 16 	call	0x2da2	; 0x2da2 <_ZN7Display6locateEhh>
    102a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    102c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    102e:	02 97       	sbiw	r24, 0x02	; 2
    1030:	8b 8f       	std	Y+27, r24	; 0x1b
    1032:	9c 8f       	std	Y+28, r25	; 0x1c
    1034:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1036:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1038:	ac 01       	movw	r20, r24
    103a:	66 eb       	ldi	r22, 0xB6	; 182
    103c:	70 e4       	ldi	r23, 0x40	; 64
    103e:	89 e4       	ldi	r24, 0x49	; 73
    1040:	91 e4       	ldi	r25, 0x41	; 65
    1042:	0e 94 6d 17 	call	0x2eda	; 0x2eda <_ZN7Display10sendBufferEPhj>
    1046:	ce 01       	movw	r24, r28
    1048:	4b 96       	adiw	r24, 0x1b	; 27
    104a:	ac 01       	movw	r20, r24
    104c:	64 eb       	ldi	r22, 0xB4	; 180
    104e:	70 e4       	ldi	r23, 0x40	; 64
    1050:	85 e5       	ldi	r24, 0x55	; 85
    1052:	91 e4       	ldi	r25, 0x41	; 65
    1054:	0e 94 a0 14 	call	0x2940	; 0x2940 <_ZN18CircularStringBuff9getStringEPcPj>
    1058:	d2 cf       	rjmp	.-92     	; 0xffe <main+0x298>
    105a:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <g_handle_counted_leftsense_presses>
    105e:	90 91 3b 41 	lds	r25, 0x413B	; 0x80413b <g_handle_counted_leftsense_presses+0x1>
    1062:	21 e0       	ldi	r18, 0x01	; 1
    1064:	89 2b       	or	r24, r25
    1066:	09 f4       	brne	.+2      	; 0x106a <main+0x304>
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	22 23       	and	r18, r18
    106c:	31 f1       	breq	.+76     	; 0x10ba <main+0x354>
    106e:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <g_handle_counted_leftsense_presses>
    1072:	90 91 3b 41 	lds	r25, 0x413B	; 0x80413b <g_handle_counted_leftsense_presses+0x1>
    1076:	21 e0       	ldi	r18, 0x01	; 1
    1078:	01 97       	sbiw	r24, 0x01	; 1
    107a:	09 f0       	breq	.+2      	; 0x107e <main+0x318>
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	22 23       	and	r18, r18
    1080:	41 f0       	breq	.+16     	; 0x1092 <main+0x32c>
    1082:	41 e0       	ldi	r20, 0x01	; 1
    1084:	64 e0       	ldi	r22, 0x04	; 4
    1086:	70 e0       	ldi	r23, 0x00	; 0
    1088:	84 e5       	ldi	r24, 0x54	; 84
    108a:	91 e4       	ldi	r25, 0x41	; 65
    108c:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <_ZN4leds5blinkE7Blink_tb>
    1090:	10 c0       	rjmp	.+32     	; 0x10b2 <main+0x34c>
    1092:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <g_handle_counted_leftsense_presses>
    1096:	90 91 3b 41 	lds	r25, 0x413B	; 0x80413b <g_handle_counted_leftsense_presses+0x1>
    109a:	21 e0       	ldi	r18, 0x01	; 1
    109c:	02 97       	sbiw	r24, 0x02	; 2
    109e:	09 f0       	breq	.+2      	; 0x10a2 <main+0x33c>
    10a0:	20 e0       	ldi	r18, 0x00	; 0
    10a2:	22 23       	and	r18, r18
    10a4:	31 f0       	breq	.+12     	; 0x10b2 <main+0x34c>
    10a6:	61 e0       	ldi	r22, 0x01	; 1
    10a8:	70 e0       	ldi	r23, 0x00	; 0
    10aa:	84 e5       	ldi	r24, 0x54	; 84
    10ac:	91 e4       	ldi	r25, 0x41	; 65
    10ae:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    10b2:	10 92 3a 41 	sts	0x413A, r1	; 0x80413a <g_handle_counted_leftsense_presses>
    10b6:	10 92 3b 41 	sts	0x413B, r1	; 0x80413b <g_handle_counted_leftsense_presses+0x1>
    10ba:	80 91 34 41 	lds	r24, 0x4134	; 0x804134 <g_leftsense_closed_time>
    10be:	90 91 35 41 	lds	r25, 0x4135	; 0x804135 <g_leftsense_closed_time+0x1>
    10c2:	21 e0       	ldi	r18, 0x01	; 1
    10c4:	88 3e       	cpi	r24, 0xE8	; 232
    10c6:	93 40       	sbci	r25, 0x03	; 3
    10c8:	08 f4       	brcc	.+2      	; 0x10cc <main+0x366>
    10ca:	20 e0       	ldi	r18, 0x00	; 0
    10cc:	22 23       	and	r18, r18
    10ce:	61 f0       	breq	.+24     	; 0x10e8 <main+0x382>
    10d0:	68 e0       	ldi	r22, 0x08	; 8
    10d2:	70 e0       	ldi	r23, 0x00	; 0
    10d4:	84 e5       	ldi	r24, 0x54	; 84
    10d6:	91 e4       	ldi	r25, 0x41	; 65
    10d8:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    10dc:	67 e0       	ldi	r22, 0x07	; 7
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	84 e5       	ldi	r24, 0x54	; 84
    10e2:	91 e4       	ldi	r25, 0x41	; 65
    10e4:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    10e8:	80 91 46 41 	lds	r24, 0x4146	; 0x804146 <g_long_leftsense_press>
    10ec:	88 23       	and	r24, r24
    10ee:	41 f0       	breq	.+16     	; 0x1100 <main+0x39a>
    10f0:	10 92 46 41 	sts	0x4146, r1	; 0x804146 <g_long_leftsense_press>
    10f4:	6c e0       	ldi	r22, 0x0C	; 12
    10f6:	70 e0       	ldi	r23, 0x00	; 0
    10f8:	84 e5       	ldi	r24, 0x54	; 84
    10fa:	91 e4       	ldi	r25, 0x41	; 65
    10fc:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <_ZN4leds4initE7Blink_t>
    1100:	80 91 3c 41 	lds	r24, 0x413C	; 0x80413c <g_handle_counted_rightsense_presses>
    1104:	90 91 3d 41 	lds	r25, 0x413D	; 0x80413d <g_handle_counted_rightsense_presses+0x1>
    1108:	21 e0       	ldi	r18, 0x01	; 1
    110a:	89 2b       	or	r24, r25
    110c:	09 f4       	brne	.+2      	; 0x1110 <main+0x3aa>
    110e:	20 e0       	ldi	r18, 0x00	; 0
    1110:	22 23       	and	r18, r18
    1112:	31 f1       	breq	.+76     	; 0x1160 <main+0x3fa>
    1114:	80 91 3c 41 	lds	r24, 0x413C	; 0x80413c <g_handle_counted_rightsense_presses>
    1118:	90 91 3d 41 	lds	r25, 0x413D	; 0x80413d <g_handle_counted_rightsense_presses+0x1>
    111c:	21 e0       	ldi	r18, 0x01	; 1
    111e:	01 97       	sbiw	r24, 0x01	; 1
    1120:	09 f0       	breq	.+2      	; 0x1124 <main+0x3be>
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	22 23       	and	r18, r18
    1126:	41 f0       	breq	.+16     	; 0x1138 <main+0x3d2>
    1128:	41 e0       	ldi	r20, 0x01	; 1
    112a:	66 e0       	ldi	r22, 0x06	; 6
    112c:	70 e0       	ldi	r23, 0x00	; 0
    112e:	84 e5       	ldi	r24, 0x54	; 84
    1130:	91 e4       	ldi	r25, 0x41	; 65
    1132:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <_ZN4leds5blinkE7Blink_tb>
    1136:	10 c0       	rjmp	.+32     	; 0x1158 <main+0x3f2>
    1138:	80 91 3c 41 	lds	r24, 0x413C	; 0x80413c <g_handle_counted_rightsense_presses>
    113c:	90 91 3d 41 	lds	r25, 0x413D	; 0x80413d <g_handle_counted_rightsense_presses+0x1>
    1140:	21 e0       	ldi	r18, 0x01	; 1
    1142:	02 97       	sbiw	r24, 0x02	; 2
    1144:	09 f0       	breq	.+2      	; 0x1148 <main+0x3e2>
    1146:	20 e0       	ldi	r18, 0x00	; 0
    1148:	22 23       	and	r18, r18
    114a:	31 f0       	breq	.+12     	; 0x1158 <main+0x3f2>
    114c:	62 e0       	ldi	r22, 0x02	; 2
    114e:	70 e0       	ldi	r23, 0x00	; 0
    1150:	84 e5       	ldi	r24, 0x54	; 84
    1152:	91 e4       	ldi	r25, 0x41	; 65
    1154:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1158:	10 92 3c 41 	sts	0x413C, r1	; 0x80413c <g_handle_counted_rightsense_presses>
    115c:	10 92 3d 41 	sts	0x413D, r1	; 0x80413d <g_handle_counted_rightsense_presses+0x1>
    1160:	80 91 36 41 	lds	r24, 0x4136	; 0x804136 <g_rightsense_closed_time>
    1164:	90 91 37 41 	lds	r25, 0x4137	; 0x804137 <g_rightsense_closed_time+0x1>
    1168:	21 e0       	ldi	r18, 0x01	; 1
    116a:	88 3e       	cpi	r24, 0xE8	; 232
    116c:	93 40       	sbci	r25, 0x03	; 3
    116e:	08 f4       	brcc	.+2      	; 0x1172 <main+0x40c>
    1170:	20 e0       	ldi	r18, 0x00	; 0
    1172:	22 23       	and	r18, r18
    1174:	61 f0       	breq	.+24     	; 0x118e <main+0x428>
    1176:	68 e0       	ldi	r22, 0x08	; 8
    1178:	70 e0       	ldi	r23, 0x00	; 0
    117a:	84 e5       	ldi	r24, 0x54	; 84
    117c:	91 e4       	ldi	r25, 0x41	; 65
    117e:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1182:	67 e0       	ldi	r22, 0x07	; 7
    1184:	70 e0       	ldi	r23, 0x00	; 0
    1186:	84 e5       	ldi	r24, 0x54	; 84
    1188:	91 e4       	ldi	r25, 0x41	; 65
    118a:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    118e:	80 91 47 41 	lds	r24, 0x4147	; 0x804147 <g_long_rightsense_press>
    1192:	88 23       	and	r24, r24
    1194:	41 f0       	breq	.+16     	; 0x11a6 <main+0x440>
    1196:	10 92 47 41 	sts	0x4147, r1	; 0x804147 <g_long_rightsense_press>
    119a:	6b e0       	ldi	r22, 0x0B	; 11
    119c:	70 e0       	ldi	r23, 0x00	; 0
    119e:	84 e5       	ldi	r24, 0x54	; 84
    11a0:	91 e4       	ldi	r25, 0x41	; 65
    11a2:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <_ZN4leds4initE7Blink_t>
    11a6:	80 91 3e 41 	lds	r24, 0x413E	; 0x80413e <g_handle_counted_encoder_presses>
    11aa:	90 91 3f 41 	lds	r25, 0x413F	; 0x80413f <g_handle_counted_encoder_presses+0x1>
    11ae:	21 e0       	ldi	r18, 0x01	; 1
    11b0:	89 2b       	or	r24, r25
    11b2:	09 f4       	brne	.+2      	; 0x11b6 <main+0x450>
    11b4:	20 e0       	ldi	r18, 0x00	; 0
    11b6:	22 23       	and	r18, r18
    11b8:	29 f1       	breq	.+74     	; 0x1204 <main+0x49e>
    11ba:	80 91 3e 41 	lds	r24, 0x413E	; 0x80413e <g_handle_counted_encoder_presses>
    11be:	90 91 3f 41 	lds	r25, 0x413F	; 0x80413f <g_handle_counted_encoder_presses+0x1>
    11c2:	21 e0       	ldi	r18, 0x01	; 1
    11c4:	01 97       	sbiw	r24, 0x01	; 1
    11c6:	09 f0       	breq	.+2      	; 0x11ca <main+0x464>
    11c8:	20 e0       	ldi	r18, 0x00	; 0
    11ca:	22 23       	and	r18, r18
    11cc:	39 f0       	breq	.+14     	; 0x11dc <main+0x476>
    11ce:	69 e0       	ldi	r22, 0x09	; 9
    11d0:	70 e0       	ldi	r23, 0x00	; 0
    11d2:	84 e5       	ldi	r24, 0x54	; 84
    11d4:	91 e4       	ldi	r25, 0x41	; 65
    11d6:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    11da:	10 c0       	rjmp	.+32     	; 0x11fc <main+0x496>
    11dc:	80 91 3e 41 	lds	r24, 0x413E	; 0x80413e <g_handle_counted_encoder_presses>
    11e0:	90 91 3f 41 	lds	r25, 0x413F	; 0x80413f <g_handle_counted_encoder_presses+0x1>
    11e4:	21 e0       	ldi	r18, 0x01	; 1
    11e6:	02 97       	sbiw	r24, 0x02	; 2
    11e8:	09 f0       	breq	.+2      	; 0x11ec <main+0x486>
    11ea:	20 e0       	ldi	r18, 0x00	; 0
    11ec:	22 23       	and	r18, r18
    11ee:	31 f0       	breq	.+12     	; 0x11fc <main+0x496>
    11f0:	6a e0       	ldi	r22, 0x0A	; 10
    11f2:	70 e0       	ldi	r23, 0x00	; 0
    11f4:	84 e5       	ldi	r24, 0x54	; 84
    11f6:	91 e4       	ldi	r25, 0x41	; 65
    11f8:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    11fc:	10 92 3e 41 	sts	0x413E, r1	; 0x80413e <g_handle_counted_encoder_presses>
    1200:	10 92 3f 41 	sts	0x413F, r1	; 0x80413f <g_handle_counted_encoder_presses+0x1>
    1204:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <g_encoder_closed_time>
    1208:	90 91 39 41 	lds	r25, 0x4139	; 0x804139 <g_encoder_closed_time+0x1>
    120c:	21 e0       	ldi	r18, 0x01	; 1
    120e:	88 3e       	cpi	r24, 0xE8	; 232
    1210:	93 40       	sbci	r25, 0x03	; 3
    1212:	08 f4       	brcc	.+2      	; 0x1216 <main+0x4b0>
    1214:	20 e0       	ldi	r18, 0x00	; 0
    1216:	22 23       	and	r18, r18
    1218:	61 f0       	breq	.+24     	; 0x1232 <main+0x4cc>
    121a:	68 e0       	ldi	r22, 0x08	; 8
    121c:	70 e0       	ldi	r23, 0x00	; 0
    121e:	84 e5       	ldi	r24, 0x54	; 84
    1220:	91 e4       	ldi	r25, 0x41	; 65
    1222:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1226:	67 e0       	ldi	r22, 0x07	; 7
    1228:	70 e0       	ldi	r23, 0x00	; 0
    122a:	84 e5       	ldi	r24, 0x54	; 84
    122c:	91 e4       	ldi	r25, 0x41	; 65
    122e:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1232:	80 91 48 41 	lds	r24, 0x4148	; 0x804148 <g_long_encoder_press>
    1236:	88 23       	and	r24, r24
    1238:	71 f0       	breq	.+28     	; 0x1256 <main+0x4f0>
    123a:	10 92 48 41 	sts	0x4148, r1	; 0x804148 <g_long_encoder_press>
    123e:	68 e0       	ldi	r22, 0x08	; 8
    1240:	70 e0       	ldi	r23, 0x00	; 0
    1242:	84 e5       	ldi	r24, 0x54	; 84
    1244:	91 e4       	ldi	r25, 0x41	; 65
    1246:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <_ZN4leds4initE7Blink_t>
    124a:	67 e0       	ldi	r22, 0x07	; 7
    124c:	70 e0       	ldi	r23, 0x00	; 0
    124e:	84 e5       	ldi	r24, 0x54	; 84
    1250:	91 e4       	ldi	r25, 0x41	; 65
    1252:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1256:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL17g_last_error_code>
    125a:	90 91 19 41 	lds	r25, 0x4119	; 0x804119 <_ZL17g_last_error_code+0x1>
    125e:	21 e0       	ldi	r18, 0x01	; 1
    1260:	89 2b       	or	r24, r25
    1262:	09 f4       	brne	.+2      	; 0x1266 <main+0x500>
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	22 23       	and	r18, r18
    1268:	09 f1       	breq	.+66     	; 0x12ac <main+0x546>
    126a:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL17g_last_error_code>
    126e:	90 91 19 41 	lds	r25, 0x4119	; 0x804119 <_ZL17g_last_error_code+0x1>
    1272:	29 2f       	mov	r18, r25
    1274:	2f 93       	push	r18
    1276:	8f 93       	push	r24
    1278:	82 e6       	ldi	r24, 0x62	; 98
    127a:	90 e4       	ldi	r25, 0x40	; 64
    127c:	89 2f       	mov	r24, r25
    127e:	8f 93       	push	r24
    1280:	82 e6       	ldi	r24, 0x62	; 98
    1282:	90 e4       	ldi	r25, 0x40	; 64
    1284:	8f 93       	push	r24
    1286:	84 eb       	ldi	r24, 0xB4	; 180
    1288:	90 e4       	ldi	r25, 0x40	; 64
    128a:	89 2f       	mov	r24, r25
    128c:	8f 93       	push	r24
    128e:	84 eb       	ldi	r24, 0xB4	; 180
    1290:	90 e4       	ldi	r25, 0x40	; 64
    1292:	8f 93       	push	r24
    1294:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
    1298:	0f 90       	pop	r0
    129a:	0f 90       	pop	r0
    129c:	0f 90       	pop	r0
    129e:	0f 90       	pop	r0
    12a0:	0f 90       	pop	r0
    12a2:	0f 90       	pop	r0
    12a4:	10 92 18 41 	sts	0x4118, r1	; 0x804118 <_ZL17g_last_error_code>
    12a8:	10 92 19 41 	sts	0x4119, r1	; 0x804119 <_ZL17g_last_error_code+0x1>
    12ac:	80 91 1a 41 	lds	r24, 0x411A	; 0x80411a <_ZL18g_last_status_code>
    12b0:	90 91 1b 41 	lds	r25, 0x411B	; 0x80411b <_ZL18g_last_status_code+0x1>
    12b4:	21 e0       	ldi	r18, 0x01	; 1
    12b6:	89 2b       	or	r24, r25
    12b8:	09 f4       	brne	.+2      	; 0x12bc <main+0x556>
    12ba:	20 e0       	ldi	r18, 0x00	; 0
    12bc:	22 23       	and	r18, r18
    12be:	09 f1       	breq	.+66     	; 0x1302 <main+0x59c>
    12c0:	80 91 1a 41 	lds	r24, 0x411A	; 0x80411a <_ZL18g_last_status_code>
    12c4:	90 91 1b 41 	lds	r25, 0x411B	; 0x80411b <_ZL18g_last_status_code+0x1>
    12c8:	29 2f       	mov	r18, r25
    12ca:	2f 93       	push	r18
    12cc:	8f 93       	push	r24
    12ce:	82 e6       	ldi	r24, 0x62	; 98
    12d0:	90 e4       	ldi	r25, 0x40	; 64
    12d2:	89 2f       	mov	r24, r25
    12d4:	8f 93       	push	r24
    12d6:	82 e6       	ldi	r24, 0x62	; 98
    12d8:	90 e4       	ldi	r25, 0x40	; 64
    12da:	8f 93       	push	r24
    12dc:	84 eb       	ldi	r24, 0xB4	; 180
    12de:	90 e4       	ldi	r25, 0x40	; 64
    12e0:	89 2f       	mov	r24, r25
    12e2:	8f 93       	push	r24
    12e4:	84 eb       	ldi	r24, 0xB4	; 180
    12e6:	90 e4       	ldi	r25, 0x40	; 64
    12e8:	8f 93       	push	r24
    12ea:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
    12ee:	0f 90       	pop	r0
    12f0:	0f 90       	pop	r0
    12f2:	0f 90       	pop	r0
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	0f 90       	pop	r0
    12fa:	10 92 1a 41 	sts	0x411A, r1	; 0x80411a <_ZL18g_last_status_code>
    12fe:	10 92 1b 41 	sts	0x411B, r1	; 0x80411b <_ZL18g_last_status_code+0x1>
    1302:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL14g_rotary_count>
    1306:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
    130a:	21 e0       	ldi	r18, 0x01	; 1
    130c:	89 2b       	or	r24, r25
    130e:	09 f4       	brne	.+2      	; 0x1312 <main+0x5ac>
    1310:	20 e0       	ldi	r18, 0x00	; 0
    1312:	22 23       	and	r18, r18
    1314:	09 f4       	brne	.+2      	; 0x1318 <main+0x5b2>
    1316:	63 c0       	rjmp	.+198    	; 0x13de <main+0x678>
    1318:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL17g_rf_gain_setting>
    131c:	8f 83       	std	Y+7, r24	; 0x07
    131e:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL14g_rotary_count>
    1322:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
    1326:	89 2f       	mov	r24, r25
    1328:	88 1f       	adc	r24, r24
    132a:	88 27       	eor	r24, r24
    132c:	88 1f       	adc	r24, r24
    132e:	88 23       	and	r24, r24
    1330:	11 f1       	breq	.+68     	; 0x1376 <main+0x610>
    1332:	65 e0       	ldi	r22, 0x05	; 5
    1334:	70 e0       	ldi	r23, 0x00	; 0
    1336:	84 e5       	ldi	r24, 0x54	; 84
    1338:	91 e4       	ldi	r25, 0x41	; 65
    133a:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    133e:	67 e0       	ldi	r22, 0x07	; 7
    1340:	70 e0       	ldi	r23, 0x00	; 0
    1342:	84 e5       	ldi	r24, 0x54	; 84
    1344:	91 e4       	ldi	r25, 0x41	; 65
    1346:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    134a:	80 91 22 41 	lds	r24, 0x4122	; 0x804122 <_ZL22g_rotary_shaft_pressed>
    134e:	88 23       	and	r24, r24
    1350:	21 f0       	breq	.+8      	; 0x135a <main+0x5f4>
    1352:	8f 81       	ldd	r24, Y+7	; 0x07
    1354:	8f 5f       	subi	r24, 0xFF	; 255
    1356:	8f 83       	std	Y+7, r24	; 0x07
    1358:	04 c0       	rjmp	.+8      	; 0x1362 <main+0x5fc>
    135a:	81 e0       	ldi	r24, 0x01	; 1
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <si5351_set_quad_frequency>
    1362:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL14g_rotary_count>
    1366:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
    136a:	01 96       	adiw	r24, 0x01	; 1
    136c:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL14g_rotary_count>
    1370:	90 93 1f 41 	sts	0x411F, r25	; 0x80411f <_ZL14g_rotary_count+0x1>
    1374:	21 c0       	rjmp	.+66     	; 0x13b8 <main+0x652>
    1376:	63 e0       	ldi	r22, 0x03	; 3
    1378:	70 e0       	ldi	r23, 0x00	; 0
    137a:	84 e5       	ldi	r24, 0x54	; 84
    137c:	91 e4       	ldi	r25, 0x41	; 65
    137e:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    1382:	68 e0       	ldi	r22, 0x08	; 8
    1384:	70 e0       	ldi	r23, 0x00	; 0
    1386:	84 e5       	ldi	r24, 0x54	; 84
    1388:	91 e4       	ldi	r25, 0x41	; 65
    138a:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    138e:	80 91 22 41 	lds	r24, 0x4122	; 0x804122 <_ZL22g_rotary_shaft_pressed>
    1392:	88 23       	and	r24, r24
    1394:	21 f0       	breq	.+8      	; 0x139e <main+0x638>
    1396:	8f 81       	ldd	r24, Y+7	; 0x07
    1398:	81 50       	subi	r24, 0x01	; 1
    139a:	8f 83       	std	Y+7, r24	; 0x07
    139c:	04 c0       	rjmp	.+8      	; 0x13a6 <main+0x640>
    139e:	8f ef       	ldi	r24, 0xFF	; 255
    13a0:	9f ef       	ldi	r25, 0xFF	; 255
    13a2:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <si5351_set_quad_frequency>
    13a6:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL14g_rotary_count>
    13aa:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL14g_rotary_count+0x1>
    13ae:	01 97       	sbiw	r24, 0x01	; 1
    13b0:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL14g_rotary_count>
    13b4:	90 93 1f 41 	sts	0x411F, r25	; 0x80411f <_ZL14g_rotary_count+0x1>
    13b8:	80 e0       	ldi	r24, 0x00	; 0
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	0e 94 b3 28 	call	0x5166	; 0x5166 <si5351_get_frequency>
    13c0:	dc 01       	movw	r26, r24
    13c2:	cb 01       	movw	r24, r22
    13c4:	80 93 2b 40 	sts	0x402B, r24	; 0x80402b <g_rx_frequency>
    13c8:	90 93 2c 40 	sts	0x402C, r25	; 0x80402c <g_rx_frequency+0x1>
    13cc:	a0 93 2d 40 	sts	0x402D, r26	; 0x80402d <g_rx_frequency+0x2>
    13d0:	b0 93 2e 40 	sts	0x402E, r27	; 0x80402e <g_rx_frequency+0x3>
    13d4:	8f 81       	ldd	r24, Y+7	; 0x07
    13d6:	0e 94 e3 2d 	call	0x5bc6	; 0x5bc6 <setPWM>
    13da:	80 93 06 40 	sts	0x4006, r24	; 0x804006 <_ZL17g_rf_gain_setting>
    13de:	80 91 29 41 	lds	r24, 0x4129	; 0x804129 <_ZL17g_go_to_sleep_now>
    13e2:	88 23       	and	r24, r24
    13e4:	09 f4       	brne	.+2      	; 0x13e8 <main+0x682>
    13e6:	6c cd       	rjmp	.-1320   	; 0xec0 <main+0x15a>
    13e8:	84 e5       	ldi	r24, 0x54	; 84
    13ea:	91 e4       	ldi	r25, 0x41	; 65
    13ec:	0e 94 0c 1e 	call	0x3c18	; 0x3c18 <_ZN4leds10deactivateEv>
    13f0:	0e 94 9b 06 	call	0xd36	; 0xd36 <_Z11powerDown5Vv>
    13f4:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <system_sleep_settings>
    13f8:	82 e0       	ldi	r24, 0x02	; 2
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <SLPCTRL_set_sleep_mode>
    1400:	81 e0       	ldi	r24, 0x01	; 1
    1402:	80 93 2a 41 	sts	0x412A, r24	; 0x80412a <_ZL10g_sleeping>
    1406:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZL12g_awakenedBy>
    140a:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZL12g_awakenedBy+0x1>
    140e:	80 91 29 41 	lds	r24, 0x4129	; 0x804129 <_ZL17g_go_to_sleep_now>
    1412:	88 23       	and	r24, r24
    1414:	09 f1       	breq	.+66     	; 0x1458 <main+0x6f2>
    1416:	80 e5       	ldi	r24, 0x50	; 80
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	fc 01       	movw	r30, r24
    141c:	80 81       	ld	r24, Z
    141e:	89 7f       	andi	r24, 0xF9	; 249
    1420:	28 2f       	mov	r18, r24
    1422:	22 60       	ori	r18, 0x02	; 2
    1424:	80 e5       	ldi	r24, 0x50	; 80
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	fc 01       	movw	r30, r24
    142a:	20 83       	st	Z, r18
    142c:	f8 94       	cli
    142e:	80 e5       	ldi	r24, 0x50	; 80
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	fc 01       	movw	r30, r24
    1434:	20 81       	ld	r18, Z
    1436:	80 e5       	ldi	r24, 0x50	; 80
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	21 60       	ori	r18, 0x01	; 1
    143c:	fc 01       	movw	r30, r24
    143e:	20 83       	st	Z, r18
    1440:	78 94       	sei
    1442:	88 95       	sleep
    1444:	80 e5       	ldi	r24, 0x50	; 80
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	fc 01       	movw	r30, r24
    144a:	20 81       	ld	r18, Z
    144c:	80 e5       	ldi	r24, 0x50	; 80
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	2e 7f       	andi	r18, 0xFE	; 254
    1452:	fc 01       	movw	r30, r24
    1454:	20 83       	st	Z, r18
    1456:	db cf       	rjmp	.-74     	; 0x140e <main+0x6a8>
    1458:	10 92 2a 41 	sts	0x412A, r1	; 0x80412a <_ZL10g_sleeping>
    145c:	0e 94 df 00 	call	0x1be	; 0x1be <atmel_start_init>
    1460:	0e 94 a7 06 	call	0xd4e	; 0xd4e <_Z9powerUp5Vv>
    1464:	0e 94 50 30 	call	0x60a0	; 0x60a0 <_Z13init_receiverv>
    1468:	80 91 07 40 	lds	r24, 0x4007	; 0x804007 <_ZL12g_awakenedBy>
    146c:	90 91 08 40 	lds	r25, 0x4008	; 0x804008 <_ZL12g_awakenedBy+0x1>
    1470:	8d ee       	ldi	r24, 0xED	; 237
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	80 93 1a 41 	sts	0x411A, r24	; 0x80411a <_ZL18g_last_status_code>
    1478:	90 93 1b 41 	sts	0x411B, r25	; 0x80411b <_ZL18g_last_status_code+0x1>
    147c:	21 cd       	rjmp	.-1470   	; 0xec0 <main+0x15a>

0000147e <_Z41__static_initialization_and_destruction_0ii>:
    147e:	cf 93       	push	r28
    1480:	df 93       	push	r29
    1482:	00 d0       	rcall	.+0      	; 0x1484 <_Z41__static_initialization_and_destruction_0ii+0x6>
    1484:	00 d0       	rcall	.+0      	; 0x1486 <_Z41__static_initialization_and_destruction_0ii+0x8>
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
    148a:	89 83       	std	Y+1, r24	; 0x01
    148c:	9a 83       	std	Y+2, r25	; 0x02
    148e:	6b 83       	std	Y+3, r22	; 0x03
    1490:	7c 83       	std	Y+4, r23	; 0x04
    1492:	89 81       	ldd	r24, Y+1	; 0x01
    1494:	9a 81       	ldd	r25, Y+2	; 0x02
    1496:	01 97       	sbiw	r24, 0x01	; 1
    1498:	b1 f4       	brne	.+44     	; 0x14c6 <_Z41__static_initialization_and_destruction_0ii+0x48>
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	9c 81       	ldd	r25, Y+4	; 0x04
    149e:	01 96       	adiw	r24, 0x01	; 1
    14a0:	91 f4       	brne	.+36     	; 0x14c6 <_Z41__static_initialization_and_destruction_0ii+0x48>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

Display display = Display();
    14a2:	89 e4       	ldi	r24, 0x49	; 73
    14a4:	91 e4       	ldi	r25, 0x41	; 65
    14a6:	0e 94 97 15 	call	0x2b2e	; 0x2b2e <_ZN7DisplayC1Ev>
leds LEDS = leds();
    14aa:	84 e5       	ldi	r24, 0x54	; 84
    14ac:	91 e4       	ldi	r25, 0x41	; 65
    14ae:	0e 94 4c 1c 	call	0x3898	; 0x3898 <_ZN4ledsC1Ev>
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
    14b2:	64 e6       	ldi	r22, 0x64	; 100
    14b4:	70 e0       	ldi	r23, 0x00	; 0
    14b6:	85 e5       	ldi	r24, 0x55	; 85
    14b8:	91 e4       	ldi	r25, 0x41	; 65
    14ba:	0e 94 7e 12 	call	0x24fc	; 0x24fc <_ZN18CircularStringBuffC1Ej>

EepromManager g_ee_mgr;
    14be:	8f e5       	ldi	r24, 0x5F	; 95
    14c0:	91 e4       	ldi	r25, 0x41	; 65
    14c2:	0e 94 0e 19 	call	0x321c	; 0x321c <_ZN13EepromManagerC1Ev>
    14c6:	89 81       	ldd	r24, Y+1	; 0x01
    14c8:	9a 81       	ldd	r25, Y+2	; 0x02
    14ca:	89 2b       	or	r24, r25
    14cc:	81 f4       	brne	.+32     	; 0x14ee <_Z41__static_initialization_and_destruction_0ii+0x70>
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	9c 81       	ldd	r25, Y+4	; 0x04
    14d2:	01 96       	adiw	r24, 0x01	; 1
    14d4:	61 f4       	brne	.+24     	; 0x14ee <_Z41__static_initialization_and_destruction_0ii+0x70>
    14d6:	8f e5       	ldi	r24, 0x5F	; 95
    14d8:	91 e4       	ldi	r25, 0x41	; 65
    14da:	0e 94 1b 19 	call	0x3236	; 0x3236 <_ZN13EepromManagerD1Ev>

Enunciation_t g_enunciator = LED_ONLY;

Display display = Display();
leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
    14de:	85 e5       	ldi	r24, 0x55	; 85
    14e0:	91 e4       	ldi	r25, 0x41	; 65
    14e2:	0e 94 b2 12 	call	0x2564	; 0x2564 <_ZN18CircularStringBuffD1Ev>
volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

Display display = Display();
leds LEDS = leds();
    14e6:	84 e5       	ldi	r24, 0x54	; 84
    14e8:	91 e4       	ldi	r25, 0x41	; 65
    14ea:	0e 94 59 1c 	call	0x38b2	; 0x38b2 <_ZN4ledsD1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
    14ee:	00 00       	nop
    14f0:	24 96       	adiw	r28, 0x04	; 4
    14f2:	cd bf       	out	0x3d, r28	; 61
    14f4:	de bf       	out	0x3e, r29	; 62
    14f6:	df 91       	pop	r29
    14f8:	cf 91       	pop	r28
    14fa:	08 95       	ret

000014fc <_GLOBAL__sub_I_g_seconds_transition>:
    14fc:	cf 93       	push	r28
    14fe:	df 93       	push	r29
    1500:	cd b7       	in	r28, 0x3d	; 61
    1502:	de b7       	in	r29, 0x3e	; 62
    1504:	6f ef       	ldi	r22, 0xFF	; 255
    1506:	7f ef       	ldi	r23, 0xFF	; 255
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	0e 94 3f 0a 	call	0x147e	; 0x147e <_Z41__static_initialization_and_destruction_0ii>
    1510:	df 91       	pop	r29
    1512:	cf 91       	pop	r28
    1514:	08 95       	ret

00001516 <_GLOBAL__sub_D_g_seconds_transition>:
    1516:	cf 93       	push	r28
    1518:	df 93       	push	r29
    151a:	cd b7       	in	r28, 0x3d	; 61
    151c:	de b7       	in	r29, 0x3e	; 62
    151e:	6f ef       	ldi	r22, 0xFF	; 255
    1520:	7f ef       	ldi	r23, 0xFF	; 255
    1522:	80 e0       	ldi	r24, 0x00	; 0
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	0e 94 3f 0a 	call	0x147e	; 0x147e <_Z41__static_initialization_and_destruction_0ii>
    152a:	df 91       	pop	r29
    152c:	cf 91       	pop	r28
    152e:	08 95       	ret

00001530 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>:
	}
	
	ADC0.MUXPOS = holdMux; /* Restore ADC registers */
	
	return(temperature_in_C);
}
    1530:	cf 93       	push	r28
    1532:	df 93       	push	r29
    1534:	00 d0       	rcall	.+0      	; 0x1536 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x6>
    1536:	cd b7       	in	r28, 0x3d	; 61
    1538:	de b7       	in	r29, 0x3e	; 62
    153a:	89 83       	std	Y+1, r24	; 0x01
    153c:	9a 83       	std	Y+2, r25	; 0x02
    153e:	89 81       	ldd	r24, Y+1	; 0x01
    1540:	9a 81       	ldd	r25, Y+2	; 0x02
    1542:	09 2e       	mov	r0, r25
    1544:	00 0c       	add	r0, r0
    1546:	aa 0b       	sbc	r26, r26
    1548:	bb 0b       	sbc	r27, r27
    154a:	89 30       	cpi	r24, 0x09	; 9
    154c:	91 05       	cpc	r25, r1
    154e:	a1 05       	cpc	r26, r1
    1550:	b1 05       	cpc	r27, r1
    1552:	08 f0       	brcs	.+2      	; 0x1556 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x26>
    1554:	85 c0       	rjmp	.+266    	; 0x1660 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x130>
    1556:	80 55       	subi	r24, 0x50	; 80
    1558:	95 4f       	sbci	r25, 0xF5	; 245
    155a:	fc 01       	movw	r30, r24
    155c:	0c 94 9e 32 	jmp	0x653c	; 0x653c <__tablejump2__>
    1560:	b9 0a       	sbc	r11, r25
    1562:	c7 0a       	sbc	r12, r23
    1564:	d6 0a       	sbc	r13, r22
    1566:	e5 0a       	sbc	r14, r21
    1568:	f4 0a       	sbc	r15, r20
    156a:	03 0b       	sbc	r16, r19
    156c:	30 0b       	sbc	r19, r16
    156e:	12 0b       	sbc	r17, r18
    1570:	21 0b       	sbc	r18, r17
    1572:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    1576:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    157a:	01 97       	sbiw	r24, 0x01	; 1
    157c:	19 f0       	breq	.+6      	; 0x1584 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x54>
    157e:	81 e0       	ldi	r24, 0x01	; 1
    1580:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    1584:	80 e0       	ldi	r24, 0x00	; 0
    1586:	96 e0       	ldi	r25, 0x06	; 6
    1588:	fc 01       	movw	r30, r24
    158a:	10 86       	std	Z+8, r1	; 0x08
    158c:	6c c0       	rjmp	.+216    	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    158e:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    1592:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    1596:	01 97       	sbiw	r24, 0x01	; 1
    1598:	19 f0       	breq	.+6      	; 0x15a0 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x70>
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    15a0:	80 e0       	ldi	r24, 0x00	; 0
    15a2:	96 e0       	ldi	r25, 0x06	; 6
    15a4:	21 e0       	ldi	r18, 0x01	; 1
    15a6:	fc 01       	movw	r30, r24
    15a8:	20 87       	std	Z+8, r18	; 0x08
    15aa:	5d c0       	rjmp	.+186    	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    15ac:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    15b0:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    15b4:	01 97       	sbiw	r24, 0x01	; 1
    15b6:	19 f0       	breq	.+6      	; 0x15be <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x8e>
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    15be:	80 e0       	ldi	r24, 0x00	; 0
    15c0:	96 e0       	ldi	r25, 0x06	; 6
    15c2:	22 e0       	ldi	r18, 0x02	; 2
    15c4:	fc 01       	movw	r30, r24
    15c6:	20 87       	std	Z+8, r18	; 0x08
    15c8:	4e c0       	rjmp	.+156    	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    15ca:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    15ce:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    15d2:	01 97       	sbiw	r24, 0x01	; 1
    15d4:	19 f0       	breq	.+6      	; 0x15dc <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xac>
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    15dc:	80 e0       	ldi	r24, 0x00	; 0
    15de:	96 e0       	ldi	r25, 0x06	; 6
    15e0:	23 e0       	ldi	r18, 0x03	; 3
    15e2:	fc 01       	movw	r30, r24
    15e4:	20 87       	std	Z+8, r18	; 0x08
    15e6:	3f c0       	rjmp	.+126    	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    15e8:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    15ec:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    15f0:	02 97       	sbiw	r24, 0x02	; 2
    15f2:	19 f0       	breq	.+6      	; 0x15fa <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xca>
    15f4:	80 e0       	ldi	r24, 0x00	; 0
    15f6:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    15fa:	80 e0       	ldi	r24, 0x00	; 0
    15fc:	96 e0       	ldi	r25, 0x06	; 6
    15fe:	24 e0       	ldi	r18, 0x04	; 4
    1600:	fc 01       	movw	r30, r24
    1602:	20 87       	std	Z+8, r18	; 0x08
    1604:	30 c0       	rjmp	.+96     	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1606:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    160a:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    160e:	02 97       	sbiw	r24, 0x02	; 2
    1610:	19 f0       	breq	.+6      	; 0x1618 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xe8>
    1612:	80 e0       	ldi	r24, 0x00	; 0
    1614:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    1618:	80 e0       	ldi	r24, 0x00	; 0
    161a:	96 e0       	ldi	r25, 0x06	; 6
    161c:	25 e0       	ldi	r18, 0x05	; 5
    161e:	fc 01       	movw	r30, r24
    1620:	20 87       	std	Z+8, r18	; 0x08
    1622:	21 c0       	rjmp	.+66     	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1624:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    1628:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    162c:	02 97       	sbiw	r24, 0x02	; 2
    162e:	19 f0       	breq	.+6      	; 0x1636 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x106>
    1630:	80 e0       	ldi	r24, 0x00	; 0
    1632:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	96 e0       	ldi	r25, 0x06	; 6
    163a:	27 e0       	ldi	r18, 0x07	; 7
    163c:	fc 01       	movw	r30, r24
    163e:	20 87       	std	Z+8, r18	; 0x08
    1640:	12 c0       	rjmp	.+36     	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1642:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    1646:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    164a:	02 97       	sbiw	r24, 0x02	; 2
    164c:	19 f0       	breq	.+6      	; 0x1654 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x124>
    164e:	80 e0       	ldi	r24, 0x00	; 0
    1650:	0e 94 29 0c 	call	0x1852	; 0x1852 <_ZL16ADC0_SYSTEM_initb>
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	96 e0       	ldi	r25, 0x06	; 6
    1658:	22 e4       	ldi	r18, 0x42	; 66
    165a:	fc 01       	movw	r30, r24
    165c:	20 87       	std	Z+8, r18	; 0x08
    165e:	03 c0       	rjmp	.+6      	; 0x1666 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1660:	0e 94 3b 0c 	call	0x1876	; 0x1876 <_ZL20ADC0_SYSTEM_shutdownv>
    1664:	00 00       	nop
    1666:	00 00       	nop
    1668:	0f 90       	pop	r0
    166a:	0f 90       	pop	r0
    166c:	df 91       	pop	r29
    166e:	cf 91       	pop	r28
    1670:	08 95       	ret

00001672 <_Z20ADC0_startConversionv>:
    1672:	cf 93       	push	r28
    1674:	df 93       	push	r29
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
    167a:	80 91 73 41 	lds	r24, 0x4173	; 0x804173 <_ZL20g_adc_initialization>
    167e:	90 91 74 41 	lds	r25, 0x4174	; 0x804174 <_ZL20g_adc_initialization+0x1>
    1682:	89 2b       	or	r24, r25
    1684:	49 f0       	breq	.+18     	; 0x1698 <_Z20ADC0_startConversionv+0x26>
    1686:	80 e0       	ldi	r24, 0x00	; 0
    1688:	96 e0       	ldi	r25, 0x06	; 6
    168a:	fc 01       	movw	r30, r24
    168c:	14 86       	std	Z+12, r1	; 0x0c
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	96 e0       	ldi	r25, 0x06	; 6
    1692:	21 e0       	ldi	r18, 0x01	; 1
    1694:	fc 01       	movw	r30, r24
    1696:	22 87       	std	Z+10, r18	; 0x0a
    1698:	00 00       	nop
    169a:	df 91       	pop	r29
    169c:	cf 91       	pop	r28
    169e:	08 95       	ret

000016a0 <_Z19ADC0_conversionDonev>:
    16a0:	cf 93       	push	r28
    16a2:	df 93       	push	r29
    16a4:	cd b7       	in	r28, 0x3d	; 61
    16a6:	de b7       	in	r29, 0x3e	; 62
    16a8:	80 e0       	ldi	r24, 0x00	; 0
    16aa:	96 e0       	ldi	r25, 0x06	; 6
    16ac:	fc 01       	movw	r30, r24
    16ae:	85 85       	ldd	r24, Z+13	; 0x0d
    16b0:	88 2f       	mov	r24, r24
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	81 70       	andi	r24, 0x01	; 1
    16b6:	99 27       	eor	r25, r25
    16b8:	21 e0       	ldi	r18, 0x01	; 1
    16ba:	89 2b       	or	r24, r25
    16bc:	09 f4       	brne	.+2      	; 0x16c0 <_Z19ADC0_conversionDonev+0x20>
    16be:	20 e0       	ldi	r18, 0x00	; 0
    16c0:	82 2f       	mov	r24, r18
    16c2:	df 91       	pop	r29
    16c4:	cf 91       	pop	r28
    16c6:	08 95       	ret

000016c8 <_Z9ADC0_readv>:
    16c8:	cf 93       	push	r28
    16ca:	df 93       	push	r29
    16cc:	cd b7       	in	r28, 0x3d	; 61
    16ce:	de b7       	in	r29, 0x3e	; 62
    16d0:	80 e0       	ldi	r24, 0x00	; 0
    16d2:	96 e0       	ldi	r25, 0x06	; 6
    16d4:	fc 01       	movw	r30, r24
    16d6:	80 89       	ldd	r24, Z+16	; 0x10
    16d8:	91 89       	ldd	r25, Z+17	; 0x11
    16da:	df 91       	pop	r29
    16dc:	cf 91       	pop	r28
    16de:	08 95       	ret

000016e0 <_ZL9PORT_initv>:


static void PORT_init(void)
{
    16e0:	cf 93       	push	r28
    16e2:	df 93       	push	r29
    16e4:	cd b7       	in	r28, 0x3d	; 61
    16e6:	de b7       	in	r29, 0x3e	; 62
	/* Disable interrupt and digital input buffer on PD2 */
	PORTD.PIN2CTRL &= ~PORT_ISC_gm;
    16e8:	80 e6       	ldi	r24, 0x60	; 96
    16ea:	94 e0       	ldi	r25, 0x04	; 4
    16ec:	fc 01       	movw	r30, r24
    16ee:	22 89       	ldd	r18, Z+18	; 0x12
    16f0:	80 e6       	ldi	r24, 0x60	; 96
    16f2:	94 e0       	ldi	r25, 0x04	; 4
    16f4:	28 7f       	andi	r18, 0xF8	; 248
    16f6:	fc 01       	movw	r30, r24
    16f8:	22 8b       	std	Z+18, r18	; 0x12
	PORTD.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    16fa:	80 e6       	ldi	r24, 0x60	; 96
    16fc:	94 e0       	ldi	r25, 0x04	; 4
    16fe:	fc 01       	movw	r30, r24
    1700:	22 89       	ldd	r18, Z+18	; 0x12
    1702:	80 e6       	ldi	r24, 0x60	; 96
    1704:	94 e0       	ldi	r25, 0x04	; 4
    1706:	24 60       	ori	r18, 0x04	; 4
    1708:	fc 01       	movw	r30, r24
    170a:	22 8b       	std	Z+18, r18	; 0x12
	/* Disable interrupt and digital input buffer on PD3 */
	PORTD.PIN3CTRL &= ~PORT_ISC_gm;
    170c:	80 e6       	ldi	r24, 0x60	; 96
    170e:	94 e0       	ldi	r25, 0x04	; 4
    1710:	fc 01       	movw	r30, r24
    1712:	23 89       	ldd	r18, Z+19	; 0x13
    1714:	80 e6       	ldi	r24, 0x60	; 96
    1716:	94 e0       	ldi	r25, 0x04	; 4
    1718:	28 7f       	andi	r18, 0xF8	; 248
    171a:	fc 01       	movw	r30, r24
    171c:	23 8b       	std	Z+19, r18	; 0x13
	PORTD.PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    171e:	80 e6       	ldi	r24, 0x60	; 96
    1720:	94 e0       	ldi	r25, 0x04	; 4
    1722:	fc 01       	movw	r30, r24
    1724:	23 89       	ldd	r18, Z+19	; 0x13
    1726:	80 e6       	ldi	r24, 0x60	; 96
    1728:	94 e0       	ldi	r25, 0x04	; 4
    172a:	24 60       	ori	r18, 0x04	; 4
    172c:	fc 01       	movw	r30, r24
    172e:	23 8b       	std	Z+19, r18	; 0x13
	/* Disable interrupt and digital input buffer on PD4 */
	PORTD.PIN4CTRL &= ~PORT_ISC_gm;
    1730:	80 e6       	ldi	r24, 0x60	; 96
    1732:	94 e0       	ldi	r25, 0x04	; 4
    1734:	fc 01       	movw	r30, r24
    1736:	24 89       	ldd	r18, Z+20	; 0x14
    1738:	80 e6       	ldi	r24, 0x60	; 96
    173a:	94 e0       	ldi	r25, 0x04	; 4
    173c:	28 7f       	andi	r18, 0xF8	; 248
    173e:	fc 01       	movw	r30, r24
    1740:	24 8b       	std	Z+20, r18	; 0x14
	PORTD.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    1742:	80 e6       	ldi	r24, 0x60	; 96
    1744:	94 e0       	ldi	r25, 0x04	; 4
    1746:	fc 01       	movw	r30, r24
    1748:	24 89       	ldd	r18, Z+20	; 0x14
    174a:	80 e6       	ldi	r24, 0x60	; 96
    174c:	94 e0       	ldi	r25, 0x04	; 4
    174e:	24 60       	ori	r18, 0x04	; 4
    1750:	fc 01       	movw	r30, r24
    1752:	24 8b       	std	Z+20, r18	; 0x14
	/* Disable interrupt and digital input buffer on PD5 */
	PORTD.PIN5CTRL &= ~PORT_ISC_gm;
    1754:	80 e6       	ldi	r24, 0x60	; 96
    1756:	94 e0       	ldi	r25, 0x04	; 4
    1758:	fc 01       	movw	r30, r24
    175a:	25 89       	ldd	r18, Z+21	; 0x15
    175c:	80 e6       	ldi	r24, 0x60	; 96
    175e:	94 e0       	ldi	r25, 0x04	; 4
    1760:	28 7f       	andi	r18, 0xF8	; 248
    1762:	fc 01       	movw	r30, r24
    1764:	25 8b       	std	Z+21, r18	; 0x15
	PORTD.PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    1766:	80 e6       	ldi	r24, 0x60	; 96
    1768:	94 e0       	ldi	r25, 0x04	; 4
    176a:	fc 01       	movw	r30, r24
    176c:	25 89       	ldd	r18, Z+21	; 0x15
    176e:	80 e6       	ldi	r24, 0x60	; 96
    1770:	94 e0       	ldi	r25, 0x04	; 4
    1772:	24 60       	ori	r18, 0x04	; 4
    1774:	fc 01       	movw	r30, r24
    1776:	25 8b       	std	Z+21, r18	; 0x15
	
	/* Disable pull-up resistor */
	PORTD.PIN2CTRL &= ~PORT_PULLUPEN_bm;
    1778:	80 e6       	ldi	r24, 0x60	; 96
    177a:	94 e0       	ldi	r25, 0x04	; 4
    177c:	fc 01       	movw	r30, r24
    177e:	22 89       	ldd	r18, Z+18	; 0x12
    1780:	80 e6       	ldi	r24, 0x60	; 96
    1782:	94 e0       	ldi	r25, 0x04	; 4
    1784:	27 7f       	andi	r18, 0xF7	; 247
    1786:	fc 01       	movw	r30, r24
    1788:	22 8b       	std	Z+18, r18	; 0x12
	PORTD.PIN3CTRL &= ~PORT_PULLUPEN_bm;
    178a:	80 e6       	ldi	r24, 0x60	; 96
    178c:	94 e0       	ldi	r25, 0x04	; 4
    178e:	fc 01       	movw	r30, r24
    1790:	23 89       	ldd	r18, Z+19	; 0x13
    1792:	80 e6       	ldi	r24, 0x60	; 96
    1794:	94 e0       	ldi	r25, 0x04	; 4
    1796:	27 7f       	andi	r18, 0xF7	; 247
    1798:	fc 01       	movw	r30, r24
    179a:	23 8b       	std	Z+19, r18	; 0x13
	PORTD.PIN4CTRL &= ~PORT_PULLUPEN_bm;
    179c:	80 e6       	ldi	r24, 0x60	; 96
    179e:	94 e0       	ldi	r25, 0x04	; 4
    17a0:	fc 01       	movw	r30, r24
    17a2:	24 89       	ldd	r18, Z+20	; 0x14
    17a4:	80 e6       	ldi	r24, 0x60	; 96
    17a6:	94 e0       	ldi	r25, 0x04	; 4
    17a8:	27 7f       	andi	r18, 0xF7	; 247
    17aa:	fc 01       	movw	r30, r24
    17ac:	24 8b       	std	Z+20, r18	; 0x14
	PORTD.PIN5CTRL &= ~PORT_PULLUPEN_bm;
    17ae:	80 e6       	ldi	r24, 0x60	; 96
    17b0:	94 e0       	ldi	r25, 0x04	; 4
    17b2:	fc 01       	movw	r30, r24
    17b4:	25 89       	ldd	r18, Z+21	; 0x15
    17b6:	80 e6       	ldi	r24, 0x60	; 96
    17b8:	94 e0       	ldi	r25, 0x04	; 4
    17ba:	27 7f       	andi	r18, 0xF7	; 247
    17bc:	fc 01       	movw	r30, r24
    17be:	25 8b       	std	Z+21, r18	; 0x15
}
    17c0:	00 00       	nop
    17c2:	df 91       	pop	r29
    17c4:	cf 91       	pop	r28
    17c6:	08 95       	ret

000017c8 <_ZL10VREF0_initv>:

static void VREF0_init(void)
{
    17c8:	cf 93       	push	r28
    17ca:	df 93       	push	r29
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
	VREF.ADC0REF = VREF_REFSEL_2V048_gc;  /* Internal 2.048V reference */
    17d0:	80 ea       	ldi	r24, 0xA0	; 160
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	21 e0       	ldi	r18, 0x01	; 1
    17d6:	fc 01       	movw	r30, r24
    17d8:	20 83       	st	Z, r18
}
    17da:	00 00       	nop
    17dc:	df 91       	pop	r29
    17de:	cf 91       	pop	r28
    17e0:	08 95       	ret

000017e2 <_ZL9ADC0_initb>:

static void ADC0_init(bool freerun)
{
    17e2:	cf 93       	push	r28
    17e4:	df 93       	push	r29
    17e6:	1f 92       	push	r1
    17e8:	cd b7       	in	r28, 0x3d	; 61
    17ea:	de b7       	in	r29, 0x3e	; 62
    17ec:	89 83       	std	Y+1, r24	; 0x01
	ADC0.CTRLC = ADC_PRESC_DIV64_gc;   /* CLK_PER divided by 4 => 24096 sps */
    17ee:	80 e0       	ldi	r24, 0x00	; 0
    17f0:	96 e0       	ldi	r25, 0x06	; 6
    17f2:	2a e0       	ldi	r18, 0x0A	; 10
    17f4:	fc 01       	movw	r30, r24
    17f6:	22 83       	std	Z+2, r18	; 0x02
	
	if(freerun)
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	88 23       	and	r24, r24
    17fc:	b1 f0       	breq	.+44     	; 0x182a <_ZL9ADC0_initb+0x48>
	{
		ADC0.CTRLA = ADC_ENABLE_bm /* ADC Enable: enabled */
    17fe:	80 e0       	ldi	r24, 0x00	; 0
    1800:	96 e0       	ldi	r25, 0x06	; 6
    1802:	23 e0       	ldi	r18, 0x03	; 3
    1804:	fc 01       	movw	r30, r24
    1806:	20 83       	st	Z, r18
		| ADC_RESSEL_12BIT_gc      /* 12-bit mode */
		| ADC_FREERUN_bm;          /* Enable Free-Run mode */
		
		ADC0.INTCTRL = 0x01; /* Enable interrupt */
    1808:	80 e0       	ldi	r24, 0x00	; 0
    180a:	96 e0       	ldi	r25, 0x06	; 6
    180c:	21 e0       	ldi	r18, 0x01	; 1
    180e:	fc 01       	movw	r30, r24
    1810:	24 87       	std	Z+12, r18	; 0x0c
		
		ADC0.COMMAND = ADC_STCONV_bm; /* Start conversion */
    1812:	80 e0       	ldi	r24, 0x00	; 0
    1814:	96 e0       	ldi	r25, 0x06	; 6
    1816:	21 e0       	ldi	r18, 0x01	; 1
    1818:	fc 01       	movw	r30, r24
    181a:	22 87       	std	Z+10, r18	; 0x0a
		g_adc_initialization = ADC_FREE_RUN_INITIALIZED;
    181c:	81 e0       	ldi	r24, 0x01	; 1
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	80 93 73 41 	sts	0x4173, r24	; 0x804173 <_ZL20g_adc_initialization>
    1824:	90 93 74 41 	sts	0x4174, r25	; 0x804174 <_ZL20g_adc_initialization+0x1>
	{
		ADC0.CTRLA = ADC_ENABLE_bm;  /* ADC Enable: enabled; 12-bit mode is default */
		ADC0.INTCTRL = 0x00; /* Disable interrupt */
		g_adc_initialization = ADC_SINGLE_CONVERSION_INITIALIZED;
	}
}
    1828:	0f c0       	rjmp	.+30     	; 0x1848 <_ZL9ADC0_initb+0x66>
		ADC0.COMMAND = ADC_STCONV_bm; /* Start conversion */
		g_adc_initialization = ADC_FREE_RUN_INITIALIZED;
	}
	else
	{
		ADC0.CTRLA = ADC_ENABLE_bm;  /* ADC Enable: enabled; 12-bit mode is default */
    182a:	80 e0       	ldi	r24, 0x00	; 0
    182c:	96 e0       	ldi	r25, 0x06	; 6
    182e:	21 e0       	ldi	r18, 0x01	; 1
    1830:	fc 01       	movw	r30, r24
    1832:	20 83       	st	Z, r18
		ADC0.INTCTRL = 0x00; /* Disable interrupt */
    1834:	80 e0       	ldi	r24, 0x00	; 0
    1836:	96 e0       	ldi	r25, 0x06	; 6
    1838:	fc 01       	movw	r30, r24
    183a:	14 86       	std	Z+12, r1	; 0x0c
		g_adc_initialization = ADC_SINGLE_CONVERSION_INITIALIZED;
    183c:	82 e0       	ldi	r24, 0x02	; 2
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	80 93 73 41 	sts	0x4173, r24	; 0x804173 <_ZL20g_adc_initialization>
    1844:	90 93 74 41 	sts	0x4174, r25	; 0x804174 <_ZL20g_adc_initialization+0x1>
	}
}
    1848:	00 00       	nop
    184a:	0f 90       	pop	r0
    184c:	df 91       	pop	r29
    184e:	cf 91       	pop	r28
    1850:	08 95       	ret

00001852 <_ZL16ADC0_SYSTEM_initb>:

static void ADC0_SYSTEM_init(bool freerun)
{
    1852:	cf 93       	push	r28
    1854:	df 93       	push	r29
    1856:	1f 92       	push	r1
    1858:	cd b7       	in	r28, 0x3d	; 61
    185a:	de b7       	in	r29, 0x3e	; 62
    185c:	89 83       	std	Y+1, r24	; 0x01
	PORT_init();
    185e:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <_ZL9PORT_initv>
	VREF0_init();
    1862:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <_ZL10VREF0_initv>
	ADC0_init(freerun);
    1866:	89 81       	ldd	r24, Y+1	; 0x01
    1868:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <_ZL9ADC0_initb>
}
    186c:	00 00       	nop
    186e:	0f 90       	pop	r0
    1870:	df 91       	pop	r29
    1872:	cf 91       	pop	r28
    1874:	08 95       	ret

00001876 <_ZL20ADC0_SYSTEM_shutdownv>:

static void ADC0_SYSTEM_shutdown(void)
{
    1876:	cf 93       	push	r28
    1878:	df 93       	push	r29
    187a:	cd b7       	in	r28, 0x3d	; 61
    187c:	de b7       	in	r29, 0x3e	; 62
	ADC0.INTCTRL = 0x00; /* Disable interrupt */
    187e:	80 e0       	ldi	r24, 0x00	; 0
    1880:	96 e0       	ldi	r25, 0x06	; 6
    1882:	fc 01       	movw	r30, r24
    1884:	14 86       	std	Z+12, r1	; 0x0c
	ADC0.CTRLA = ADC_RESSEL_12BIT_gc; /* Turn off ADC leaving 12-bit resolution set */
    1886:	80 e0       	ldi	r24, 0x00	; 0
    1888:	96 e0       	ldi	r25, 0x06	; 6
    188a:	fc 01       	movw	r30, r24
    188c:	10 82       	st	Z, r1
	g_adc_initialization = ADC_NOT_INITIALIZED;
    188e:	10 92 73 41 	sts	0x4173, r1	; 0x804173 <_ZL20g_adc_initialization>
    1892:	10 92 74 41 	sts	0x4174, r1	; 0x804174 <_ZL20g_adc_initialization+0x1>
}
    1896:	00 00       	nop
    1898:	df 91       	pop	r29
    189a:	cf 91       	pop	r28
    189c:	08 95       	ret

0000189e <__vector_24>:

ISR(ADC0_RESRDY_vect)
{
    189e:	1f 92       	push	r1
    18a0:	0f 92       	push	r0
    18a2:	0f b6       	in	r0, 0x3f	; 63
    18a4:	0f 92       	push	r0
    18a6:	11 24       	eor	r1, r1
    18a8:	0b b6       	in	r0, 0x3b	; 59
    18aa:	0f 92       	push	r0
    18ac:	2f 93       	push	r18
    18ae:	3f 93       	push	r19
    18b0:	4f 93       	push	r20
    18b2:	5f 93       	push	r21
    18b4:	6f 93       	push	r22
    18b6:	7f 93       	push	r23
    18b8:	8f 93       	push	r24
    18ba:	9f 93       	push	r25
    18bc:	af 93       	push	r26
    18be:	bf 93       	push	r27
    18c0:	ef 93       	push	r30
    18c2:	ff 93       	push	r31
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	00 d0       	rcall	.+0      	; 0x18ca <__vector_24+0x2c>
    18ca:	cd b7       	in	r28, 0x3d	; 61
    18cc:	de b7       	in	r29, 0x3e	; 62
	/* Clear the interrupt flag by reading the result */
	int val = ADC0_read();
    18ce:	0e 94 64 0b 	call	0x16c8	; 0x16c8 <_Z9ADC0_readv>
    18d2:	89 83       	std	Y+1, r24	; 0x01
    18d4:	9a 83       	std	Y+2, r25	; 0x02
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
    18d6:	89 81       	ldd	r24, Y+1	; 0x01
    18d8:	9a 81       	ldd	r25, Y+2	; 0x02
    18da:	bc 01       	movw	r22, r24
    18dc:	82 e7       	ldi	r24, 0x72	; 114
    18de:	91 e4       	ldi	r25, 0x41	; 65
    18e0:	0e 94 e6 19 	call	0x33cc	; 0x33cc <_ZN8Goertzel9DataPointEi>
    18e4:	88 23       	and	r24, r24
    18e6:	21 f0       	breq	.+8      	; 0x18f0 <__vector_24+0x52>
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
    18e8:	80 e0       	ldi	r24, 0x00	; 0
    18ea:	96 e0       	ldi	r25, 0x06	; 6
    18ec:	fc 01       	movw	r30, r24
    18ee:	14 86       	std	Z+12, r1	; 0x0c
	}
    18f0:	00 00       	nop
    18f2:	0f 90       	pop	r0
    18f4:	0f 90       	pop	r0
    18f6:	df 91       	pop	r29
    18f8:	cf 91       	pop	r28
    18fa:	ff 91       	pop	r31
    18fc:	ef 91       	pop	r30
    18fe:	bf 91       	pop	r27
    1900:	af 91       	pop	r26
    1902:	9f 91       	pop	r25
    1904:	8f 91       	pop	r24
    1906:	7f 91       	pop	r23
    1908:	6f 91       	pop	r22
    190a:	5f 91       	pop	r21
    190c:	4f 91       	pop	r20
    190e:	3f 91       	pop	r19
    1910:	2f 91       	pop	r18
    1912:	0f 90       	pop	r0
    1914:	0b be       	out	0x3b, r0	; 59
    1916:	0f 90       	pop	r0
    1918:	0f be       	out	0x3f, r0	; 63
    191a:	0f 90       	pop	r0
    191c:	1f 90       	pop	r1
    191e:	18 95       	reti

00001920 <_Z41__static_initialization_and_destruction_0ii>:
    1920:	0f 93       	push	r16
    1922:	1f 93       	push	r17
    1924:	cf 93       	push	r28
    1926:	df 93       	push	r29
    1928:	00 d0       	rcall	.+0      	; 0x192a <_Z41__static_initialization_and_destruction_0ii+0xa>
    192a:	00 d0       	rcall	.+0      	; 0x192c <_Z41__static_initialization_and_destruction_0ii+0xc>
    192c:	cd b7       	in	r28, 0x3d	; 61
    192e:	de b7       	in	r29, 0x3e	; 62
    1930:	89 83       	std	Y+1, r24	; 0x01
    1932:	9a 83       	std	Y+2, r25	; 0x02
    1934:	6b 83       	std	Y+3, r22	; 0x03
    1936:	7c 83       	std	Y+4, r23	; 0x04
    1938:	89 81       	ldd	r24, Y+1	; 0x01
    193a:	9a 81       	ldd	r25, Y+2	; 0x02
    193c:	01 97       	sbiw	r24, 0x01	; 1
    193e:	81 f4       	brne	.+32     	; 0x1960 <_Z41__static_initialization_and_destruction_0ii+0x40>
    1940:	8b 81       	ldd	r24, Y+3	; 0x03
    1942:	9c 81       	ldd	r25, Y+4	; 0x04
    1944:	01 96       	adiw	r24, 0x01	; 1
    1946:	61 f4       	brne	.+24     	; 0x1960 <_Z41__static_initialization_and_destruction_0ii+0x40>
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
    1948:	00 e0       	ldi	r16, 0x00	; 0
    194a:	10 e4       	ldi	r17, 0x40	; 64
    194c:	2c eb       	ldi	r18, 0xBC	; 188
    194e:	36 e4       	ldi	r19, 0x46	; 70
    1950:	40 e0       	ldi	r20, 0x00	; 0
    1952:	50 e0       	ldi	r21, 0x00	; 0
    1954:	69 e4       	ldi	r22, 0x49	; 73
    1956:	73 e4       	ldi	r23, 0x43	; 67
    1958:	82 e7       	ldi	r24, 0x72	; 114
    195a:	91 e4       	ldi	r25, 0x41	; 65
    195c:	0e 94 3b 19 	call	0x3276	; 0x3276 <_ZN8GoertzelC1Eff>
    1960:	89 81       	ldd	r24, Y+1	; 0x01
    1962:	9a 81       	ldd	r25, Y+2	; 0x02
    1964:	89 2b       	or	r24, r25
    1966:	41 f4       	brne	.+16     	; 0x1978 <_Z41__static_initialization_and_destruction_0ii+0x58>
    1968:	8b 81       	ldd	r24, Y+3	; 0x03
    196a:	9c 81       	ldd	r25, Y+4	; 0x04
    196c:	01 96       	adiw	r24, 0x01	; 1
    196e:	21 f4       	brne	.+8      	; 0x1978 <_Z41__static_initialization_and_destruction_0ii+0x58>
    1970:	82 e7       	ldi	r24, 0x72	; 114
    1972:	91 e4       	ldi	r25, 0x41	; 65
    1974:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <_ZN8GoertzelD1Ev>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
    1978:	00 00       	nop
    197a:	24 96       	adiw	r28, 0x04	; 4
    197c:	cd bf       	out	0x3d, r28	; 61
    197e:	de bf       	out	0x3e, r29	; 62
    1980:	df 91       	pop	r29
    1982:	cf 91       	pop	r28
    1984:	1f 91       	pop	r17
    1986:	0f 91       	pop	r16
    1988:	08 95       	ret

0000198a <_GLOBAL__sub_I_g_adcVal>:
    198a:	cf 93       	push	r28
    198c:	df 93       	push	r29
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
    1992:	6f ef       	ldi	r22, 0xFF	; 255
    1994:	7f ef       	ldi	r23, 0xFF	; 255
    1996:	81 e0       	ldi	r24, 0x01	; 1
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	0e 94 90 0c 	call	0x1920	; 0x1920 <_Z41__static_initialization_and_destruction_0ii>
    199e:	df 91       	pop	r29
    19a0:	cf 91       	pop	r28
    19a2:	08 95       	ret

000019a4 <_GLOBAL__sub_D_g_adcVal>:
    19a4:	cf 93       	push	r28
    19a6:	df 93       	push	r29
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
    19ac:	6f ef       	ldi	r22, 0xFF	; 255
    19ae:	7f ef       	ldi	r23, 0xFF	; 255
    19b0:	80 e0       	ldi	r24, 0x00	; 0
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	0e 94 90 0c 	call	0x1920	; 0x1920 <_Z41__static_initialization_and_destruction_0ii>
    19b8:	df 91       	pop	r29
    19ba:	cf 91       	pop	r28
    19bc:	08 95       	ret

000019be <PORTA_set_pin_pull_mode>:
}

uint8_t portFdebouncedVals(void)
{
	return portFdebounced;
}
    19be:	cf 93       	push	r28
    19c0:	df 93       	push	r29
    19c2:	cd b7       	in	r28, 0x3d	; 61
    19c4:	de b7       	in	r29, 0x3e	; 62
    19c6:	25 97       	sbiw	r28, 0x05	; 5
    19c8:	cd bf       	out	0x3d, r28	; 61
    19ca:	de bf       	out	0x3e, r29	; 62
    19cc:	8b 83       	std	Y+3, r24	; 0x03
    19ce:	6c 83       	std	Y+4, r22	; 0x04
    19d0:	7d 83       	std	Y+5, r23	; 0x05
    19d2:	8b 81       	ldd	r24, Y+3	; 0x03
    19d4:	88 2f       	mov	r24, r24
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	80 5f       	subi	r24, 0xF0	; 240
    19da:	9b 4f       	sbci	r25, 0xFB	; 251
    19dc:	89 83       	std	Y+1, r24	; 0x01
    19de:	9a 83       	std	Y+2, r25	; 0x02
    19e0:	8c 81       	ldd	r24, Y+4	; 0x04
    19e2:	9d 81       	ldd	r25, Y+5	; 0x05
    19e4:	01 97       	sbiw	r24, 0x01	; 1
    19e6:	59 f4       	brne	.+22     	; 0x19fe <PORTA_set_pin_pull_mode+0x40>
    19e8:	89 81       	ldd	r24, Y+1	; 0x01
    19ea:	9a 81       	ldd	r25, Y+2	; 0x02
    19ec:	fc 01       	movw	r30, r24
    19ee:	80 81       	ld	r24, Z
    19f0:	28 2f       	mov	r18, r24
    19f2:	28 60       	ori	r18, 0x08	; 8
    19f4:	89 81       	ldd	r24, Y+1	; 0x01
    19f6:	9a 81       	ldd	r25, Y+2	; 0x02
    19f8:	fc 01       	movw	r30, r24
    19fa:	20 83       	st	Z, r18
    19fc:	0e c0       	rjmp	.+28     	; 0x1a1a <PORTA_set_pin_pull_mode+0x5c>
    19fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1a00:	9d 81       	ldd	r25, Y+5	; 0x05
    1a02:	89 2b       	or	r24, r25
    1a04:	51 f4       	brne	.+20     	; 0x1a1a <PORTA_set_pin_pull_mode+0x5c>
    1a06:	89 81       	ldd	r24, Y+1	; 0x01
    1a08:	9a 81       	ldd	r25, Y+2	; 0x02
    1a0a:	fc 01       	movw	r30, r24
    1a0c:	80 81       	ld	r24, Z
    1a0e:	28 2f       	mov	r18, r24
    1a10:	27 7f       	andi	r18, 0xF7	; 247
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	9a 81       	ldd	r25, Y+2	; 0x02
    1a16:	fc 01       	movw	r30, r24
    1a18:	20 83       	st	Z, r18
    1a1a:	00 00       	nop
    1a1c:	25 96       	adiw	r28, 0x05	; 5
    1a1e:	cd bf       	out	0x3d, r28	; 61
    1a20:	de bf       	out	0x3e, r29	; 62
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	08 95       	ret

00001a28 <PORTA_set_pin_dir>:
    1a28:	cf 93       	push	r28
    1a2a:	df 93       	push	r29
    1a2c:	00 d0       	rcall	.+0      	; 0x1a2e <PORTA_set_pin_dir+0x6>
    1a2e:	1f 92       	push	r1
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	89 83       	std	Y+1, r24	; 0x01
    1a36:	6a 83       	std	Y+2, r22	; 0x02
    1a38:	7b 83       	std	Y+3, r23	; 0x03
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a3e:	81 30       	cpi	r24, 0x01	; 1
    1a40:	91 05       	cpc	r25, r1
    1a42:	e9 f0       	breq	.+58     	; 0x1a7e <PORTA_set_pin_dir+0x56>
    1a44:	82 30       	cpi	r24, 0x02	; 2
    1a46:	91 05       	cpc	r25, r1
    1a48:	81 f1       	breq	.+96     	; 0x1aaa <PORTA_set_pin_dir+0x82>
    1a4a:	89 2b       	or	r24, r25
    1a4c:	09 f0       	breq	.+2      	; 0x1a50 <PORTA_set_pin_dir+0x28>
    1a4e:	3d c0       	rjmp	.+122    	; 0x1aca <PORTA_set_pin_dir+0xa2>
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	fc 01       	movw	r30, r24
    1a56:	80 81       	ld	r24, Z
    1a58:	48 2f       	mov	r20, r24
    1a5a:	89 81       	ldd	r24, Y+1	; 0x01
    1a5c:	28 2f       	mov	r18, r24
    1a5e:	30 e0       	ldi	r19, 0x00	; 0
    1a60:	81 e0       	ldi	r24, 0x01	; 1
    1a62:	90 e0       	ldi	r25, 0x00	; 0
    1a64:	02 c0       	rjmp	.+4      	; 0x1a6a <PORTA_set_pin_dir+0x42>
    1a66:	88 0f       	add	r24, r24
    1a68:	99 1f       	adc	r25, r25
    1a6a:	2a 95       	dec	r18
    1a6c:	e2 f7       	brpl	.-8      	; 0x1a66 <PORTA_set_pin_dir+0x3e>
    1a6e:	80 95       	com	r24
    1a70:	24 2f       	mov	r18, r20
    1a72:	28 23       	and	r18, r24
    1a74:	80 e0       	ldi	r24, 0x00	; 0
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	fc 01       	movw	r30, r24
    1a7a:	20 83       	st	Z, r18
    1a7c:	26 c0       	rjmp	.+76     	; 0x1aca <PORTA_set_pin_dir+0xa2>
    1a7e:	80 e0       	ldi	r24, 0x00	; 0
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	fc 01       	movw	r30, r24
    1a84:	80 81       	ld	r24, Z
    1a86:	48 2f       	mov	r20, r24
    1a88:	89 81       	ldd	r24, Y+1	; 0x01
    1a8a:	28 2f       	mov	r18, r24
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	02 c0       	rjmp	.+4      	; 0x1a98 <PORTA_set_pin_dir+0x70>
    1a94:	88 0f       	add	r24, r24
    1a96:	99 1f       	adc	r25, r25
    1a98:	2a 95       	dec	r18
    1a9a:	e2 f7       	brpl	.-8      	; 0x1a94 <PORTA_set_pin_dir+0x6c>
    1a9c:	24 2f       	mov	r18, r20
    1a9e:	28 2b       	or	r18, r24
    1aa0:	80 e0       	ldi	r24, 0x00	; 0
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	fc 01       	movw	r30, r24
    1aa6:	20 83       	st	Z, r18
    1aa8:	10 c0       	rjmp	.+32     	; 0x1aca <PORTA_set_pin_dir+0xa2>
    1aaa:	89 81       	ldd	r24, Y+1	; 0x01
    1aac:	88 2f       	mov	r24, r24
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	80 5f       	subi	r24, 0xF0	; 240
    1ab2:	9b 4f       	sbci	r25, 0xFB	; 251
    1ab4:	fc 01       	movw	r30, r24
    1ab6:	20 81       	ld	r18, Z
    1ab8:	89 81       	ldd	r24, Y+1	; 0x01
    1aba:	88 2f       	mov	r24, r24
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	80 5f       	subi	r24, 0xF0	; 240
    1ac0:	9b 4f       	sbci	r25, 0xFB	; 251
    1ac2:	28 60       	ori	r18, 0x08	; 8
    1ac4:	fc 01       	movw	r30, r24
    1ac6:	20 83       	st	Z, r18
    1ac8:	00 00       	nop
    1aca:	00 00       	nop
    1acc:	23 96       	adiw	r28, 0x03	; 3
    1ace:	cd bf       	out	0x3d, r28	; 61
    1ad0:	de bf       	out	0x3e, r29	; 62
    1ad2:	df 91       	pop	r29
    1ad4:	cf 91       	pop	r28
    1ad6:	08 95       	ret

00001ad8 <PORTA_set_pin_level>:
    1ad8:	cf 93       	push	r28
    1ada:	df 93       	push	r29
    1adc:	00 d0       	rcall	.+0      	; 0x1ade <PORTA_set_pin_level+0x6>
    1ade:	cd b7       	in	r28, 0x3d	; 61
    1ae0:	de b7       	in	r29, 0x3e	; 62
    1ae2:	89 83       	std	Y+1, r24	; 0x01
    1ae4:	6a 83       	std	Y+2, r22	; 0x02
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	88 23       	and	r24, r24
    1aea:	b1 f0       	breq	.+44     	; 0x1b18 <PORTA_set_pin_level+0x40>
    1aec:	80 e0       	ldi	r24, 0x00	; 0
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	fc 01       	movw	r30, r24
    1af2:	81 81       	ldd	r24, Z+1	; 0x01
    1af4:	48 2f       	mov	r20, r24
    1af6:	89 81       	ldd	r24, Y+1	; 0x01
    1af8:	28 2f       	mov	r18, r24
    1afa:	30 e0       	ldi	r19, 0x00	; 0
    1afc:	81 e0       	ldi	r24, 0x01	; 1
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	02 c0       	rjmp	.+4      	; 0x1b06 <PORTA_set_pin_level+0x2e>
    1b02:	88 0f       	add	r24, r24
    1b04:	99 1f       	adc	r25, r25
    1b06:	2a 95       	dec	r18
    1b08:	e2 f7       	brpl	.-8      	; 0x1b02 <PORTA_set_pin_level+0x2a>
    1b0a:	24 2f       	mov	r18, r20
    1b0c:	28 2b       	or	r18, r24
    1b0e:	80 e0       	ldi	r24, 0x00	; 0
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	fc 01       	movw	r30, r24
    1b14:	21 83       	std	Z+1, r18	; 0x01
    1b16:	16 c0       	rjmp	.+44     	; 0x1b44 <PORTA_set_pin_level+0x6c>
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	fc 01       	movw	r30, r24
    1b1e:	81 81       	ldd	r24, Z+1	; 0x01
    1b20:	48 2f       	mov	r20, r24
    1b22:	89 81       	ldd	r24, Y+1	; 0x01
    1b24:	28 2f       	mov	r18, r24
    1b26:	30 e0       	ldi	r19, 0x00	; 0
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	02 c0       	rjmp	.+4      	; 0x1b32 <PORTA_set_pin_level+0x5a>
    1b2e:	88 0f       	add	r24, r24
    1b30:	99 1f       	adc	r25, r25
    1b32:	2a 95       	dec	r18
    1b34:	e2 f7       	brpl	.-8      	; 0x1b2e <PORTA_set_pin_level+0x56>
    1b36:	80 95       	com	r24
    1b38:	24 2f       	mov	r18, r20
    1b3a:	28 23       	and	r18, r24
    1b3c:	80 e0       	ldi	r24, 0x00	; 0
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	fc 01       	movw	r30, r24
    1b42:	21 83       	std	Z+1, r18	; 0x01
    1b44:	00 00       	nop
    1b46:	0f 90       	pop	r0
    1b48:	0f 90       	pop	r0
    1b4a:	df 91       	pop	r29
    1b4c:	cf 91       	pop	r28
    1b4e:	08 95       	ret

00001b50 <PORTA_get_port_level>:
    1b50:	cf 93       	push	r28
    1b52:	df 93       	push	r29
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	80 e0       	ldi	r24, 0x00	; 0
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	fc 01       	movw	r30, r24
    1b5e:	82 81       	ldd	r24, Z+2	; 0x02
    1b60:	df 91       	pop	r29
    1b62:	cf 91       	pop	r28
    1b64:	08 95       	ret

00001b66 <PORTB_set_pin_dir>:
    1b66:	cf 93       	push	r28
    1b68:	df 93       	push	r29
    1b6a:	00 d0       	rcall	.+0      	; 0x1b6c <PORTB_set_pin_dir+0x6>
    1b6c:	1f 92       	push	r1
    1b6e:	cd b7       	in	r28, 0x3d	; 61
    1b70:	de b7       	in	r29, 0x3e	; 62
    1b72:	89 83       	std	Y+1, r24	; 0x01
    1b74:	6a 83       	std	Y+2, r22	; 0x02
    1b76:	7b 83       	std	Y+3, r23	; 0x03
    1b78:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	91 05       	cpc	r25, r1
    1b80:	e9 f0       	breq	.+58     	; 0x1bbc <PORTB_set_pin_dir+0x56>
    1b82:	82 30       	cpi	r24, 0x02	; 2
    1b84:	91 05       	cpc	r25, r1
    1b86:	81 f1       	breq	.+96     	; 0x1be8 <PORTB_set_pin_dir+0x82>
    1b88:	89 2b       	or	r24, r25
    1b8a:	09 f0       	breq	.+2      	; 0x1b8e <PORTB_set_pin_dir+0x28>
    1b8c:	3d c0       	rjmp	.+122    	; 0x1c08 <PORTB_set_pin_dir+0xa2>
    1b8e:	84 e0       	ldi	r24, 0x04	; 4
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	fc 01       	movw	r30, r24
    1b94:	80 81       	ld	r24, Z
    1b96:	48 2f       	mov	r20, r24
    1b98:	89 81       	ldd	r24, Y+1	; 0x01
    1b9a:	28 2f       	mov	r18, r24
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	81 e0       	ldi	r24, 0x01	; 1
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	02 c0       	rjmp	.+4      	; 0x1ba8 <PORTB_set_pin_dir+0x42>
    1ba4:	88 0f       	add	r24, r24
    1ba6:	99 1f       	adc	r25, r25
    1ba8:	2a 95       	dec	r18
    1baa:	e2 f7       	brpl	.-8      	; 0x1ba4 <PORTB_set_pin_dir+0x3e>
    1bac:	80 95       	com	r24
    1bae:	24 2f       	mov	r18, r20
    1bb0:	28 23       	and	r18, r24
    1bb2:	84 e0       	ldi	r24, 0x04	; 4
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	fc 01       	movw	r30, r24
    1bb8:	20 83       	st	Z, r18
    1bba:	26 c0       	rjmp	.+76     	; 0x1c08 <PORTB_set_pin_dir+0xa2>
    1bbc:	84 e0       	ldi	r24, 0x04	; 4
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	80 81       	ld	r24, Z
    1bc4:	48 2f       	mov	r20, r24
    1bc6:	89 81       	ldd	r24, Y+1	; 0x01
    1bc8:	28 2f       	mov	r18, r24
    1bca:	30 e0       	ldi	r19, 0x00	; 0
    1bcc:	81 e0       	ldi	r24, 0x01	; 1
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <PORTB_set_pin_dir+0x70>
    1bd2:	88 0f       	add	r24, r24
    1bd4:	99 1f       	adc	r25, r25
    1bd6:	2a 95       	dec	r18
    1bd8:	e2 f7       	brpl	.-8      	; 0x1bd2 <PORTB_set_pin_dir+0x6c>
    1bda:	24 2f       	mov	r18, r20
    1bdc:	28 2b       	or	r18, r24
    1bde:	84 e0       	ldi	r24, 0x04	; 4
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	fc 01       	movw	r30, r24
    1be4:	20 83       	st	Z, r18
    1be6:	10 c0       	rjmp	.+32     	; 0x1c08 <PORTB_set_pin_dir+0xa2>
    1be8:	89 81       	ldd	r24, Y+1	; 0x01
    1bea:	88 2f       	mov	r24, r24
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	80 5d       	subi	r24, 0xD0	; 208
    1bf0:	9b 4f       	sbci	r25, 0xFB	; 251
    1bf2:	fc 01       	movw	r30, r24
    1bf4:	20 81       	ld	r18, Z
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
    1bf8:	88 2f       	mov	r24, r24
    1bfa:	90 e0       	ldi	r25, 0x00	; 0
    1bfc:	80 5d       	subi	r24, 0xD0	; 208
    1bfe:	9b 4f       	sbci	r25, 0xFB	; 251
    1c00:	28 60       	ori	r18, 0x08	; 8
    1c02:	fc 01       	movw	r30, r24
    1c04:	20 83       	st	Z, r18
    1c06:	00 00       	nop
    1c08:	00 00       	nop
    1c0a:	23 96       	adiw	r28, 0x03	; 3
    1c0c:	cd bf       	out	0x3d, r28	; 61
    1c0e:	de bf       	out	0x3e, r29	; 62
    1c10:	df 91       	pop	r29
    1c12:	cf 91       	pop	r28
    1c14:	08 95       	ret

00001c16 <PORTB_set_pin_level>:
    1c16:	cf 93       	push	r28
    1c18:	df 93       	push	r29
    1c1a:	00 d0       	rcall	.+0      	; 0x1c1c <PORTB_set_pin_level+0x6>
    1c1c:	cd b7       	in	r28, 0x3d	; 61
    1c1e:	de b7       	in	r29, 0x3e	; 62
    1c20:	89 83       	std	Y+1, r24	; 0x01
    1c22:	6a 83       	std	Y+2, r22	; 0x02
    1c24:	8a 81       	ldd	r24, Y+2	; 0x02
    1c26:	88 23       	and	r24, r24
    1c28:	b1 f0       	breq	.+44     	; 0x1c56 <PORTB_set_pin_level+0x40>
    1c2a:	84 e0       	ldi	r24, 0x04	; 4
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	fc 01       	movw	r30, r24
    1c30:	81 81       	ldd	r24, Z+1	; 0x01
    1c32:	48 2f       	mov	r20, r24
    1c34:	89 81       	ldd	r24, Y+1	; 0x01
    1c36:	28 2f       	mov	r18, r24
    1c38:	30 e0       	ldi	r19, 0x00	; 0
    1c3a:	81 e0       	ldi	r24, 0x01	; 1
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	02 c0       	rjmp	.+4      	; 0x1c44 <PORTB_set_pin_level+0x2e>
    1c40:	88 0f       	add	r24, r24
    1c42:	99 1f       	adc	r25, r25
    1c44:	2a 95       	dec	r18
    1c46:	e2 f7       	brpl	.-8      	; 0x1c40 <PORTB_set_pin_level+0x2a>
    1c48:	24 2f       	mov	r18, r20
    1c4a:	28 2b       	or	r18, r24
    1c4c:	84 e0       	ldi	r24, 0x04	; 4
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	fc 01       	movw	r30, r24
    1c52:	21 83       	std	Z+1, r18	; 0x01
    1c54:	16 c0       	rjmp	.+44     	; 0x1c82 <PORTB_set_pin_level+0x6c>
    1c56:	84 e0       	ldi	r24, 0x04	; 4
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	fc 01       	movw	r30, r24
    1c5c:	81 81       	ldd	r24, Z+1	; 0x01
    1c5e:	48 2f       	mov	r20, r24
    1c60:	89 81       	ldd	r24, Y+1	; 0x01
    1c62:	28 2f       	mov	r18, r24
    1c64:	30 e0       	ldi	r19, 0x00	; 0
    1c66:	81 e0       	ldi	r24, 0x01	; 1
    1c68:	90 e0       	ldi	r25, 0x00	; 0
    1c6a:	02 c0       	rjmp	.+4      	; 0x1c70 <PORTB_set_pin_level+0x5a>
    1c6c:	88 0f       	add	r24, r24
    1c6e:	99 1f       	adc	r25, r25
    1c70:	2a 95       	dec	r18
    1c72:	e2 f7       	brpl	.-8      	; 0x1c6c <PORTB_set_pin_level+0x56>
    1c74:	80 95       	com	r24
    1c76:	24 2f       	mov	r18, r20
    1c78:	28 23       	and	r18, r24
    1c7a:	84 e0       	ldi	r24, 0x04	; 4
    1c7c:	90 e0       	ldi	r25, 0x00	; 0
    1c7e:	fc 01       	movw	r30, r24
    1c80:	21 83       	std	Z+1, r18	; 0x01
    1c82:	00 00       	nop
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	df 91       	pop	r29
    1c8a:	cf 91       	pop	r28
    1c8c:	08 95       	ret

00001c8e <PORTC_set_pin_pull_mode>:
    1c8e:	cf 93       	push	r28
    1c90:	df 93       	push	r29
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    1c96:	25 97       	sbiw	r28, 0x05	; 5
    1c98:	cd bf       	out	0x3d, r28	; 61
    1c9a:	de bf       	out	0x3e, r29	; 62
    1c9c:	8b 83       	std	Y+3, r24	; 0x03
    1c9e:	6c 83       	std	Y+4, r22	; 0x04
    1ca0:	7d 83       	std	Y+5, r23	; 0x05
    1ca2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca4:	88 2f       	mov	r24, r24
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	80 5b       	subi	r24, 0xB0	; 176
    1caa:	9b 4f       	sbci	r25, 0xFB	; 251
    1cac:	89 83       	std	Y+1, r24	; 0x01
    1cae:	9a 83       	std	Y+2, r25	; 0x02
    1cb0:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb2:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb4:	01 97       	sbiw	r24, 0x01	; 1
    1cb6:	59 f4       	brne	.+22     	; 0x1cce <PORTC_set_pin_pull_mode+0x40>
    1cb8:	89 81       	ldd	r24, Y+1	; 0x01
    1cba:	9a 81       	ldd	r25, Y+2	; 0x02
    1cbc:	fc 01       	movw	r30, r24
    1cbe:	80 81       	ld	r24, Z
    1cc0:	28 2f       	mov	r18, r24
    1cc2:	28 60       	ori	r18, 0x08	; 8
    1cc4:	89 81       	ldd	r24, Y+1	; 0x01
    1cc6:	9a 81       	ldd	r25, Y+2	; 0x02
    1cc8:	fc 01       	movw	r30, r24
    1cca:	20 83       	st	Z, r18
    1ccc:	0e c0       	rjmp	.+28     	; 0x1cea <PORTC_set_pin_pull_mode+0x5c>
    1cce:	8c 81       	ldd	r24, Y+4	; 0x04
    1cd0:	9d 81       	ldd	r25, Y+5	; 0x05
    1cd2:	89 2b       	or	r24, r25
    1cd4:	51 f4       	brne	.+20     	; 0x1cea <PORTC_set_pin_pull_mode+0x5c>
    1cd6:	89 81       	ldd	r24, Y+1	; 0x01
    1cd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1cda:	fc 01       	movw	r30, r24
    1cdc:	80 81       	ld	r24, Z
    1cde:	28 2f       	mov	r18, r24
    1ce0:	27 7f       	andi	r18, 0xF7	; 247
    1ce2:	89 81       	ldd	r24, Y+1	; 0x01
    1ce4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ce6:	fc 01       	movw	r30, r24
    1ce8:	20 83       	st	Z, r18
    1cea:	00 00       	nop
    1cec:	25 96       	adiw	r28, 0x05	; 5
    1cee:	cd bf       	out	0x3d, r28	; 61
    1cf0:	de bf       	out	0x3e, r29	; 62
    1cf2:	df 91       	pop	r29
    1cf4:	cf 91       	pop	r28
    1cf6:	08 95       	ret

00001cf8 <PORTC_set_pin_dir>:
    1cf8:	cf 93       	push	r28
    1cfa:	df 93       	push	r29
    1cfc:	00 d0       	rcall	.+0      	; 0x1cfe <PORTC_set_pin_dir+0x6>
    1cfe:	1f 92       	push	r1
    1d00:	cd b7       	in	r28, 0x3d	; 61
    1d02:	de b7       	in	r29, 0x3e	; 62
    1d04:	89 83       	std	Y+1, r24	; 0x01
    1d06:	6a 83       	std	Y+2, r22	; 0x02
    1d08:	7b 83       	std	Y+3, r23	; 0x03
    1d0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d0c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d0e:	81 30       	cpi	r24, 0x01	; 1
    1d10:	91 05       	cpc	r25, r1
    1d12:	e9 f0       	breq	.+58     	; 0x1d4e <PORTC_set_pin_dir+0x56>
    1d14:	82 30       	cpi	r24, 0x02	; 2
    1d16:	91 05       	cpc	r25, r1
    1d18:	81 f1       	breq	.+96     	; 0x1d7a <PORTC_set_pin_dir+0x82>
    1d1a:	89 2b       	or	r24, r25
    1d1c:	09 f0       	breq	.+2      	; 0x1d20 <PORTC_set_pin_dir+0x28>
    1d1e:	3d c0       	rjmp	.+122    	; 0x1d9a <PORTC_set_pin_dir+0xa2>
    1d20:	88 e0       	ldi	r24, 0x08	; 8
    1d22:	90 e0       	ldi	r25, 0x00	; 0
    1d24:	fc 01       	movw	r30, r24
    1d26:	80 81       	ld	r24, Z
    1d28:	48 2f       	mov	r20, r24
    1d2a:	89 81       	ldd	r24, Y+1	; 0x01
    1d2c:	28 2f       	mov	r18, r24
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	81 e0       	ldi	r24, 0x01	; 1
    1d32:	90 e0       	ldi	r25, 0x00	; 0
    1d34:	02 c0       	rjmp	.+4      	; 0x1d3a <PORTC_set_pin_dir+0x42>
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	2a 95       	dec	r18
    1d3c:	e2 f7       	brpl	.-8      	; 0x1d36 <PORTC_set_pin_dir+0x3e>
    1d3e:	80 95       	com	r24
    1d40:	24 2f       	mov	r18, r20
    1d42:	28 23       	and	r18, r24
    1d44:	88 e0       	ldi	r24, 0x08	; 8
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	fc 01       	movw	r30, r24
    1d4a:	20 83       	st	Z, r18
    1d4c:	26 c0       	rjmp	.+76     	; 0x1d9a <PORTC_set_pin_dir+0xa2>
    1d4e:	88 e0       	ldi	r24, 0x08	; 8
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	fc 01       	movw	r30, r24
    1d54:	80 81       	ld	r24, Z
    1d56:	48 2f       	mov	r20, r24
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	02 c0       	rjmp	.+4      	; 0x1d68 <PORTC_set_pin_dir+0x70>
    1d64:	88 0f       	add	r24, r24
    1d66:	99 1f       	adc	r25, r25
    1d68:	2a 95       	dec	r18
    1d6a:	e2 f7       	brpl	.-8      	; 0x1d64 <PORTC_set_pin_dir+0x6c>
    1d6c:	24 2f       	mov	r18, r20
    1d6e:	28 2b       	or	r18, r24
    1d70:	88 e0       	ldi	r24, 0x08	; 8
    1d72:	90 e0       	ldi	r25, 0x00	; 0
    1d74:	fc 01       	movw	r30, r24
    1d76:	20 83       	st	Z, r18
    1d78:	10 c0       	rjmp	.+32     	; 0x1d9a <PORTC_set_pin_dir+0xa2>
    1d7a:	89 81       	ldd	r24, Y+1	; 0x01
    1d7c:	88 2f       	mov	r24, r24
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	80 5b       	subi	r24, 0xB0	; 176
    1d82:	9b 4f       	sbci	r25, 0xFB	; 251
    1d84:	fc 01       	movw	r30, r24
    1d86:	20 81       	ld	r18, Z
    1d88:	89 81       	ldd	r24, Y+1	; 0x01
    1d8a:	88 2f       	mov	r24, r24
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	80 5b       	subi	r24, 0xB0	; 176
    1d90:	9b 4f       	sbci	r25, 0xFB	; 251
    1d92:	28 60       	ori	r18, 0x08	; 8
    1d94:	fc 01       	movw	r30, r24
    1d96:	20 83       	st	Z, r18
    1d98:	00 00       	nop
    1d9a:	00 00       	nop
    1d9c:	23 96       	adiw	r28, 0x03	; 3
    1d9e:	cd bf       	out	0x3d, r28	; 61
    1da0:	de bf       	out	0x3e, r29	; 62
    1da2:	df 91       	pop	r29
    1da4:	cf 91       	pop	r28
    1da6:	08 95       	ret

00001da8 <PORTC_set_pin_level>:
    1da8:	cf 93       	push	r28
    1daa:	df 93       	push	r29
    1dac:	00 d0       	rcall	.+0      	; 0x1dae <PORTC_set_pin_level+0x6>
    1dae:	cd b7       	in	r28, 0x3d	; 61
    1db0:	de b7       	in	r29, 0x3e	; 62
    1db2:	89 83       	std	Y+1, r24	; 0x01
    1db4:	6a 83       	std	Y+2, r22	; 0x02
    1db6:	8a 81       	ldd	r24, Y+2	; 0x02
    1db8:	88 23       	and	r24, r24
    1dba:	b1 f0       	breq	.+44     	; 0x1de8 <PORTC_set_pin_level+0x40>
    1dbc:	88 e0       	ldi	r24, 0x08	; 8
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	fc 01       	movw	r30, r24
    1dc2:	81 81       	ldd	r24, Z+1	; 0x01
    1dc4:	48 2f       	mov	r20, r24
    1dc6:	89 81       	ldd	r24, Y+1	; 0x01
    1dc8:	28 2f       	mov	r18, r24
    1dca:	30 e0       	ldi	r19, 0x00	; 0
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	02 c0       	rjmp	.+4      	; 0x1dd6 <PORTC_set_pin_level+0x2e>
    1dd2:	88 0f       	add	r24, r24
    1dd4:	99 1f       	adc	r25, r25
    1dd6:	2a 95       	dec	r18
    1dd8:	e2 f7       	brpl	.-8      	; 0x1dd2 <PORTC_set_pin_level+0x2a>
    1dda:	24 2f       	mov	r18, r20
    1ddc:	28 2b       	or	r18, r24
    1dde:	88 e0       	ldi	r24, 0x08	; 8
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	fc 01       	movw	r30, r24
    1de4:	21 83       	std	Z+1, r18	; 0x01
    1de6:	16 c0       	rjmp	.+44     	; 0x1e14 <PORTC_set_pin_level+0x6c>
    1de8:	88 e0       	ldi	r24, 0x08	; 8
    1dea:	90 e0       	ldi	r25, 0x00	; 0
    1dec:	fc 01       	movw	r30, r24
    1dee:	81 81       	ldd	r24, Z+1	; 0x01
    1df0:	48 2f       	mov	r20, r24
    1df2:	89 81       	ldd	r24, Y+1	; 0x01
    1df4:	28 2f       	mov	r18, r24
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	81 e0       	ldi	r24, 0x01	; 1
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	02 c0       	rjmp	.+4      	; 0x1e02 <PORTC_set_pin_level+0x5a>
    1dfe:	88 0f       	add	r24, r24
    1e00:	99 1f       	adc	r25, r25
    1e02:	2a 95       	dec	r18
    1e04:	e2 f7       	brpl	.-8      	; 0x1dfe <PORTC_set_pin_level+0x56>
    1e06:	80 95       	com	r24
    1e08:	24 2f       	mov	r18, r20
    1e0a:	28 23       	and	r18, r24
    1e0c:	88 e0       	ldi	r24, 0x08	; 8
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
    1e10:	fc 01       	movw	r30, r24
    1e12:	21 83       	std	Z+1, r18	; 0x01
    1e14:	00 00       	nop
    1e16:	0f 90       	pop	r0
    1e18:	0f 90       	pop	r0
    1e1a:	df 91       	pop	r29
    1e1c:	cf 91       	pop	r28
    1e1e:	08 95       	ret

00001e20 <PORTE_set_pin_dir>:
    1e20:	cf 93       	push	r28
    1e22:	df 93       	push	r29
    1e24:	00 d0       	rcall	.+0      	; 0x1e26 <PORTE_set_pin_dir+0x6>
    1e26:	1f 92       	push	r1
    1e28:	cd b7       	in	r28, 0x3d	; 61
    1e2a:	de b7       	in	r29, 0x3e	; 62
    1e2c:	89 83       	std	Y+1, r24	; 0x01
    1e2e:	6a 83       	std	Y+2, r22	; 0x02
    1e30:	7b 83       	std	Y+3, r23	; 0x03
    1e32:	8a 81       	ldd	r24, Y+2	; 0x02
    1e34:	9b 81       	ldd	r25, Y+3	; 0x03
    1e36:	81 30       	cpi	r24, 0x01	; 1
    1e38:	91 05       	cpc	r25, r1
    1e3a:	e9 f0       	breq	.+58     	; 0x1e76 <PORTE_set_pin_dir+0x56>
    1e3c:	82 30       	cpi	r24, 0x02	; 2
    1e3e:	91 05       	cpc	r25, r1
    1e40:	81 f1       	breq	.+96     	; 0x1ea2 <PORTE_set_pin_dir+0x82>
    1e42:	89 2b       	or	r24, r25
    1e44:	09 f0       	breq	.+2      	; 0x1e48 <PORTE_set_pin_dir+0x28>
    1e46:	3d c0       	rjmp	.+122    	; 0x1ec2 <PORTE_set_pin_dir+0xa2>
    1e48:	80 e1       	ldi	r24, 0x10	; 16
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	fc 01       	movw	r30, r24
    1e4e:	80 81       	ld	r24, Z
    1e50:	48 2f       	mov	r20, r24
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	28 2f       	mov	r18, r24
    1e56:	30 e0       	ldi	r19, 0x00	; 0
    1e58:	81 e0       	ldi	r24, 0x01	; 1
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	02 c0       	rjmp	.+4      	; 0x1e62 <PORTE_set_pin_dir+0x42>
    1e5e:	88 0f       	add	r24, r24
    1e60:	99 1f       	adc	r25, r25
    1e62:	2a 95       	dec	r18
    1e64:	e2 f7       	brpl	.-8      	; 0x1e5e <PORTE_set_pin_dir+0x3e>
    1e66:	80 95       	com	r24
    1e68:	24 2f       	mov	r18, r20
    1e6a:	28 23       	and	r18, r24
    1e6c:	80 e1       	ldi	r24, 0x10	; 16
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	fc 01       	movw	r30, r24
    1e72:	20 83       	st	Z, r18
    1e74:	26 c0       	rjmp	.+76     	; 0x1ec2 <PORTE_set_pin_dir+0xa2>
    1e76:	80 e1       	ldi	r24, 0x10	; 16
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	80 81       	ld	r24, Z
    1e7e:	48 2f       	mov	r20, r24
    1e80:	89 81       	ldd	r24, Y+1	; 0x01
    1e82:	28 2f       	mov	r18, r24
    1e84:	30 e0       	ldi	r19, 0x00	; 0
    1e86:	81 e0       	ldi	r24, 0x01	; 1
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	02 c0       	rjmp	.+4      	; 0x1e90 <PORTE_set_pin_dir+0x70>
    1e8c:	88 0f       	add	r24, r24
    1e8e:	99 1f       	adc	r25, r25
    1e90:	2a 95       	dec	r18
    1e92:	e2 f7       	brpl	.-8      	; 0x1e8c <PORTE_set_pin_dir+0x6c>
    1e94:	24 2f       	mov	r18, r20
    1e96:	28 2b       	or	r18, r24
    1e98:	80 e1       	ldi	r24, 0x10	; 16
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	fc 01       	movw	r30, r24
    1e9e:	20 83       	st	Z, r18
    1ea0:	10 c0       	rjmp	.+32     	; 0x1ec2 <PORTE_set_pin_dir+0xa2>
    1ea2:	89 81       	ldd	r24, Y+1	; 0x01
    1ea4:	88 2f       	mov	r24, r24
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	80 57       	subi	r24, 0x70	; 112
    1eaa:	9b 4f       	sbci	r25, 0xFB	; 251
    1eac:	fc 01       	movw	r30, r24
    1eae:	20 81       	ld	r18, Z
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
    1eb2:	88 2f       	mov	r24, r24
    1eb4:	90 e0       	ldi	r25, 0x00	; 0
    1eb6:	80 57       	subi	r24, 0x70	; 112
    1eb8:	9b 4f       	sbci	r25, 0xFB	; 251
    1eba:	28 60       	ori	r18, 0x08	; 8
    1ebc:	fc 01       	movw	r30, r24
    1ebe:	20 83       	st	Z, r18
    1ec0:	00 00       	nop
    1ec2:	00 00       	nop
    1ec4:	23 96       	adiw	r28, 0x03	; 3
    1ec6:	cd bf       	out	0x3d, r28	; 61
    1ec8:	de bf       	out	0x3e, r29	; 62
    1eca:	df 91       	pop	r29
    1ecc:	cf 91       	pop	r28
    1ece:	08 95       	ret

00001ed0 <PORTE_set_pin_level>:
    1ed0:	cf 93       	push	r28
    1ed2:	df 93       	push	r29
    1ed4:	00 d0       	rcall	.+0      	; 0x1ed6 <PORTE_set_pin_level+0x6>
    1ed6:	cd b7       	in	r28, 0x3d	; 61
    1ed8:	de b7       	in	r29, 0x3e	; 62
    1eda:	89 83       	std	Y+1, r24	; 0x01
    1edc:	6a 83       	std	Y+2, r22	; 0x02
    1ede:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee0:	88 23       	and	r24, r24
    1ee2:	b1 f0       	breq	.+44     	; 0x1f10 <PORTE_set_pin_level+0x40>
    1ee4:	80 e1       	ldi	r24, 0x10	; 16
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	fc 01       	movw	r30, r24
    1eea:	81 81       	ldd	r24, Z+1	; 0x01
    1eec:	48 2f       	mov	r20, r24
    1eee:	89 81       	ldd	r24, Y+1	; 0x01
    1ef0:	28 2f       	mov	r18, r24
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	81 e0       	ldi	r24, 0x01	; 1
    1ef6:	90 e0       	ldi	r25, 0x00	; 0
    1ef8:	02 c0       	rjmp	.+4      	; 0x1efe <PORTE_set_pin_level+0x2e>
    1efa:	88 0f       	add	r24, r24
    1efc:	99 1f       	adc	r25, r25
    1efe:	2a 95       	dec	r18
    1f00:	e2 f7       	brpl	.-8      	; 0x1efa <PORTE_set_pin_level+0x2a>
    1f02:	24 2f       	mov	r18, r20
    1f04:	28 2b       	or	r18, r24
    1f06:	80 e1       	ldi	r24, 0x10	; 16
    1f08:	90 e0       	ldi	r25, 0x00	; 0
    1f0a:	fc 01       	movw	r30, r24
    1f0c:	21 83       	std	Z+1, r18	; 0x01
    1f0e:	16 c0       	rjmp	.+44     	; 0x1f3c <PORTE_set_pin_level+0x6c>
    1f10:	80 e1       	ldi	r24, 0x10	; 16
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	fc 01       	movw	r30, r24
    1f16:	81 81       	ldd	r24, Z+1	; 0x01
    1f18:	48 2f       	mov	r20, r24
    1f1a:	89 81       	ldd	r24, Y+1	; 0x01
    1f1c:	28 2f       	mov	r18, r24
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	02 c0       	rjmp	.+4      	; 0x1f2a <PORTE_set_pin_level+0x5a>
    1f26:	88 0f       	add	r24, r24
    1f28:	99 1f       	adc	r25, r25
    1f2a:	2a 95       	dec	r18
    1f2c:	e2 f7       	brpl	.-8      	; 0x1f26 <PORTE_set_pin_level+0x56>
    1f2e:	80 95       	com	r24
    1f30:	24 2f       	mov	r18, r20
    1f32:	28 23       	and	r18, r24
    1f34:	80 e1       	ldi	r24, 0x10	; 16
    1f36:	90 e0       	ldi	r25, 0x00	; 0
    1f38:	fc 01       	movw	r30, r24
    1f3a:	21 83       	std	Z+1, r18	; 0x01
    1f3c:	00 00       	nop
    1f3e:	0f 90       	pop	r0
    1f40:	0f 90       	pop	r0
    1f42:	df 91       	pop	r29
    1f44:	cf 91       	pop	r28
    1f46:	08 95       	ret

00001f48 <PORTF_set_pin_pull_mode>:
    1f48:	cf 93       	push	r28
    1f4a:	df 93       	push	r29
    1f4c:	cd b7       	in	r28, 0x3d	; 61
    1f4e:	de b7       	in	r29, 0x3e	; 62
    1f50:	25 97       	sbiw	r28, 0x05	; 5
    1f52:	cd bf       	out	0x3d, r28	; 61
    1f54:	de bf       	out	0x3e, r29	; 62
    1f56:	8b 83       	std	Y+3, r24	; 0x03
    1f58:	6c 83       	std	Y+4, r22	; 0x04
    1f5a:	7d 83       	std	Y+5, r23	; 0x05
    1f5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f5e:	88 2f       	mov	r24, r24
    1f60:	90 e0       	ldi	r25, 0x00	; 0
    1f62:	80 55       	subi	r24, 0x50	; 80
    1f64:	9b 4f       	sbci	r25, 0xFB	; 251
    1f66:	89 83       	std	Y+1, r24	; 0x01
    1f68:	9a 83       	std	Y+2, r25	; 0x02
    1f6a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f6c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f6e:	01 97       	sbiw	r24, 0x01	; 1
    1f70:	59 f4       	brne	.+22     	; 0x1f88 <PORTF_set_pin_pull_mode+0x40>
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	9a 81       	ldd	r25, Y+2	; 0x02
    1f76:	fc 01       	movw	r30, r24
    1f78:	80 81       	ld	r24, Z
    1f7a:	28 2f       	mov	r18, r24
    1f7c:	28 60       	ori	r18, 0x08	; 8
    1f7e:	89 81       	ldd	r24, Y+1	; 0x01
    1f80:	9a 81       	ldd	r25, Y+2	; 0x02
    1f82:	fc 01       	movw	r30, r24
    1f84:	20 83       	st	Z, r18
    1f86:	0e c0       	rjmp	.+28     	; 0x1fa4 <PORTF_set_pin_pull_mode+0x5c>
    1f88:	8c 81       	ldd	r24, Y+4	; 0x04
    1f8a:	9d 81       	ldd	r25, Y+5	; 0x05
    1f8c:	89 2b       	or	r24, r25
    1f8e:	51 f4       	brne	.+20     	; 0x1fa4 <PORTF_set_pin_pull_mode+0x5c>
    1f90:	89 81       	ldd	r24, Y+1	; 0x01
    1f92:	9a 81       	ldd	r25, Y+2	; 0x02
    1f94:	fc 01       	movw	r30, r24
    1f96:	80 81       	ld	r24, Z
    1f98:	28 2f       	mov	r18, r24
    1f9a:	27 7f       	andi	r18, 0xF7	; 247
    1f9c:	89 81       	ldd	r24, Y+1	; 0x01
    1f9e:	9a 81       	ldd	r25, Y+2	; 0x02
    1fa0:	fc 01       	movw	r30, r24
    1fa2:	20 83       	st	Z, r18
    1fa4:	00 00       	nop
    1fa6:	25 96       	adiw	r28, 0x05	; 5
    1fa8:	cd bf       	out	0x3d, r28	; 61
    1faa:	de bf       	out	0x3e, r29	; 62
    1fac:	df 91       	pop	r29
    1fae:	cf 91       	pop	r28
    1fb0:	08 95       	ret

00001fb2 <PORTF_set_pin_dir>:
    1fb2:	cf 93       	push	r28
    1fb4:	df 93       	push	r29
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <PORTF_set_pin_dir+0x6>
    1fb8:	1f 92       	push	r1
    1fba:	cd b7       	in	r28, 0x3d	; 61
    1fbc:	de b7       	in	r29, 0x3e	; 62
    1fbe:	89 83       	std	Y+1, r24	; 0x01
    1fc0:	6a 83       	std	Y+2, r22	; 0x02
    1fc2:	7b 83       	std	Y+3, r23	; 0x03
    1fc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc6:	9b 81       	ldd	r25, Y+3	; 0x03
    1fc8:	81 30       	cpi	r24, 0x01	; 1
    1fca:	91 05       	cpc	r25, r1
    1fcc:	e9 f0       	breq	.+58     	; 0x2008 <PORTF_set_pin_dir+0x56>
    1fce:	82 30       	cpi	r24, 0x02	; 2
    1fd0:	91 05       	cpc	r25, r1
    1fd2:	81 f1       	breq	.+96     	; 0x2034 <PORTF_set_pin_dir+0x82>
    1fd4:	89 2b       	or	r24, r25
    1fd6:	09 f0       	breq	.+2      	; 0x1fda <PORTF_set_pin_dir+0x28>
    1fd8:	3d c0       	rjmp	.+122    	; 0x2054 <PORTF_set_pin_dir+0xa2>
    1fda:	84 e1       	ldi	r24, 0x14	; 20
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	fc 01       	movw	r30, r24
    1fe0:	80 81       	ld	r24, Z
    1fe2:	48 2f       	mov	r20, r24
    1fe4:	89 81       	ldd	r24, Y+1	; 0x01
    1fe6:	28 2f       	mov	r18, r24
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	81 e0       	ldi	r24, 0x01	; 1
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	02 c0       	rjmp	.+4      	; 0x1ff4 <PORTF_set_pin_dir+0x42>
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	2a 95       	dec	r18
    1ff6:	e2 f7       	brpl	.-8      	; 0x1ff0 <PORTF_set_pin_dir+0x3e>
    1ff8:	80 95       	com	r24
    1ffa:	24 2f       	mov	r18, r20
    1ffc:	28 23       	and	r18, r24
    1ffe:	84 e1       	ldi	r24, 0x14	; 20
    2000:	90 e0       	ldi	r25, 0x00	; 0
    2002:	fc 01       	movw	r30, r24
    2004:	20 83       	st	Z, r18
    2006:	26 c0       	rjmp	.+76     	; 0x2054 <PORTF_set_pin_dir+0xa2>
    2008:	84 e1       	ldi	r24, 0x14	; 20
    200a:	90 e0       	ldi	r25, 0x00	; 0
    200c:	fc 01       	movw	r30, r24
    200e:	80 81       	ld	r24, Z
    2010:	48 2f       	mov	r20, r24
    2012:	89 81       	ldd	r24, Y+1	; 0x01
    2014:	28 2f       	mov	r18, r24
    2016:	30 e0       	ldi	r19, 0x00	; 0
    2018:	81 e0       	ldi	r24, 0x01	; 1
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	02 c0       	rjmp	.+4      	; 0x2022 <PORTF_set_pin_dir+0x70>
    201e:	88 0f       	add	r24, r24
    2020:	99 1f       	adc	r25, r25
    2022:	2a 95       	dec	r18
    2024:	e2 f7       	brpl	.-8      	; 0x201e <PORTF_set_pin_dir+0x6c>
    2026:	24 2f       	mov	r18, r20
    2028:	28 2b       	or	r18, r24
    202a:	84 e1       	ldi	r24, 0x14	; 20
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	fc 01       	movw	r30, r24
    2030:	20 83       	st	Z, r18
    2032:	10 c0       	rjmp	.+32     	; 0x2054 <PORTF_set_pin_dir+0xa2>
    2034:	89 81       	ldd	r24, Y+1	; 0x01
    2036:	88 2f       	mov	r24, r24
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	80 55       	subi	r24, 0x50	; 80
    203c:	9b 4f       	sbci	r25, 0xFB	; 251
    203e:	fc 01       	movw	r30, r24
    2040:	20 81       	ld	r18, Z
    2042:	89 81       	ldd	r24, Y+1	; 0x01
    2044:	88 2f       	mov	r24, r24
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	80 55       	subi	r24, 0x50	; 80
    204a:	9b 4f       	sbci	r25, 0xFB	; 251
    204c:	28 60       	ori	r18, 0x08	; 8
    204e:	fc 01       	movw	r30, r24
    2050:	20 83       	st	Z, r18
    2052:	00 00       	nop
    2054:	00 00       	nop
    2056:	23 96       	adiw	r28, 0x03	; 3
    2058:	cd bf       	out	0x3d, r28	; 61
    205a:	de bf       	out	0x3e, r29	; 62
    205c:	df 91       	pop	r29
    205e:	cf 91       	pop	r28
    2060:	08 95       	ret

00002062 <PORTF_set_pin_level>:
    2062:	cf 93       	push	r28
    2064:	df 93       	push	r29
    2066:	00 d0       	rcall	.+0      	; 0x2068 <PORTF_set_pin_level+0x6>
    2068:	cd b7       	in	r28, 0x3d	; 61
    206a:	de b7       	in	r29, 0x3e	; 62
    206c:	89 83       	std	Y+1, r24	; 0x01
    206e:	6a 83       	std	Y+2, r22	; 0x02
    2070:	8a 81       	ldd	r24, Y+2	; 0x02
    2072:	88 23       	and	r24, r24
    2074:	b1 f0       	breq	.+44     	; 0x20a2 <PORTF_set_pin_level+0x40>
    2076:	84 e1       	ldi	r24, 0x14	; 20
    2078:	90 e0       	ldi	r25, 0x00	; 0
    207a:	fc 01       	movw	r30, r24
    207c:	81 81       	ldd	r24, Z+1	; 0x01
    207e:	48 2f       	mov	r20, r24
    2080:	89 81       	ldd	r24, Y+1	; 0x01
    2082:	28 2f       	mov	r18, r24
    2084:	30 e0       	ldi	r19, 0x00	; 0
    2086:	81 e0       	ldi	r24, 0x01	; 1
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	02 c0       	rjmp	.+4      	; 0x2090 <PORTF_set_pin_level+0x2e>
    208c:	88 0f       	add	r24, r24
    208e:	99 1f       	adc	r25, r25
    2090:	2a 95       	dec	r18
    2092:	e2 f7       	brpl	.-8      	; 0x208c <PORTF_set_pin_level+0x2a>
    2094:	24 2f       	mov	r18, r20
    2096:	28 2b       	or	r18, r24
    2098:	84 e1       	ldi	r24, 0x14	; 20
    209a:	90 e0       	ldi	r25, 0x00	; 0
    209c:	fc 01       	movw	r30, r24
    209e:	21 83       	std	Z+1, r18	; 0x01
    20a0:	16 c0       	rjmp	.+44     	; 0x20ce <PORTF_set_pin_level+0x6c>
    20a2:	84 e1       	ldi	r24, 0x14	; 20
    20a4:	90 e0       	ldi	r25, 0x00	; 0
    20a6:	fc 01       	movw	r30, r24
    20a8:	81 81       	ldd	r24, Z+1	; 0x01
    20aa:	48 2f       	mov	r20, r24
    20ac:	89 81       	ldd	r24, Y+1	; 0x01
    20ae:	28 2f       	mov	r18, r24
    20b0:	30 e0       	ldi	r19, 0x00	; 0
    20b2:	81 e0       	ldi	r24, 0x01	; 1
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	02 c0       	rjmp	.+4      	; 0x20bc <PORTF_set_pin_level+0x5a>
    20b8:	88 0f       	add	r24, r24
    20ba:	99 1f       	adc	r25, r25
    20bc:	2a 95       	dec	r18
    20be:	e2 f7       	brpl	.-8      	; 0x20b8 <PORTF_set_pin_level+0x56>
    20c0:	80 95       	com	r24
    20c2:	24 2f       	mov	r18, r20
    20c4:	28 23       	and	r18, r24
    20c6:	84 e1       	ldi	r24, 0x14	; 20
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	fc 01       	movw	r30, r24
    20cc:	21 83       	std	Z+1, r18	; 0x01
    20ce:	00 00       	nop
    20d0:	0f 90       	pop	r0
    20d2:	0f 90       	pop	r0
    20d4:	df 91       	pop	r29
    20d6:	cf 91       	pop	r28
    20d8:	08 95       	ret

000020da <PORTF_get_port_level>:
    20da:	cf 93       	push	r28
    20dc:	df 93       	push	r29
    20de:	cd b7       	in	r28, 0x3d	; 61
    20e0:	de b7       	in	r29, 0x3e	; 62
    20e2:	84 e1       	ldi	r24, 0x14	; 20
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	fc 01       	movw	r30, r24
    20e8:	82 81       	ldd	r24, Z+2	; 0x02
    20ea:	df 91       	pop	r29
    20ec:	cf 91       	pop	r28
    20ee:	08 95       	ret

000020f0 <_Z8debouncev>:
    20f0:	cf 93       	push	r28
    20f2:	df 93       	push	r29
    20f4:	cd b7       	in	r28, 0x3d	; 61
    20f6:	de b7       	in	r29, 0x3e	; 62
    20f8:	80 91 79 41 	lds	r24, 0x4179	; 0x804179 <portFpinReadings+0x1>
    20fc:	80 93 7a 41 	sts	0x417A, r24	; 0x80417a <portFpinReadings+0x2>
    2100:	80 91 78 41 	lds	r24, 0x4178	; 0x804178 <portFpinReadings>
    2104:	80 93 79 41 	sts	0x4179, r24	; 0x804179 <portFpinReadings+0x1>
    2108:	80 91 76 41 	lds	r24, 0x4176	; 0x804176 <portApinReadings+0x1>
    210c:	80 93 77 41 	sts	0x4177, r24	; 0x804177 <portApinReadings+0x2>
    2110:	80 91 75 41 	lds	r24, 0x4175	; 0x804175 <portApinReadings>
    2114:	80 93 76 41 	sts	0x4176, r24	; 0x804176 <portApinReadings+0x1>
    2118:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <PORTA_get_port_level>
    211c:	80 93 75 41 	sts	0x4175, r24	; 0x804175 <portApinReadings>
    2120:	0e 94 6d 10 	call	0x20da	; 0x20da <PORTF_get_port_level>
    2124:	80 93 78 41 	sts	0x4178, r24	; 0x804178 <portFpinReadings>
    2128:	90 91 75 41 	lds	r25, 0x4175	; 0x804175 <portApinReadings>
    212c:	80 91 7b 41 	lds	r24, 0x417B	; 0x80417b <portAdebounced>
    2130:	98 27       	eor	r25, r24
    2132:	20 91 76 41 	lds	r18, 0x4176	; 0x804176 <portApinReadings+0x1>
    2136:	80 91 7b 41 	lds	r24, 0x417B	; 0x80417b <portAdebounced>
    213a:	82 27       	eor	r24, r18
    213c:	98 23       	and	r25, r24
    213e:	20 91 77 41 	lds	r18, 0x4177	; 0x804177 <portApinReadings+0x2>
    2142:	80 91 7b 41 	lds	r24, 0x417B	; 0x80417b <portAdebounced>
    2146:	82 27       	eor	r24, r18
    2148:	98 23       	and	r25, r24
    214a:	80 91 7b 41 	lds	r24, 0x417B	; 0x80417b <portAdebounced>
    214e:	89 27       	eor	r24, r25
    2150:	80 93 7b 41 	sts	0x417B, r24	; 0x80417b <portAdebounced>
    2154:	90 91 78 41 	lds	r25, 0x4178	; 0x804178 <portFpinReadings>
    2158:	80 91 7c 41 	lds	r24, 0x417C	; 0x80417c <portFdebounced>
    215c:	98 27       	eor	r25, r24
    215e:	20 91 79 41 	lds	r18, 0x4179	; 0x804179 <portFpinReadings+0x1>
    2162:	80 91 7c 41 	lds	r24, 0x417C	; 0x80417c <portFdebounced>
    2166:	82 27       	eor	r24, r18
    2168:	98 23       	and	r25, r24
    216a:	20 91 7a 41 	lds	r18, 0x417A	; 0x80417a <portFpinReadings+0x2>
    216e:	80 91 7c 41 	lds	r24, 0x417C	; 0x80417c <portFdebounced>
    2172:	82 27       	eor	r24, r18
    2174:	98 23       	and	r25, r24
    2176:	80 91 7c 41 	lds	r24, 0x417C	; 0x80417c <portFdebounced>
    217a:	89 27       	eor	r24, r25
    217c:	80 93 7c 41 	sts	0x417C, r24	; 0x80417c <portFdebounced>
    2180:	00 00       	nop
    2182:	df 91       	pop	r29
    2184:	cf 91       	pop	r28
    2186:	08 95       	ret

00002188 <_Z18portAdebouncedValsv>:
    2188:	cf 93       	push	r28
    218a:	df 93       	push	r29
    218c:	cd b7       	in	r28, 0x3d	; 61
    218e:	de b7       	in	r29, 0x3e	; 62
    2190:	80 91 7b 41 	lds	r24, 0x417B	; 0x80417b <portAdebounced>
    2194:	df 91       	pop	r29
    2196:	cf 91       	pop	r28
    2198:	08 95       	ret

0000219a <_Z10BINIO_initv>:


void BINIO_init(void)
{
    219a:	cf 93       	push	r28
    219c:	df 93       	push	r29
    219e:	cd b7       	in	r28, 0x3d	; 61
    21a0:	de b7       	in	r29, 0x3e	; 62
	/* PORTA *************************************************************************************/
	
	/* PORTA.PIN0 = TXDO USART */
	/* PORTA.PIN1 = RXD0 USART */
	
	PORTA_set_pin_dir(SENSE_SWITCH_RIGHT, PORT_DIR_IN);
    21a2:	60 e0       	ldi	r22, 0x00	; 0
    21a4:	70 e0       	ldi	r23, 0x00	; 0
    21a6:	80 e0       	ldi	r24, 0x00	; 0
    21a8:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_RIGHT, PORT_PULL_UP);
    21ac:	61 e0       	ldi	r22, 0x01	; 1
    21ae:	70 e0       	ldi	r23, 0x00	; 0
    21b0:	80 e0       	ldi	r24, 0x00	; 0
    21b2:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(SENSE_SWITCH_RIGHT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(SENSE_SWITCH_LEFT, PORT_DIR_IN);
    21b6:	60 e0       	ldi	r22, 0x00	; 0
    21b8:	70 e0       	ldi	r23, 0x00	; 0
    21ba:	81 e0       	ldi	r24, 0x01	; 1
    21bc:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_LEFT, PORT_PULL_UP);
    21c0:	61 e0       	ldi	r22, 0x01	; 1
    21c2:	70 e0       	ldi	r23, 0x00	; 0
    21c4:	81 e0       	ldi	r24, 0x01	; 1
    21c6:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_LEFT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(ENCODER_SWITCH, PORT_DIR_IN);
    21ca:	60 e0       	ldi	r22, 0x00	; 0
    21cc:	70 e0       	ldi	r23, 0x00	; 0
    21ce:	82 e0       	ldi	r24, 0x02	; 2
    21d0:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(ENCODER_SWITCH, PORT_PULL_UP);
    21d4:	61 e0       	ldi	r22, 0x01	; 1
    21d6:	70 e0       	ldi	r23, 0x00	; 0
    21d8:	82 e0       	ldi	r24, 0x02	; 2
    21da:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(ENCODER_SWITCH, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(PWR_5V_ENABLE, PORT_DIR_OUT);
    21de:	61 e0       	ldi	r22, 0x01	; 1
    21e0:	70 e0       	ldi	r23, 0x00	; 0
    21e2:	83 e0       	ldi	r24, 0x03	; 3
    21e4:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(PWR_5V_ENABLE, HIGH);
    21e8:	61 e0       	ldi	r22, 0x01	; 1
    21ea:	83 e0       	ldi	r24, 0x03	; 3
    21ec:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(HEADPHONE_DETECT, PORT_DIR_IN);
    21f0:	60 e0       	ldi	r22, 0x00	; 0
    21f2:	70 e0       	ldi	r23, 0x00	; 0
    21f4:	84 e0       	ldi	r24, 0x04	; 4
    21f6:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(HEADPHONE_DETECT, PORT_PULL_UP);
    21fa:	61 e0       	ldi	r22, 0x01	; 1
    21fc:	70 e0       	ldi	r23, 0x00	; 0
    21fe:	84 e0       	ldi	r24, 0x04	; 4
    2200:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(HEADPHONE_DETECT, PORT_ISC_FALLING_gc);

	PORTA_set_pin_dir(CARDIOID_FRONT, PORT_DIR_OUT);
    2204:	61 e0       	ldi	r22, 0x01	; 1
    2206:	70 e0       	ldi	r23, 0x00	; 0
    2208:	85 e0       	ldi	r24, 0x05	; 5
    220a:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_FRONT, LOW);
    220e:	60 e0       	ldi	r22, 0x00	; 0
    2210:	85 e0       	ldi	r24, 0x05	; 5
    2212:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(CARDIOID_BACK, PORT_DIR_OUT);
    2216:	61 e0       	ldi	r22, 0x01	; 1
    2218:	70 e0       	ldi	r23, 0x00	; 0
    221a:	86 e0       	ldi	r24, 0x06	; 6
    221c:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_BACK, LOW);
    2220:	60 e0       	ldi	r22, 0x00	; 0
    2222:	86 e0       	ldi	r24, 0x06	; 6
    2224:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(POWER_ENABLE, PORT_DIR_OUT);
    2228:	61 e0       	ldi	r22, 0x01	; 1
    222a:	70 e0       	ldi	r23, 0x00	; 0
    222c:	87 e0       	ldi	r24, 0x07	; 7
    222e:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(POWER_ENABLE, HIGH);
    2232:	61 e0       	ldi	r22, 0x01	; 1
    2234:	87 e0       	ldi	r24, 0x07	; 7
    2236:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
// 	PORTB_set_pin_dir(PROC_TONE_OUT, PORT_DIR_OUT);
// 	PORTB_set_pin_level(PROC_TONE_OUT, LOW);
	
	/* PORTB.PIN2 = SDA1 I2C */
	/* PORTB.PIN3 = SCL1 I2C */
	PORTB_set_pin_dir(LCD_RESET, PORT_DIR_OUT);
    223a:	61 e0       	ldi	r22, 0x01	; 1
    223c:	70 e0       	ldi	r23, 0x00	; 0
    223e:	84 e0       	ldi	r24, 0x04	; 4
    2240:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <PORTB_set_pin_dir>
	PORTB_set_pin_level(LCD_RESET, HIGH);
    2244:	61 e0       	ldi	r22, 0x01	; 1
    2246:	84 e0       	ldi	r24, 0x04	; 4
    2248:	0e 94 0b 0e 	call	0x1c16	; 0x1c16 <PORTB_set_pin_level>
	/* PORTC *************************************************************************************/
	
	/* PORTC.PIN0 = unused */
	/* PORTC.PIN1 = unused */

	PORTC_set_pin_dir(SI5351_SDA0, PORT_DIR_IN);
    224c:	60 e0       	ldi	r22, 0x00	; 0
    224e:	70 e0       	ldi	r23, 0x00	; 0
    2250:	82 e0       	ldi	r24, 0x02	; 2
    2252:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SDA0, PORT_PULL_UP);
    2256:	61 e0       	ldi	r22, 0x01	; 1
    2258:	70 e0       	ldi	r23, 0x00	; 0
    225a:	82 e0       	ldi	r24, 0x02	; 2
    225c:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <PORTC_set_pin_pull_mode>
	
	PORTC_set_pin_dir(SI5351_SCL0, PORT_DIR_IN);
    2260:	60 e0       	ldi	r22, 0x00	; 0
    2262:	70 e0       	ldi	r23, 0x00	; 0
    2264:	83 e0       	ldi	r24, 0x03	; 3
    2266:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SCL0, PORT_PULL_UP);
    226a:	61 e0       	ldi	r22, 0x01	; 1
    226c:	70 e0       	ldi	r23, 0x00	; 0
    226e:	83 e0       	ldi	r24, 0x03	; 3
    2270:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <PORTC_set_pin_pull_mode>

	PORTC_set_pin_dir(LED_GREEN_1, PORT_DIR_OUT);
    2274:	61 e0       	ldi	r22, 0x01	; 1
    2276:	70 e0       	ldi	r23, 0x00	; 0
    2278:	84 e0       	ldi	r24, 0x04	; 4
    227a:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_GREEN_1, HIGH);
    227e:	61 e0       	ldi	r22, 0x01	; 1
    2280:	84 e0       	ldi	r24, 0x04	; 4
    2282:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <PORTC_set_pin_level>

	PORTC_set_pin_dir(LED_RED_1, PORT_DIR_OUT);
    2286:	61 e0       	ldi	r22, 0x01	; 1
    2288:	70 e0       	ldi	r23, 0x00	; 0
    228a:	85 e0       	ldi	r24, 0x05	; 5
    228c:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_RED_1, HIGH);
    2290:	61 e0       	ldi	r22, 0x01	; 1
    2292:	85 e0       	ldi	r24, 0x05	; 5
    2294:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <PORTC_set_pin_level>
	/* PORTE *************************************************************************************/
// 	PORTE_set_pin_dir(0, PORT_DIR_OFF); /* Unused */
// 	PORTE_set_pin_dir(1, PORT_DIR_OFF); /* Unused */
// 	PORTE_set_pin_dir(2, PORT_DIR_OFF); /* Unused */
	
	PORTE_set_pin_dir(0, PORT_DIR_OUT);
    2298:	61 e0       	ldi	r22, 0x01	; 1
    229a:	70 e0       	ldi	r23, 0x00	; 0
    229c:	80 e0       	ldi	r24, 0x00	; 0
    229e:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(1, PORT_DIR_OUT);
    22a2:	61 e0       	ldi	r22, 0x01	; 1
    22a4:	70 e0       	ldi	r23, 0x00	; 0
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(2, PORT_DIR_OUT);
    22ac:	61 e0       	ldi	r22, 0x01	; 1
    22ae:	70 e0       	ldi	r23, 0x00	; 0
    22b0:	82 e0       	ldi	r24, 0x02	; 2
    22b2:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    22b6:	61 e0       	ldi	r22, 0x01	; 1
    22b8:	70 e0       	ldi	r23, 0x00	; 0
    22ba:	83 e0       	ldi	r24, 0x03	; 3
    22bc:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	PORTE_set_pin_level(PWM, LOW);
    22c0:	60 e0       	ldi	r22, 0x00	; 0
    22c2:	83 e0       	ldi	r24, 0x03	; 3
    22c4:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <PORTE_set_pin_level>
	
	/* PORTF *************************************************************************************/
	PORTF_set_pin_dir(X32KHZ_SQUAREWAVE, PORT_DIR_OFF);	
    22c8:	62 e0       	ldi	r22, 0x02	; 2
    22ca:	70 e0       	ldi	r23, 0x00	; 0
    22cc:	80 e0       	ldi	r24, 0x00	; 0
    22ce:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(1, PORT_DIR_OFF);	/* Unused */
    22d2:	62 e0       	ldi	r22, 0x02	; 2
    22d4:	70 e0       	ldi	r23, 0x00	; 0
    22d6:	81 e0       	ldi	r24, 0x01	; 1
    22d8:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_B, PORT_DIR_IN); /* Rotary encoder B voltage out */
    22dc:	60 e0       	ldi	r22, 0x00	; 0
    22de:	70 e0       	ldi	r23, 0x00	; 0
    22e0:	82 e0       	ldi	r24, 0x02	; 2
    22e2:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	PORTF_set_pin_pull_mode(ROTARY_B, PORT_PULL_UP);
    22e6:	61 e0       	ldi	r22, 0x01	; 1
    22e8:	70 e0       	ldi	r23, 0x00	; 0
    22ea:	82 e0       	ldi	r24, 0x02	; 2
    22ec:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <PORTF_set_pin_pull_mode>
	
	PORTF_set_pin_dir(ROTARY_B_IN, PORT_DIR_IN); /* Rotary encoder B read */
    22f0:	60 e0       	ldi	r22, 0x00	; 0
    22f2:	70 e0       	ldi	r23, 0x00	; 0
    22f4:	83 e0       	ldi	r24, 0x03	; 3
    22f6:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A_IN, PORT_DIR_IN); /* Rotary encoder A read */
    22fa:	60 e0       	ldi	r22, 0x00	; 0
    22fc:	70 e0       	ldi	r23, 0x00	; 0
    22fe:	84 e0       	ldi	r24, 0x04	; 4
    2300:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A, PORT_DIR_IN); /* Rotary encoder A voltage out */
    2304:	60 e0       	ldi	r22, 0x00	; 0
    2306:	70 e0       	ldi	r23, 0x00	; 0
    2308:	85 e0       	ldi	r24, 0x05	; 5
    230a:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	PORTF_set_pin_pull_mode(ROTARY_A, PORT_PULL_UP);
    230e:	61 e0       	ldi	r22, 0x01	; 1
    2310:	70 e0       	ldi	r23, 0x00	; 0
    2312:	85 e0       	ldi	r24, 0x05	; 5
    2314:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <PORTF_set_pin_pull_mode>
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
    2318:	62 e0       	ldi	r22, 0x02	; 2
    231a:	70 e0       	ldi	r23, 0x00	; 0
    231c:	86 e0       	ldi	r24, 0x06	; 6
    231e:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	/* PORT Pin Interrupts */
	PORTF.PIN3CTRL |= PORT_ISC_BOTHEDGES_gc; 
    2322:	80 ea       	ldi	r24, 0xA0	; 160
    2324:	94 e0       	ldi	r25, 0x04	; 4
    2326:	fc 01       	movw	r30, r24
    2328:	23 89       	ldd	r18, Z+19	; 0x13
    232a:	80 ea       	ldi	r24, 0xA0	; 160
    232c:	94 e0       	ldi	r25, 0x04	; 4
    232e:	21 60       	ori	r18, 0x01	; 1
    2330:	fc 01       	movw	r30, r24
    2332:	23 8b       	std	Z+19, r18	; 0x13
	PORTF.PIN4CTRL |= PORT_ISC_BOTHEDGES_gc;
    2334:	80 ea       	ldi	r24, 0xA0	; 160
    2336:	94 e0       	ldi	r25, 0x04	; 4
    2338:	fc 01       	movw	r30, r24
    233a:	24 89       	ldd	r18, Z+20	; 0x14
    233c:	80 ea       	ldi	r24, 0xA0	; 160
    233e:	94 e0       	ldi	r25, 0x04	; 4
    2340:	21 60       	ori	r18, 0x01	; 1
    2342:	fc 01       	movw	r30, r24
    2344:	24 8b       	std	Z+20, r18	; 0x14
	PORTF.INTFLAGS = PIN3_bm | PIN4_bm;
    2346:	80 ea       	ldi	r24, 0xA0	; 160
    2348:	94 e0       	ldi	r25, 0x04	; 4
    234a:	28 e1       	ldi	r18, 0x18	; 24
    234c:	fc 01       	movw	r30, r24
    234e:	21 87       	std	Z+9, r18	; 0x09
}
    2350:	00 00       	nop
    2352:	df 91       	pop	r29
    2354:	cf 91       	pop	r28
    2356:	08 95       	ret

00002358 <_Z11BINIO_sleepv>:

void BINIO_sleep()
{
    2358:	cf 93       	push	r28
    235a:	df 93       	push	r29
    235c:	cd b7       	in	r28, 0x3d	; 61
    235e:	de b7       	in	r29, 0x3e	; 62
	/* PORTA *************************************************************************************/
	
	/* PORTA.PIN0 = TXDO USART */
	/* PORTA.PIN1 = RXD0 USART */
	
	PORTA_set_pin_dir(SENSE_SWITCH_RIGHT, PORT_DIR_IN);
    2360:	60 e0       	ldi	r22, 0x00	; 0
    2362:	70 e0       	ldi	r23, 0x00	; 0
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_RIGHT, PORT_PULL_OFF);
    236a:	60 e0       	ldi	r22, 0x00	; 0
    236c:	70 e0       	ldi	r23, 0x00	; 0
    236e:	80 e0       	ldi	r24, 0x00	; 0
    2370:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_RIGHT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(SENSE_SWITCH_LEFT, PORT_DIR_IN);
    2374:	60 e0       	ldi	r22, 0x00	; 0
    2376:	70 e0       	ldi	r23, 0x00	; 0
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_LEFT, PORT_PULL_OFF);
    237e:	60 e0       	ldi	r22, 0x00	; 0
    2380:	70 e0       	ldi	r23, 0x00	; 0
    2382:	81 e0       	ldi	r24, 0x01	; 1
    2384:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_LEFT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(ENCODER_SWITCH, PORT_DIR_IN);
    2388:	60 e0       	ldi	r22, 0x00	; 0
    238a:	70 e0       	ldi	r23, 0x00	; 0
    238c:	82 e0       	ldi	r24, 0x02	; 2
    238e:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(ENCODER_SWITCH, PORT_PULL_OFF);
    2392:	60 e0       	ldi	r22, 0x00	; 0
    2394:	70 e0       	ldi	r23, 0x00	; 0
    2396:	82 e0       	ldi	r24, 0x02	; 2
    2398:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(ENCODER_SWITCH, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(PWR_5V_ENABLE, PORT_DIR_OUT);
    239c:	61 e0       	ldi	r22, 0x01	; 1
    239e:	70 e0       	ldi	r23, 0x00	; 0
    23a0:	83 e0       	ldi	r24, 0x03	; 3
    23a2:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(PWR_5V_ENABLE, LOW);
    23a6:	60 e0       	ldi	r22, 0x00	; 0
    23a8:	83 e0       	ldi	r24, 0x03	; 3
    23aa:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(HEADPHONE_DETECT, PORT_DIR_IN);
    23ae:	60 e0       	ldi	r22, 0x00	; 0
    23b0:	70 e0       	ldi	r23, 0x00	; 0
    23b2:	84 e0       	ldi	r24, 0x04	; 4
    23b4:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(HEADPHONE_DETECT, PORT_PULL_OFF);
    23b8:	60 e0       	ldi	r22, 0x00	; 0
    23ba:	70 e0       	ldi	r23, 0x00	; 0
    23bc:	84 e0       	ldi	r24, 0x04	; 4
    23be:	0e 94 df 0c 	call	0x19be	; 0x19be <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(HEADPHONE_DETECT, PORT_ISC_FALLING_gc);

	PORTA_set_pin_dir(CARDIOID_FRONT, PORT_DIR_OUT);
    23c2:	61 e0       	ldi	r22, 0x01	; 1
    23c4:	70 e0       	ldi	r23, 0x00	; 0
    23c6:	85 e0       	ldi	r24, 0x05	; 5
    23c8:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_FRONT, LOW);
    23cc:	60 e0       	ldi	r22, 0x00	; 0
    23ce:	85 e0       	ldi	r24, 0x05	; 5
    23d0:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(CARDIOID_BACK, PORT_DIR_OUT);
    23d4:	61 e0       	ldi	r22, 0x01	; 1
    23d6:	70 e0       	ldi	r23, 0x00	; 0
    23d8:	86 e0       	ldi	r24, 0x06	; 6
    23da:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_BACK, LOW);
    23de:	60 e0       	ldi	r22, 0x00	; 0
    23e0:	86 e0       	ldi	r24, 0x06	; 6
    23e2:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(POWER_ENABLE, PORT_DIR_OUT);
    23e6:	61 e0       	ldi	r22, 0x01	; 1
    23e8:	70 e0       	ldi	r23, 0x00	; 0
    23ea:	87 e0       	ldi	r24, 0x07	; 7
    23ec:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <PORTA_set_pin_dir>
	PORTA_set_pin_level(POWER_ENABLE, HIGH);
    23f0:	61 e0       	ldi	r22, 0x01	; 1
    23f2:	87 e0       	ldi	r24, 0x07	; 7
    23f4:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <PORTA_set_pin_level>
	// 	PORTB_set_pin_dir(PROC_TONE_OUT, PORT_DIR_OUT);
	// 	PORTB_set_pin_level(PROC_TONE_OUT, LOW);
	
	/* PORTB.PIN2 = SDA1 I2C */
	/* PORTB.PIN3 = SCL1 I2C */
	PORTB_set_pin_dir(LCD_RESET, PORT_DIR_OUT);
    23f8:	61 e0       	ldi	r22, 0x01	; 1
    23fa:	70 e0       	ldi	r23, 0x00	; 0
    23fc:	84 e0       	ldi	r24, 0x04	; 4
    23fe:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <PORTB_set_pin_dir>
	PORTB_set_pin_level(LCD_RESET, LOW);
    2402:	60 e0       	ldi	r22, 0x00	; 0
    2404:	84 e0       	ldi	r24, 0x04	; 4
    2406:	0e 94 0b 0e 	call	0x1c16	; 0x1c16 <PORTB_set_pin_level>
	/* PORTC *************************************************************************************/
	
	/* PORTC.PIN0 = unused */
	/* PORTC.PIN1 = unused */

	PORTC_set_pin_dir(SI5351_SDA0, PORT_DIR_IN);
    240a:	60 e0       	ldi	r22, 0x00	; 0
    240c:	70 e0       	ldi	r23, 0x00	; 0
    240e:	82 e0       	ldi	r24, 0x02	; 2
    2410:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SDA0, PORT_PULL_UP);
    2414:	61 e0       	ldi	r22, 0x01	; 1
    2416:	70 e0       	ldi	r23, 0x00	; 0
    2418:	82 e0       	ldi	r24, 0x02	; 2
    241a:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <PORTC_set_pin_pull_mode>
	
	PORTC_set_pin_dir(SI5351_SCL0, PORT_DIR_IN);
    241e:	60 e0       	ldi	r22, 0x00	; 0
    2420:	70 e0       	ldi	r23, 0x00	; 0
    2422:	83 e0       	ldi	r24, 0x03	; 3
    2424:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SCL0, PORT_PULL_UP);
    2428:	61 e0       	ldi	r22, 0x01	; 1
    242a:	70 e0       	ldi	r23, 0x00	; 0
    242c:	83 e0       	ldi	r24, 0x03	; 3
    242e:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <PORTC_set_pin_pull_mode>

	PORTC_set_pin_dir(LED_GREEN_1, PORT_DIR_OUT);
    2432:	61 e0       	ldi	r22, 0x01	; 1
    2434:	70 e0       	ldi	r23, 0x00	; 0
    2436:	84 e0       	ldi	r24, 0x04	; 4
    2438:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_GREEN_1, LOW);
    243c:	60 e0       	ldi	r22, 0x00	; 0
    243e:	84 e0       	ldi	r24, 0x04	; 4
    2440:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <PORTC_set_pin_level>

	PORTC_set_pin_dir(LED_RED_1, PORT_DIR_OUT);
    2444:	61 e0       	ldi	r22, 0x01	; 1
    2446:	70 e0       	ldi	r23, 0x00	; 0
    2448:	85 e0       	ldi	r24, 0x05	; 5
    244a:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_RED_1, LOW);
    244e:	60 e0       	ldi	r22, 0x00	; 0
    2450:	85 e0       	ldi	r24, 0x05	; 5
    2452:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <PORTC_set_pin_level>
	/* PORTD.PIN5 = ACD5 ASSI_FAR */
	/* PORTD.PIN6 = DAC0 voltage out DAC_OUTPUT */
	/* PORTD.PIN7 = Battery voltage */

	/* PORTE *************************************************************************************/
	PORTE_set_pin_dir(0, PORT_DIR_OFF); /* Unused */
    2456:	62 e0       	ldi	r22, 0x02	; 2
    2458:	70 e0       	ldi	r23, 0x00	; 0
    245a:	80 e0       	ldi	r24, 0x00	; 0
    245c:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	PORTE_set_pin_dir(1, PORT_DIR_OFF); /* Unused */
    2460:	62 e0       	ldi	r22, 0x02	; 2
    2462:	70 e0       	ldi	r23, 0x00	; 0
    2464:	81 e0       	ldi	r24, 0x01	; 1
    2466:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	PORTE_set_pin_dir(2, PORT_DIR_OFF); /* Unused */
    246a:	62 e0       	ldi	r22, 0x02	; 2
    246c:	70 e0       	ldi	r23, 0x00	; 0
    246e:	82 e0       	ldi	r24, 0x02	; 2
    2470:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    2474:	61 e0       	ldi	r22, 0x01	; 1
    2476:	70 e0       	ldi	r23, 0x00	; 0
    2478:	83 e0       	ldi	r24, 0x03	; 3
    247a:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <PORTE_set_pin_dir>
	PORTE_set_pin_level(PWM, LOW);
    247e:	60 e0       	ldi	r22, 0x00	; 0
    2480:	83 e0       	ldi	r24, 0x03	; 3
    2482:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <PORTE_set_pin_level>
	

	/* PORTF *************************************************************************************/
	PORTF_set_pin_dir(X32KHZ_SQUAREWAVE, PORT_DIR_OFF);
    2486:	62 e0       	ldi	r22, 0x02	; 2
    2488:	70 e0       	ldi	r23, 0x00	; 0
    248a:	80 e0       	ldi	r24, 0x00	; 0
    248c:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(1, PORT_DIR_OFF);	/* Unused */
    2490:	62 e0       	ldi	r22, 0x02	; 2
    2492:	70 e0       	ldi	r23, 0x00	; 0
    2494:	81 e0       	ldi	r24, 0x01	; 1
    2496:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_B, PORT_DIR_OUT); /* Rotary encoder B voltage out */
    249a:	61 e0       	ldi	r22, 0x01	; 1
    249c:	70 e0       	ldi	r23, 0x00	; 0
    249e:	82 e0       	ldi	r24, 0x02	; 2
    24a0:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	PORTF_set_pin_level(ROTARY_B, LOW);
    24a4:	60 e0       	ldi	r22, 0x00	; 0
    24a6:	82 e0       	ldi	r24, 0x02	; 2
    24a8:	0e 94 31 10 	call	0x2062	; 0x2062 <PORTF_set_pin_level>
	
	PORTF_set_pin_dir(ROTARY_B_IN, PORT_DIR_IN); /* Rotary encoder B read */
    24ac:	60 e0       	ldi	r22, 0x00	; 0
    24ae:	70 e0       	ldi	r23, 0x00	; 0
    24b0:	83 e0       	ldi	r24, 0x03	; 3
    24b2:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A_IN, PORT_DIR_IN); /* Rotary encoder A read */
    24b6:	60 e0       	ldi	r22, 0x00	; 0
    24b8:	70 e0       	ldi	r23, 0x00	; 0
    24ba:	84 e0       	ldi	r24, 0x04	; 4
    24bc:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A, PORT_DIR_OUT); /* Rotary encoder A voltage out */
    24c0:	61 e0       	ldi	r22, 0x01	; 1
    24c2:	70 e0       	ldi	r23, 0x00	; 0
    24c4:	85 e0       	ldi	r24, 0x05	; 5
    24c6:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	PORTF_set_pin_level(ROTARY_A, LOW);
    24ca:	60 e0       	ldi	r22, 0x00	; 0
    24cc:	85 e0       	ldi	r24, 0x05	; 5
    24ce:	0e 94 31 10 	call	0x2062	; 0x2062 <PORTF_set_pin_level>
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
    24d2:	62 e0       	ldi	r22, 0x02	; 2
    24d4:	70 e0       	ldi	r23, 0x00	; 0
    24d6:	86 e0       	ldi	r24, 0x06	; 6
    24d8:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <PORTF_set_pin_dir>
	
	/* PORT Pin Interrupts */
	// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
	// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
    24dc:	00 00       	nop
    24de:	df 91       	pop	r29
    24e0:	cf 91       	pop	r28
    24e2:	08 95       	ret

000024e4 <BOD_init>:
 * \brief Initialize Brownout Detector
 *
 * \return Initialization status.
 */
int8_t BOD_init()
{
    24e4:	cf 93       	push	r28
    24e6:	df 93       	push	r29
    24e8:	cd b7       	in	r28, 0x3d	; 61
    24ea:	de b7       	in	r29, 0x3e	; 62

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
    24ec:	80 e8       	ldi	r24, 0x80	; 128
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	fc 01       	movw	r30, r24
    24f2:	11 86       	std	Z+9, r1	; 0x09
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
    24f4:	80 e0       	ldi	r24, 0x00	; 0
}
    24f6:	df 91       	pop	r29
    24f8:	cf 91       	pop	r28
    24fa:	08 95       	ret

000024fc <_ZN18CircularStringBuffC1Ej>:
  }
  
  full_ = false;

  return (val);
}
    24fc:	cf 93       	push	r28
    24fe:	df 93       	push	r29
    2500:	00 d0       	rcall	.+0      	; 0x2502 <_ZN18CircularStringBuffC1Ej+0x6>
    2502:	00 d0       	rcall	.+0      	; 0x2504 <_ZN18CircularStringBuffC1Ej+0x8>
    2504:	cd b7       	in	r28, 0x3d	; 61
    2506:	de b7       	in	r29, 0x3e	; 62
    2508:	89 83       	std	Y+1, r24	; 0x01
    250a:	9a 83       	std	Y+2, r25	; 0x02
    250c:	6b 83       	std	Y+3, r22	; 0x03
    250e:	7c 83       	std	Y+4, r23	; 0x04
    2510:	8b 81       	ldd	r24, Y+3	; 0x03
    2512:	9c 81       	ldd	r25, Y+4	; 0x04
    2514:	0e 94 c1 32 	call	0x6582	; 0x6582 <malloc>
    2518:	9c 01       	movw	r18, r24
    251a:	89 81       	ldd	r24, Y+1	; 0x01
    251c:	9a 81       	ldd	r25, Y+2	; 0x02
    251e:	fc 01       	movw	r30, r24
    2520:	25 83       	std	Z+5, r18	; 0x05
    2522:	36 83       	std	Z+6, r19	; 0x06
    2524:	89 81       	ldd	r24, Y+1	; 0x01
    2526:	9a 81       	ldd	r25, Y+2	; 0x02
    2528:	2b 81       	ldd	r18, Y+3	; 0x03
    252a:	3c 81       	ldd	r19, Y+4	; 0x04
    252c:	fc 01       	movw	r30, r24
    252e:	27 83       	std	Z+7, r18	; 0x07
    2530:	30 87       	std	Z+8, r19	; 0x08
    2532:	89 81       	ldd	r24, Y+1	; 0x01
    2534:	9a 81       	ldd	r25, Y+2	; 0x02
    2536:	fc 01       	movw	r30, r24
    2538:	10 82       	st	Z, r1
    253a:	11 82       	std	Z+1, r1	; 0x01
    253c:	89 81       	ldd	r24, Y+1	; 0x01
    253e:	9a 81       	ldd	r25, Y+2	; 0x02
    2540:	fc 01       	movw	r30, r24
    2542:	12 82       	std	Z+2, r1	; 0x02
    2544:	13 82       	std	Z+3, r1	; 0x03
    2546:	89 81       	ldd	r24, Y+1	; 0x01
    2548:	9a 81       	ldd	r25, Y+2	; 0x02
    254a:	fc 01       	movw	r30, r24
    254c:	14 82       	std	Z+4, r1	; 0x04
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	9a 81       	ldd	r25, Y+2	; 0x02
    2552:	fc 01       	movw	r30, r24
    2554:	11 86       	std	Z+9, r1	; 0x09
    2556:	00 00       	nop
    2558:	24 96       	adiw	r28, 0x04	; 4
    255a:	cd bf       	out	0x3d, r28	; 61
    255c:	de bf       	out	0x3e, r29	; 62
    255e:	df 91       	pop	r29
    2560:	cf 91       	pop	r28
    2562:	08 95       	ret

00002564 <_ZN18CircularStringBuffD1Ev>:
    2564:	cf 93       	push	r28
    2566:	df 93       	push	r29
    2568:	00 d0       	rcall	.+0      	; 0x256a <_ZN18CircularStringBuffD1Ev+0x6>
    256a:	cd b7       	in	r28, 0x3d	; 61
    256c:	de b7       	in	r29, 0x3e	; 62
    256e:	89 83       	std	Y+1, r24	; 0x01
    2570:	9a 83       	std	Y+2, r25	; 0x02
    2572:	89 81       	ldd	r24, Y+1	; 0x01
    2574:	9a 81       	ldd	r25, Y+2	; 0x02
    2576:	fc 01       	movw	r30, r24
    2578:	85 81       	ldd	r24, Z+5	; 0x05
    257a:	96 81       	ldd	r25, Z+6	; 0x06
    257c:	0e 94 5d 33 	call	0x66ba	; 0x66ba <free>
    2580:	00 00       	nop
    2582:	0f 90       	pop	r0
    2584:	0f 90       	pop	r0
    2586:	df 91       	pop	r29
    2588:	cf 91       	pop	r28
    258a:	08 95       	ret

0000258c <_ZN18CircularStringBuff5resetEv>:
    258c:	cf 93       	push	r28
    258e:	df 93       	push	r29
    2590:	00 d0       	rcall	.+0      	; 0x2592 <_ZN18CircularStringBuff5resetEv+0x6>
    2592:	cd b7       	in	r28, 0x3d	; 61
    2594:	de b7       	in	r29, 0x3e	; 62
    2596:	89 83       	std	Y+1, r24	; 0x01
    2598:	9a 83       	std	Y+2, r25	; 0x02
    259a:	89 81       	ldd	r24, Y+1	; 0x01
    259c:	9a 81       	ldd	r25, Y+2	; 0x02
    259e:	fc 01       	movw	r30, r24
    25a0:	22 81       	ldd	r18, Z+2	; 0x02
    25a2:	33 81       	ldd	r19, Z+3	; 0x03
    25a4:	89 81       	ldd	r24, Y+1	; 0x01
    25a6:	9a 81       	ldd	r25, Y+2	; 0x02
    25a8:	fc 01       	movw	r30, r24
    25aa:	20 83       	st	Z, r18
    25ac:	31 83       	std	Z+1, r19	; 0x01
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	9a 81       	ldd	r25, Y+2	; 0x02
    25b2:	fc 01       	movw	r30, r24
    25b4:	14 82       	std	Z+4, r1	; 0x04
    25b6:	89 81       	ldd	r24, Y+1	; 0x01
    25b8:	9a 81       	ldd	r25, Y+2	; 0x02
    25ba:	fc 01       	movw	r30, r24
    25bc:	11 86       	std	Z+9, r1	; 0x09
    25be:	00 00       	nop
    25c0:	0f 90       	pop	r0
    25c2:	0f 90       	pop	r0
    25c4:	df 91       	pop	r29
    25c6:	cf 91       	pop	r28
    25c8:	08 95       	ret

000025ca <_ZNK18CircularStringBuff5emptyEv>:
    25ca:	cf 93       	push	r28
    25cc:	df 93       	push	r29
    25ce:	00 d0       	rcall	.+0      	; 0x25d0 <_ZNK18CircularStringBuff5emptyEv+0x6>
    25d0:	cd b7       	in	r28, 0x3d	; 61
    25d2:	de b7       	in	r29, 0x3e	; 62
    25d4:	89 83       	std	Y+1, r24	; 0x01
    25d6:	9a 83       	std	Y+2, r25	; 0x02
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	9a 81       	ldd	r25, Y+2	; 0x02
    25dc:	fc 01       	movw	r30, r24
    25de:	94 81       	ldd	r25, Z+4	; 0x04
    25e0:	81 e0       	ldi	r24, 0x01	; 1
    25e2:	89 27       	eor	r24, r25
    25e4:	88 23       	and	r24, r24
    25e6:	79 f0       	breq	.+30     	; 0x2606 <_ZNK18CircularStringBuff5emptyEv+0x3c>
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	9a 81       	ldd	r25, Y+2	; 0x02
    25ec:	fc 01       	movw	r30, r24
    25ee:	20 81       	ld	r18, Z
    25f0:	31 81       	ldd	r19, Z+1	; 0x01
    25f2:	89 81       	ldd	r24, Y+1	; 0x01
    25f4:	9a 81       	ldd	r25, Y+2	; 0x02
    25f6:	fc 01       	movw	r30, r24
    25f8:	82 81       	ldd	r24, Z+2	; 0x02
    25fa:	93 81       	ldd	r25, Z+3	; 0x03
    25fc:	28 17       	cp	r18, r24
    25fe:	39 07       	cpc	r19, r25
    2600:	11 f4       	brne	.+4      	; 0x2606 <_ZNK18CircularStringBuff5emptyEv+0x3c>
    2602:	81 e0       	ldi	r24, 0x01	; 1
    2604:	01 c0       	rjmp	.+2      	; 0x2608 <_ZNK18CircularStringBuff5emptyEv+0x3e>
    2606:	80 e0       	ldi	r24, 0x00	; 0
    2608:	0f 90       	pop	r0
    260a:	0f 90       	pop	r0
    260c:	df 91       	pop	r29
    260e:	cf 91       	pop	r28
    2610:	08 95       	ret

00002612 <_ZNK18CircularStringBuff8capacityEv>:
    2612:	cf 93       	push	r28
    2614:	df 93       	push	r29
    2616:	00 d0       	rcall	.+0      	; 0x2618 <_ZNK18CircularStringBuff8capacityEv+0x6>
    2618:	cd b7       	in	r28, 0x3d	; 61
    261a:	de b7       	in	r29, 0x3e	; 62
    261c:	89 83       	std	Y+1, r24	; 0x01
    261e:	9a 83       	std	Y+2, r25	; 0x02
    2620:	89 81       	ldd	r24, Y+1	; 0x01
    2622:	9a 81       	ldd	r25, Y+2	; 0x02
    2624:	fc 01       	movw	r30, r24
    2626:	87 81       	ldd	r24, Z+7	; 0x07
    2628:	90 85       	ldd	r25, Z+8	; 0x08
    262a:	0f 90       	pop	r0
    262c:	0f 90       	pop	r0
    262e:	df 91       	pop	r29
    2630:	cf 91       	pop	r28
    2632:	08 95       	ret

00002634 <_ZNK18CircularStringBuff4sizeEv>:
    2634:	cf 93       	push	r28
    2636:	df 93       	push	r29
    2638:	00 d0       	rcall	.+0      	; 0x263a <_ZNK18CircularStringBuff4sizeEv+0x6>
    263a:	00 d0       	rcall	.+0      	; 0x263c <_ZNK18CircularStringBuff4sizeEv+0x8>
    263c:	cd b7       	in	r28, 0x3d	; 61
    263e:	de b7       	in	r29, 0x3e	; 62
    2640:	8b 83       	std	Y+3, r24	; 0x03
    2642:	9c 83       	std	Y+4, r25	; 0x04
    2644:	8b 81       	ldd	r24, Y+3	; 0x03
    2646:	9c 81       	ldd	r25, Y+4	; 0x04
    2648:	fc 01       	movw	r30, r24
    264a:	87 81       	ldd	r24, Z+7	; 0x07
    264c:	90 85       	ldd	r25, Z+8	; 0x08
    264e:	89 83       	std	Y+1, r24	; 0x01
    2650:	9a 83       	std	Y+2, r25	; 0x02
    2652:	8b 81       	ldd	r24, Y+3	; 0x03
    2654:	9c 81       	ldd	r25, Y+4	; 0x04
    2656:	fc 01       	movw	r30, r24
    2658:	94 81       	ldd	r25, Z+4	; 0x04
    265a:	81 e0       	ldi	r24, 0x01	; 1
    265c:	89 27       	eor	r24, r25
    265e:	88 23       	and	r24, r24
    2660:	99 f1       	breq	.+102    	; 0x26c8 <_ZNK18CircularStringBuff4sizeEv+0x94>
    2662:	8b 81       	ldd	r24, Y+3	; 0x03
    2664:	9c 81       	ldd	r25, Y+4	; 0x04
    2666:	fc 01       	movw	r30, r24
    2668:	20 81       	ld	r18, Z
    266a:	31 81       	ldd	r19, Z+1	; 0x01
    266c:	8b 81       	ldd	r24, Y+3	; 0x03
    266e:	9c 81       	ldd	r25, Y+4	; 0x04
    2670:	fc 01       	movw	r30, r24
    2672:	82 81       	ldd	r24, Z+2	; 0x02
    2674:	93 81       	ldd	r25, Z+3	; 0x03
    2676:	28 17       	cp	r18, r24
    2678:	39 07       	cpc	r19, r25
    267a:	8c f0       	brlt	.+34     	; 0x269e <_ZNK18CircularStringBuff4sizeEv+0x6a>
    267c:	8b 81       	ldd	r24, Y+3	; 0x03
    267e:	9c 81       	ldd	r25, Y+4	; 0x04
    2680:	fc 01       	movw	r30, r24
    2682:	20 81       	ld	r18, Z
    2684:	31 81       	ldd	r19, Z+1	; 0x01
    2686:	8b 81       	ldd	r24, Y+3	; 0x03
    2688:	9c 81       	ldd	r25, Y+4	; 0x04
    268a:	fc 01       	movw	r30, r24
    268c:	82 81       	ldd	r24, Z+2	; 0x02
    268e:	93 81       	ldd	r25, Z+3	; 0x03
    2690:	a9 01       	movw	r20, r18
    2692:	48 1b       	sub	r20, r24
    2694:	59 0b       	sbc	r21, r25
    2696:	ca 01       	movw	r24, r20
    2698:	89 83       	std	Y+1, r24	; 0x01
    269a:	9a 83       	std	Y+2, r25	; 0x02
    269c:	15 c0       	rjmp	.+42     	; 0x26c8 <_ZNK18CircularStringBuff4sizeEv+0x94>
    269e:	8b 81       	ldd	r24, Y+3	; 0x03
    26a0:	9c 81       	ldd	r25, Y+4	; 0x04
    26a2:	fc 01       	movw	r30, r24
    26a4:	87 81       	ldd	r24, Z+7	; 0x07
    26a6:	90 85       	ldd	r25, Z+8	; 0x08
    26a8:	2b 81       	ldd	r18, Y+3	; 0x03
    26aa:	3c 81       	ldd	r19, Y+4	; 0x04
    26ac:	f9 01       	movw	r30, r18
    26ae:	20 81       	ld	r18, Z
    26b0:	31 81       	ldd	r19, Z+1	; 0x01
    26b2:	82 0f       	add	r24, r18
    26b4:	93 1f       	adc	r25, r19
    26b6:	2b 81       	ldd	r18, Y+3	; 0x03
    26b8:	3c 81       	ldd	r19, Y+4	; 0x04
    26ba:	f9 01       	movw	r30, r18
    26bc:	22 81       	ldd	r18, Z+2	; 0x02
    26be:	33 81       	ldd	r19, Z+3	; 0x03
    26c0:	82 1b       	sub	r24, r18
    26c2:	93 0b       	sbc	r25, r19
    26c4:	89 83       	std	Y+1, r24	; 0x01
    26c6:	9a 83       	std	Y+2, r25	; 0x02
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	9a 81       	ldd	r25, Y+2	; 0x02
    26cc:	24 96       	adiw	r28, 0x04	; 4
    26ce:	cd bf       	out	0x3d, r28	; 61
    26d0:	de bf       	out	0x3e, r29	; 62
    26d2:	df 91       	pop	r29
    26d4:	cf 91       	pop	r28
    26d6:	08 95       	ret

000026d8 <_ZNK18CircularStringBuff9remainingEv>:
    26d8:	0f 93       	push	r16
    26da:	1f 93       	push	r17
    26dc:	cf 93       	push	r28
    26de:	df 93       	push	r29
    26e0:	00 d0       	rcall	.+0      	; 0x26e2 <_ZNK18CircularStringBuff9remainingEv+0xa>
    26e2:	00 d0       	rcall	.+0      	; 0x26e4 <_ZNK18CircularStringBuff9remainingEv+0xc>
    26e4:	cd b7       	in	r28, 0x3d	; 61
    26e6:	de b7       	in	r29, 0x3e	; 62
    26e8:	8b 83       	std	Y+3, r24	; 0x03
    26ea:	9c 83       	std	Y+4, r25	; 0x04
    26ec:	19 82       	std	Y+1, r1	; 0x01
    26ee:	1a 82       	std	Y+2, r1	; 0x02
    26f0:	8b 81       	ldd	r24, Y+3	; 0x03
    26f2:	9c 81       	ldd	r25, Y+4	; 0x04
    26f4:	fc 01       	movw	r30, r24
    26f6:	94 81       	ldd	r25, Z+4	; 0x04
    26f8:	81 e0       	ldi	r24, 0x01	; 1
    26fa:	89 27       	eor	r24, r25
    26fc:	88 23       	and	r24, r24
    26fe:	79 f0       	breq	.+30     	; 0x271e <_ZNK18CircularStringBuff9remainingEv+0x46>
    2700:	8b 81       	ldd	r24, Y+3	; 0x03
    2702:	9c 81       	ldd	r25, Y+4	; 0x04
    2704:	0e 94 09 13 	call	0x2612	; 0x2612 <_ZNK18CircularStringBuff8capacityEv>
    2708:	8c 01       	movw	r16, r24
    270a:	8b 81       	ldd	r24, Y+3	; 0x03
    270c:	9c 81       	ldd	r25, Y+4	; 0x04
    270e:	0e 94 1a 13 	call	0x2634	; 0x2634 <_ZNK18CircularStringBuff4sizeEv>
    2712:	98 01       	movw	r18, r16
    2714:	28 1b       	sub	r18, r24
    2716:	39 0b       	sbc	r19, r25
    2718:	c9 01       	movw	r24, r18
    271a:	89 83       	std	Y+1, r24	; 0x01
    271c:	9a 83       	std	Y+2, r25	; 0x02
    271e:	89 81       	ldd	r24, Y+1	; 0x01
    2720:	9a 81       	ldd	r25, Y+2	; 0x02
    2722:	24 96       	adiw	r28, 0x04	; 4
    2724:	cd bf       	out	0x3d, r28	; 61
    2726:	de bf       	out	0x3e, r29	; 62
    2728:	df 91       	pop	r29
    272a:	cf 91       	pop	r28
    272c:	1f 91       	pop	r17
    272e:	0f 91       	pop	r16
    2730:	08 95       	ret

00002732 <_ZN18CircularStringBuff3putEc>:
    2732:	cf 93       	push	r28
    2734:	df 93       	push	r29
    2736:	00 d0       	rcall	.+0      	; 0x2738 <_ZN18CircularStringBuff3putEc+0x6>
    2738:	1f 92       	push	r1
    273a:	cd b7       	in	r28, 0x3d	; 61
    273c:	de b7       	in	r29, 0x3e	; 62
    273e:	89 83       	std	Y+1, r24	; 0x01
    2740:	9a 83       	std	Y+2, r25	; 0x02
    2742:	6b 83       	std	Y+3, r22	; 0x03
    2744:	89 81       	ldd	r24, Y+1	; 0x01
    2746:	9a 81       	ldd	r25, Y+2	; 0x02
    2748:	fc 01       	movw	r30, r24
    274a:	85 81       	ldd	r24, Z+5	; 0x05
    274c:	96 81       	ldd	r25, Z+6	; 0x06
    274e:	29 81       	ldd	r18, Y+1	; 0x01
    2750:	3a 81       	ldd	r19, Y+2	; 0x02
    2752:	f9 01       	movw	r30, r18
    2754:	20 81       	ld	r18, Z
    2756:	31 81       	ldd	r19, Z+1	; 0x01
    2758:	82 0f       	add	r24, r18
    275a:	93 1f       	adc	r25, r19
    275c:	2b 81       	ldd	r18, Y+3	; 0x03
    275e:	fc 01       	movw	r30, r24
    2760:	20 83       	st	Z, r18
    2762:	89 81       	ldd	r24, Y+1	; 0x01
    2764:	9a 81       	ldd	r25, Y+2	; 0x02
    2766:	fc 01       	movw	r30, r24
    2768:	84 81       	ldd	r24, Z+4	; 0x04
    276a:	88 23       	and	r24, r24
    276c:	b1 f0       	breq	.+44     	; 0x279a <_ZN18CircularStringBuff3putEc+0x68>
    276e:	89 81       	ldd	r24, Y+1	; 0x01
    2770:	9a 81       	ldd	r25, Y+2	; 0x02
    2772:	fc 01       	movw	r30, r24
    2774:	82 81       	ldd	r24, Z+2	; 0x02
    2776:	93 81       	ldd	r25, Z+3	; 0x03
    2778:	01 96       	adiw	r24, 0x01	; 1
    277a:	ac 01       	movw	r20, r24
    277c:	89 81       	ldd	r24, Y+1	; 0x01
    277e:	9a 81       	ldd	r25, Y+2	; 0x02
    2780:	fc 01       	movw	r30, r24
    2782:	27 81       	ldd	r18, Z+7	; 0x07
    2784:	30 85       	ldd	r19, Z+8	; 0x08
    2786:	ca 01       	movw	r24, r20
    2788:	b9 01       	movw	r22, r18
    278a:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__udivmodhi4>
    278e:	9c 01       	movw	r18, r24
    2790:	89 81       	ldd	r24, Y+1	; 0x01
    2792:	9a 81       	ldd	r25, Y+2	; 0x02
    2794:	fc 01       	movw	r30, r24
    2796:	22 83       	std	Z+2, r18	; 0x02
    2798:	33 83       	std	Z+3, r19	; 0x03
    279a:	89 81       	ldd	r24, Y+1	; 0x01
    279c:	9a 81       	ldd	r25, Y+2	; 0x02
    279e:	fc 01       	movw	r30, r24
    27a0:	80 81       	ld	r24, Z
    27a2:	91 81       	ldd	r25, Z+1	; 0x01
    27a4:	01 96       	adiw	r24, 0x01	; 1
    27a6:	ac 01       	movw	r20, r24
    27a8:	89 81       	ldd	r24, Y+1	; 0x01
    27aa:	9a 81       	ldd	r25, Y+2	; 0x02
    27ac:	fc 01       	movw	r30, r24
    27ae:	27 81       	ldd	r18, Z+7	; 0x07
    27b0:	30 85       	ldd	r19, Z+8	; 0x08
    27b2:	ca 01       	movw	r24, r20
    27b4:	b9 01       	movw	r22, r18
    27b6:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__udivmodhi4>
    27ba:	9c 01       	movw	r18, r24
    27bc:	89 81       	ldd	r24, Y+1	; 0x01
    27be:	9a 81       	ldd	r25, Y+2	; 0x02
    27c0:	fc 01       	movw	r30, r24
    27c2:	20 83       	st	Z, r18
    27c4:	31 83       	std	Z+1, r19	; 0x01
    27c6:	89 81       	ldd	r24, Y+1	; 0x01
    27c8:	9a 81       	ldd	r25, Y+2	; 0x02
    27ca:	fc 01       	movw	r30, r24
    27cc:	20 81       	ld	r18, Z
    27ce:	31 81       	ldd	r19, Z+1	; 0x01
    27d0:	89 81       	ldd	r24, Y+1	; 0x01
    27d2:	9a 81       	ldd	r25, Y+2	; 0x02
    27d4:	fc 01       	movw	r30, r24
    27d6:	82 81       	ldd	r24, Z+2	; 0x02
    27d8:	93 81       	ldd	r25, Z+3	; 0x03
    27da:	41 e0       	ldi	r20, 0x01	; 1
    27dc:	28 17       	cp	r18, r24
    27de:	39 07       	cpc	r19, r25
    27e0:	09 f0       	breq	.+2      	; 0x27e4 <_ZN18CircularStringBuff3putEc+0xb2>
    27e2:	40 e0       	ldi	r20, 0x00	; 0
    27e4:	89 81       	ldd	r24, Y+1	; 0x01
    27e6:	9a 81       	ldd	r25, Y+2	; 0x02
    27e8:	fc 01       	movw	r30, r24
    27ea:	44 83       	std	Z+4, r20	; 0x04
    27ec:	00 00       	nop
    27ee:	23 96       	adiw	r28, 0x03	; 3
    27f0:	cd bf       	out	0x3d, r28	; 61
    27f2:	de bf       	out	0x3e, r29	; 62
    27f4:	df 91       	pop	r29
    27f6:	cf 91       	pop	r28
    27f8:	08 95       	ret

000027fa <_ZN18CircularStringBuff3getEv>:

/** 
 * Return the FIFO entry and delete it from the buffer
 */
char CircularStringBuff::get()
{
    27fa:	cf 93       	push	r28
    27fc:	df 93       	push	r29
    27fe:	00 d0       	rcall	.+0      	; 0x2800 <_ZN18CircularStringBuff3getEv+0x6>
    2800:	1f 92       	push	r1
    2802:	cd b7       	in	r28, 0x3d	; 61
    2804:	de b7       	in	r29, 0x3e	; 62
    2806:	8a 83       	std	Y+2, r24	; 0x02
    2808:	9b 83       	std	Y+3, r25	; 0x03
  if (empty())
    280a:	8a 81       	ldd	r24, Y+2	; 0x02
    280c:	9b 81       	ldd	r25, Y+3	; 0x03
    280e:	0e 94 e5 12 	call	0x25ca	; 0x25ca <_ZNK18CircularStringBuff5emptyEv>
    2812:	88 23       	and	r24, r24
    2814:	11 f0       	breq	.+4      	; 0x281a <_ZN18CircularStringBuff3getEv+0x20>
  {
    return ('\0');
    2816:	80 e0       	ldi	r24, 0x00	; 0
    2818:	2a c0       	rjmp	.+84     	; 0x286e <_ZN18CircularStringBuff3getEv+0x74>
  }

  /*Read data and advance the tail (we now have a free space) */
  char val = buf_[tail_];
    281a:	8a 81       	ldd	r24, Y+2	; 0x02
    281c:	9b 81       	ldd	r25, Y+3	; 0x03
    281e:	fc 01       	movw	r30, r24
    2820:	85 81       	ldd	r24, Z+5	; 0x05
    2822:	96 81       	ldd	r25, Z+6	; 0x06
    2824:	2a 81       	ldd	r18, Y+2	; 0x02
    2826:	3b 81       	ldd	r19, Y+3	; 0x03
    2828:	f9 01       	movw	r30, r18
    282a:	22 81       	ldd	r18, Z+2	; 0x02
    282c:	33 81       	ldd	r19, Z+3	; 0x03
    282e:	82 0f       	add	r24, r18
    2830:	93 1f       	adc	r25, r19
    2832:	fc 01       	movw	r30, r24
    2834:	80 81       	ld	r24, Z
    2836:	89 83       	std	Y+1, r24	; 0x01
  full_ = false;
    2838:	8a 81       	ldd	r24, Y+2	; 0x02
    283a:	9b 81       	ldd	r25, Y+3	; 0x03
    283c:	fc 01       	movw	r30, r24
    283e:	14 82       	std	Z+4, r1	; 0x04
  tail_ = (tail_ + 1) % max_size_;
    2840:	8a 81       	ldd	r24, Y+2	; 0x02
    2842:	9b 81       	ldd	r25, Y+3	; 0x03
    2844:	fc 01       	movw	r30, r24
    2846:	82 81       	ldd	r24, Z+2	; 0x02
    2848:	93 81       	ldd	r25, Z+3	; 0x03
    284a:	01 96       	adiw	r24, 0x01	; 1
    284c:	ac 01       	movw	r20, r24
    284e:	8a 81       	ldd	r24, Y+2	; 0x02
    2850:	9b 81       	ldd	r25, Y+3	; 0x03
    2852:	fc 01       	movw	r30, r24
    2854:	27 81       	ldd	r18, Z+7	; 0x07
    2856:	30 85       	ldd	r19, Z+8	; 0x08
    2858:	ca 01       	movw	r24, r20
    285a:	b9 01       	movw	r22, r18
    285c:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__udivmodhi4>
    2860:	9c 01       	movw	r18, r24
    2862:	8a 81       	ldd	r24, Y+2	; 0x02
    2864:	9b 81       	ldd	r25, Y+3	; 0x03
    2866:	fc 01       	movw	r30, r24
    2868:	22 83       	std	Z+2, r18	; 0x02
    286a:	33 83       	std	Z+3, r19	; 0x03

  return (val);
    286c:	89 81       	ldd	r24, Y+1	; 0x01
}
    286e:	23 96       	adiw	r28, 0x03	; 3
    2870:	cd bf       	out	0x3d, r28	; 61
    2872:	de bf       	out	0x3e, r29	; 62
    2874:	df 91       	pop	r29
    2876:	cf 91       	pop	r28
    2878:	08 95       	ret

0000287a <_ZN18CircularStringBuff9putStringEPc>:

bool CircularStringBuff::putString(char* string)
{
    287a:	cf 93       	push	r28
    287c:	df 93       	push	r29
    287e:	cd b7       	in	r28, 0x3d	; 61
    2880:	de b7       	in	r29, 0x3e	; 62
    2882:	28 97       	sbiw	r28, 0x08	; 8
    2884:	cd bf       	out	0x3d, r28	; 61
    2886:	de bf       	out	0x3e, r29	; 62
    2888:	8d 83       	std	Y+5, r24	; 0x05
    288a:	9e 83       	std	Y+6, r25	; 0x06
    288c:	6f 83       	std	Y+7, r22	; 0x07
    288e:	78 87       	std	Y+8, r23	; 0x08
	bool fail = true;
    2890:	81 e0       	ldi	r24, 0x01	; 1
    2892:	8c 83       	std	Y+4, r24	; 0x04
	
	if(full_) return(fail);
    2894:	8d 81       	ldd	r24, Y+5	; 0x05
    2896:	9e 81       	ldd	r25, Y+6	; 0x06
    2898:	fc 01       	movw	r30, r24
    289a:	84 81       	ldd	r24, Z+4	; 0x04
    289c:	88 23       	and	r24, r24
    289e:	11 f0       	breq	.+4      	; 0x28a4 <_ZN18CircularStringBuff9putStringEPc+0x2a>
    28a0:	8c 81       	ldd	r24, Y+4	; 0x04
    28a2:	48 c0       	rjmp	.+144    	; 0x2934 <_ZN18CircularStringBuff9putStringEPc+0xba>

	size_t size = strlen(string);
    28a4:	8f 81       	ldd	r24, Y+7	; 0x07
    28a6:	98 85       	ldd	r25, Y+8	; 0x08
    28a8:	0e 94 e6 33 	call	0x67cc	; 0x67cc <strlen>
    28ac:	8a 83       	std	Y+2, r24	; 0x02
    28ae:	9b 83       	std	Y+3, r25	; 0x03
	if(size > remaining()) return(fail);
    28b0:	8d 81       	ldd	r24, Y+5	; 0x05
    28b2:	9e 81       	ldd	r25, Y+6	; 0x06
    28b4:	0e 94 6c 13 	call	0x26d8	; 0x26d8 <_ZNK18CircularStringBuff9remainingEv>
    28b8:	9c 01       	movw	r18, r24
    28ba:	41 e0       	ldi	r20, 0x01	; 1
    28bc:	8a 81       	ldd	r24, Y+2	; 0x02
    28be:	9b 81       	ldd	r25, Y+3	; 0x03
    28c0:	28 17       	cp	r18, r24
    28c2:	39 07       	cpc	r19, r25
    28c4:	08 f0       	brcs	.+2      	; 0x28c8 <_ZN18CircularStringBuff9putStringEPc+0x4e>
    28c6:	40 e0       	ldi	r20, 0x00	; 0
    28c8:	44 23       	and	r20, r20
    28ca:	11 f0       	breq	.+4      	; 0x28d0 <_ZN18CircularStringBuff9putStringEPc+0x56>
    28cc:	8c 81       	ldd	r24, Y+4	; 0x04
    28ce:	32 c0       	rjmp	.+100    	; 0x2934 <_ZN18CircularStringBuff9putStringEPc+0xba>

	uint8_t i = 0;
    28d0:	19 82       	std	Y+1, r1	; 0x01
	
	while((i < size) && !full_)
    28d2:	89 81       	ldd	r24, Y+1	; 0x01
    28d4:	88 2f       	mov	r24, r24
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	2a 81       	ldd	r18, Y+2	; 0x02
    28da:	3b 81       	ldd	r19, Y+3	; 0x03
    28dc:	82 17       	cp	r24, r18
    28de:	93 07       	cpc	r25, r19
    28e0:	c0 f4       	brcc	.+48     	; 0x2912 <_ZN18CircularStringBuff9putStringEPc+0x98>
    28e2:	8d 81       	ldd	r24, Y+5	; 0x05
    28e4:	9e 81       	ldd	r25, Y+6	; 0x06
    28e6:	fc 01       	movw	r30, r24
    28e8:	84 81       	ldd	r24, Z+4	; 0x04
    28ea:	88 23       	and	r24, r24
    28ec:	91 f4       	brne	.+36     	; 0x2912 <_ZN18CircularStringBuff9putStringEPc+0x98>
	{
		put(string[i++]);
    28ee:	89 81       	ldd	r24, Y+1	; 0x01
    28f0:	91 e0       	ldi	r25, 0x01	; 1
    28f2:	98 0f       	add	r25, r24
    28f4:	99 83       	std	Y+1, r25	; 0x01
    28f6:	88 2f       	mov	r24, r24
    28f8:	90 e0       	ldi	r25, 0x00	; 0
    28fa:	2f 81       	ldd	r18, Y+7	; 0x07
    28fc:	38 85       	ldd	r19, Y+8	; 0x08
    28fe:	82 0f       	add	r24, r18
    2900:	93 1f       	adc	r25, r19
    2902:	fc 01       	movw	r30, r24
    2904:	20 81       	ld	r18, Z
    2906:	8d 81       	ldd	r24, Y+5	; 0x05
    2908:	9e 81       	ldd	r25, Y+6	; 0x06
    290a:	62 2f       	mov	r22, r18
    290c:	0e 94 99 13 	call	0x2732	; 0x2732 <_ZN18CircularStringBuff3putEc>
	size_t size = strlen(string);
	if(size > remaining()) return(fail);

	uint8_t i = 0;
	
	while((i < size) && !full_)
    2910:	e0 cf       	rjmp	.-64     	; 0x28d2 <_ZN18CircularStringBuff9putStringEPc+0x58>
	{
		put(string[i++]);
	}
	
	if(!full_) put('\0');
    2912:	8d 81       	ldd	r24, Y+5	; 0x05
    2914:	9e 81       	ldd	r25, Y+6	; 0x06
    2916:	fc 01       	movw	r30, r24
    2918:	94 81       	ldd	r25, Z+4	; 0x04
    291a:	81 e0       	ldi	r24, 0x01	; 1
    291c:	89 27       	eor	r24, r25
    291e:	88 23       	and	r24, r24
    2920:	29 f0       	breq	.+10     	; 0x292c <_ZN18CircularStringBuff9putStringEPc+0xb2>
    2922:	8d 81       	ldd	r24, Y+5	; 0x05
    2924:	9e 81       	ldd	r25, Y+6	; 0x06
    2926:	60 e0       	ldi	r22, 0x00	; 0
    2928:	0e 94 99 13 	call	0x2732	; 0x2732 <_ZN18CircularStringBuff3putEc>
	
	return(full_);
    292c:	8d 81       	ldd	r24, Y+5	; 0x05
    292e:	9e 81       	ldd	r25, Y+6	; 0x06
    2930:	fc 01       	movw	r30, r24
    2932:	84 81       	ldd	r24, Z+4	; 0x04
}
    2934:	28 96       	adiw	r28, 0x08	; 8
    2936:	cd bf       	out	0x3d, r28	; 61
    2938:	de bf       	out	0x3e, r29	; 62
    293a:	df 91       	pop	r29
    293c:	cf 91       	pop	r28
    293e:	08 95       	ret

00002940 <_ZN18CircularStringBuff9getStringEPcPj>:

void CircularStringBuff::getString(char* str, size_t *length)
{
    2940:	cf 93       	push	r28
    2942:	df 93       	push	r29
    2944:	cd b7       	in	r28, 0x3d	; 61
    2946:	de b7       	in	r29, 0x3e	; 62
    2948:	28 97       	sbiw	r28, 0x08	; 8
    294a:	cd bf       	out	0x3d, r28	; 61
    294c:	de bf       	out	0x3e, r29	; 62
    294e:	8b 83       	std	Y+3, r24	; 0x03
    2950:	9c 83       	std	Y+4, r25	; 0x04
    2952:	6d 83       	std	Y+5, r22	; 0x05
    2954:	7e 83       	std	Y+6, r23	; 0x06
    2956:	4f 83       	std	Y+7, r20	; 0x07
    2958:	58 87       	std	Y+8, r21	; 0x08
	if(empty())
    295a:	8b 81       	ldd	r24, Y+3	; 0x03
    295c:	9c 81       	ldd	r25, Y+4	; 0x04
    295e:	0e 94 e5 12 	call	0x25ca	; 0x25ca <_ZNK18CircularStringBuff5emptyEv>
    2962:	88 23       	and	r24, r24
    2964:	71 f0       	breq	.+28     	; 0x2982 <_ZN18CircularStringBuff9getStringEPcPj+0x42>
	{
		 str[0] = '\0';
    2966:	8d 81       	ldd	r24, Y+5	; 0x05
    2968:	9e 81       	ldd	r25, Y+6	; 0x06
    296a:	fc 01       	movw	r30, r24
    296c:	10 82       	st	Z, r1
		 if(length) *length = 0;
    296e:	8f 81       	ldd	r24, Y+7	; 0x07
    2970:	98 85       	ldd	r25, Y+8	; 0x08
    2972:	89 2b       	or	r24, r25
    2974:	79 f1       	breq	.+94     	; 0x29d4 <_ZN18CircularStringBuff9getStringEPcPj+0x94>
    2976:	8f 81       	ldd	r24, Y+7	; 0x07
    2978:	98 85       	ldd	r25, Y+8	; 0x08
    297a:	fc 01       	movw	r30, r24
    297c:	10 82       	st	Z, r1
    297e:	11 82       	std	Z+1, r1	; 0x01
		 return;
    2980:	29 c0       	rjmp	.+82     	; 0x29d4 <_ZN18CircularStringBuff9getStringEPcPj+0x94>
	}
	
	char c;
	uint8_t i = 0;
    2982:	19 82       	std	Y+1, r1	; 0x01
	
	while((c = get()))
    2984:	8b 81       	ldd	r24, Y+3	; 0x03
    2986:	9c 81       	ldd	r25, Y+4	; 0x04
    2988:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZN18CircularStringBuff3getEv>
    298c:	8a 83       	std	Y+2, r24	; 0x02
    298e:	81 e0       	ldi	r24, 0x01	; 1
    2990:	9a 81       	ldd	r25, Y+2	; 0x02
    2992:	99 23       	and	r25, r25
    2994:	09 f4       	brne	.+2      	; 0x2998 <_ZN18CircularStringBuff9getStringEPcPj+0x58>
    2996:	80 e0       	ldi	r24, 0x00	; 0
    2998:	88 23       	and	r24, r24
    299a:	71 f0       	breq	.+28     	; 0x29b8 <_ZN18CircularStringBuff9getStringEPcPj+0x78>
	{
		str[i++] = c;		
    299c:	89 81       	ldd	r24, Y+1	; 0x01
    299e:	91 e0       	ldi	r25, 0x01	; 1
    29a0:	98 0f       	add	r25, r24
    29a2:	99 83       	std	Y+1, r25	; 0x01
    29a4:	88 2f       	mov	r24, r24
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	2d 81       	ldd	r18, Y+5	; 0x05
    29aa:	3e 81       	ldd	r19, Y+6	; 0x06
    29ac:	82 0f       	add	r24, r18
    29ae:	93 1f       	adc	r25, r19
    29b0:	2a 81       	ldd	r18, Y+2	; 0x02
    29b2:	fc 01       	movw	r30, r24
    29b4:	20 83       	st	Z, r18
	}
	
	char c;
	uint8_t i = 0;
	
	while((c = get()))
    29b6:	e6 cf       	rjmp	.-52     	; 0x2984 <_ZN18CircularStringBuff9getStringEPcPj+0x44>
	{
		str[i++] = c;		
	}
	
	if(length) *length = i;
    29b8:	8f 81       	ldd	r24, Y+7	; 0x07
    29ba:	98 85       	ldd	r25, Y+8	; 0x08
    29bc:	89 2b       	or	r24, r25
    29be:	61 f0       	breq	.+24     	; 0x29d8 <_ZN18CircularStringBuff9getStringEPcPj+0x98>
    29c0:	89 81       	ldd	r24, Y+1	; 0x01
    29c2:	28 2f       	mov	r18, r24
    29c4:	30 e0       	ldi	r19, 0x00	; 0
    29c6:	8f 81       	ldd	r24, Y+7	; 0x07
    29c8:	98 85       	ldd	r25, Y+8	; 0x08
    29ca:	fc 01       	movw	r30, r24
    29cc:	20 83       	st	Z, r18
    29ce:	31 83       	std	Z+1, r19	; 0x01
	
	return;
    29d0:	00 00       	nop
    29d2:	02 c0       	rjmp	.+4      	; 0x29d8 <_ZN18CircularStringBuff9getStringEPcPj+0x98>
{
	if(empty())
	{
		 str[0] = '\0';
		 if(length) *length = 0;
		 return;
    29d4:	00 00       	nop
    29d6:	01 c0       	rjmp	.+2      	; 0x29da <_ZN18CircularStringBuff9getStringEPcPj+0x9a>
		str[i++] = c;		
	}
	
	if(length) *length = i;
	
	return;
    29d8:	00 00       	nop
}
    29da:	28 96       	adiw	r28, 0x08	; 8
    29dc:	cd bf       	out	0x3d, r28	; 61
    29de:	de bf       	out	0x3e, r29	; 62
    29e0:	df 91       	pop	r29
    29e2:	cf 91       	pop	r28
    29e4:	08 95       	ret

000029e6 <ccp_write_io>:
 * \note Using IAR Embedded workbench, the choice of memory model has an impact
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
    29e6:	cf 93       	push	r28
    29e8:	df 93       	push	r29
    29ea:	00 d0       	rcall	.+0      	; 0x29ec <ccp_write_io+0x6>
    29ec:	1f 92       	push	r1
    29ee:	cd b7       	in	r28, 0x3d	; 61
    29f0:	de b7       	in	r29, 0x3e	; 62
    29f2:	89 83       	std	Y+1, r24	; 0x01
    29f4:	9a 83       	std	Y+2, r25	; 0x02
    29f6:	6b 83       	std	Y+3, r22	; 0x03
	protected_write_io(addr, CCP_IOREG_gc, value);
    29f8:	89 81       	ldd	r24, Y+1	; 0x01
    29fa:	9a 81       	ldd	r25, Y+2	; 0x02
    29fc:	4b 81       	ldd	r20, Y+3	; 0x03
    29fe:	68 ed       	ldi	r22, 0xD8	; 216
    2a00:	0e 94 3e 21 	call	0x427c	; 0x427c <protected_write_io>
}
    2a04:	00 00       	nop
    2a06:	23 96       	adiw	r28, 0x03	; 3
    2a08:	cd bf       	out	0x3d, r28	; 61
    2a0a:	de bf       	out	0x3e, r29	; 62
    2a0c:	df 91       	pop	r29
    2a0e:	cf 91       	pop	r28
    2a10:	08 95       	ret

00002a12 <CLKCTRL_init>:
 * \brief Initialize clkctrl interface
 *
 * \return Initialization status.
 */
int8_t CLKCTRL_init()
{
    2a12:	cf 93       	push	r28
    2a14:	df 93       	push	r29
    2a16:	cd b7       	in	r28, 0x3d	; 61
    2a18:	de b7       	in	r29, 0x3e	; 62
	ccp_write_io((void *)&(CLKCTRL.XOSC32KCTRLA),CLKCTRL_CSUT_1K_gc /* 1k cycles */
    2a1a:	65 e8       	ldi	r22, 0x85	; 133
    2a1c:	8c e7       	ldi	r24, 0x7C	; 124
    2a1e:	90 e0       	ldi	r25, 0x00	; 0
    2a20:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <ccp_write_io>

	// ccp_write_io((void*)&(CLKCTRL.PLLCTRLA),0 << CLKCTRL_RUNSTDBY_bp /* Run Standby: disabled */
	//		 | CLKCTRL_MULFAC_DISABLE_gc /* 1 */
	//		 | 0 << CLKCTRL_SOURCE_bp /* Select Source for PLL: disabled */);

	ccp_write_io((void*)&(CLKCTRL.OSCHFCTRLA),CLKCTRL_FRQSEL_24M_gc /* 4 */
    2a24:	65 e2       	ldi	r22, 0x25	; 37
    2a26:	88 e6       	ldi	r24, 0x68	; 104
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <ccp_write_io>
	// ccp_write_io((void*)&(CLKCTRL.MCLKCTRLA),CLKCTRL_CLKSEL_OSCHF_gc /* Internal high-frequency oscillator */
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
}
    2a30:	df 91       	pop	r29
    2a32:	cf 91       	pop	r28
    2a34:	08 95       	ret

00002a36 <CPUINT_init>:
 * \brief Initialize cpuint interface
 *
 * \return Initialization status
 */
int8_t CPUINT_init()
{
    2a36:	cf 93       	push	r28
    2a38:	df 93       	push	r29
    2a3a:	cd b7       	in	r28, 0x3d	; 61
    2a3c:	de b7       	in	r29, 0x3e	; 62

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
    2a3e:	78 94       	sei

	return 0;
    2a40:	80 e0       	ldi	r24, 0x00	; 0
}
    2a42:	df 91       	pop	r29
    2a44:	cf 91       	pop	r28
    2a46:	08 95       	ret

00002a48 <_ZL9VREF_initv>:
#define LSB_MASK                 (0x03)



static void VREF_init(void)
{
    2a48:	cf 93       	push	r28
    2a4a:	df 93       	push	r29
    2a4c:	cd b7       	in	r28, 0x3d	; 61
    2a4e:	de b7       	in	r29, 0x3e	; 62
//	VREF.DAC0REF = VREF_REFSEL_VDD_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
//	VREF.DAC0REF = VREF_REFSEL_2V048_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.500V Internal Voltage Reference for DAC */
    2a50:	80 ea       	ldi	r24, 0xA0	; 160
    2a52:	90 e0       	ldi	r25, 0x00	; 0
    2a54:	23 e0       	ldi	r18, 0x03	; 3
    2a56:	fc 01       	movw	r30, r24
    2a58:	22 83       	std	Z+2, r18	; 0x02
//	| VREF_ALWAYSON_bm;    /* Set the Voltage Reference in Always On mode */
//	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	/* Wait VREF start-up time */
//	while(util_delay_ms(VREF_STARTUP_TIME_MS));
}
    2a5a:	00 00       	nop
    2a5c:	df 91       	pop	r29
    2a5e:	cf 91       	pop	r28
    2a60:	08 95       	ret

00002a62 <_Z9DAC0_initv>:

void DAC0_init(void)
{
    2a62:	cf 93       	push	r28
    2a64:	df 93       	push	r29
    2a66:	cd b7       	in	r28, 0x3d	; 61
    2a68:	de b7       	in	r29, 0x3e	; 62
	VREF_init();
    2a6a:	0e 94 24 15 	call	0x2a48	; 0x2a48 <_ZL9VREF_initv>
	
    /* Disable digital input buffer */
    PORTD.PIN6CTRL &= ~PORT_ISC_gm;
    2a6e:	80 e6       	ldi	r24, 0x60	; 96
    2a70:	94 e0       	ldi	r25, 0x04	; 4
    2a72:	fc 01       	movw	r30, r24
    2a74:	26 89       	ldd	r18, Z+22	; 0x16
    2a76:	80 e6       	ldi	r24, 0x60	; 96
    2a78:	94 e0       	ldi	r25, 0x04	; 4
    2a7a:	28 7f       	andi	r18, 0xF8	; 248
    2a7c:	fc 01       	movw	r30, r24
    2a7e:	26 8b       	std	Z+22, r18	; 0x16
    PORTD.PIN6CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    2a80:	80 e6       	ldi	r24, 0x60	; 96
    2a82:	94 e0       	ldi	r25, 0x04	; 4
    2a84:	fc 01       	movw	r30, r24
    2a86:	26 89       	ldd	r18, Z+22	; 0x16
    2a88:	80 e6       	ldi	r24, 0x60	; 96
    2a8a:	94 e0       	ldi	r25, 0x04	; 4
    2a8c:	24 60       	ori	r18, 0x04	; 4
    2a8e:	fc 01       	movw	r30, r24
    2a90:	26 8b       	std	Z+22, r18	; 0x16
    /* Disable pull-up resistor */
    PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;   
    2a92:	80 e6       	ldi	r24, 0x60	; 96
    2a94:	94 e0       	ldi	r25, 0x04	; 4
    2a96:	fc 01       	movw	r30, r24
    2a98:	26 89       	ldd	r18, Z+22	; 0x16
    2a9a:	80 e6       	ldi	r24, 0x60	; 96
    2a9c:	94 e0       	ldi	r25, 0x04	; 4
    2a9e:	27 7f       	andi	r18, 0xF7	; 247
    2aa0:	fc 01       	movw	r30, r24
    2aa2:	26 8b       	std	Z+22, r18	; 0x16
    DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
    2aa4:	80 ea       	ldi	r24, 0xA0	; 160
    2aa6:	96 e0       	ldi	r25, 0x06	; 6
    2aa8:	21 ec       	ldi	r18, 0xC1	; 193
    2aaa:	fc 01       	movw	r30, r24
    2aac:	20 83       	st	Z, r18
// 	PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;
// 	DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
// 	| DAC_OUTEN_bm;           /* Enable output buffer */
// 	
// 	DAC0_setVal(DAC_DEFAULT_VALUE);
}
    2aae:	00 00       	nop
    2ab0:	df 91       	pop	r29
    2ab2:	cf 91       	pop	r28
    2ab4:	08 95       	ret

00002ab6 <PORTB_set_pin_level>:
}

void Display::finishCommand() {
	if(lines == 4) sendCommand(COMMAND_8BIT_4LINES_RE0_IS0);
	else sendCommand(COMMAND_8BIT_4LINES_RE0_IS0_DH1);
}
    2ab6:	cf 93       	push	r28
    2ab8:	df 93       	push	r29
    2aba:	00 d0       	rcall	.+0      	; 0x2abc <PORTB_set_pin_level+0x6>
    2abc:	cd b7       	in	r28, 0x3d	; 61
    2abe:	de b7       	in	r29, 0x3e	; 62
    2ac0:	89 83       	std	Y+1, r24	; 0x01
    2ac2:	6a 83       	std	Y+2, r22	; 0x02
    2ac4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ac6:	88 23       	and	r24, r24
    2ac8:	b1 f0       	breq	.+44     	; 0x2af6 <PORTB_set_pin_level+0x40>
    2aca:	84 e0       	ldi	r24, 0x04	; 4
    2acc:	90 e0       	ldi	r25, 0x00	; 0
    2ace:	fc 01       	movw	r30, r24
    2ad0:	81 81       	ldd	r24, Z+1	; 0x01
    2ad2:	48 2f       	mov	r20, r24
    2ad4:	89 81       	ldd	r24, Y+1	; 0x01
    2ad6:	28 2f       	mov	r18, r24
    2ad8:	30 e0       	ldi	r19, 0x00	; 0
    2ada:	81 e0       	ldi	r24, 0x01	; 1
    2adc:	90 e0       	ldi	r25, 0x00	; 0
    2ade:	02 c0       	rjmp	.+4      	; 0x2ae4 <PORTB_set_pin_level+0x2e>
    2ae0:	88 0f       	add	r24, r24
    2ae2:	99 1f       	adc	r25, r25
    2ae4:	2a 95       	dec	r18
    2ae6:	e2 f7       	brpl	.-8      	; 0x2ae0 <PORTB_set_pin_level+0x2a>
    2ae8:	24 2f       	mov	r18, r20
    2aea:	28 2b       	or	r18, r24
    2aec:	84 e0       	ldi	r24, 0x04	; 4
    2aee:	90 e0       	ldi	r25, 0x00	; 0
    2af0:	fc 01       	movw	r30, r24
    2af2:	21 83       	std	Z+1, r18	; 0x01
    2af4:	16 c0       	rjmp	.+44     	; 0x2b22 <PORTB_set_pin_level+0x6c>
    2af6:	84 e0       	ldi	r24, 0x04	; 4
    2af8:	90 e0       	ldi	r25, 0x00	; 0
    2afa:	fc 01       	movw	r30, r24
    2afc:	81 81       	ldd	r24, Z+1	; 0x01
    2afe:	48 2f       	mov	r20, r24
    2b00:	89 81       	ldd	r24, Y+1	; 0x01
    2b02:	28 2f       	mov	r18, r24
    2b04:	30 e0       	ldi	r19, 0x00	; 0
    2b06:	81 e0       	ldi	r24, 0x01	; 1
    2b08:	90 e0       	ldi	r25, 0x00	; 0
    2b0a:	02 c0       	rjmp	.+4      	; 0x2b10 <PORTB_set_pin_level+0x5a>
    2b0c:	88 0f       	add	r24, r24
    2b0e:	99 1f       	adc	r25, r25
    2b10:	2a 95       	dec	r18
    2b12:	e2 f7       	brpl	.-8      	; 0x2b0c <PORTB_set_pin_level+0x56>
    2b14:	80 95       	com	r24
    2b16:	24 2f       	mov	r18, r20
    2b18:	28 23       	and	r18, r24
    2b1a:	84 e0       	ldi	r24, 0x04	; 4
    2b1c:	90 e0       	ldi	r25, 0x00	; 0
    2b1e:	fc 01       	movw	r30, r24
    2b20:	21 83       	std	Z+1, r18	; 0x01
    2b22:	00 00       	nop
    2b24:	0f 90       	pop	r0
    2b26:	0f 90       	pop	r0
    2b28:	df 91       	pop	r29
    2b2a:	cf 91       	pop	r28
    2b2c:	08 95       	ret

00002b2e <_ZN7DisplayC1Ev>:
    2b2e:	cf 93       	push	r28
    2b30:	df 93       	push	r29
    2b32:	00 d0       	rcall	.+0      	; 0x2b34 <_ZN7DisplayC1Ev+0x6>
    2b34:	cd b7       	in	r28, 0x3d	; 61
    2b36:	de b7       	in	r29, 0x3e	; 62
    2b38:	89 83       	std	Y+1, r24	; 0x01
    2b3a:	9a 83       	std	Y+2, r25	; 0x02
    2b3c:	2e ea       	ldi	r18, 0xAE	; 174
    2b3e:	30 e4       	ldi	r19, 0x40	; 64
    2b40:	89 81       	ldd	r24, Y+1	; 0x01
    2b42:	9a 81       	ldd	r25, Y+2	; 0x02
    2b44:	fc 01       	movw	r30, r24
    2b46:	20 83       	st	Z, r18
    2b48:	31 83       	std	Z+1, r19	; 0x01
    2b4a:	89 81       	ldd	r24, Y+1	; 0x01
    2b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    2b4e:	28 e7       	ldi	r18, 0x78	; 120
    2b50:	fc 01       	movw	r30, r24
    2b52:	26 83       	std	Z+6, r18	; 0x06
    2b54:	00 00       	nop
    2b56:	0f 90       	pop	r0
    2b58:	0f 90       	pop	r0
    2b5a:	df 91       	pop	r29
    2b5c:	cf 91       	pop	r28
    2b5e:	08 95       	ret

00002b60 <_ZN7Display5beginE9display_t>:
    2b60:	cf 93       	push	r28
    2b62:	df 93       	push	r29
    2b64:	00 d0       	rcall	.+0      	; 0x2b66 <_ZN7Display5beginE9display_t+0x6>
    2b66:	00 d0       	rcall	.+0      	; 0x2b68 <_ZN7Display5beginE9display_t+0x8>
    2b68:	cd b7       	in	r28, 0x3d	; 61
    2b6a:	de b7       	in	r29, 0x3e	; 62
    2b6c:	89 83       	std	Y+1, r24	; 0x01
    2b6e:	9a 83       	std	Y+2, r25	; 0x02
    2b70:	6b 83       	std	Y+3, r22	; 0x03
    2b72:	7c 83       	std	Y+4, r23	; 0x04
    2b74:	89 81       	ldd	r24, Y+1	; 0x01
    2b76:	9a 81       	ldd	r25, Y+2	; 0x02
    2b78:	2b 81       	ldd	r18, Y+3	; 0x03
    2b7a:	3c 81       	ldd	r19, Y+4	; 0x04
    2b7c:	fc 01       	movw	r30, r24
    2b7e:	22 83       	std	Z+2, r18	; 0x02
    2b80:	33 83       	std	Z+3, r19	; 0x03
    2b82:	8b 81       	ldd	r24, Y+3	; 0x03
    2b84:	9c 81       	ldd	r25, Y+4	; 0x04
    2b86:	81 30       	cpi	r24, 0x01	; 1
    2b88:	91 05       	cpc	r25, r1
    2b8a:	81 f0       	breq	.+32     	; 0x2bac <_ZN7Display5beginE9display_t+0x4c>
    2b8c:	82 30       	cpi	r24, 0x02	; 2
    2b8e:	91 05       	cpc	r25, r1
    2b90:	c1 f0       	breq	.+48     	; 0x2bc2 <_ZN7Display5beginE9display_t+0x62>
    2b92:	89 2b       	or	r24, r25
    2b94:	09 f5       	brne	.+66     	; 0x2bd8 <_ZN7Display5beginE9display_t+0x78>
    2b96:	89 81       	ldd	r24, Y+1	; 0x01
    2b98:	9a 81       	ldd	r25, Y+2	; 0x02
    2b9a:	24 e1       	ldi	r18, 0x14	; 20
    2b9c:	fc 01       	movw	r30, r24
    2b9e:	24 83       	std	Z+4, r18	; 0x04
    2ba0:	89 81       	ldd	r24, Y+1	; 0x01
    2ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ba4:	24 e0       	ldi	r18, 0x04	; 4
    2ba6:	fc 01       	movw	r30, r24
    2ba8:	25 83       	std	Z+5, r18	; 0x05
    2baa:	16 c0       	rjmp	.+44     	; 0x2bd8 <_ZN7Display5beginE9display_t+0x78>
    2bac:	89 81       	ldd	r24, Y+1	; 0x01
    2bae:	9a 81       	ldd	r25, Y+2	; 0x02
    2bb0:	20 e1       	ldi	r18, 0x10	; 16
    2bb2:	fc 01       	movw	r30, r24
    2bb4:	24 83       	std	Z+4, r18	; 0x04
    2bb6:	89 81       	ldd	r24, Y+1	; 0x01
    2bb8:	9a 81       	ldd	r25, Y+2	; 0x02
    2bba:	24 e0       	ldi	r18, 0x04	; 4
    2bbc:	fc 01       	movw	r30, r24
    2bbe:	25 83       	std	Z+5, r18	; 0x05
    2bc0:	0b c0       	rjmp	.+22     	; 0x2bd8 <_ZN7Display5beginE9display_t+0x78>
    2bc2:	89 81       	ldd	r24, Y+1	; 0x01
    2bc4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc6:	2a e0       	ldi	r18, 0x0A	; 10
    2bc8:	fc 01       	movw	r30, r24
    2bca:	24 83       	std	Z+4, r18	; 0x04
    2bcc:	89 81       	ldd	r24, Y+1	; 0x01
    2bce:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd0:	24 e0       	ldi	r18, 0x04	; 4
    2bd2:	fc 01       	movw	r30, r24
    2bd4:	25 83       	std	Z+5, r18	; 0x05
    2bd6:	00 00       	nop
    2bd8:	89 81       	ldd	r24, Y+1	; 0x01
    2bda:	9a 81       	ldd	r25, Y+2	; 0x02
    2bdc:	20 e8       	ldi	r18, 0x80	; 128
    2bde:	fc 01       	movw	r30, r24
    2be0:	21 87       	std	Z+9, r18	; 0x09
    2be2:	89 81       	ldd	r24, Y+1	; 0x01
    2be4:	9a 81       	ldd	r25, Y+2	; 0x02
    2be6:	24 e0       	ldi	r18, 0x04	; 4
    2be8:	fc 01       	movw	r30, r24
    2bea:	22 87       	std	Z+10, r18	; 0x0a
    2bec:	0e 94 2f 1a 	call	0x345e	; 0x345e <I2C_0_Init>
    2bf0:	89 81       	ldd	r24, Y+1	; 0x01
    2bf2:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf4:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <_ZN7Display5resetEv>
    2bf8:	89 81       	ldd	r24, Y+1	; 0x01
    2bfa:	9a 81       	ldd	r25, Y+2	; 0x02
    2bfc:	0e 94 42 16 	call	0x2c84	; 0x2c84 <_ZN7Display4initEv>
    2c00:	89 81       	ldd	r24, Y+1	; 0x01
    2c02:	9a 81       	ldd	r25, Y+2	; 0x02
    2c04:	0e 94 bf 16 	call	0x2d7e	; 0x2d7e <_ZN7Display3clsEv>
    2c08:	89 81       	ldd	r24, Y+1	; 0x01
    2c0a:	9a 81       	ldd	r25, Y+2	; 0x02
    2c0c:	22 e0       	ldi	r18, 0x02	; 2
    2c0e:	fc 01       	movw	r30, r24
    2c10:	27 83       	std	Z+7, r18	; 0x07
    2c12:	89 81       	ldd	r24, Y+1	; 0x01
    2c14:	9a 81       	ldd	r25, Y+2	; 0x02
    2c16:	fc 01       	movw	r30, r24
    2c18:	87 81       	ldd	r24, Z+7	; 0x07
    2c1a:	28 2f       	mov	r18, r24
    2c1c:	24 60       	ori	r18, 0x04	; 4
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
    2c20:	9a 81       	ldd	r25, Y+2	; 0x02
    2c22:	62 2f       	mov	r22, r18
    2c24:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2c28:	00 00       	nop
    2c2a:	24 96       	adiw	r28, 0x04	; 4
    2c2c:	cd bf       	out	0x3d, r28	; 61
    2c2e:	de bf       	out	0x3e, r29	; 62
    2c30:	df 91       	pop	r29
    2c32:	cf 91       	pop	r28
    2c34:	08 95       	ret

00002c36 <_ZN7Display5resetEv>:
    2c36:	cf 93       	push	r28
    2c38:	df 93       	push	r29
    2c3a:	00 d0       	rcall	.+0      	; 0x2c3c <_ZN7Display5resetEv+0x6>
    2c3c:	cd b7       	in	r28, 0x3d	; 61
    2c3e:	de b7       	in	r29, 0x3e	; 62
    2c40:	89 83       	std	Y+1, r24	; 0x01
    2c42:	9a 83       	std	Y+2, r25	; 0x02
    2c44:	62 e3       	ldi	r22, 0x32	; 50
    2c46:	70 e0       	ldi	r23, 0x00	; 0
    2c48:	80 e0       	ldi	r24, 0x00	; 0
    2c4a:	90 e0       	ldi	r25, 0x00	; 0
    2c4c:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    2c50:	60 e0       	ldi	r22, 0x00	; 0
    2c52:	84 e0       	ldi	r24, 0x04	; 4
    2c54:	0e 94 5b 15 	call	0x2ab6	; 0x2ab6 <PORTB_set_pin_level>
    2c58:	64 e0       	ldi	r22, 0x04	; 4
    2c5a:	70 e0       	ldi	r23, 0x00	; 0
    2c5c:	80 e0       	ldi	r24, 0x00	; 0
    2c5e:	90 e0       	ldi	r25, 0x00	; 0
    2c60:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    2c64:	61 e0       	ldi	r22, 0x01	; 1
    2c66:	84 e0       	ldi	r24, 0x04	; 4
    2c68:	0e 94 5b 15 	call	0x2ab6	; 0x2ab6 <PORTB_set_pin_level>
    2c6c:	64 e1       	ldi	r22, 0x14	; 20
    2c6e:	70 e0       	ldi	r23, 0x00	; 0
    2c70:	80 e0       	ldi	r24, 0x00	; 0
    2c72:	90 e0       	ldi	r25, 0x00	; 0
    2c74:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    2c78:	00 00       	nop
    2c7a:	0f 90       	pop	r0
    2c7c:	0f 90       	pop	r0
    2c7e:	df 91       	pop	r29
    2c80:	cf 91       	pop	r28
    2c82:	08 95       	ret

00002c84 <_ZN7Display4initEv>:
    2c84:	cf 93       	push	r28
    2c86:	df 93       	push	r29
    2c88:	00 d0       	rcall	.+0      	; 0x2c8a <_ZN7Display4initEv+0x6>
    2c8a:	cd b7       	in	r28, 0x3d	; 61
    2c8c:	de b7       	in	r29, 0x3e	; 62
    2c8e:	89 83       	std	Y+1, r24	; 0x01
    2c90:	9a 83       	std	Y+2, r25	; 0x02
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	9a 81       	ldd	r25, Y+2	; 0x02
    2c96:	6a e3       	ldi	r22, 0x3A	; 58
    2c98:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2c9c:	89 81       	ldd	r24, Y+1	; 0x01
    2c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    2ca0:	69 e0       	ldi	r22, 0x09	; 9
    2ca2:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	9a 81       	ldd	r25, Y+2	; 0x02
    2caa:	66 e0       	ldi	r22, 0x06	; 6
    2cac:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cb0:	89 81       	ldd	r24, Y+1	; 0x01
    2cb2:	9a 81       	ldd	r25, Y+2	; 0x02
    2cb4:	6e e1       	ldi	r22, 0x1E	; 30
    2cb6:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cba:	89 81       	ldd	r24, Y+1	; 0x01
    2cbc:	9a 81       	ldd	r25, Y+2	; 0x02
    2cbe:	69 e3       	ldi	r22, 0x39	; 57
    2cc0:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cc4:	89 81       	ldd	r24, Y+1	; 0x01
    2cc6:	9a 81       	ldd	r25, Y+2	; 0x02
    2cc8:	6b e1       	ldi	r22, 0x1B	; 27
    2cca:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cce:	89 81       	ldd	r24, Y+1	; 0x01
    2cd0:	9a 81       	ldd	r25, Y+2	; 0x02
    2cd2:	fc 01       	movw	r30, r24
    2cd4:	82 81       	ldd	r24, Z+2	; 0x02
    2cd6:	93 81       	ldd	r25, Z+3	; 0x03
    2cd8:	81 30       	cpi	r24, 0x01	; 1
    2cda:	91 05       	cpc	r25, r1
    2cdc:	a9 f0       	breq	.+42     	; 0x2d08 <_ZN7Display4initEv+0x84>
    2cde:	82 30       	cpi	r24, 0x02	; 2
    2ce0:	91 05       	cpc	r25, r1
    2ce2:	11 f1       	breq	.+68     	; 0x2d28 <_ZN7Display4initEv+0xa4>
    2ce4:	89 2b       	or	r24, r25
    2ce6:	81 f5       	brne	.+96     	; 0x2d48 <_ZN7Display4initEv+0xc4>
    2ce8:	89 81       	ldd	r24, Y+1	; 0x01
    2cea:	9a 81       	ldd	r25, Y+2	; 0x02
    2cec:	6e e6       	ldi	r22, 0x6E	; 110
    2cee:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cf2:	89 81       	ldd	r24, Y+1	; 0x01
    2cf4:	9a 81       	ldd	r25, Y+2	; 0x02
    2cf6:	67 e5       	ldi	r22, 0x57	; 87
    2cf8:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2cfc:	89 81       	ldd	r24, Y+1	; 0x01
    2cfe:	9a 81       	ldd	r25, Y+2	; 0x02
    2d00:	62 e7       	ldi	r22, 0x72	; 114
    2d02:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d06:	20 c0       	rjmp	.+64     	; 0x2d48 <_ZN7Display4initEv+0xc4>
    2d08:	89 81       	ldd	r24, Y+1	; 0x01
    2d0a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d0c:	6c e6       	ldi	r22, 0x6C	; 108
    2d0e:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d12:	89 81       	ldd	r24, Y+1	; 0x01
    2d14:	9a 81       	ldd	r25, Y+2	; 0x02
    2d16:	66 e5       	ldi	r22, 0x56	; 86
    2d18:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d1c:	89 81       	ldd	r24, Y+1	; 0x01
    2d1e:	9a 81       	ldd	r25, Y+2	; 0x02
    2d20:	6b e6       	ldi	r22, 0x6B	; 107
    2d22:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d26:	10 c0       	rjmp	.+32     	; 0x2d48 <_ZN7Display4initEv+0xc4>
    2d28:	89 81       	ldd	r24, Y+1	; 0x01
    2d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d2c:	6e e6       	ldi	r22, 0x6E	; 110
    2d2e:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d32:	89 81       	ldd	r24, Y+1	; 0x01
    2d34:	9a 81       	ldd	r25, Y+2	; 0x02
    2d36:	66 e5       	ldi	r22, 0x56	; 86
    2d38:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d3c:	89 81       	ldd	r24, Y+1	; 0x01
    2d3e:	9a 81       	ldd	r25, Y+2	; 0x02
    2d40:	6a e7       	ldi	r22, 0x7A	; 122
    2d42:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d46:	00 00       	nop
    2d48:	89 81       	ldd	r24, Y+1	; 0x01
    2d4a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d4c:	68 e3       	ldi	r22, 0x38	; 56
    2d4e:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d52:	89 81       	ldd	r24, Y+1	; 0x01
    2d54:	9a 81       	ldd	r25, Y+2	; 0x02
    2d56:	24 e0       	ldi	r18, 0x04	; 4
    2d58:	fc 01       	movw	r30, r24
    2d5a:	20 87       	std	Z+8, r18	; 0x08
    2d5c:	89 81       	ldd	r24, Y+1	; 0x01
    2d5e:	9a 81       	ldd	r25, Y+2	; 0x02
    2d60:	fc 01       	movw	r30, r24
    2d62:	80 85       	ldd	r24, Z+8	; 0x08
    2d64:	28 2f       	mov	r18, r24
    2d66:	28 60       	ori	r18, 0x08	; 8
    2d68:	89 81       	ldd	r24, Y+1	; 0x01
    2d6a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d6c:	62 2f       	mov	r22, r18
    2d6e:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d72:	00 00       	nop
    2d74:	0f 90       	pop	r0
    2d76:	0f 90       	pop	r0
    2d78:	df 91       	pop	r29
    2d7a:	cf 91       	pop	r28
    2d7c:	08 95       	ret

00002d7e <_ZN7Display3clsEv>:
    2d7e:	cf 93       	push	r28
    2d80:	df 93       	push	r29
    2d82:	00 d0       	rcall	.+0      	; 0x2d84 <_ZN7Display3clsEv+0x6>
    2d84:	cd b7       	in	r28, 0x3d	; 61
    2d86:	de b7       	in	r29, 0x3e	; 62
    2d88:	89 83       	std	Y+1, r24	; 0x01
    2d8a:	9a 83       	std	Y+2, r25	; 0x02
    2d8c:	89 81       	ldd	r24, Y+1	; 0x01
    2d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    2d90:	61 e0       	ldi	r22, 0x01	; 1
    2d92:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2d96:	00 00       	nop
    2d98:	0f 90       	pop	r0
    2d9a:	0f 90       	pop	r0
    2d9c:	df 91       	pop	r29
    2d9e:	cf 91       	pop	r28
    2da0:	08 95       	ret

00002da2 <_ZN7Display6locateEhh>:
    2da2:	cf 93       	push	r28
    2da4:	df 93       	push	r29
    2da6:	00 d0       	rcall	.+0      	; 0x2da8 <_ZN7Display6locateEhh+0x6>
    2da8:	00 d0       	rcall	.+0      	; 0x2daa <_ZN7Display6locateEhh+0x8>
    2daa:	cd b7       	in	r28, 0x3d	; 61
    2dac:	de b7       	in	r29, 0x3e	; 62
    2dae:	89 83       	std	Y+1, r24	; 0x01
    2db0:	9a 83       	std	Y+2, r25	; 0x02
    2db2:	6b 83       	std	Y+3, r22	; 0x03
    2db4:	4c 83       	std	Y+4, r20	; 0x04
    2db6:	89 81       	ldd	r24, Y+1	; 0x01
    2db8:	9a 81       	ldd	r25, Y+2	; 0x02
    2dba:	fc 01       	movw	r30, r24
    2dbc:	81 85       	ldd	r24, Z+9	; 0x09
    2dbe:	28 2f       	mov	r18, r24
    2dc0:	8b 81       	ldd	r24, Y+3	; 0x03
    2dc2:	98 2f       	mov	r25, r24
    2dc4:	92 95       	swap	r25
    2dc6:	99 0f       	add	r25, r25
    2dc8:	90 7e       	andi	r25, 0xE0	; 224
    2dca:	8c 81       	ldd	r24, Y+4	; 0x04
    2dcc:	89 0f       	add	r24, r25
    2dce:	82 2b       	or	r24, r18
    2dd0:	28 2f       	mov	r18, r24
    2dd2:	89 81       	ldd	r24, Y+1	; 0x01
    2dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    2dd6:	62 2f       	mov	r22, r18
    2dd8:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN7Display11sendCommandEh>
    2ddc:	00 00       	nop
    2dde:	24 96       	adiw	r28, 0x04	; 4
    2de0:	cd bf       	out	0x3d, r28	; 61
    2de2:	de bf       	out	0x3e, r29	; 62
    2de4:	df 91       	pop	r29
    2de6:	cf 91       	pop	r28
    2de8:	08 95       	ret

00002dea <_ZN7Display5writeEh>:
    2dea:	cf 93       	push	r28
    2dec:	df 93       	push	r29
    2dee:	00 d0       	rcall	.+0      	; 0x2df0 <_ZN7Display5writeEh+0x6>
    2df0:	1f 92       	push	r1
    2df2:	cd b7       	in	r28, 0x3d	; 61
    2df4:	de b7       	in	r29, 0x3e	; 62
    2df6:	89 83       	std	Y+1, r24	; 0x01
    2df8:	9a 83       	std	Y+2, r25	; 0x02
    2dfa:	6b 83       	std	Y+3, r22	; 0x03
    2dfc:	89 81       	ldd	r24, Y+1	; 0x01
    2dfe:	9a 81       	ldd	r25, Y+2	; 0x02
    2e00:	6b 81       	ldd	r22, Y+3	; 0x03
    2e02:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <_ZN7Display8sendDataEh>
    2e06:	81 e0       	ldi	r24, 0x01	; 1
    2e08:	90 e0       	ldi	r25, 0x00	; 0
    2e0a:	23 96       	adiw	r28, 0x03	; 3
    2e0c:	cd bf       	out	0x3d, r28	; 61
    2e0e:	de bf       	out	0x3e, r29	; 62
    2e10:	df 91       	pop	r29
    2e12:	cf 91       	pop	r28
    2e14:	08 95       	ret

00002e16 <_ZN7Display5writeEPhj>:
    2e16:	cf 93       	push	r28
    2e18:	df 93       	push	r29
    2e1a:	cd b7       	in	r28, 0x3d	; 61
    2e1c:	de b7       	in	r29, 0x3e	; 62
    2e1e:	26 97       	sbiw	r28, 0x06	; 6
    2e20:	cd bf       	out	0x3d, r28	; 61
    2e22:	de bf       	out	0x3e, r29	; 62
    2e24:	89 83       	std	Y+1, r24	; 0x01
    2e26:	9a 83       	std	Y+2, r25	; 0x02
    2e28:	6b 83       	std	Y+3, r22	; 0x03
    2e2a:	7c 83       	std	Y+4, r23	; 0x04
    2e2c:	4d 83       	std	Y+5, r20	; 0x05
    2e2e:	5e 83       	std	Y+6, r21	; 0x06
    2e30:	4d 81       	ldd	r20, Y+5	; 0x05
    2e32:	5e 81       	ldd	r21, Y+6	; 0x06
    2e34:	2b 81       	ldd	r18, Y+3	; 0x03
    2e36:	3c 81       	ldd	r19, Y+4	; 0x04
    2e38:	89 81       	ldd	r24, Y+1	; 0x01
    2e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    2e3c:	b9 01       	movw	r22, r18
    2e3e:	0e 94 6d 17 	call	0x2eda	; 0x2eda <_ZN7Display10sendBufferEPhj>
    2e42:	8d 81       	ldd	r24, Y+5	; 0x05
    2e44:	9e 81       	ldd	r25, Y+6	; 0x06
    2e46:	26 96       	adiw	r28, 0x06	; 6
    2e48:	cd bf       	out	0x3d, r28	; 61
    2e4a:	de bf       	out	0x3e, r29	; 62
    2e4c:	df 91       	pop	r29
    2e4e:	cf 91       	pop	r28
    2e50:	08 95       	ret

00002e52 <_ZN7Display11sendCommandEh>:

EC Display::sendCommand(uint8_t cmd) {
    2e52:	cf 93       	push	r28
    2e54:	df 93       	push	r29
    2e56:	cd b7       	in	r28, 0x3d	; 61
    2e58:	de b7       	in	r29, 0x3e	; 62
    2e5a:	25 97       	sbiw	r28, 0x05	; 5
    2e5c:	cd bf       	out	0x3d, r28	; 61
    2e5e:	de bf       	out	0x3e, r29	; 62
    2e60:	8b 83       	std	Y+3, r24	; 0x03
    2e62:	9c 83       	std	Y+4, r25	; 0x04
    2e64:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t data[2];
		
	data[0] = cmd;
    2e66:	8d 81       	ldd	r24, Y+5	; 0x05
    2e68:	89 83       	std	Y+1, r24	; 0x01
	if(display_write_bulk(MODE_COMMAND, data, 1)) return ERROR_CODE_DISPLAY_NONRESPONSIVE;
    2e6a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e6c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e6e:	21 e0       	ldi	r18, 0x01	; 1
    2e70:	ae 01       	movw	r20, r28
    2e72:	4f 5f       	subi	r20, 0xFF	; 255
    2e74:	5f 4f       	sbci	r21, 0xFF	; 255
    2e76:	60 e0       	ldi	r22, 0x00	; 0
    2e78:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <_ZN7Display18display_write_bulkEhPhh>
    2e7c:	88 23       	and	r24, r24
    2e7e:	19 f0       	breq	.+6      	; 0x2e86 <_ZN7Display11sendCommandEh+0x34>
    2e80:	80 ee       	ldi	r24, 0xE0	; 224
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	02 c0       	rjmp	.+4      	; 0x2e8a <_ZN7Display11sendCommandEh+0x38>

	return ERROR_CODE_NO_ERROR;
    2e86:	80 e0       	ldi	r24, 0x00	; 0
    2e88:	90 e0       	ldi	r25, 0x00	; 0
}
    2e8a:	25 96       	adiw	r28, 0x05	; 5
    2e8c:	cd bf       	out	0x3d, r28	; 61
    2e8e:	de bf       	out	0x3e, r29	; 62
    2e90:	df 91       	pop	r29
    2e92:	cf 91       	pop	r28
    2e94:	08 95       	ret

00002e96 <_ZN7Display8sendDataEh>:

EC Display::sendData(uint8_t val) {
    2e96:	cf 93       	push	r28
    2e98:	df 93       	push	r29
    2e9a:	cd b7       	in	r28, 0x3d	; 61
    2e9c:	de b7       	in	r29, 0x3e	; 62
    2e9e:	25 97       	sbiw	r28, 0x05	; 5
    2ea0:	cd bf       	out	0x3d, r28	; 61
    2ea2:	de bf       	out	0x3e, r29	; 62
    2ea4:	8b 83       	std	Y+3, r24	; 0x03
    2ea6:	9c 83       	std	Y+4, r25	; 0x04
    2ea8:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t data[2];
	
	data[0] = val;
    2eaa:	8d 81       	ldd	r24, Y+5	; 0x05
    2eac:	89 83       	std	Y+1, r24	; 0x01
	if(display_write_bulk(MODE_DATA, data, 1)) return ERROR_CODE_DISPLAY_NONRESPONSIVE;
    2eae:	8b 81       	ldd	r24, Y+3	; 0x03
    2eb0:	9c 81       	ldd	r25, Y+4	; 0x04
    2eb2:	21 e0       	ldi	r18, 0x01	; 1
    2eb4:	ae 01       	movw	r20, r28
    2eb6:	4f 5f       	subi	r20, 0xFF	; 255
    2eb8:	5f 4f       	sbci	r21, 0xFF	; 255
    2eba:	60 e4       	ldi	r22, 0x40	; 64
    2ebc:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <_ZN7Display18display_write_bulkEhPhh>
    2ec0:	88 23       	and	r24, r24
    2ec2:	19 f0       	breq	.+6      	; 0x2eca <_ZN7Display8sendDataEh+0x34>
    2ec4:	80 ee       	ldi	r24, 0xE0	; 224
    2ec6:	90 e0       	ldi	r25, 0x00	; 0
    2ec8:	02 c0       	rjmp	.+4      	; 0x2ece <_ZN7Display8sendDataEh+0x38>

	return ERROR_CODE_NO_ERROR;
    2eca:	80 e0       	ldi	r24, 0x00	; 0
    2ecc:	90 e0       	ldi	r25, 0x00	; 0
}
    2ece:	25 96       	adiw	r28, 0x05	; 5
    2ed0:	cd bf       	out	0x3d, r28	; 61
    2ed2:	de bf       	out	0x3e, r29	; 62
    2ed4:	df 91       	pop	r29
    2ed6:	cf 91       	pop	r28
    2ed8:	08 95       	ret

00002eda <_ZN7Display10sendBufferEPhj>:

EC Display::sendBuffer(uint8_t *buffer, size_t size) {
    2eda:	cf 93       	push	r28
    2edc:	df 93       	push	r29
    2ede:	cd b7       	in	r28, 0x3d	; 61
    2ee0:	de b7       	in	r29, 0x3e	; 62
    2ee2:	26 97       	sbiw	r28, 0x06	; 6
    2ee4:	cd bf       	out	0x3d, r28	; 61
    2ee6:	de bf       	out	0x3e, r29	; 62
    2ee8:	89 83       	std	Y+1, r24	; 0x01
    2eea:	9a 83       	std	Y+2, r25	; 0x02
    2eec:	6b 83       	std	Y+3, r22	; 0x03
    2eee:	7c 83       	std	Y+4, r23	; 0x04
    2ef0:	4d 83       	std	Y+5, r20	; 0x05
    2ef2:	5e 83       	std	Y+6, r21	; 0x06
	if(display_write_bulk(MODE_DATA, buffer, size)) return ERROR_CODE_DISPLAY_NONRESPONSIVE;
    2ef4:	2d 81       	ldd	r18, Y+5	; 0x05
    2ef6:	4b 81       	ldd	r20, Y+3	; 0x03
    2ef8:	5c 81       	ldd	r21, Y+4	; 0x04
    2efa:	89 81       	ldd	r24, Y+1	; 0x01
    2efc:	9a 81       	ldd	r25, Y+2	; 0x02
    2efe:	60 e4       	ldi	r22, 0x40	; 64
    2f00:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <_ZN7Display18display_write_bulkEhPhh>
    2f04:	88 23       	and	r24, r24
    2f06:	19 f0       	breq	.+6      	; 0x2f0e <_ZN7Display10sendBufferEPhj+0x34>
    2f08:	80 ee       	ldi	r24, 0xE0	; 224
    2f0a:	90 e0       	ldi	r25, 0x00	; 0
    2f0c:	02 c0       	rjmp	.+4      	; 0x2f12 <_ZN7Display10sendBufferEPhj+0x38>
	return ERROR_CODE_NO_ERROR;
    2f0e:	80 e0       	ldi	r24, 0x00	; 0
    2f10:	90 e0       	ldi	r25, 0x00	; 0
}
    2f12:	26 96       	adiw	r28, 0x06	; 6
    2f14:	cd bf       	out	0x3d, r28	; 61
    2f16:	de bf       	out	0x3e, r29	; 62
    2f18:	df 91       	pop	r29
    2f1a:	cf 91       	pop	r28
    2f1c:	08 95       	ret

00002f1e <_ZN7Display18display_write_bulkEhPhh>:

bool Display::display_write_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
{
    2f1e:	cf 93       	push	r28
    2f20:	df 93       	push	r29
    2f22:	cd b7       	in	r28, 0x3d	; 61
    2f24:	de b7       	in	r29, 0x3e	; 62
    2f26:	28 97       	sbiw	r28, 0x08	; 8
    2f28:	cd bf       	out	0x3d, r28	; 61
    2f2a:	de bf       	out	0x3e, r29	; 62
    2f2c:	8b 83       	std	Y+3, r24	; 0x03
    2f2e:	9c 83       	std	Y+4, r25	; 0x04
    2f30:	6d 83       	std	Y+5, r22	; 0x05
    2f32:	4e 83       	std	Y+6, r20	; 0x06
    2f34:	5f 83       	std	Y+7, r21	; 0x07
    2f36:	28 87       	std	Y+8, r18	; 0x08
	uint8_t tries = 5;
    2f38:	85 e0       	ldi	r24, 0x05	; 5
    2f3a:	89 83       	std	Y+1, r24	; 0x01
	bool fail;
	while(tries-- && (fail = I2C_0_SendData(this->i2cAddr, regAddr, data, bytes) != bytes));
    2f3c:	89 81       	ldd	r24, Y+1	; 0x01
    2f3e:	9f ef       	ldi	r25, 0xFF	; 255
    2f40:	98 0f       	add	r25, r24
    2f42:	99 83       	std	Y+1, r25	; 0x01
    2f44:	88 23       	and	r24, r24
    2f46:	c1 f0       	breq	.+48     	; 0x2f78 <_ZN7Display18display_write_bulkEhPhh+0x5a>
    2f48:	8b 81       	ldd	r24, Y+3	; 0x03
    2f4a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f4c:	fc 01       	movw	r30, r24
    2f4e:	36 81       	ldd	r19, Z+6	; 0x06
    2f50:	8e 81       	ldd	r24, Y+6	; 0x06
    2f52:	9f 81       	ldd	r25, Y+7	; 0x07
    2f54:	28 85       	ldd	r18, Y+8	; 0x08
    2f56:	ac 01       	movw	r20, r24
    2f58:	6d 81       	ldd	r22, Y+5	; 0x05
    2f5a:	83 2f       	mov	r24, r19
    2f5c:	0e 94 ff 1a 	call	0x35fe	; 0x35fe <I2C_0_SendData>
    2f60:	28 2f       	mov	r18, r24
    2f62:	81 e0       	ldi	r24, 0x01	; 1
    2f64:	98 85       	ldd	r25, Y+8	; 0x08
    2f66:	92 17       	cp	r25, r18
    2f68:	09 f4       	brne	.+2      	; 0x2f6c <_ZN7Display18display_write_bulkEhPhh+0x4e>
    2f6a:	80 e0       	ldi	r24, 0x00	; 0
    2f6c:	8a 83       	std	Y+2, r24	; 0x02
    2f6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f70:	88 23       	and	r24, r24
    2f72:	11 f0       	breq	.+4      	; 0x2f78 <_ZN7Display18display_write_bulkEhPhh+0x5a>
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	01 c0       	rjmp	.+2      	; 0x2f7a <_ZN7Display18display_write_bulkEhPhh+0x5c>
    2f78:	80 e0       	ldi	r24, 0x00	; 0
    2f7a:	88 23       	and	r24, r24
    2f7c:	09 f0       	breq	.+2      	; 0x2f80 <_ZN7Display18display_write_bulkEhPhh+0x62>
    2f7e:	de cf       	rjmp	.-68     	; 0x2f3c <_ZN7Display18display_write_bulkEhPhh+0x1e>
	return(fail);
    2f80:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2f82:	28 96       	adiw	r28, 0x08	; 8
    2f84:	cd bf       	out	0x3d, r28	; 61
    2f86:	de bf       	out	0x3e, r29	; 62
    2f88:	df 91       	pop	r29
    2f8a:	cf 91       	pop	r28
    2f8c:	08 95       	ret

00002f8e <PORTC_set_pin_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
    2f8e:	cf 93       	push	r28
    2f90:	df 93       	push	r29
    2f92:	00 d0       	rcall	.+0      	; 0x2f94 <PORTC_set_pin_dir+0x6>
    2f94:	1f 92       	push	r1
    2f96:	cd b7       	in	r28, 0x3d	; 61
    2f98:	de b7       	in	r29, 0x3e	; 62
    2f9a:	89 83       	std	Y+1, r24	; 0x01
    2f9c:	6a 83       	std	Y+2, r22	; 0x02
    2f9e:	7b 83       	std	Y+3, r23	; 0x03
	switch (dir) {
    2fa0:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa2:	9b 81       	ldd	r25, Y+3	; 0x03
    2fa4:	81 30       	cpi	r24, 0x01	; 1
    2fa6:	91 05       	cpc	r25, r1
    2fa8:	e9 f0       	breq	.+58     	; 0x2fe4 <PORTC_set_pin_dir+0x56>
    2faa:	82 30       	cpi	r24, 0x02	; 2
    2fac:	91 05       	cpc	r25, r1
    2fae:	81 f1       	breq	.+96     	; 0x3010 <PORTC_set_pin_dir+0x82>
    2fb0:	89 2b       	or	r24, r25
    2fb2:	09 f0       	breq	.+2      	; 0x2fb6 <PORTC_set_pin_dir+0x28>
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTC + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
		break;
	default:
		break;
    2fb4:	3d c0       	rjmp	.+122    	; 0x3030 <PORTC_set_pin_dir+0xa2>
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
    2fb6:	88 e0       	ldi	r24, 0x08	; 8
    2fb8:	90 e0       	ldi	r25, 0x00	; 0
    2fba:	fc 01       	movw	r30, r24
    2fbc:	80 81       	ld	r24, Z
    2fbe:	48 2f       	mov	r20, r24
    2fc0:	89 81       	ldd	r24, Y+1	; 0x01
    2fc2:	28 2f       	mov	r18, r24
    2fc4:	30 e0       	ldi	r19, 0x00	; 0
    2fc6:	81 e0       	ldi	r24, 0x01	; 1
    2fc8:	90 e0       	ldi	r25, 0x00	; 0
    2fca:	02 c0       	rjmp	.+4      	; 0x2fd0 <PORTC_set_pin_dir+0x42>
    2fcc:	88 0f       	add	r24, r24
    2fce:	99 1f       	adc	r25, r25
    2fd0:	2a 95       	dec	r18
    2fd2:	e2 f7       	brpl	.-8      	; 0x2fcc <PORTC_set_pin_dir+0x3e>
    2fd4:	80 95       	com	r24
    2fd6:	24 2f       	mov	r18, r20
    2fd8:	28 23       	and	r18, r24
    2fda:	88 e0       	ldi	r24, 0x08	; 8
    2fdc:	90 e0       	ldi	r25, 0x00	; 0
    2fde:	fc 01       	movw	r30, r24
    2fe0:	20 83       	st	Z, r18
		break;
    2fe2:	26 c0       	rjmp	.+76     	; 0x3030 <PORTC_set_pin_dir+0xa2>
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    2fe4:	88 e0       	ldi	r24, 0x08	; 8
    2fe6:	90 e0       	ldi	r25, 0x00	; 0
    2fe8:	fc 01       	movw	r30, r24
    2fea:	80 81       	ld	r24, Z
    2fec:	48 2f       	mov	r20, r24
    2fee:	89 81       	ldd	r24, Y+1	; 0x01
    2ff0:	28 2f       	mov	r18, r24
    2ff2:	30 e0       	ldi	r19, 0x00	; 0
    2ff4:	81 e0       	ldi	r24, 0x01	; 1
    2ff6:	90 e0       	ldi	r25, 0x00	; 0
    2ff8:	02 c0       	rjmp	.+4      	; 0x2ffe <PORTC_set_pin_dir+0x70>
    2ffa:	88 0f       	add	r24, r24
    2ffc:	99 1f       	adc	r25, r25
    2ffe:	2a 95       	dec	r18
    3000:	e2 f7       	brpl	.-8      	; 0x2ffa <PORTC_set_pin_dir+0x6c>
    3002:	24 2f       	mov	r18, r20
    3004:	28 2b       	or	r18, r24
    3006:	88 e0       	ldi	r24, 0x08	; 8
    3008:	90 e0       	ldi	r25, 0x00	; 0
    300a:	fc 01       	movw	r30, r24
    300c:	20 83       	st	Z, r18
		break;
    300e:	10 c0       	rjmp	.+32     	; 0x3030 <PORTC_set_pin_dir+0xa2>
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTC + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    3010:	89 81       	ldd	r24, Y+1	; 0x01
    3012:	88 2f       	mov	r24, r24
    3014:	90 e0       	ldi	r25, 0x00	; 0
    3016:	80 5b       	subi	r24, 0xB0	; 176
    3018:	9b 4f       	sbci	r25, 0xFB	; 251
    301a:	fc 01       	movw	r30, r24
    301c:	20 81       	ld	r18, Z
    301e:	89 81       	ldd	r24, Y+1	; 0x01
    3020:	88 2f       	mov	r24, r24
    3022:	90 e0       	ldi	r25, 0x00	; 0
    3024:	80 5b       	subi	r24, 0xB0	; 176
    3026:	9b 4f       	sbci	r25, 0xFB	; 251
    3028:	28 60       	ori	r18, 0x08	; 8
    302a:	fc 01       	movw	r30, r24
    302c:	20 83       	st	Z, r18
		break;
    302e:	00 00       	nop
	default:
		break;
	}
}
    3030:	00 00       	nop
    3032:	23 96       	adiw	r28, 0x03	; 3
    3034:	cd bf       	out	0x3d, r28	; 61
    3036:	de bf       	out	0x3e, r29	; 62
    3038:	df 91       	pop	r29
    303a:	cf 91       	pop	r28
    303c:	08 95       	ret

0000303e <PORTC_set_pin_level>:
 * \param[in] pin       The pin number within port
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
    303e:	cf 93       	push	r28
    3040:	df 93       	push	r29
    3042:	00 d0       	rcall	.+0      	; 0x3044 <PORTC_set_pin_level+0x6>
    3044:	cd b7       	in	r28, 0x3d	; 61
    3046:	de b7       	in	r29, 0x3e	; 62
    3048:	89 83       	std	Y+1, r24	; 0x01
    304a:	6a 83       	std	Y+2, r22	; 0x02
	if (level == true) {
    304c:	8a 81       	ldd	r24, Y+2	; 0x02
    304e:	88 23       	and	r24, r24
    3050:	b1 f0       	breq	.+44     	; 0x307e <PORTC_set_pin_level+0x40>
		VPORTC.OUT |= (1 << pin);
    3052:	88 e0       	ldi	r24, 0x08	; 8
    3054:	90 e0       	ldi	r25, 0x00	; 0
    3056:	fc 01       	movw	r30, r24
    3058:	81 81       	ldd	r24, Z+1	; 0x01
    305a:	48 2f       	mov	r20, r24
    305c:	89 81       	ldd	r24, Y+1	; 0x01
    305e:	28 2f       	mov	r18, r24
    3060:	30 e0       	ldi	r19, 0x00	; 0
    3062:	81 e0       	ldi	r24, 0x01	; 1
    3064:	90 e0       	ldi	r25, 0x00	; 0
    3066:	02 c0       	rjmp	.+4      	; 0x306c <PORTC_set_pin_level+0x2e>
    3068:	88 0f       	add	r24, r24
    306a:	99 1f       	adc	r25, r25
    306c:	2a 95       	dec	r18
    306e:	e2 f7       	brpl	.-8      	; 0x3068 <PORTC_set_pin_level+0x2a>
    3070:	24 2f       	mov	r18, r20
    3072:	28 2b       	or	r18, r24
    3074:	88 e0       	ldi	r24, 0x08	; 8
    3076:	90 e0       	ldi	r25, 0x00	; 0
    3078:	fc 01       	movw	r30, r24
    307a:	21 83       	std	Z+1, r18	; 0x01
	} else {
		VPORTC.OUT &= ~(1 << pin);
	}
}
    307c:	16 c0       	rjmp	.+44     	; 0x30aa <PORTC_set_pin_level+0x6c>
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    307e:	88 e0       	ldi	r24, 0x08	; 8
    3080:	90 e0       	ldi	r25, 0x00	; 0
    3082:	fc 01       	movw	r30, r24
    3084:	81 81       	ldd	r24, Z+1	; 0x01
    3086:	48 2f       	mov	r20, r24
    3088:	89 81       	ldd	r24, Y+1	; 0x01
    308a:	28 2f       	mov	r18, r24
    308c:	30 e0       	ldi	r19, 0x00	; 0
    308e:	81 e0       	ldi	r24, 0x01	; 1
    3090:	90 e0       	ldi	r25, 0x00	; 0
    3092:	02 c0       	rjmp	.+4      	; 0x3098 <PORTC_set_pin_level+0x5a>
    3094:	88 0f       	add	r24, r24
    3096:	99 1f       	adc	r25, r25
    3098:	2a 95       	dec	r18
    309a:	e2 f7       	brpl	.-8      	; 0x3094 <PORTC_set_pin_level+0x56>
    309c:	80 95       	com	r24
    309e:	24 2f       	mov	r18, r20
    30a0:	28 23       	and	r18, r24
    30a2:	88 e0       	ldi	r24, 0x08	; 8
    30a4:	90 e0       	ldi	r25, 0x00	; 0
    30a6:	fc 01       	movw	r30, r24
    30a8:	21 83       	std	Z+1, r18	; 0x01
	}
}
    30aa:	00 00       	nop
    30ac:	0f 90       	pop	r0
    30ae:	0f 90       	pop	r0
    30b0:	df 91       	pop	r29
    30b2:	cf 91       	pop	r28
    30b4:	08 95       	ret

000030b6 <_ZL15LED_set_RED_dir8port_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void LED_set_RED_dir(const enum port_dir dir)
{
    30b6:	cf 93       	push	r28
    30b8:	df 93       	push	r29
    30ba:	00 d0       	rcall	.+0      	; 0x30bc <_ZL15LED_set_RED_dir8port_dir+0x6>
    30bc:	cd b7       	in	r28, 0x3d	; 61
    30be:	de b7       	in	r29, 0x3e	; 62
    30c0:	89 83       	std	Y+1, r24	; 0x01
    30c2:	9a 83       	std	Y+2, r25	; 0x02
	PORTC_set_pin_dir(RED_PIN, dir);
    30c4:	89 81       	ldd	r24, Y+1	; 0x01
    30c6:	9a 81       	ldd	r25, Y+2	; 0x02
    30c8:	bc 01       	movw	r22, r24
    30ca:	85 e0       	ldi	r24, 0x05	; 5
    30cc:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <PORTC_set_pin_dir>
}
    30d0:	00 00       	nop
    30d2:	0f 90       	pop	r0
    30d4:	0f 90       	pop	r0
    30d6:	df 91       	pop	r29
    30d8:	cf 91       	pop	r28
    30da:	08 95       	ret

000030dc <_ZL17LED_set_GREEN_dir8port_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void LED_set_GREEN_dir(const enum port_dir dir)
{
    30dc:	cf 93       	push	r28
    30de:	df 93       	push	r29
    30e0:	00 d0       	rcall	.+0      	; 0x30e2 <_ZL17LED_set_GREEN_dir8port_dir+0x6>
    30e2:	cd b7       	in	r28, 0x3d	; 61
    30e4:	de b7       	in	r29, 0x3e	; 62
    30e6:	89 83       	std	Y+1, r24	; 0x01
    30e8:	9a 83       	std	Y+2, r25	; 0x02
	PORTC_set_pin_dir(GREEN_PIN, dir);
    30ea:	89 81       	ldd	r24, Y+1	; 0x01
    30ec:	9a 81       	ldd	r25, Y+2	; 0x02
    30ee:	bc 01       	movw	r22, r24
    30f0:	84 e0       	ldi	r24, 0x04	; 4
    30f2:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <PORTC_set_pin_dir>
}
    30f6:	00 00       	nop
    30f8:	0f 90       	pop	r0
    30fa:	0f 90       	pop	r0
    30fc:	df 91       	pop	r29
    30fe:	cf 91       	pop	r28
    3100:	08 95       	ret

00003102 <_ZL17LED_set_RED_levelb>:
 *
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void LED_set_RED_level(const bool level)
{
    3102:	cf 93       	push	r28
    3104:	df 93       	push	r29
    3106:	1f 92       	push	r1
    3108:	cd b7       	in	r28, 0x3d	; 61
    310a:	de b7       	in	r29, 0x3e	; 62
    310c:	89 83       	std	Y+1, r24	; 0x01
	PORTC_set_pin_level(RED_PIN, level); /* Low == LED off */
    310e:	69 81       	ldd	r22, Y+1	; 0x01
    3110:	85 e0       	ldi	r24, 0x05	; 5
    3112:	0e 94 1f 18 	call	0x303e	; 0x303e <PORTC_set_pin_level>
}
    3116:	00 00       	nop
    3118:	0f 90       	pop	r0
    311a:	df 91       	pop	r29
    311c:	cf 91       	pop	r28
    311e:	08 95       	ret

00003120 <_ZL19LED_set_GREEN_levelb>:
 *
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void LED_set_GREEN_level(const bool level)
{
    3120:	cf 93       	push	r28
    3122:	df 93       	push	r29
    3124:	1f 92       	push	r1
    3126:	cd b7       	in	r28, 0x3d	; 61
    3128:	de b7       	in	r29, 0x3e	; 62
    312a:	89 83       	std	Y+1, r24	; 0x01
	PORTC_set_pin_level(GREEN_PIN, level); /* Low == LED off */
    312c:	69 81       	ldd	r22, Y+1	; 0x01
    312e:	84 e0       	ldi	r24, 0x04	; 4
    3130:	0e 94 1f 18 	call	0x303e	; 0x303e <PORTC_set_pin_level>
}
    3134:	00 00       	nop
    3136:	0f 90       	pop	r0
    3138:	df 91       	pop	r29
    313a:	cf 91       	pop	r28
    313c:	08 95       	ret

0000313e <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
    313e:	cf 93       	push	r28
    3140:	df 93       	push	r29
    3142:	00 d0       	rcall	.+0      	; 0x3144 <mcu_init+0x6>
    3144:	cd b7       	in	r28, 0x3d	; 61
    3146:	de b7       	in	r29, 0x3e	; 62
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    3148:	19 82       	std	Y+1, r1	; 0x01
    314a:	89 81       	ldd	r24, Y+1	; 0x01
    314c:	88 30       	cpi	r24, 0x08	; 8
    314e:	98 f4       	brcc	.+38     	; 0x3176 <mcu_init+0x38>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3150:	89 81       	ldd	r24, Y+1	; 0x01
    3152:	88 2f       	mov	r24, r24
    3154:	90 e0       	ldi	r25, 0x00	; 0
    3156:	80 5f       	subi	r24, 0xF0	; 240
    3158:	9b 4f       	sbci	r25, 0xFB	; 251
    315a:	fc 01       	movw	r30, r24
    315c:	20 81       	ld	r18, Z
    315e:	89 81       	ldd	r24, Y+1	; 0x01
    3160:	88 2f       	mov	r24, r24
    3162:	90 e0       	ldi	r25, 0x00	; 0
    3164:	80 5f       	subi	r24, 0xF0	; 240
    3166:	9b 4f       	sbci	r25, 0xFB	; 251
    3168:	28 60       	ori	r18, 0x08	; 8
    316a:	fc 01       	movw	r30, r24
    316c:	20 83       	st	Z, r18
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    316e:	89 81       	ldd	r24, Y+1	; 0x01
    3170:	8f 5f       	subi	r24, 0xFF	; 255
    3172:	89 83       	std	Y+1, r24	; 0x01
    3174:	ea cf       	rjmp	.-44     	; 0x314a <mcu_init+0xc>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3176:	1a 82       	std	Y+2, r1	; 0x02
    3178:	8a 81       	ldd	r24, Y+2	; 0x02
    317a:	88 30       	cpi	r24, 0x08	; 8
    317c:	98 f4       	brcc	.+38     	; 0x31a4 <mcu_init+0x66>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    317e:	8a 81       	ldd	r24, Y+2	; 0x02
    3180:	88 2f       	mov	r24, r24
    3182:	90 e0       	ldi	r25, 0x00	; 0
    3184:	80 5d       	subi	r24, 0xD0	; 208
    3186:	9b 4f       	sbci	r25, 0xFB	; 251
    3188:	fc 01       	movw	r30, r24
    318a:	20 81       	ld	r18, Z
    318c:	8a 81       	ldd	r24, Y+2	; 0x02
    318e:	88 2f       	mov	r24, r24
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	80 5d       	subi	r24, 0xD0	; 208
    3194:	9b 4f       	sbci	r25, 0xFB	; 251
    3196:	28 60       	ori	r18, 0x08	; 8
    3198:	fc 01       	movw	r30, r24
    319a:	20 83       	st	Z, r18

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    319c:	8a 81       	ldd	r24, Y+2	; 0x02
    319e:	8f 5f       	subi	r24, 0xFF	; 255
    31a0:	8a 83       	std	Y+2, r24	; 0x02
    31a2:	ea cf       	rjmp	.-44     	; 0x3178 <mcu_init+0x3a>
// 	}

// 	for (uint8_t i = 0; i < 8; i++) {
// 		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
// 	}
}
    31a4:	00 00       	nop
    31a6:	0f 90       	pop	r0
    31a8:	0f 90       	pop	r0
    31aa:	df 91       	pop	r29
    31ac:	cf 91       	pop	r28
    31ae:	08 95       	ret

000031b0 <system_init>:

/**
 * \brief System initialization
 */
void system_init()
{
    31b0:	cf 93       	push	r28
    31b2:	df 93       	push	r29
    31b4:	cd b7       	in	r28, 0x3d	; 61
    31b6:	de b7       	in	r29, 0x3e	; 62
	mcu_init();
    31b8:	0e 94 9f 18 	call	0x313e	; 0x313e <mcu_init>

	CLKCTRL_init(); /* Set CPU clock speed appropriately */
    31bc:	0e 94 09 15 	call	0x2a12	; 0x2a12 <CLKCTRL_init>
	TIMERA_init();  /* Set PWM timer */
    31c0:	0e 94 8c 2d 	call	0x5b18	; 0x5b18 <TIMERA_init>
	TIMERB_init(); /* Timers must be initialized before utility_delay functions will work */
    31c4:	0e 94 33 2e 	call	0x5c66	; 0x5c66 <TIMERB_init>
	BINIO_init();
    31c8:	0e 94 cd 10 	call	0x219a	; 0x219a <_Z10BINIO_initv>
	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
    31cc:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <CPUINT_init>

	SLPCTRL_init();
    31d0:	0e 94 0d 2d 	call	0x5a1a	; 0x5a1a <SLPCTRL_init>
	
	DAC0_init();
    31d4:	0e 94 31 15 	call	0x2a62	; 0x2a62 <_Z9DAC0_initv>

	BOD_init();
    31d8:	0e 94 72 12 	call	0x24e4	; 0x24e4 <BOD_init>
}
    31dc:	00 00       	nop
    31de:	df 91       	pop	r29
    31e0:	cf 91       	pop	r28
    31e2:	08 95       	ret

000031e4 <system_sleep_settings>:

void system_sleep_settings()
{
    31e4:	cf 93       	push	r28
    31e6:	df 93       	push	r29
    31e8:	cd b7       	in	r28, 0x3d	; 61
    31ea:	de b7       	in	r29, 0x3e	; 62
	mcu_init();
    31ec:	0e 94 9f 18 	call	0x313e	; 0x313e <mcu_init>

//	CLKCTRL_init(); /* Set CPU clock speed appropriately */
	TIMERB_sleep(); /* Timers must be initialized before utility_delay functions will work */
    31f0:	0e 94 0a 30 	call	0x6014	; 0x6014 <TIMERB_sleep>
//	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
	BINIO_sleep();
    31f4:	0e 94 ac 11 	call	0x2358	; 0x2358 <_Z11BINIO_sleepv>

	LED_set_RED_dir(PORT_DIR_OUT);
    31f8:	81 e0       	ldi	r24, 0x01	; 1
    31fa:	90 e0       	ldi	r25, 0x00	; 0
    31fc:	0e 94 5b 18 	call	0x30b6	; 0x30b6 <_ZL15LED_set_RED_dir8port_dir>
	LED_set_RED_level(OFF);
    3200:	80 e0       	ldi	r24, 0x00	; 0
    3202:	0e 94 81 18 	call	0x3102	; 0x3102 <_ZL17LED_set_RED_levelb>
	LED_set_GREEN_dir(PORT_DIR_OUT);
    3206:	81 e0       	ldi	r24, 0x01	; 1
    3208:	90 e0       	ldi	r25, 0x00	; 0
    320a:	0e 94 6e 18 	call	0x30dc	; 0x30dc <_ZL17LED_set_GREEN_dir8port_dir>
	LED_set_GREEN_level(OFF);
    320e:	80 e0       	ldi	r24, 0x00	; 0
    3210:	0e 94 90 18 	call	0x3120	; 0x3120 <_ZL19LED_set_GREEN_levelb>

}
    3214:	00 00       	nop
    3216:	df 91       	pop	r29
    3218:	cf 91       	pop	r28
    321a:	08 95       	ret

0000321c <_ZN13EepromManagerC1Ev>:
void avr_eeprom_write_float(eeprom_addr_t index, float in) {
	while (NVMCTRL.STATUS & NVMCTRL_EEBUSY_bm);
	_PROTECTED_WRITE_SPM(NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
	*(float*)(eeprom_addr_t)(MAPPED_EEPROM_START+index) = in;
	_PROTECTED_WRITE_SPM(NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
}
    321c:	cf 93       	push	r28
    321e:	df 93       	push	r29
    3220:	00 d0       	rcall	.+0      	; 0x3222 <_ZN13EepromManagerC1Ev+0x6>
    3222:	cd b7       	in	r28, 0x3d	; 61
    3224:	de b7       	in	r29, 0x3e	; 62
    3226:	89 83       	std	Y+1, r24	; 0x01
    3228:	9a 83       	std	Y+2, r25	; 0x02
    322a:	00 00       	nop
    322c:	0f 90       	pop	r0
    322e:	0f 90       	pop	r0
    3230:	df 91       	pop	r29
    3232:	cf 91       	pop	r28
    3234:	08 95       	ret

00003236 <_ZN13EepromManagerD1Ev>:
    3236:	cf 93       	push	r28
    3238:	df 93       	push	r29
    323a:	00 d0       	rcall	.+0      	; 0x323c <_ZN13EepromManagerD1Ev+0x6>
    323c:	cd b7       	in	r28, 0x3d	; 61
    323e:	de b7       	in	r29, 0x3e	; 62
    3240:	89 83       	std	Y+1, r24	; 0x01
    3242:	9a 83       	std	Y+2, r25	; 0x02
    3244:	00 00       	nop
    3246:	0f 90       	pop	r0
    3248:	0f 90       	pop	r0
    324a:	df 91       	pop	r29
    324c:	cf 91       	pop	r28
    324e:	08 95       	ret

00003250 <_ZN13EepromManager15updateEEPROMVarE8EE_var_tPv>:

void EepromManager::updateEEPROMVar(EE_var_t v, void* val)
{
    3250:	cf 93       	push	r28
    3252:	df 93       	push	r29
    3254:	cd b7       	in	r28, 0x3d	; 61
    3256:	de b7       	in	r29, 0x3e	; 62
    3258:	26 97       	sbiw	r28, 0x06	; 6
    325a:	cd bf       	out	0x3d, r28	; 61
    325c:	de bf       	out	0x3e, r29	; 62
    325e:	89 83       	std	Y+1, r24	; 0x01
    3260:	9a 83       	std	Y+2, r25	; 0x02
    3262:	6b 83       	std	Y+3, r22	; 0x03
    3264:	7c 83       	std	Y+4, r23	; 0x04
    3266:	4d 83       	std	Y+5, r20	; 0x05
    3268:	5e 83       	std	Y+6, r21	; 0x06
// 		{
// 
// 		}
// 		break;
// 	}
}
    326a:	26 96       	adiw	r28, 0x06	; 6
    326c:	cd bf       	out	0x3d, r28	; 61
    326e:	de bf       	out	0x3e, r29	; 62
    3270:	df 91       	pop	r29
    3272:	cf 91       	pop	r28
    3274:	08 95       	ret

00003276 <_ZN8GoertzelC1Eff>:
		highValueCount++;
	}

	Q2 = Q1;
	Q1 = Q0;
}
    3276:	0f 93       	push	r16
    3278:	1f 93       	push	r17
    327a:	cf 93       	push	r28
    327c:	df 93       	push	r29
    327e:	cd b7       	in	r28, 0x3d	; 61
    3280:	de b7       	in	r29, 0x3e	; 62
    3282:	62 97       	sbiw	r28, 0x12	; 18
    3284:	cd bf       	out	0x3d, r28	; 61
    3286:	de bf       	out	0x3e, r29	; 62
    3288:	89 87       	std	Y+9, r24	; 0x09
    328a:	9a 87       	std	Y+10, r25	; 0x0a
    328c:	4b 87       	std	Y+11, r20	; 0x0b
    328e:	5c 87       	std	Y+12, r21	; 0x0c
    3290:	6d 87       	std	Y+13, r22	; 0x0d
    3292:	7e 87       	std	Y+14, r23	; 0x0e
    3294:	0f 87       	std	Y+15, r16	; 0x0f
    3296:	18 8b       	std	Y+16, r17	; 0x10
    3298:	29 8b       	std	Y+17, r18	; 0x11
    329a:	3a 8b       	std	Y+18, r19	; 0x12
    329c:	8f 85       	ldd	r24, Y+15	; 0x0f
    329e:	98 89       	ldd	r25, Y+16	; 0x10
    32a0:	a9 89       	ldd	r26, Y+17	; 0x11
    32a2:	ba 89       	ldd	r27, Y+18	; 0x12
    32a4:	80 93 7d 41 	sts	0x417D, r24	; 0x80417d <_SAMPLING_FREQUENCY>
    32a8:	90 93 7e 41 	sts	0x417E, r25	; 0x80417e <_SAMPLING_FREQUENCY+0x1>
    32ac:	a0 93 7f 41 	sts	0x417F, r26	; 0x80417f <_SAMPLING_FREQUENCY+0x2>
    32b0:	b0 93 80 41 	sts	0x4180, r27	; 0x804180 <_SAMPLING_FREQUENCY+0x3>
    32b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    32b6:	9c 85       	ldd	r25, Y+12	; 0x0c
    32b8:	ad 85       	ldd	r26, Y+13	; 0x0d
    32ba:	be 85       	ldd	r27, Y+14	; 0x0e
    32bc:	89 83       	std	Y+1, r24	; 0x01
    32be:	9a 83       	std	Y+2, r25	; 0x02
    32c0:	ab 83       	std	Y+3, r26	; 0x03
    32c2:	bc 83       	std	Y+4, r27	; 0x04
    32c4:	84 e6       	ldi	r24, 0x64	; 100
    32c6:	90 e0       	ldi	r25, 0x00	; 0
    32c8:	8d 83       	std	Y+5, r24	; 0x05
    32ca:	9e 83       	std	Y+6, r25	; 0x06
    32cc:	81 ed       	ldi	r24, 0xD1	; 209
    32ce:	90 e0       	ldi	r25, 0x00	; 0
    32d0:	8f 83       	std	Y+7, r24	; 0x07
    32d2:	98 87       	std	Y+8, r25	; 0x08
    32d4:	8f 81       	ldd	r24, Y+7	; 0x07
    32d6:	98 85       	ldd	r25, Y+8	; 0x08
    32d8:	09 2e       	mov	r0, r25
    32da:	00 0c       	add	r0, r0
    32dc:	aa 0b       	sbc	r26, r26
    32de:	bb 0b       	sbc	r27, r27
    32e0:	bc 01       	movw	r22, r24
    32e2:	cd 01       	movw	r24, r26
    32e4:	0e 94 cb 31 	call	0x6396	; 0x6396 <__floatsisf>
    32e8:	dc 01       	movw	r26, r24
    32ea:	cb 01       	movw	r24, r22
    32ec:	9c 01       	movw	r18, r24
    32ee:	ad 01       	movw	r20, r26
    32f0:	69 81       	ldd	r22, Y+1	; 0x01
    32f2:	7a 81       	ldd	r23, Y+2	; 0x02
    32f4:	8b 81       	ldd	r24, Y+3	; 0x03
    32f6:	9c 81       	ldd	r25, Y+4	; 0x04
    32f8:	0e 94 53 32 	call	0x64a6	; 0x64a6 <__gesf2>
    32fc:	18 16       	cp	r1, r24
    32fe:	6c f4       	brge	.+26     	; 0x331a <_ZN8GoertzelC1Eff+0xa4>
    3300:	8f 81       	ldd	r24, Y+7	; 0x07
    3302:	98 85       	ldd	r25, Y+8	; 0x08
    3304:	09 2e       	mov	r0, r25
    3306:	00 0c       	add	r0, r0
    3308:	aa 0b       	sbc	r26, r26
    330a:	bb 0b       	sbc	r27, r27
    330c:	bc 01       	movw	r22, r24
    330e:	cd 01       	movw	r24, r26
    3310:	0e 94 cb 31 	call	0x6396	; 0x6396 <__floatsisf>
    3314:	dc 01       	movw	r26, r24
    3316:	cb 01       	movw	r24, r22
    3318:	27 c0       	rjmp	.+78     	; 0x3368 <_ZN8GoertzelC1Eff+0xf2>
    331a:	8d 81       	ldd	r24, Y+5	; 0x05
    331c:	9e 81       	ldd	r25, Y+6	; 0x06
    331e:	09 2e       	mov	r0, r25
    3320:	00 0c       	add	r0, r0
    3322:	aa 0b       	sbc	r26, r26
    3324:	bb 0b       	sbc	r27, r27
    3326:	bc 01       	movw	r22, r24
    3328:	cd 01       	movw	r24, r26
    332a:	0e 94 cb 31 	call	0x6396	; 0x6396 <__floatsisf>
    332e:	dc 01       	movw	r26, r24
    3330:	cb 01       	movw	r24, r22
    3332:	9c 01       	movw	r18, r24
    3334:	ad 01       	movw	r20, r26
    3336:	69 81       	ldd	r22, Y+1	; 0x01
    3338:	7a 81       	ldd	r23, Y+2	; 0x02
    333a:	8b 81       	ldd	r24, Y+3	; 0x03
    333c:	9c 81       	ldd	r25, Y+4	; 0x04
    333e:	0e 94 8e 31 	call	0x631c	; 0x631c <__cmpsf2>
    3342:	88 23       	and	r24, r24
    3344:	6c f4       	brge	.+26     	; 0x3360 <_ZN8GoertzelC1Eff+0xea>
    3346:	8d 81       	ldd	r24, Y+5	; 0x05
    3348:	9e 81       	ldd	r25, Y+6	; 0x06
    334a:	09 2e       	mov	r0, r25
    334c:	00 0c       	add	r0, r0
    334e:	aa 0b       	sbc	r26, r26
    3350:	bb 0b       	sbc	r27, r27
    3352:	bc 01       	movw	r22, r24
    3354:	cd 01       	movw	r24, r26
    3356:	0e 94 cb 31 	call	0x6396	; 0x6396 <__floatsisf>
    335a:	dc 01       	movw	r26, r24
    335c:	cb 01       	movw	r24, r22
    335e:	04 c0       	rjmp	.+8      	; 0x3368 <_ZN8GoertzelC1Eff+0xf2>
    3360:	89 81       	ldd	r24, Y+1	; 0x01
    3362:	9a 81       	ldd	r25, Y+2	; 0x02
    3364:	ab 81       	ldd	r26, Y+3	; 0x03
    3366:	bc 81       	ldd	r27, Y+4	; 0x04
    3368:	bc 01       	movw	r22, r24
    336a:	cd 01       	movw	r24, r26
    336c:	0e 94 93 31 	call	0x6326	; 0x6326 <__fixsfsi>
    3370:	dc 01       	movw	r26, r24
    3372:	cb 01       	movw	r24, r22
    3374:	80 93 81 41 	sts	0x4181, r24	; 0x804181 <_N>
    3378:	90 93 82 41 	sts	0x4182, r25	; 0x804182 <_N+0x1>
    337c:	80 91 81 41 	lds	r24, 0x4181	; 0x804181 <_N>
    3380:	90 91 82 41 	lds	r25, 0x4182	; 0x804182 <_N+0x1>
    3384:	88 0f       	add	r24, r24
    3386:	99 1f       	adc	r25, r25
    3388:	0e 94 c1 32 	call	0x6582	; 0x6582 <malloc>
    338c:	80 93 86 41 	sts	0x4186, r24	; 0x804186 <testData>
    3390:	90 93 87 41 	sts	0x4187, r25	; 0x804187 <testData+0x1>
    3394:	00 00       	nop
    3396:	62 96       	adiw	r28, 0x12	; 18
    3398:	cd bf       	out	0x3d, r28	; 61
    339a:	de bf       	out	0x3e, r29	; 62
    339c:	df 91       	pop	r29
    339e:	cf 91       	pop	r28
    33a0:	1f 91       	pop	r17
    33a2:	0f 91       	pop	r16
    33a4:	08 95       	ret

000033a6 <_ZN8GoertzelD1Ev>:
    33a6:	cf 93       	push	r28
    33a8:	df 93       	push	r29
    33aa:	00 d0       	rcall	.+0      	; 0x33ac <_ZN8GoertzelD1Ev+0x6>
    33ac:	cd b7       	in	r28, 0x3d	; 61
    33ae:	de b7       	in	r29, 0x3e	; 62
    33b0:	89 83       	std	Y+1, r24	; 0x01
    33b2:	9a 83       	std	Y+2, r25	; 0x02
    33b4:	80 91 86 41 	lds	r24, 0x4186	; 0x804186 <testData>
    33b8:	90 91 87 41 	lds	r25, 0x4187	; 0x804187 <testData+0x1>
    33bc:	0e 94 5d 33 	call	0x66ba	; 0x66ba <free>
    33c0:	00 00       	nop
    33c2:	0f 90       	pop	r0
    33c4:	0f 90       	pop	r0
    33c6:	df 91       	pop	r29
    33c8:	cf 91       	pop	r28
    33ca:	08 95       	ret

000033cc <_ZN8Goertzel9DataPointEi>:

bool Goertzel::DataPoint(int data)
{
    33cc:	cf 93       	push	r28
    33ce:	df 93       	push	r29
    33d0:	00 d0       	rcall	.+0      	; 0x33d2 <_ZN8Goertzel9DataPointEi+0x6>
    33d2:	00 d0       	rcall	.+0      	; 0x33d4 <_ZN8Goertzel9DataPointEi+0x8>
    33d4:	cd b7       	in	r28, 0x3d	; 61
    33d6:	de b7       	in	r29, 0x3e	; 62
    33d8:	89 83       	std	Y+1, r24	; 0x01
    33da:	9a 83       	std	Y+2, r25	; 0x02
    33dc:	6b 83       	std	Y+3, r22	; 0x03
    33de:	7c 83       	std	Y+4, r23	; 0x04
	if(_samplesReady)
    33e0:	80 91 85 41 	lds	r24, 0x4185	; 0x804185 <_samplesReady>
    33e4:	88 23       	and	r24, r24
    33e6:	19 f0       	breq	.+6      	; 0x33ee <_ZN8Goertzel9DataPointEi+0x22>
	{
		return(_samplesReady);
    33e8:	80 91 85 41 	lds	r24, 0x4185	; 0x804185 <_samplesReady>
    33ec:	32 c0       	rjmp	.+100    	; 0x3452 <_ZN8Goertzel9DataPointEi+0x86>
	}

	testData[_index] = data;
    33ee:	20 91 86 41 	lds	r18, 0x4186	; 0x804186 <testData>
    33f2:	30 91 87 41 	lds	r19, 0x4187	; 0x804187 <testData+0x1>
    33f6:	80 91 83 41 	lds	r24, 0x4183	; 0x804183 <_index>
    33fa:	90 91 84 41 	lds	r25, 0x4184	; 0x804184 <_index+0x1>
    33fe:	88 0f       	add	r24, r24
    3400:	99 1f       	adc	r25, r25
    3402:	82 0f       	add	r24, r18
    3404:	93 1f       	adc	r25, r19
    3406:	2b 81       	ldd	r18, Y+3	; 0x03
    3408:	3c 81       	ldd	r19, Y+4	; 0x04
    340a:	fc 01       	movw	r30, r24
    340c:	20 83       	st	Z, r18
    340e:	31 83       	std	Z+1, r19	; 0x01
	_index++;
    3410:	80 91 83 41 	lds	r24, 0x4183	; 0x804183 <_index>
    3414:	90 91 84 41 	lds	r25, 0x4184	; 0x804184 <_index+0x1>
    3418:	01 96       	adiw	r24, 0x01	; 1
    341a:	80 93 83 41 	sts	0x4183, r24	; 0x804183 <_index>
    341e:	90 93 84 41 	sts	0x4184, r25	; 0x804184 <_index+0x1>
	if(_index >= _N)
    3422:	20 91 83 41 	lds	r18, 0x4183	; 0x804183 <_index>
    3426:	30 91 84 41 	lds	r19, 0x4184	; 0x804184 <_index+0x1>
    342a:	80 91 81 41 	lds	r24, 0x4181	; 0x804181 <_N>
    342e:	90 91 82 41 	lds	r25, 0x4182	; 0x804182 <_N+0x1>
    3432:	41 e0       	ldi	r20, 0x01	; 1
    3434:	28 17       	cp	r18, r24
    3436:	39 07       	cpc	r19, r25
    3438:	0c f4       	brge	.+2      	; 0x343c <_ZN8Goertzel9DataPointEi+0x70>
    343a:	40 e0       	ldi	r20, 0x00	; 0
    343c:	44 23       	and	r20, r20
    343e:	39 f0       	breq	.+14     	; 0x344e <_ZN8Goertzel9DataPointEi+0x82>
	{
		_index = 0;
    3440:	10 92 83 41 	sts	0x4183, r1	; 0x804183 <_index>
    3444:	10 92 84 41 	sts	0x4184, r1	; 0x804184 <_index+0x1>
		_samplesReady = true;
    3448:	81 e0       	ldi	r24, 0x01	; 1
    344a:	80 93 85 41 	sts	0x4185, r24	; 0x804185 <_samplesReady>
	}

	return(_samplesReady);
    344e:	80 91 85 41 	lds	r24, 0x4185	; 0x804185 <_samplesReady>
}
    3452:	24 96       	adiw	r28, 0x04	; 4
    3454:	cd bf       	out	0x3d, r28	; 61
    3456:	de bf       	out	0x3e, r29	; 62
    3458:	df 91       	pop	r29
    345a:	cf 91       	pop	r28
    345c:	08 95       	ret

0000345e <I2C_0_Init>:
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
	TWI0.MCTRLA = 0;
}

void I2C_0_Init(void)
{
    345e:	cf 93       	push	r28
    3460:	df 93       	push	r29
    3462:	cd b7       	in	r28, 0x3d	; 61
    3464:	de b7       	in	r29, 0x3e	; 62
	PORTMUX.TWIROUTEA &= 0x0A;
    3466:	80 ee       	ldi	r24, 0xE0	; 224
    3468:	95 e0       	ldi	r25, 0x05	; 5
    346a:	fc 01       	movw	r30, r24
    346c:	25 81       	ldd	r18, Z+5	; 0x05
    346e:	80 ee       	ldi	r24, 0xE0	; 224
    3470:	95 e0       	ldi	r25, 0x05	; 5
    3472:	2a 70       	andi	r18, 0x0A	; 10
    3474:	fc 01       	movw	r30, r24
    3476:	25 83       	std	Z+5, r18	; 0x05
	PORTMUX.TWIROUTEA |= 0x02;
    3478:	80 ee       	ldi	r24, 0xE0	; 224
    347a:	95 e0       	ldi	r25, 0x05	; 5
    347c:	fc 01       	movw	r30, r24
    347e:	25 81       	ldd	r18, Z+5	; 0x05
    3480:	80 ee       	ldi	r24, 0xE0	; 224
    3482:	95 e0       	ldi	r25, 0x05	; 5
    3484:	22 60       	ori	r18, 0x02	; 2
    3486:	fc 01       	movw	r30, r24
    3488:	25 83       	std	Z+5, r18	; 0x05
	
	/* Host Baud Rate Control */
//	TWI0.MBAUD = TWI0_BAUD((I2C_SCL_FREQ), 0.3);
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(I2C_SCL_FREQ, 0);
    348a:	80 e0       	ldi	r24, 0x00	; 0
    348c:	99 e0       	ldi	r25, 0x09	; 9
    348e:	23 e7       	ldi	r18, 0x73	; 115
    3490:	fc 01       	movw	r30, r24
    3492:	26 83       	std	Z+6, r18	; 0x06
	
	/* Enable TWI */
	TWI0.MCTRLA = TWI_ENABLE_bm;
    3494:	80 e0       	ldi	r24, 0x00	; 0
    3496:	99 e0       	ldi	r25, 0x09	; 9
    3498:	21 e0       	ldi	r18, 0x01	; 1
    349a:	fc 01       	movw	r30, r24
    349c:	23 83       	std	Z+3, r18	; 0x03
	
	/* Initialize the address register */
	TWI0.MADDR = 0x00;
    349e:	80 e0       	ldi	r24, 0x00	; 0
    34a0:	99 e0       	ldi	r25, 0x09	; 9
    34a2:	fc 01       	movw	r30, r24
    34a4:	17 82       	std	Z+7, r1	; 0x07
	
	/* Initialize the data register */
	TWI0.MDATA = 0x00;
    34a6:	80 e0       	ldi	r24, 0x00	; 0
    34a8:	99 e0       	ldi	r25, 0x09	; 9
    34aa:	fc 01       	movw	r30, r24
    34ac:	10 86       	std	Z+8, r1	; 0x08
	
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    34ae:	80 e0       	ldi	r24, 0x00	; 0
    34b0:	99 e0       	ldi	r25, 0x09	; 9
    34b2:	21 e0       	ldi	r18, 0x01	; 1
    34b4:	fc 01       	movw	r30, r24
    34b6:	25 83       	std	Z+5, r18	; 0x05
	/* Select I2C pins PC2/PC3 */
}
    34b8:	00 00       	nop
    34ba:	df 91       	pop	r29
    34bc:	cf 91       	pop	r28
    34be:	08 95       	ret

000034c0 <_ZL11i2c_0_WaitWv>:

static uint8_t i2c_0_WaitW(void)
{
    34c0:	cf 93       	push	r28
    34c2:	df 93       	push	r29
    34c4:	1f 92       	push	r1
    34c6:	cd b7       	in	r28, 0x3d	; 61
    34c8:	de b7       	in	r29, 0x3e	; 62
	uint8_t state = I2C_INIT;
    34ca:	19 82       	std	Y+1, r1	; 0x01
	
	g_i2c0_timeout_ticks = 50;
    34cc:	82 e3       	ldi	r24, 0x32	; 50
    34ce:	90 e0       	ldi	r25, 0x00	; 0
    34d0:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    34d4:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    34d8:	80 e0       	ldi	r24, 0x00	; 0
    34da:	99 e0       	ldi	r25, 0x09	; 9
    34dc:	fc 01       	movw	r30, r24
    34de:	85 81       	ldd	r24, Z+5	; 0x05
    34e0:	88 2f       	mov	r24, r24
    34e2:	90 e0       	ldi	r25, 0x00	; 0
    34e4:	80 7c       	andi	r24, 0xC0	; 192
    34e6:	99 27       	eor	r25, r25
    34e8:	21 e0       	ldi	r18, 0x01	; 1
    34ea:	89 2b       	or	r24, r25
    34ec:	09 f4       	brne	.+2      	; 0x34f0 <_ZL11i2c_0_WaitWv+0x30>
    34ee:	20 e0       	ldi	r18, 0x00	; 0
    34f0:	22 23       	and	r18, r18
    34f2:	a1 f0       	breq	.+40     	; 0x351c <_ZL11i2c_0_WaitWv+0x5c>
		{
			if(!(TWI0.MSTATUS & TWI_RXACK_bm))
    34f4:	80 e0       	ldi	r24, 0x00	; 0
    34f6:	99 e0       	ldi	r25, 0x09	; 9
    34f8:	fc 01       	movw	r30, r24
    34fa:	85 81       	ldd	r24, Z+5	; 0x05
    34fc:	88 2f       	mov	r24, r24
    34fe:	90 e0       	ldi	r25, 0x00	; 0
    3500:	80 71       	andi	r24, 0x10	; 16
    3502:	99 27       	eor	r25, r25
    3504:	21 e0       	ldi	r18, 0x01	; 1
    3506:	89 2b       	or	r24, r25
    3508:	09 f0       	breq	.+2      	; 0x350c <_ZL11i2c_0_WaitWv+0x4c>
    350a:	20 e0       	ldi	r18, 0x00	; 0
    350c:	22 23       	and	r18, r18
    350e:	19 f0       	breq	.+6      	; 0x3516 <_ZL11i2c_0_WaitWv+0x56>
			{
				/* client responded with ack - TWI goes to M1 state */
				state = I2C_ACKED;
    3510:	81 e0       	ldi	r24, 0x01	; 1
    3512:	89 83       	std	Y+1, r24	; 0x01
    3514:	13 c0       	rjmp	.+38     	; 0x353c <_ZL11i2c_0_WaitWv+0x7c>
			}
			else
			{
				/* address sent but no ack received - TWI goes to M3 state */
				state = I2C_NACKED;
    3516:	82 e0       	ldi	r24, 0x02	; 2
    3518:	89 83       	std	Y+1, r24	; 0x01
    351a:	10 c0       	rjmp	.+32     	; 0x353c <_ZL11i2c_0_WaitWv+0x7c>
			}
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    351c:	80 e0       	ldi	r24, 0x00	; 0
    351e:	99 e0       	ldi	r25, 0x09	; 9
    3520:	fc 01       	movw	r30, r24
    3522:	85 81       	ldd	r24, Z+5	; 0x05
    3524:	88 2f       	mov	r24, r24
    3526:	90 e0       	ldi	r25, 0x00	; 0
    3528:	8c 70       	andi	r24, 0x0C	; 12
    352a:	99 27       	eor	r25, r25
    352c:	21 e0       	ldi	r18, 0x01	; 1
    352e:	89 2b       	or	r24, r25
    3530:	09 f4       	brne	.+2      	; 0x3534 <_ZL11i2c_0_WaitWv+0x74>
    3532:	20 e0       	ldi	r18, 0x00	; 0
    3534:	22 23       	and	r18, r18
    3536:	11 f0       	breq	.+4      	; 0x353c <_ZL11i2c_0_WaitWv+0x7c>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
    3538:	84 e0       	ldi	r24, 0x04	; 4
    353a:	89 83       	std	Y+1, r24	; 0x01
		}
	} while(!state && g_i2c0_timeout_ticks);
    353c:	89 81       	ldd	r24, Y+1	; 0x01
    353e:	88 23       	and	r24, r24
    3540:	41 f4       	brne	.+16     	; 0x3552 <_ZL11i2c_0_WaitWv+0x92>
    3542:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    3546:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    354a:	89 2b       	or	r24, r25
    354c:	11 f0       	breq	.+4      	; 0x3552 <_ZL11i2c_0_WaitWv+0x92>
    354e:	81 e0       	ldi	r24, 0x01	; 1
    3550:	01 c0       	rjmp	.+2      	; 0x3554 <_ZL11i2c_0_WaitWv+0x94>
    3552:	80 e0       	ldi	r24, 0x00	; 0
    3554:	88 23       	and	r24, r24
    3556:	09 f0       	breq	.+2      	; 0x355a <_ZL11i2c_0_WaitWv+0x9a>
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
	
	do
    3558:	bf cf       	rjmp	.-130    	; 0x34d8 <_ZL11i2c_0_WaitWv+0x18>
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
	
	if(!g_i2c0_timeout_ticks) 
    355a:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    355e:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    3562:	21 e0       	ldi	r18, 0x01	; 1
    3564:	89 2b       	or	r24, r25
    3566:	09 f0       	breq	.+2      	; 0x356a <_ZL11i2c_0_WaitWv+0xaa>
    3568:	20 e0       	ldi	r18, 0x00	; 0
    356a:	22 23       	and	r18, r18
    356c:	11 f0       	breq	.+4      	; 0x3572 <_ZL11i2c_0_WaitWv+0xb2>
	{
		state = I2C_ERROR;
    356e:	84 e0       	ldi	r24, 0x04	; 4
    3570:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return state;
    3572:	89 81       	ldd	r24, Y+1	; 0x01
}
    3574:	0f 90       	pop	r0
    3576:	df 91       	pop	r29
    3578:	cf 91       	pop	r28
    357a:	08 95       	ret

0000357c <_ZL11i2c_0_WaitRv>:

static uint8_t i2c_0_WaitR(void)
{
    357c:	cf 93       	push	r28
    357e:	df 93       	push	r29
    3580:	1f 92       	push	r1
    3582:	cd b7       	in	r28, 0x3d	; 61
    3584:	de b7       	in	r29, 0x3e	; 62
	uint8_t state = I2C_INIT;
    3586:	19 82       	std	Y+1, r1	; 0x01
	
	g_i2c0_timeout_ticks = 50;
    3588:	82 e3       	ldi	r24, 0x32	; 50
    358a:	90 e0       	ldi	r25, 0x00	; 0
    358c:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    3590:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    3594:	80 e0       	ldi	r24, 0x00	; 0
    3596:	99 e0       	ldi	r25, 0x09	; 9
    3598:	fc 01       	movw	r30, r24
    359a:	85 81       	ldd	r24, Z+5	; 0x05
    359c:	88 2f       	mov	r24, r24
    359e:	90 e0       	ldi	r25, 0x00	; 0
    35a0:	80 7c       	andi	r24, 0xC0	; 192
    35a2:	99 27       	eor	r25, r25
    35a4:	21 e0       	ldi	r18, 0x01	; 1
    35a6:	89 2b       	or	r24, r25
    35a8:	09 f4       	brne	.+2      	; 0x35ac <_ZL11i2c_0_WaitRv+0x30>
    35aa:	20 e0       	ldi	r18, 0x00	; 0
    35ac:	22 23       	and	r18, r18
    35ae:	19 f0       	breq	.+6      	; 0x35b6 <_ZL11i2c_0_WaitRv+0x3a>
		{
			state = I2C_READY;
    35b0:	83 e0       	ldi	r24, 0x03	; 3
    35b2:	89 83       	std	Y+1, r24	; 0x01
    35b4:	10 c0       	rjmp	.+32     	; 0x35d6 <_ZL11i2c_0_WaitRv+0x5a>
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    35b6:	80 e0       	ldi	r24, 0x00	; 0
    35b8:	99 e0       	ldi	r25, 0x09	; 9
    35ba:	fc 01       	movw	r30, r24
    35bc:	85 81       	ldd	r24, Z+5	; 0x05
    35be:	88 2f       	mov	r24, r24
    35c0:	90 e0       	ldi	r25, 0x00	; 0
    35c2:	8c 70       	andi	r24, 0x0C	; 12
    35c4:	99 27       	eor	r25, r25
    35c6:	21 e0       	ldi	r18, 0x01	; 1
    35c8:	89 2b       	or	r24, r25
    35ca:	09 f4       	brne	.+2      	; 0x35ce <_ZL11i2c_0_WaitRv+0x52>
    35cc:	20 e0       	ldi	r18, 0x00	; 0
    35ce:	22 23       	and	r18, r18
    35d0:	11 f0       	breq	.+4      	; 0x35d6 <_ZL11i2c_0_WaitRv+0x5a>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
    35d2:	84 e0       	ldi	r24, 0x04	; 4
    35d4:	89 83       	std	Y+1, r24	; 0x01
		}
	} while(!state && g_i2c0_timeout_ticks);
    35d6:	89 81       	ldd	r24, Y+1	; 0x01
    35d8:	88 23       	and	r24, r24
    35da:	41 f4       	brne	.+16     	; 0x35ec <_ZL11i2c_0_WaitRv+0x70>
    35dc:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    35e0:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    35e4:	89 2b       	or	r24, r25
    35e6:	11 f0       	breq	.+4      	; 0x35ec <_ZL11i2c_0_WaitRv+0x70>
    35e8:	81 e0       	ldi	r24, 0x01	; 1
    35ea:	01 c0       	rjmp	.+2      	; 0x35ee <_ZL11i2c_0_WaitRv+0x72>
    35ec:	80 e0       	ldi	r24, 0x00	; 0
    35ee:	88 23       	and	r24, r24
    35f0:	09 f0       	breq	.+2      	; 0x35f4 <_ZL11i2c_0_WaitRv+0x78>
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
	
	do
    35f2:	d0 cf       	rjmp	.-96     	; 0x3594 <_ZL11i2c_0_WaitRv+0x18>
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
	
	return state;
    35f4:	89 81       	ldd	r24, Y+1	; 0x01
}
    35f6:	0f 90       	pop	r0
    35f8:	df 91       	pop	r29
    35fa:	cf 91       	pop	r28
    35fc:	08 95       	ret

000035fe <I2C_0_SendData>:

/* Returns how many bytes have been sent, -1 means NACK at address, 0 means client ACKed to client address */
uint8_t I2C_0_SendData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    35fe:	cf 93       	push	r28
    3600:	df 93       	push	r29
    3602:	cd b7       	in	r28, 0x3d	; 61
    3604:	de b7       	in	r29, 0x3e	; 62
    3606:	26 97       	sbiw	r28, 0x06	; 6
    3608:	cd bf       	out	0x3d, r28	; 61
    360a:	de bf       	out	0x3e, r29	; 62
    360c:	8a 83       	std	Y+2, r24	; 0x02
    360e:	6b 83       	std	Y+3, r22	; 0x03
    3610:	4c 83       	std	Y+4, r20	; 0x04
    3612:	5d 83       	std	Y+5, r21	; 0x05
    3614:	2e 83       	std	Y+6, r18	; 0x06
	uint8_t retVal = (uint8_t) - 1;
    3616:	8f ef       	ldi	r24, 0xFF	; 255
    3618:	89 83       	std	Y+1, r24	; 0x01
	
	/* Send slave address */
	TWI0.MADDR = slaveAddr;
    361a:	80 e0       	ldi	r24, 0x00	; 0
    361c:	99 e0       	ldi	r25, 0x09	; 9
    361e:	2a 81       	ldd	r18, Y+2	; 0x02
    3620:	fc 01       	movw	r30, r24
    3622:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    3624:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    3628:	98 2f       	mov	r25, r24
    362a:	81 e0       	ldi	r24, 0x01	; 1
    362c:	91 30       	cpi	r25, 0x01	; 1
    362e:	09 f4       	brne	.+2      	; 0x3632 <I2C_0_SendData+0x34>
    3630:	80 e0       	ldi	r24, 0x00	; 0
    3632:	88 23       	and	r24, r24
    3634:	11 f0       	breq	.+4      	; 0x363a <I2C_0_SendData+0x3c>
	{
		return retVal;
    3636:	89 81       	ldd	r24, Y+1	; 0x01
    3638:	44 c0       	rjmp	.+136    	; 0x36c2 <I2C_0_SendData+0xc4>
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    363a:	80 e0       	ldi	r24, 0x00	; 0
    363c:	99 e0       	ldi	r25, 0x09	; 9
    363e:	2b 81       	ldd	r18, Y+3	; 0x03
    3640:	fc 01       	movw	r30, r24
    3642:	20 87       	std	Z+8, r18	; 0x08
	if(i2c_0_WaitW() != I2C_ACKED)
    3644:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    3648:	98 2f       	mov	r25, r24
    364a:	81 e0       	ldi	r24, 0x01	; 1
    364c:	91 30       	cpi	r25, 0x01	; 1
    364e:	09 f4       	brne	.+2      	; 0x3652 <I2C_0_SendData+0x54>
    3650:	80 e0       	ldi	r24, 0x00	; 0
    3652:	88 23       	and	r24, r24
    3654:	11 f0       	breq	.+4      	; 0x365a <I2C_0_SendData+0x5c>
	{
		return retVal;
    3656:	89 81       	ldd	r24, Y+1	; 0x01
    3658:	34 c0       	rjmp	.+104    	; 0x36c2 <I2C_0_SendData+0xc4>
	}

	retVal = 0;
    365a:	19 82       	std	Y+1, r1	; 0x01
	if((len != 0) && (pData != null))
    365c:	8e 81       	ldd	r24, Y+6	; 0x06
    365e:	88 23       	and	r24, r24
    3660:	79 f1       	breq	.+94     	; 0x36c0 <I2C_0_SendData+0xc2>
    3662:	8c 81       	ldd	r24, Y+4	; 0x04
    3664:	9d 81       	ldd	r25, Y+5	; 0x05
    3666:	89 2b       	or	r24, r25
    3668:	59 f1       	breq	.+86     	; 0x36c0 <I2C_0_SendData+0xc2>
	{
		while(len--)
    366a:	8e 81       	ldd	r24, Y+6	; 0x06
    366c:	9f ef       	ldi	r25, 0xFF	; 255
    366e:	98 0f       	add	r25, r24
    3670:	9e 83       	std	Y+6, r25	; 0x06
    3672:	91 e0       	ldi	r25, 0x01	; 1
    3674:	88 23       	and	r24, r24
    3676:	09 f4       	brne	.+2      	; 0x367a <I2C_0_SendData+0x7c>
    3678:	90 e0       	ldi	r25, 0x00	; 0
    367a:	99 23       	and	r25, r25
    367c:	09 f1       	breq	.+66     	; 0x36c0 <I2C_0_SendData+0xc2>
		{
			TWI0.MDATA = *pData;
    367e:	80 e0       	ldi	r24, 0x00	; 0
    3680:	99 e0       	ldi	r25, 0x09	; 9
    3682:	2c 81       	ldd	r18, Y+4	; 0x04
    3684:	3d 81       	ldd	r19, Y+5	; 0x05
    3686:	f9 01       	movw	r30, r18
    3688:	20 81       	ld	r18, Z
    368a:	fc 01       	movw	r30, r24
    368c:	20 87       	std	Z+8, r18	; 0x08
			if(i2c_0_WaitW() == I2C_ACKED)
    368e:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    3692:	98 2f       	mov	r25, r24
    3694:	81 e0       	ldi	r24, 0x01	; 1
    3696:	91 30       	cpi	r25, 0x01	; 1
    3698:	09 f0       	breq	.+2      	; 0x369c <I2C_0_SendData+0x9e>
    369a:	80 e0       	ldi	r24, 0x00	; 0
    369c:	88 23       	and	r24, r24
    369e:	79 f0       	breq	.+30     	; 0x36be <I2C_0_SendData+0xc0>
			{
				retVal++;
    36a0:	89 81       	ldd	r24, Y+1	; 0x01
    36a2:	8f 5f       	subi	r24, 0xFF	; 255
    36a4:	89 83       	std	Y+1, r24	; 0x01
				pData++;
    36a6:	8c 81       	ldd	r24, Y+4	; 0x04
    36a8:	9d 81       	ldd	r25, Y+5	; 0x05
    36aa:	01 96       	adiw	r24, 0x01	; 1
    36ac:	8c 83       	std	Y+4, r24	; 0x04
    36ae:	9d 83       	std	Y+5, r25	; 0x05
				if(!len) I2C_0_EndSession();
    36b0:	8e 81       	ldd	r24, Y+6	; 0x06
    36b2:	88 23       	and	r24, r24
    36b4:	11 f4       	brne	.+4      	; 0x36ba <I2C_0_SendData+0xbc>
    36b6:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <I2C_0_EndSession>
				continue;
    36ba:	00 00       	nop
	}

	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
    36bc:	d6 cf       	rjmp	.-84     	; 0x366a <I2C_0_SendData+0x6c>
				if(!len) I2C_0_EndSession();
				continue;
			}
			else // did not get ACK after client address
			{
				break;
    36be:	00 00       	nop
			}
		}
	}
	
	return retVal;
    36c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    36c2:	26 96       	adiw	r28, 0x06	; 6
    36c4:	cd bf       	out	0x3d, r28	; 61
    36c6:	de bf       	out	0x3e, r29	; 62
    36c8:	df 91       	pop	r29
    36ca:	cf 91       	pop	r28
    36cc:	08 95       	ret

000036ce <I2C_0_GetData>:

/* Returns how many bytes have been received, -1 means NACK at address */
uint8_t I2C_0_GetData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    36ce:	cf 93       	push	r28
    36d0:	df 93       	push	r29
    36d2:	cd b7       	in	r28, 0x3d	; 61
    36d4:	de b7       	in	r29, 0x3e	; 62
    36d6:	26 97       	sbiw	r28, 0x06	; 6
    36d8:	cd bf       	out	0x3d, r28	; 61
    36da:	de bf       	out	0x3e, r29	; 62
    36dc:	8a 83       	std	Y+2, r24	; 0x02
    36de:	6b 83       	std	Y+3, r22	; 0x03
    36e0:	4c 83       	std	Y+4, r20	; 0x04
    36e2:	5d 83       	std	Y+5, r21	; 0x05
    36e4:	2e 83       	std	Y+6, r18	; 0x06
	uint8_t retVal = (uint8_t) -1;
    36e6:	8f ef       	ldi	r24, 0xFF	; 255
    36e8:	89 83       	std	Y+1, r24	; 0x01
	
	/* Send the client address for write */
	TWI0.MADDR = slaveAddr;
    36ea:	80 e0       	ldi	r24, 0x00	; 0
    36ec:	99 e0       	ldi	r25, 0x09	; 9
    36ee:	2a 81       	ldd	r18, Y+2	; 0x02
    36f0:	fc 01       	movw	r30, r24
    36f2:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    36f4:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    36f8:	98 2f       	mov	r25, r24
    36fa:	81 e0       	ldi	r24, 0x01	; 1
    36fc:	91 30       	cpi	r25, 0x01	; 1
    36fe:	09 f4       	brne	.+2      	; 0x3702 <I2C_0_GetData+0x34>
    3700:	80 e0       	ldi	r24, 0x00	; 0
    3702:	88 23       	and	r24, r24
    3704:	11 f0       	breq	.+4      	; 0x370a <I2C_0_GetData+0x3c>
	{
		return retVal;
    3706:	89 81       	ldd	r24, Y+1	; 0x01
    3708:	5a c0       	rjmp	.+180    	; 0x37be <I2C_0_GetData+0xf0>
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    370a:	80 e0       	ldi	r24, 0x00	; 0
    370c:	99 e0       	ldi	r25, 0x09	; 9
    370e:	2b 81       	ldd	r18, Y+3	; 0x03
    3710:	fc 01       	movw	r30, r24
    3712:	20 87       	std	Z+8, r18	; 0x08
	if(i2c_0_WaitW() != I2C_ACKED)
    3714:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    3718:	98 2f       	mov	r25, r24
    371a:	81 e0       	ldi	r24, 0x01	; 1
    371c:	91 30       	cpi	r25, 0x01	; 1
    371e:	09 f4       	brne	.+2      	; 0x3722 <I2C_0_GetData+0x54>
    3720:	80 e0       	ldi	r24, 0x00	; 0
    3722:	88 23       	and	r24, r24
    3724:	11 f0       	breq	.+4      	; 0x372a <I2C_0_GetData+0x5c>
	{
		return retVal;
    3726:	89 81       	ldd	r24, Y+1	; 0x01
    3728:	4a c0       	rjmp	.+148    	; 0x37be <I2C_0_GetData+0xf0>
	}
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
    372a:	80 e0       	ldi	r24, 0x00	; 0
    372c:	99 e0       	ldi	r25, 0x09	; 9
    372e:	2a 81       	ldd	r18, Y+2	; 0x02
    3730:	21 60       	ori	r18, 0x01	; 1
    3732:	fc 01       	movw	r30, r24
    3734:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    3736:	0e 94 60 1a 	call	0x34c0	; 0x34c0 <_ZL11i2c_0_WaitWv>
    373a:	98 2f       	mov	r25, r24
    373c:	81 e0       	ldi	r24, 0x01	; 1
    373e:	91 30       	cpi	r25, 0x01	; 1
    3740:	09 f4       	brne	.+2      	; 0x3744 <I2C_0_GetData+0x76>
    3742:	80 e0       	ldi	r24, 0x00	; 0
    3744:	88 23       	and	r24, r24
    3746:	11 f0       	breq	.+4      	; 0x374c <I2C_0_GetData+0x7e>
	{
		return retVal;
    3748:	89 81       	ldd	r24, Y+1	; 0x01
    374a:	39 c0       	rjmp	.+114    	; 0x37be <I2C_0_GetData+0xf0>
	}
	
	retVal = 0;
    374c:	19 82       	std	Y+1, r1	; 0x01
	if((len != 0) && (pData !=null ))
    374e:	8e 81       	ldd	r24, Y+6	; 0x06
    3750:	88 23       	and	r24, r24
    3752:	a1 f1       	breq	.+104    	; 0x37bc <I2C_0_GetData+0xee>
    3754:	8c 81       	ldd	r24, Y+4	; 0x04
    3756:	9d 81       	ldd	r25, Y+5	; 0x05
    3758:	89 2b       	or	r24, r25
    375a:	81 f1       	breq	.+96     	; 0x37bc <I2C_0_GetData+0xee>
	{
		while(len--)
    375c:	8e 81       	ldd	r24, Y+6	; 0x06
    375e:	9f ef       	ldi	r25, 0xFF	; 255
    3760:	98 0f       	add	r25, r24
    3762:	9e 83       	std	Y+6, r25	; 0x06
    3764:	91 e0       	ldi	r25, 0x01	; 1
    3766:	88 23       	and	r24, r24
    3768:	09 f4       	brne	.+2      	; 0x376c <I2C_0_GetData+0x9e>
    376a:	90 e0       	ldi	r25, 0x00	; 0
    376c:	99 23       	and	r25, r25
    376e:	31 f1       	breq	.+76     	; 0x37bc <I2C_0_GetData+0xee>
		{
			if(i2c_0_WaitR() == I2C_READY)
    3770:	0e 94 be 1a 	call	0x357c	; 0x357c <_ZL11i2c_0_WaitRv>
    3774:	98 2f       	mov	r25, r24
    3776:	81 e0       	ldi	r24, 0x01	; 1
    3778:	93 30       	cpi	r25, 0x03	; 3
    377a:	09 f0       	breq	.+2      	; 0x377e <I2C_0_GetData+0xb0>
    377c:	80 e0       	ldi	r24, 0x00	; 0
    377e:	88 23       	and	r24, r24
    3780:	e1 f0       	breq	.+56     	; 0x37ba <I2C_0_GetData+0xec>
			{
				*pData = TWI0.MDATA;
    3782:	80 e0       	ldi	r24, 0x00	; 0
    3784:	99 e0       	ldi	r25, 0x09	; 9
    3786:	fc 01       	movw	r30, r24
    3788:	20 85       	ldd	r18, Z+8	; 0x08
    378a:	8c 81       	ldd	r24, Y+4	; 0x04
    378c:	9d 81       	ldd	r25, Y+5	; 0x05
    378e:	fc 01       	movw	r30, r24
    3790:	20 83       	st	Z, r18
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    3792:	8e 81       	ldd	r24, Y+6	; 0x06
    3794:	88 23       	and	r24, r24
    3796:	11 f4       	brne	.+4      	; 0x379c <I2C_0_GetData+0xce>
    3798:	27 e0       	ldi	r18, 0x07	; 7
    379a:	01 c0       	rjmp	.+2      	; 0x379e <I2C_0_GetData+0xd0>
    379c:	22 e0       	ldi	r18, 0x02	; 2
    379e:	80 e0       	ldi	r24, 0x00	; 0
    37a0:	99 e0       	ldi	r25, 0x09	; 9
    37a2:	fc 01       	movw	r30, r24
    37a4:	24 83       	std	Z+4, r18	; 0x04
				retVal++;
    37a6:	89 81       	ldd	r24, Y+1	; 0x01
    37a8:	8f 5f       	subi	r24, 0xFF	; 255
    37aa:	89 83       	std	Y+1, r24	; 0x01
				pData++;
    37ac:	8c 81       	ldd	r24, Y+4	; 0x04
    37ae:	9d 81       	ldd	r25, Y+5	; 0x05
    37b0:	01 96       	adiw	r24, 0x01	; 1
    37b2:	8c 83       	std	Y+4, r24	; 0x04
    37b4:	9d 83       	std	Y+5, r25	; 0x05
				continue;
    37b6:	00 00       	nop
	}
	
	retVal = 0;
	if((len != 0) && (pData !=null ))
	{
		while(len--)
    37b8:	d1 cf       	rjmp	.-94     	; 0x375c <I2C_0_GetData+0x8e>
				retVal++;
				pData++;
				continue;
			}
			else
			break;
    37ba:	00 00       	nop
		}
	}
	
	return retVal;
    37bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    37be:	26 96       	adiw	r28, 0x06	; 6
    37c0:	cd bf       	out	0x3d, r28	; 61
    37c2:	de bf       	out	0x3e, r29	; 62
    37c4:	df 91       	pop	r29
    37c6:	cf 91       	pop	r28
    37c8:	08 95       	ret

000037ca <I2C_0_EndSession>:

void I2C_0_EndSession(void)
{
    37ca:	cf 93       	push	r28
    37cc:	df 93       	push	r29
    37ce:	cd b7       	in	r28, 0x3d	; 61
    37d0:	de b7       	in	r29, 0x3e	; 62
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    37d2:	80 e0       	ldi	r24, 0x00	; 0
    37d4:	99 e0       	ldi	r25, 0x09	; 9
    37d6:	23 e0       	ldi	r18, 0x03	; 3
    37d8:	fc 01       	movw	r30, r24
    37da:	24 83       	std	Z+4, r18	; 0x04
}
    37dc:	00 00       	nop
    37de:	df 91       	pop	r29
    37e0:	cf 91       	pop	r28
    37e2:	08 95       	ret

000037e4 <PORTC_set_pin_level>:
	{
		g_text_buff.put(str[i++]);
	}
	
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
}
    37e4:	cf 93       	push	r28
    37e6:	df 93       	push	r29
    37e8:	00 d0       	rcall	.+0      	; 0x37ea <PORTC_set_pin_level+0x6>
    37ea:	cd b7       	in	r28, 0x3d	; 61
    37ec:	de b7       	in	r29, 0x3e	; 62
    37ee:	89 83       	std	Y+1, r24	; 0x01
    37f0:	6a 83       	std	Y+2, r22	; 0x02
    37f2:	8a 81       	ldd	r24, Y+2	; 0x02
    37f4:	88 23       	and	r24, r24
    37f6:	b1 f0       	breq	.+44     	; 0x3824 <PORTC_set_pin_level+0x40>
    37f8:	88 e0       	ldi	r24, 0x08	; 8
    37fa:	90 e0       	ldi	r25, 0x00	; 0
    37fc:	fc 01       	movw	r30, r24
    37fe:	81 81       	ldd	r24, Z+1	; 0x01
    3800:	48 2f       	mov	r20, r24
    3802:	89 81       	ldd	r24, Y+1	; 0x01
    3804:	28 2f       	mov	r18, r24
    3806:	30 e0       	ldi	r19, 0x00	; 0
    3808:	81 e0       	ldi	r24, 0x01	; 1
    380a:	90 e0       	ldi	r25, 0x00	; 0
    380c:	02 c0       	rjmp	.+4      	; 0x3812 <PORTC_set_pin_level+0x2e>
    380e:	88 0f       	add	r24, r24
    3810:	99 1f       	adc	r25, r25
    3812:	2a 95       	dec	r18
    3814:	e2 f7       	brpl	.-8      	; 0x380e <PORTC_set_pin_level+0x2a>
    3816:	24 2f       	mov	r18, r20
    3818:	28 2b       	or	r18, r24
    381a:	88 e0       	ldi	r24, 0x08	; 8
    381c:	90 e0       	ldi	r25, 0x00	; 0
    381e:	fc 01       	movw	r30, r24
    3820:	21 83       	std	Z+1, r18	; 0x01
    3822:	16 c0       	rjmp	.+44     	; 0x3850 <PORTC_set_pin_level+0x6c>
    3824:	88 e0       	ldi	r24, 0x08	; 8
    3826:	90 e0       	ldi	r25, 0x00	; 0
    3828:	fc 01       	movw	r30, r24
    382a:	81 81       	ldd	r24, Z+1	; 0x01
    382c:	48 2f       	mov	r20, r24
    382e:	89 81       	ldd	r24, Y+1	; 0x01
    3830:	28 2f       	mov	r18, r24
    3832:	30 e0       	ldi	r19, 0x00	; 0
    3834:	81 e0       	ldi	r24, 0x01	; 1
    3836:	90 e0       	ldi	r25, 0x00	; 0
    3838:	02 c0       	rjmp	.+4      	; 0x383e <PORTC_set_pin_level+0x5a>
    383a:	88 0f       	add	r24, r24
    383c:	99 1f       	adc	r25, r25
    383e:	2a 95       	dec	r18
    3840:	e2 f7       	brpl	.-8      	; 0x383a <PORTC_set_pin_level+0x56>
    3842:	80 95       	com	r24
    3844:	24 2f       	mov	r18, r20
    3846:	28 23       	and	r18, r24
    3848:	88 e0       	ldi	r24, 0x08	; 8
    384a:	90 e0       	ldi	r25, 0x00	; 0
    384c:	fc 01       	movw	r30, r24
    384e:	21 83       	std	Z+1, r18	; 0x01
    3850:	00 00       	nop
    3852:	0f 90       	pop	r0
    3854:	0f 90       	pop	r0
    3856:	df 91       	pop	r29
    3858:	cf 91       	pop	r28
    385a:	08 95       	ret

0000385c <_ZL17LED_set_RED_levelb>:
    385c:	cf 93       	push	r28
    385e:	df 93       	push	r29
    3860:	1f 92       	push	r1
    3862:	cd b7       	in	r28, 0x3d	; 61
    3864:	de b7       	in	r29, 0x3e	; 62
    3866:	89 83       	std	Y+1, r24	; 0x01
    3868:	69 81       	ldd	r22, Y+1	; 0x01
    386a:	85 e0       	ldi	r24, 0x05	; 5
    386c:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <PORTC_set_pin_level>
    3870:	00 00       	nop
    3872:	0f 90       	pop	r0
    3874:	df 91       	pop	r29
    3876:	cf 91       	pop	r28
    3878:	08 95       	ret

0000387a <_ZL19LED_set_GREEN_levelb>:
    387a:	cf 93       	push	r28
    387c:	df 93       	push	r29
    387e:	1f 92       	push	r1
    3880:	cd b7       	in	r28, 0x3d	; 61
    3882:	de b7       	in	r29, 0x3e	; 62
    3884:	89 83       	std	Y+1, r24	; 0x01
    3886:	69 81       	ldd	r22, Y+1	; 0x01
    3888:	84 e0       	ldi	r24, 0x04	; 4
    388a:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <PORTC_set_pin_level>
    388e:	00 00       	nop
    3890:	0f 90       	pop	r0
    3892:	df 91       	pop	r29
    3894:	cf 91       	pop	r28
    3896:	08 95       	ret

00003898 <_ZN4ledsC1Ev>:
    3898:	cf 93       	push	r28
    389a:	df 93       	push	r29
    389c:	00 d0       	rcall	.+0      	; 0x389e <_ZN4ledsC1Ev+0x6>
    389e:	cd b7       	in	r28, 0x3d	; 61
    38a0:	de b7       	in	r29, 0x3e	; 62
    38a2:	89 83       	std	Y+1, r24	; 0x01
    38a4:	9a 83       	std	Y+2, r25	; 0x02
    38a6:	00 00       	nop
    38a8:	0f 90       	pop	r0
    38aa:	0f 90       	pop	r0
    38ac:	df 91       	pop	r29
    38ae:	cf 91       	pop	r28
    38b0:	08 95       	ret

000038b2 <_ZN4ledsD1Ev>:
    38b2:	cf 93       	push	r28
    38b4:	df 93       	push	r29
    38b6:	00 d0       	rcall	.+0      	; 0x38b8 <_ZN4ledsD1Ev+0x6>
    38b8:	cd b7       	in	r28, 0x3d	; 61
    38ba:	de b7       	in	r29, 0x3e	; 62
    38bc:	89 83       	std	Y+1, r24	; 0x01
    38be:	9a 83       	std	Y+2, r25	; 0x02
    38c0:	00 00       	nop
    38c2:	0f 90       	pop	r0
    38c4:	0f 90       	pop	r0
    38c6:	df 91       	pop	r29
    38c8:	cf 91       	pop	r28
    38ca:	08 95       	ret

000038cc <__vector_41>:
    38cc:	1f 92       	push	r1
    38ce:	0f 92       	push	r0
    38d0:	0f b6       	in	r0, 0x3f	; 63
    38d2:	0f 92       	push	r0
    38d4:	11 24       	eor	r1, r1
    38d6:	0b b6       	in	r0, 0x3b	; 59
    38d8:	0f 92       	push	r0
    38da:	2f 93       	push	r18
    38dc:	3f 93       	push	r19
    38de:	4f 93       	push	r20
    38e0:	5f 93       	push	r21
    38e2:	6f 93       	push	r22
    38e4:	7f 93       	push	r23
    38e6:	8f 93       	push	r24
    38e8:	9f 93       	push	r25
    38ea:	af 93       	push	r26
    38ec:	bf 93       	push	r27
    38ee:	ef 93       	push	r30
    38f0:	ff 93       	push	r31
    38f2:	cf 93       	push	r28
    38f4:	df 93       	push	r29
    38f6:	1f 92       	push	r1
    38f8:	cd b7       	in	r28, 0x3d	; 61
    38fa:	de b7       	in	r29, 0x3e	; 62
    38fc:	80 e3       	ldi	r24, 0x30	; 48
    38fe:	9b e0       	ldi	r25, 0x0B	; 11
    3900:	fc 01       	movw	r30, r24
    3902:	86 81       	ldd	r24, Z+6	; 0x06
    3904:	89 83       	std	Y+1, r24	; 0x01
    3906:	89 81       	ldd	r24, Y+1	; 0x01
    3908:	88 2f       	mov	r24, r24
    390a:	90 e0       	ldi	r25, 0x00	; 0
    390c:	81 70       	andi	r24, 0x01	; 1
    390e:	99 27       	eor	r25, r25
    3910:	89 2b       	or	r24, r25
    3912:	09 f4       	brne	.+2      	; 0x3916 <__vector_41+0x4a>
    3914:	40 c1       	rjmp	.+640    	; 0x3b96 <__vector_41+0x2ca>
    3916:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    391a:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    391e:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3922:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3926:	21 e0       	ldi	r18, 0x01	; 1
    3928:	89 2b       	or	r24, r25
    392a:	8a 2b       	or	r24, r26
    392c:	8b 2b       	or	r24, r27
    392e:	09 f4       	brne	.+2      	; 0x3932 <__vector_41+0x66>
    3930:	20 e0       	ldi	r18, 0x00	; 0
    3932:	22 23       	and	r18, r18
    3934:	49 f1       	breq	.+82     	; 0x3988 <__vector_41+0xbc>
    3936:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    393a:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    393e:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3942:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3946:	01 97       	sbiw	r24, 0x01	; 1
    3948:	a1 09       	sbc	r26, r1
    394a:	b1 09       	sbc	r27, r1
    394c:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    3950:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    3954:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    3958:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
    395c:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    3960:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    3964:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3968:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    396c:	21 e0       	ldi	r18, 0x01	; 1
    396e:	89 2b       	or	r24, r25
    3970:	8a 2b       	or	r24, r26
    3972:	8b 2b       	or	r24, r27
    3974:	09 f0       	breq	.+2      	; 0x3978 <__vector_41+0xac>
    3976:	20 e0       	ldi	r18, 0x00	; 0
    3978:	22 23       	and	r18, r18
    397a:	31 f0       	breq	.+12     	; 0x3988 <__vector_41+0xbc>
    397c:	80 e0       	ldi	r24, 0x00	; 0
    397e:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
    3982:	80 e0       	ldi	r24, 0x00	; 0
    3984:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
    3988:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    398c:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    3990:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3994:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3998:	21 e0       	ldi	r18, 0x01	; 1
    399a:	89 2b       	or	r24, r25
    399c:	8a 2b       	or	r24, r26
    399e:	8b 2b       	or	r24, r27
    39a0:	09 f4       	brne	.+2      	; 0x39a4 <__vector_41+0xd8>
    39a2:	20 e0       	ldi	r18, 0x00	; 0
    39a4:	22 23       	and	r18, r18
    39a6:	09 f4       	brne	.+2      	; 0x39aa <__vector_41+0xde>
    39a8:	f6 c0       	rjmp	.+492    	; 0x3b96 <__vector_41+0x2ca>
    39aa:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    39ae:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    39b2:	89 2b       	or	r24, r25
    39b4:	41 f0       	breq	.+16     	; 0x39c6 <__vector_41+0xfa>
    39b6:	90 91 88 41 	lds	r25, 0x4188	; 0x804188 <_ZL23timer_red_blink_inhibit>
    39ba:	81 e0       	ldi	r24, 0x01	; 1
    39bc:	89 27       	eor	r24, r25
    39be:	88 23       	and	r24, r24
    39c0:	11 f0       	breq	.+4      	; 0x39c6 <__vector_41+0xfa>
    39c2:	81 e0       	ldi	r24, 0x01	; 1
    39c4:	01 c0       	rjmp	.+2      	; 0x39c8 <__vector_41+0xfc>
    39c6:	80 e0       	ldi	r24, 0x00	; 0
    39c8:	88 23       	and	r24, r24
    39ca:	09 f4       	brne	.+2      	; 0x39ce <__vector_41+0x102>
    39cc:	69 c0       	rjmp	.+210    	; 0x3aa0 <__vector_41+0x1d4>
    39ce:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    39d2:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    39d6:	21 e0       	ldi	r18, 0x01	; 1
    39d8:	02 97       	sbiw	r24, 0x02	; 2
    39da:	0c f4       	brge	.+2      	; 0x39de <__vector_41+0x112>
    39dc:	20 e0       	ldi	r18, 0x00	; 0
    39de:	22 23       	and	r18, r18
    39e0:	69 f0       	breq	.+26     	; 0x39fc <__vector_41+0x130>
    39e2:	81 e0       	ldi	r24, 0x01	; 1
    39e4:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
    39e8:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    39ec:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    39f0:	01 97       	sbiw	r24, 0x01	; 1
    39f2:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    39f6:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
    39fa:	17 c0       	rjmp	.+46     	; 0x3a2a <__vector_41+0x15e>
    39fc:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    3a00:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    3a04:	21 e0       	ldi	r18, 0x01	; 1
    3a06:	8f 3f       	cpi	r24, 0xFF	; 255
    3a08:	9f 4f       	sbci	r25, 0xFF	; 255
    3a0a:	0c f0       	brlt	.+2      	; 0x3a0e <__vector_41+0x142>
    3a0c:	20 e0       	ldi	r18, 0x00	; 0
    3a0e:	22 23       	and	r18, r18
    3a10:	61 f0       	breq	.+24     	; 0x3a2a <__vector_41+0x15e>
    3a12:	80 e0       	ldi	r24, 0x00	; 0
    3a14:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
    3a18:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    3a1c:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    3a20:	01 96       	adiw	r24, 0x01	; 1
    3a22:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3a26:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
    3a2a:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    3a2e:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    3a32:	21 e0       	ldi	r18, 0x01	; 1
    3a34:	01 97       	sbiw	r24, 0x01	; 1
    3a36:	09 f0       	breq	.+2      	; 0x3a3a <__vector_41+0x16e>
    3a38:	20 e0       	ldi	r18, 0x00	; 0
    3a3a:	22 23       	and	r18, r18
    3a3c:	f9 f0       	breq	.+62     	; 0x3a7c <__vector_41+0x1b0>
    3a3e:	80 91 92 41 	lds	r24, 0x4192	; 0x804192 <_ZL20red_blink_off_period>
    3a42:	90 91 93 41 	lds	r25, 0x4193	; 0x804193 <_ZL20red_blink_off_period+0x1>
    3a46:	21 e0       	ldi	r18, 0x01	; 1
    3a48:	89 2b       	or	r24, r25
    3a4a:	09 f4       	brne	.+2      	; 0x3a4e <__vector_41+0x182>
    3a4c:	20 e0       	ldi	r18, 0x00	; 0
    3a4e:	22 23       	and	r18, r18
    3a50:	61 f0       	breq	.+24     	; 0x3a6a <__vector_41+0x19e>
    3a52:	80 91 92 41 	lds	r24, 0x4192	; 0x804192 <_ZL20red_blink_off_period>
    3a56:	90 91 93 41 	lds	r25, 0x4193	; 0x804193 <_ZL20red_blink_off_period+0x1>
    3a5a:	91 95       	neg	r25
    3a5c:	81 95       	neg	r24
    3a5e:	91 09       	sbc	r25, r1
    3a60:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3a64:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
    3a68:	1b c0       	rjmp	.+54     	; 0x3aa0 <__vector_41+0x1d4>
    3a6a:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    3a6e:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    3a72:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3a76:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
    3a7a:	12 c0       	rjmp	.+36     	; 0x3aa0 <__vector_41+0x1d4>
    3a7c:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <_ZL15red_blink_count>
    3a80:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <_ZL15red_blink_count+0x1>
    3a84:	21 e0       	ldi	r18, 0x01	; 1
    3a86:	01 96       	adiw	r24, 0x01	; 1
    3a88:	09 f0       	breq	.+2      	; 0x3a8c <__vector_41+0x1c0>
    3a8a:	20 e0       	ldi	r18, 0x00	; 0
    3a8c:	22 23       	and	r18, r18
    3a8e:	41 f0       	breq	.+16     	; 0x3aa0 <__vector_41+0x1d4>
    3a90:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    3a94:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    3a98:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3a9c:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
    3aa0:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3aa4:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3aa8:	89 2b       	or	r24, r25
    3aaa:	41 f0       	breq	.+16     	; 0x3abc <__vector_41+0x1f0>
    3aac:	90 91 89 41 	lds	r25, 0x4189	; 0x804189 <_ZL25timer_green_blink_inhibit>
    3ab0:	81 e0       	ldi	r24, 0x01	; 1
    3ab2:	89 27       	eor	r24, r25
    3ab4:	88 23       	and	r24, r24
    3ab6:	11 f0       	breq	.+4      	; 0x3abc <__vector_41+0x1f0>
    3ab8:	81 e0       	ldi	r24, 0x01	; 1
    3aba:	01 c0       	rjmp	.+2      	; 0x3abe <__vector_41+0x1f2>
    3abc:	80 e0       	ldi	r24, 0x00	; 0
    3abe:	88 23       	and	r24, r24
    3ac0:	09 f4       	brne	.+2      	; 0x3ac4 <__vector_41+0x1f8>
    3ac2:	69 c0       	rjmp	.+210    	; 0x3b96 <__vector_41+0x2ca>
    3ac4:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3ac8:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3acc:	21 e0       	ldi	r18, 0x01	; 1
    3ace:	02 97       	sbiw	r24, 0x02	; 2
    3ad0:	0c f4       	brge	.+2      	; 0x3ad4 <__vector_41+0x208>
    3ad2:	20 e0       	ldi	r18, 0x00	; 0
    3ad4:	22 23       	and	r18, r18
    3ad6:	69 f0       	breq	.+26     	; 0x3af2 <__vector_41+0x226>
    3ad8:	81 e0       	ldi	r24, 0x01	; 1
    3ada:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
    3ade:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3ae2:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3ae6:	01 97       	sbiw	r24, 0x01	; 1
    3ae8:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3aec:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
    3af0:	17 c0       	rjmp	.+46     	; 0x3b20 <__vector_41+0x254>
    3af2:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3af6:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3afa:	21 e0       	ldi	r18, 0x01	; 1
    3afc:	8f 3f       	cpi	r24, 0xFF	; 255
    3afe:	9f 4f       	sbci	r25, 0xFF	; 255
    3b00:	0c f0       	brlt	.+2      	; 0x3b04 <__vector_41+0x238>
    3b02:	20 e0       	ldi	r18, 0x00	; 0
    3b04:	22 23       	and	r18, r18
    3b06:	61 f0       	breq	.+24     	; 0x3b20 <__vector_41+0x254>
    3b08:	80 e0       	ldi	r24, 0x00	; 0
    3b0a:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
    3b0e:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3b12:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3b16:	01 96       	adiw	r24, 0x01	; 1
    3b18:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3b1c:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
    3b20:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3b24:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3b28:	21 e0       	ldi	r18, 0x01	; 1
    3b2a:	01 97       	sbiw	r24, 0x01	; 1
    3b2c:	09 f0       	breq	.+2      	; 0x3b30 <__vector_41+0x264>
    3b2e:	20 e0       	ldi	r18, 0x00	; 0
    3b30:	22 23       	and	r18, r18
    3b32:	f9 f0       	breq	.+62     	; 0x3b72 <__vector_41+0x2a6>
    3b34:	80 91 96 41 	lds	r24, 0x4196	; 0x804196 <_ZL22green_blink_off_period>
    3b38:	90 91 97 41 	lds	r25, 0x4197	; 0x804197 <_ZL22green_blink_off_period+0x1>
    3b3c:	21 e0       	ldi	r18, 0x01	; 1
    3b3e:	89 2b       	or	r24, r25
    3b40:	09 f4       	brne	.+2      	; 0x3b44 <__vector_41+0x278>
    3b42:	20 e0       	ldi	r18, 0x00	; 0
    3b44:	22 23       	and	r18, r18
    3b46:	61 f0       	breq	.+24     	; 0x3b60 <__vector_41+0x294>
    3b48:	80 91 96 41 	lds	r24, 0x4196	; 0x804196 <_ZL22green_blink_off_period>
    3b4c:	90 91 97 41 	lds	r25, 0x4197	; 0x804197 <_ZL22green_blink_off_period+0x1>
    3b50:	91 95       	neg	r25
    3b52:	81 95       	neg	r24
    3b54:	91 09       	sbc	r25, r1
    3b56:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3b5a:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
    3b5e:	1b c0       	rjmp	.+54     	; 0x3b96 <__vector_41+0x2ca>
    3b60:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    3b64:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    3b68:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3b6c:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
    3b70:	12 c0       	rjmp	.+36     	; 0x3b96 <__vector_41+0x2ca>
    3b72:	80 91 9a 41 	lds	r24, 0x419A	; 0x80419a <_ZL17green_blink_count>
    3b76:	90 91 9b 41 	lds	r25, 0x419B	; 0x80419b <_ZL17green_blink_count+0x1>
    3b7a:	21 e0       	ldi	r18, 0x01	; 1
    3b7c:	01 96       	adiw	r24, 0x01	; 1
    3b7e:	09 f0       	breq	.+2      	; 0x3b82 <__vector_41+0x2b6>
    3b80:	20 e0       	ldi	r18, 0x00	; 0
    3b82:	22 23       	and	r18, r18
    3b84:	41 f0       	breq	.+16     	; 0x3b96 <__vector_41+0x2ca>
    3b86:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    3b8a:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    3b8e:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3b92:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
    3b96:	80 e3       	ldi	r24, 0x30	; 48
    3b98:	9b e0       	ldi	r25, 0x0B	; 11
    3b9a:	23 e0       	ldi	r18, 0x03	; 3
    3b9c:	fc 01       	movw	r30, r24
    3b9e:	26 83       	std	Z+6, r18	; 0x06
    3ba0:	00 00       	nop
    3ba2:	0f 90       	pop	r0
    3ba4:	df 91       	pop	r29
    3ba6:	cf 91       	pop	r28
    3ba8:	ff 91       	pop	r31
    3baa:	ef 91       	pop	r30
    3bac:	bf 91       	pop	r27
    3bae:	af 91       	pop	r26
    3bb0:	9f 91       	pop	r25
    3bb2:	8f 91       	pop	r24
    3bb4:	7f 91       	pop	r23
    3bb6:	6f 91       	pop	r22
    3bb8:	5f 91       	pop	r21
    3bba:	4f 91       	pop	r20
    3bbc:	3f 91       	pop	r19
    3bbe:	2f 91       	pop	r18
    3bc0:	0f 90       	pop	r0
    3bc2:	0b be       	out	0x3b, r0	; 59
    3bc4:	0f 90       	pop	r0
    3bc6:	0f be       	out	0x3f, r0	; 63
    3bc8:	0f 90       	pop	r0
    3bca:	1f 90       	pop	r1
    3bcc:	18 95       	reti

00003bce <_ZN4leds6activeEv>:
    3bce:	cf 93       	push	r28
    3bd0:	df 93       	push	r29
    3bd2:	00 d0       	rcall	.+0      	; 0x3bd4 <_ZN4leds6activeEv+0x6>
    3bd4:	cd b7       	in	r28, 0x3d	; 61
    3bd6:	de b7       	in	r29, 0x3e	; 62
    3bd8:	89 83       	std	Y+1, r24	; 0x01
    3bda:	9a 83       	std	Y+2, r25	; 0x02
    3bdc:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    3be0:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    3be4:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3be8:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3bec:	89 2b       	or	r24, r25
    3bee:	8a 2b       	or	r24, r26
    3bf0:	8b 2b       	or	r24, r27
    3bf2:	61 f0       	breq	.+24     	; 0x3c0c <_ZN4leds6activeEv+0x3e>
    3bf4:	80 e3       	ldi	r24, 0x30	; 48
    3bf6:	9b e0       	ldi	r25, 0x0B	; 11
    3bf8:	fc 01       	movw	r30, r24
    3bfa:	85 81       	ldd	r24, Z+5	; 0x05
    3bfc:	88 2f       	mov	r24, r24
    3bfe:	90 e0       	ldi	r25, 0x00	; 0
    3c00:	81 70       	andi	r24, 0x01	; 1
    3c02:	99 27       	eor	r25, r25
    3c04:	89 2b       	or	r24, r25
    3c06:	11 f0       	breq	.+4      	; 0x3c0c <_ZN4leds6activeEv+0x3e>
    3c08:	81 e0       	ldi	r24, 0x01	; 1
    3c0a:	01 c0       	rjmp	.+2      	; 0x3c0e <_ZN4leds6activeEv+0x40>
    3c0c:	80 e0       	ldi	r24, 0x00	; 0
    3c0e:	0f 90       	pop	r0
    3c10:	0f 90       	pop	r0
    3c12:	df 91       	pop	r29
    3c14:	cf 91       	pop	r28
    3c16:	08 95       	ret

00003c18 <_ZN4leds10deactivateEv>:
    3c18:	cf 93       	push	r28
    3c1a:	df 93       	push	r29
    3c1c:	00 d0       	rcall	.+0      	; 0x3c1e <_ZN4leds10deactivateEv+0x6>
    3c1e:	cd b7       	in	r28, 0x3d	; 61
    3c20:	de b7       	in	r29, 0x3e	; 62
    3c22:	89 83       	std	Y+1, r24	; 0x01
    3c24:	9a 83       	std	Y+2, r25	; 0x02
    3c26:	80 e3       	ldi	r24, 0x30	; 48
    3c28:	9b e0       	ldi	r25, 0x0B	; 11
    3c2a:	fc 01       	movw	r30, r24
    3c2c:	25 81       	ldd	r18, Z+5	; 0x05
    3c2e:	80 e3       	ldi	r24, 0x30	; 48
    3c30:	9b e0       	ldi	r25, 0x0B	; 11
    3c32:	2e 7f       	andi	r18, 0xFE	; 254
    3c34:	fc 01       	movw	r30, r24
    3c36:	25 83       	std	Z+5, r18	; 0x05
    3c38:	80 e0       	ldi	r24, 0x00	; 0
    3c3a:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
    3c3e:	80 e0       	ldi	r24, 0x00	; 0
    3c40:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
    3c44:	85 e5       	ldi	r24, 0x55	; 85
    3c46:	91 e4       	ldi	r25, 0x41	; 65
    3c48:	0e 94 c6 12 	call	0x258c	; 0x258c <_ZN18CircularStringBuff5resetEv>
    3c4c:	81 e0       	ldi	r24, 0x01	; 1
    3c4e:	80 93 89 41 	sts	0x4189, r24	; 0x804189 <_ZL25timer_green_blink_inhibit>
    3c52:	81 e0       	ldi	r24, 0x01	; 1
    3c54:	80 93 88 41 	sts	0x4188, r24	; 0x804188 <_ZL23timer_red_blink_inhibit>
    3c58:	10 92 1d 40 	sts	0x401D, r1	; 0x80401d <_ZL17led_timeout_count>
    3c5c:	10 92 1e 40 	sts	0x401E, r1	; 0x80401e <_ZL17led_timeout_count+0x1>
    3c60:	10 92 1f 40 	sts	0x401F, r1	; 0x80401f <_ZL17led_timeout_count+0x2>
    3c64:	10 92 20 40 	sts	0x4020, r1	; 0x804020 <_ZL17led_timeout_count+0x3>
    3c68:	00 00       	nop
    3c6a:	0f 90       	pop	r0
    3c6c:	0f 90       	pop	r0
    3c6e:	df 91       	pop	r29
    3c70:	cf 91       	pop	r28
    3c72:	08 95       	ret

00003c74 <_ZN4leds5resetEv>:
    3c74:	cf 93       	push	r28
    3c76:	df 93       	push	r29
    3c78:	00 d0       	rcall	.+0      	; 0x3c7a <_ZN4leds5resetEv+0x6>
    3c7a:	cd b7       	in	r28, 0x3d	; 61
    3c7c:	de b7       	in	r29, 0x3e	; 62
    3c7e:	89 83       	std	Y+1, r24	; 0x01
    3c80:	9a 83       	std	Y+2, r25	; 0x02
    3c82:	89 81       	ldd	r24, Y+1	; 0x01
    3c84:	9a 81       	ldd	r25, Y+2	; 0x02
    3c86:	60 e0       	ldi	r22, 0x00	; 0
    3c88:	70 e0       	ldi	r23, 0x00	; 0
    3c8a:	0e 94 a7 1e 	call	0x3d4e	; 0x3d4e <_ZN4leds5blinkE7Blink_t>
    3c8e:	85 e5       	ldi	r24, 0x55	; 85
    3c90:	91 e4       	ldi	r25, 0x41	; 65
    3c92:	0e 94 c6 12 	call	0x258c	; 0x258c <_ZN18CircularStringBuff5resetEv>
    3c96:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
    3c9a:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
    3c9e:	80 e6       	ldi	r24, 0x60	; 96
    3ca0:	9a ee       	ldi	r25, 0xEA	; 234
    3ca2:	a0 e0       	ldi	r26, 0x00	; 0
    3ca4:	b0 e0       	ldi	r27, 0x00	; 0
    3ca6:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    3caa:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    3cae:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    3cb2:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
    3cb6:	00 00       	nop
    3cb8:	0f 90       	pop	r0
    3cba:	0f 90       	pop	r0
    3cbc:	df 91       	pop	r29
    3cbe:	cf 91       	pop	r28
    3cc0:	08 95       	ret

00003cc2 <_ZN4leds4initEv>:
    3cc2:	cf 93       	push	r28
    3cc4:	df 93       	push	r29
    3cc6:	00 d0       	rcall	.+0      	; 0x3cc8 <_ZN4leds4initEv+0x6>
    3cc8:	cd b7       	in	r28, 0x3d	; 61
    3cca:	de b7       	in	r29, 0x3e	; 62
    3ccc:	89 83       	std	Y+1, r24	; 0x01
    3cce:	9a 83       	std	Y+2, r25	; 0x02
    3cd0:	89 81       	ldd	r24, Y+1	; 0x01
    3cd2:	9a 81       	ldd	r25, Y+2	; 0x02
    3cd4:	60 e0       	ldi	r22, 0x00	; 0
    3cd6:	70 e0       	ldi	r23, 0x00	; 0
    3cd8:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <_ZN4leds4initE7Blink_t>
    3cdc:	00 00       	nop
    3cde:	0f 90       	pop	r0
    3ce0:	0f 90       	pop	r0
    3ce2:	df 91       	pop	r29
    3ce4:	cf 91       	pop	r28
    3ce6:	08 95       	ret

00003ce8 <_ZN4leds4initE7Blink_t>:
    3ce8:	cf 93       	push	r28
    3cea:	df 93       	push	r29
    3cec:	00 d0       	rcall	.+0      	; 0x3cee <_ZN4leds4initE7Blink_t+0x6>
    3cee:	00 d0       	rcall	.+0      	; 0x3cf0 <_ZN4leds4initE7Blink_t+0x8>
    3cf0:	cd b7       	in	r28, 0x3d	; 61
    3cf2:	de b7       	in	r29, 0x3e	; 62
    3cf4:	89 83       	std	Y+1, r24	; 0x01
    3cf6:	9a 83       	std	Y+2, r25	; 0x02
    3cf8:	6b 83       	std	Y+3, r22	; 0x03
    3cfa:	7c 83       	std	Y+4, r23	; 0x04
    3cfc:	80 e3       	ldi	r24, 0x30	; 48
    3cfe:	9b e0       	ldi	r25, 0x0B	; 11
    3d00:	fc 01       	movw	r30, r24
    3d02:	25 81       	ldd	r18, Z+5	; 0x05
    3d04:	80 e3       	ldi	r24, 0x30	; 48
    3d06:	9b e0       	ldi	r25, 0x0B	; 11
    3d08:	2e 7f       	andi	r18, 0xFE	; 254
    3d0a:	fc 01       	movw	r30, r24
    3d0c:	25 83       	std	Z+5, r18	; 0x05
    3d0e:	89 81       	ldd	r24, Y+1	; 0x01
    3d10:	9a 81       	ldd	r25, Y+2	; 0x02
    3d12:	0e 94 3a 1e 	call	0x3c74	; 0x3c74 <_ZN4leds5resetEv>
    3d16:	80 e3       	ldi	r24, 0x30	; 48
    3d18:	9b e0       	ldi	r25, 0x0B	; 11
    3d1a:	fc 01       	movw	r30, r24
    3d1c:	25 81       	ldd	r18, Z+5	; 0x05
    3d1e:	80 e3       	ldi	r24, 0x30	; 48
    3d20:	9b e0       	ldi	r25, 0x0B	; 11
    3d22:	21 60       	ori	r18, 0x01	; 1
    3d24:	fc 01       	movw	r30, r24
    3d26:	25 83       	std	Z+5, r18	; 0x05
    3d28:	8b 81       	ldd	r24, Y+3	; 0x03
    3d2a:	9c 81       	ldd	r25, Y+4	; 0x04
    3d2c:	89 2b       	or	r24, r25
    3d2e:	41 f0       	breq	.+16     	; 0x3d40 <_ZN4leds4initE7Blink_t+0x58>
    3d30:	2b 81       	ldd	r18, Y+3	; 0x03
    3d32:	3c 81       	ldd	r19, Y+4	; 0x04
    3d34:	89 81       	ldd	r24, Y+1	; 0x01
    3d36:	9a 81       	ldd	r25, Y+2	; 0x02
    3d38:	41 e0       	ldi	r20, 0x01	; 1
    3d3a:	b9 01       	movw	r22, r18
    3d3c:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <_ZN4leds5blinkE7Blink_tb>
    3d40:	00 00       	nop
    3d42:	24 96       	adiw	r28, 0x04	; 4
    3d44:	cd bf       	out	0x3d, r28	; 61
    3d46:	de bf       	out	0x3e, r29	; 62
    3d48:	df 91       	pop	r29
    3d4a:	cf 91       	pop	r28
    3d4c:	08 95       	ret

00003d4e <_ZN4leds5blinkE7Blink_t>:

void leds::blink(Blink_t blinkMode)
{
    3d4e:	cf 93       	push	r28
    3d50:	df 93       	push	r29
    3d52:	00 d0       	rcall	.+0      	; 0x3d54 <_ZN4leds5blinkE7Blink_t+0x6>
    3d54:	00 d0       	rcall	.+0      	; 0x3d56 <_ZN4leds5blinkE7Blink_t+0x8>
    3d56:	cd b7       	in	r28, 0x3d	; 61
    3d58:	de b7       	in	r29, 0x3e	; 62
    3d5a:	89 83       	std	Y+1, r24	; 0x01
    3d5c:	9a 83       	std	Y+2, r25	; 0x02
    3d5e:	6b 83       	std	Y+3, r22	; 0x03
    3d60:	7c 83       	std	Y+4, r23	; 0x04
	blink(blinkMode, false);
    3d62:	2b 81       	ldd	r18, Y+3	; 0x03
    3d64:	3c 81       	ldd	r19, Y+4	; 0x04
    3d66:	89 81       	ldd	r24, Y+1	; 0x01
    3d68:	9a 81       	ldd	r25, Y+2	; 0x02
    3d6a:	40 e0       	ldi	r20, 0x00	; 0
    3d6c:	b9 01       	movw	r22, r18
    3d6e:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <_ZN4leds5blinkE7Blink_tb>
}
    3d72:	00 00       	nop
    3d74:	24 96       	adiw	r28, 0x04	; 4
    3d76:	cd bf       	out	0x3d, r28	; 61
    3d78:	de bf       	out	0x3e, r29	; 62
    3d7a:	df 91       	pop	r29
    3d7c:	cf 91       	pop	r28
    3d7e:	08 95       	ret

00003d80 <_ZN4leds5blinkE7Blink_tb>:
	bool isRed;
	bool isGreen;
	bool isBoth;	

void leds::blink(Blink_t blinkMode, bool resetTimeout)
{
    3d80:	cf 93       	push	r28
    3d82:	df 93       	push	r29
    3d84:	cd b7       	in	r28, 0x3d	; 61
    3d86:	de b7       	in	r29, 0x3e	; 62
    3d88:	25 97       	sbiw	r28, 0x05	; 5
    3d8a:	cd bf       	out	0x3d, r28	; 61
    3d8c:	de bf       	out	0x3e, r29	; 62
    3d8e:	89 83       	std	Y+1, r24	; 0x01
    3d90:	9a 83       	std	Y+2, r25	; 0x02
    3d92:	6b 83       	std	Y+3, r22	; 0x03
    3d94:	7c 83       	std	Y+4, r23	; 0x04
    3d96:	4d 83       	std	Y+5, r20	; 0x05
	if(resetTimeout)
    3d98:	8d 81       	ldd	r24, Y+5	; 0x05
    3d9a:	88 23       	and	r24, r24
    3d9c:	61 f0       	breq	.+24     	; 0x3db6 <_ZN4leds5blinkE7Blink_tb+0x36>
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
    3d9e:	80 e6       	ldi	r24, 0x60	; 96
    3da0:	9a ee       	ldi	r25, 0xEA	; 234
    3da2:	a0 e0       	ldi	r26, 0x00	; 0
    3da4:	b0 e0       	ldi	r27, 0x00	; 0
    3da6:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    3daa:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    3dae:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    3db2:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    3db6:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    3dba:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    3dbe:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3dc2:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3dc6:	89 2b       	or	r24, r25
    3dc8:	8a 2b       	or	r24, r26
    3dca:	8b 2b       	or	r24, r27
    3dcc:	31 f4       	brne	.+12     	; 0x3dda <_ZN4leds5blinkE7Blink_tb+0x5a>
    3dce:	8b 81       	ldd	r24, Y+3	; 0x03
    3dd0:	9c 81       	ldd	r25, Y+4	; 0x04
    3dd2:	89 2b       	or	r24, r25
    3dd4:	11 f0       	breq	.+4      	; 0x3dda <_ZN4leds5blinkE7Blink_tb+0x5a>
    3dd6:	81 e0       	ldi	r24, 0x01	; 1
    3dd8:	01 c0       	rjmp	.+2      	; 0x3ddc <_ZN4leds5blinkE7Blink_tb+0x5c>
    3dda:	80 e0       	ldi	r24, 0x00	; 0
    3ddc:	88 23       	and	r24, r24
    3dde:	09 f0       	breq	.+2      	; 0x3de2 <_ZN4leds5blinkE7Blink_tb+0x62>
    3de0:	46 c2       	rjmp	.+1164   	; 0x426e <__DATA_REGION_LENGTH__+0x26e>
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    3de2:	8b 81       	ldd	r24, Y+3	; 0x03
    3de4:	9c 81       	ldd	r25, Y+4	; 0x04
    3de6:	01 97       	sbiw	r24, 0x01	; 1
    3de8:	61 f0       	breq	.+24     	; 0x3e02 <_ZN4leds5blinkE7Blink_tb+0x82>
    3dea:	8b 81       	ldd	r24, Y+3	; 0x03
    3dec:	9c 81       	ldd	r25, Y+4	; 0x04
    3dee:	03 97       	sbiw	r24, 0x03	; 3
    3df0:	41 f0       	breq	.+16     	; 0x3e02 <_ZN4leds5blinkE7Blink_tb+0x82>
    3df2:	8b 81       	ldd	r24, Y+3	; 0x03
    3df4:	9c 81       	ldd	r25, Y+4	; 0x04
    3df6:	04 97       	sbiw	r24, 0x04	; 4
    3df8:	21 f0       	breq	.+8      	; 0x3e02 <_ZN4leds5blinkE7Blink_tb+0x82>
    3dfa:	8b 81       	ldd	r24, Y+3	; 0x03
    3dfc:	9c 81       	ldd	r25, Y+4	; 0x04
    3dfe:	07 97       	sbiw	r24, 0x07	; 7
    3e00:	11 f4       	brne	.+4      	; 0x3e06 <_ZN4leds5blinkE7Blink_tb+0x86>
    3e02:	81 e0       	ldi	r24, 0x01	; 1
    3e04:	01 c0       	rjmp	.+2      	; 0x3e08 <_ZN4leds5blinkE7Blink_tb+0x88>
    3e06:	80 e0       	ldi	r24, 0x00	; 0
    3e08:	80 93 9e 41 	sts	0x419E, r24	; 0x80419e <isRed>
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    3e0c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e0e:	9c 81       	ldd	r25, Y+4	; 0x04
    3e10:	02 97       	sbiw	r24, 0x02	; 2
    3e12:	61 f0       	breq	.+24     	; 0x3e2c <_ZN4leds5blinkE7Blink_tb+0xac>
    3e14:	8b 81       	ldd	r24, Y+3	; 0x03
    3e16:	9c 81       	ldd	r25, Y+4	; 0x04
    3e18:	05 97       	sbiw	r24, 0x05	; 5
    3e1a:	41 f0       	breq	.+16     	; 0x3e2c <_ZN4leds5blinkE7Blink_tb+0xac>
    3e1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e1e:	9c 81       	ldd	r25, Y+4	; 0x04
    3e20:	06 97       	sbiw	r24, 0x06	; 6
    3e22:	21 f0       	breq	.+8      	; 0x3e2c <_ZN4leds5blinkE7Blink_tb+0xac>
    3e24:	8b 81       	ldd	r24, Y+3	; 0x03
    3e26:	9c 81       	ldd	r25, Y+4	; 0x04
    3e28:	08 97       	sbiw	r24, 0x08	; 8
    3e2a:	11 f4       	brne	.+4      	; 0x3e30 <_ZN4leds5blinkE7Blink_tb+0xb0>
    3e2c:	81 e0       	ldi	r24, 0x01	; 1
    3e2e:	01 c0       	rjmp	.+2      	; 0x3e32 <_ZN4leds5blinkE7Blink_tb+0xb2>
    3e30:	80 e0       	ldi	r24, 0x00	; 0
    3e32:	80 93 9f 41 	sts	0x419F, r24	; 0x80419f <isGreen>
	isBoth = !isRed && !isGreen;	
    3e36:	90 91 9e 41 	lds	r25, 0x419E	; 0x80419e <isRed>
    3e3a:	81 e0       	ldi	r24, 0x01	; 1
    3e3c:	89 27       	eor	r24, r25
    3e3e:	88 23       	and	r24, r24
    3e40:	41 f0       	breq	.+16     	; 0x3e52 <_ZN4leds5blinkE7Blink_tb+0xd2>
    3e42:	90 91 9f 41 	lds	r25, 0x419F	; 0x80419f <isGreen>
    3e46:	81 e0       	ldi	r24, 0x01	; 1
    3e48:	89 27       	eor	r24, r25
    3e4a:	88 23       	and	r24, r24
    3e4c:	11 f0       	breq	.+4      	; 0x3e52 <_ZN4leds5blinkE7Blink_tb+0xd2>
    3e4e:	81 e0       	ldi	r24, 0x01	; 1
    3e50:	01 c0       	rjmp	.+2      	; 0x3e54 <_ZN4leds5blinkE7Blink_tb+0xd4>
    3e52:	80 e0       	ldi	r24, 0x00	; 0
    3e54:	80 93 a0 41 	sts	0x41A0, r24	; 0x8041a0 <isBoth>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    3e58:	80 91 9e 41 	lds	r24, 0x419E	; 0x80419e <isRed>
    3e5c:	88 23       	and	r24, r24
    3e5e:	49 f0       	breq	.+18     	; 0x3e72 <_ZN4leds5blinkE7Blink_tb+0xf2>
    3e60:	80 91 8a 41 	lds	r24, 0x418A	; 0x80418a <_ZL19lastRedBlinkSetting>
    3e64:	90 91 8b 41 	lds	r25, 0x418B	; 0x80418b <_ZL19lastRedBlinkSetting+0x1>
    3e68:	2b 81       	ldd	r18, Y+3	; 0x03
    3e6a:	3c 81       	ldd	r19, Y+4	; 0x04
    3e6c:	28 17       	cp	r18, r24
    3e6e:	39 07       	cpc	r19, r25
    3e70:	d1 f4       	brne	.+52     	; 0x3ea6 <_ZN4leds5blinkE7Blink_tb+0x126>
    3e72:	80 91 9f 41 	lds	r24, 0x419F	; 0x80419f <isGreen>
    3e76:	88 23       	and	r24, r24
    3e78:	49 f0       	breq	.+18     	; 0x3e8c <_ZN4leds5blinkE7Blink_tb+0x10c>
    3e7a:	80 91 8c 41 	lds	r24, 0x418C	; 0x80418c <_ZL21lastGreenBlinkSetting>
    3e7e:	90 91 8d 41 	lds	r25, 0x418D	; 0x80418d <_ZL21lastGreenBlinkSetting+0x1>
    3e82:	2b 81       	ldd	r18, Y+3	; 0x03
    3e84:	3c 81       	ldd	r19, Y+4	; 0x04
    3e86:	28 17       	cp	r18, r24
    3e88:	39 07       	cpc	r19, r25
    3e8a:	69 f4       	brne	.+26     	; 0x3ea6 <_ZN4leds5blinkE7Blink_tb+0x126>
    3e8c:	80 91 a0 41 	lds	r24, 0x41A0	; 0x8041a0 <isBoth>
    3e90:	88 23       	and	r24, r24
    3e92:	59 f0       	breq	.+22     	; 0x3eaa <_ZN4leds5blinkE7Blink_tb+0x12a>
    3e94:	80 91 8e 41 	lds	r24, 0x418E	; 0x80418e <_ZL20lastBothBlinkSetting>
    3e98:	90 91 8f 41 	lds	r25, 0x418F	; 0x80418f <_ZL20lastBothBlinkSetting+0x1>
    3e9c:	2b 81       	ldd	r18, Y+3	; 0x03
    3e9e:	3c 81       	ldd	r19, Y+4	; 0x04
    3ea0:	28 17       	cp	r18, r24
    3ea2:	39 07       	cpc	r19, r25
    3ea4:	11 f0       	breq	.+4      	; 0x3eaa <_ZN4leds5blinkE7Blink_tb+0x12a>
    3ea6:	81 e0       	ldi	r24, 0x01	; 1
    3ea8:	01 c0       	rjmp	.+2      	; 0x3eac <_ZN4leds5blinkE7Blink_tb+0x12c>
    3eaa:	80 e0       	ldi	r24, 0x00	; 0
    3eac:	88 23       	and	r24, r24
    3eae:	09 f4       	brne	.+2      	; 0x3eb2 <_ZN4leds5blinkE7Blink_tb+0x132>
    3eb0:	c1 c1       	rjmp	.+898    	; 0x4234 <__DATA_REGION_LENGTH__+0x234>
	{
		TCB3.INTCTRL &= ~TCB_CAPT_bm;   /* Capture or Timeout: disabled */
    3eb2:	80 e3       	ldi	r24, 0x30	; 48
    3eb4:	9b e0       	ldi	r25, 0x0B	; 11
    3eb6:	fc 01       	movw	r30, r24
    3eb8:	25 81       	ldd	r18, Z+5	; 0x05
    3eba:	80 e3       	ldi	r24, 0x30	; 48
    3ebc:	9b e0       	ldi	r25, 0x0B	; 11
    3ebe:	2e 7f       	andi	r18, 0xFE	; 254
    3ec0:	fc 01       	movw	r30, r24
    3ec2:	25 83       	std	Z+5, r18	; 0x05

		switch(blinkMode)
    3ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    3ec6:	9c 81       	ldd	r25, Y+4	; 0x04
    3ec8:	cc 01       	movw	r24, r24
    3eca:	a0 e0       	ldi	r26, 0x00	; 0
    3ecc:	b0 e0       	ldi	r27, 0x00	; 0
    3ece:	8d 30       	cpi	r24, 0x0D	; 13
    3ed0:	91 05       	cpc	r25, r1
    3ed2:	a1 05       	cpc	r26, r1
    3ed4:	b1 05       	cpc	r27, r1
    3ed6:	08 f0       	brcs	.+2      	; 0x3eda <_ZN4leds5blinkE7Blink_tb+0x15a>
    3ed8:	a3 c1       	rjmp	.+838    	; 0x4220 <__DATA_REGION_LENGTH__+0x220>
    3eda:	8e 58       	subi	r24, 0x8E	; 142
    3edc:	90 4e       	sbci	r25, 0xE0	; 224
    3ede:	fc 01       	movw	r30, r24
    3ee0:	0c 94 9e 32 	jmp	0x653c	; 0x653c <__tablejump2__>
    3ee4:	7f 1f       	adc	r23, r31
    3ee6:	92 1f       	adc	r25, r18
    3ee8:	9c 1f       	adc	r25, r28
    3eea:	a6 1f       	adc	r26, r22
    3eec:	da 1f       	adc	r29, r26
    3eee:	c0 1f       	adc	r28, r16
    3ef0:	f4 1f       	adc	r31, r20
    3ef2:	e0 20       	and	r14, r0
    3ef4:	f8 20       	and	r15, r8
    3ef6:	ad 20       	and	r10, r13
    3ef8:	7a 20       	and	r7, r10
    3efa:	44 20       	and	r4, r4
    3efc:	0e 20       	and	r0, r14
		{
			case LEDS_OFF:
			{
				red_blink_count = 0;
    3efe:	10 92 98 41 	sts	0x4198, r1	; 0x804198 <_ZL15red_blink_count>
    3f02:	10 92 99 41 	sts	0x4199, r1	; 0x804199 <_ZL15red_blink_count+0x1>
				green_blink_count = 0;
    3f06:	10 92 9a 41 	sts	0x419A, r1	; 0x80419a <_ZL17green_blink_count>
    3f0a:	10 92 9b 41 	sts	0x419B, r1	; 0x80419b <_ZL17green_blink_count+0x1>
				LED_set_RED_level(OFF);
    3f0e:	80 e0       	ldi	r24, 0x00	; 0
    3f10:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
				LED_set_GREEN_level(OFF);
    3f14:	80 e0       	ldi	r24, 0x00	; 0
    3f16:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
				red_led_configured = false;
    3f1a:	10 92 9c 41 	sts	0x419C, r1	; 0x80419c <_ZL18red_led_configured>
				green_led_configured = false;
    3f1e:	10 92 9d 41 	sts	0x419D, r1	; 0x80419d <_ZL20green_led_configured>
			}
			break;
    3f22:	7f c1       	rjmp	.+766    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_OFF:
			{
				LED_set_RED_level(OFF);
    3f24:	80 e0       	ldi	r24, 0x00	; 0
    3f26:	0e 94 2e 1c 	call	0x385c	; 0x385c <_ZL17LED_set_RED_levelb>
				red_blink_count = 0;
    3f2a:	10 92 98 41 	sts	0x4198, r1	; 0x804198 <_ZL15red_blink_count>
    3f2e:	10 92 99 41 	sts	0x4199, r1	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = false;
    3f32:	10 92 9c 41 	sts	0x419C, r1	; 0x80419c <_ZL18red_led_configured>
			}
			break;
    3f36:	75 c1       	rjmp	.+746    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_GREEN_OFF:
			{
				LED_set_GREEN_level(OFF);
    3f38:	80 e0       	ldi	r24, 0x00	; 0
    3f3a:	0e 94 3d 1c 	call	0x387a	; 0x387a <_ZL19LED_set_GREEN_levelb>
				green_blink_count = 0;
    3f3e:	10 92 9a 41 	sts	0x419A, r1	; 0x80419a <_ZL17green_blink_count>
    3f42:	10 92 9b 41 	sts	0x419B, r1	; 0x80419b <_ZL17green_blink_count+0x1>
				green_led_configured = false;
    3f46:	10 92 9d 41 	sts	0x419D, r1	; 0x80419d <_ZL20green_led_configured>
			}
			break;
    3f4a:	6b c1       	rjmp	.+726    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_BLINK_FAST:
			{
				red_blink_on_period = BRIEF_ON;
    3f4c:	8f e0       	ldi	r24, 0x0F	; 15
    3f4e:	90 e0       	ldi	r25, 0x00	; 0
    3f50:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    3f54:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = BRIEF_OFF;
    3f58:	82 e3       	ldi	r24, 0x32	; 50
    3f5a:	90 e0       	ldi	r25, 0x00	; 0
    3f5c:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    3f60:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;	
    3f64:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    3f68:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    3f6c:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3f70:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    3f74:	81 e0       	ldi	r24, 0x01	; 1
    3f76:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    3f7a:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    3f7e:	51 c1       	rjmp	.+674    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_GREEN_BLINK_FAST:
			{
				green_blink_on_period = BRIEF_ON;
    3f80:	8f e0       	ldi	r24, 0x0F	; 15
    3f82:	90 e0       	ldi	r25, 0x00	; 0
    3f84:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    3f88:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = BRIEF_OFF;	
    3f8c:	82 e3       	ldi	r24, 0x32	; 50
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
    3f90:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    3f94:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    3f98:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    3f9c:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    3fa0:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    3fa4:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    3fa8:	81 e0       	ldi	r24, 0x01	; 1
    3faa:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    3fae:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
			}
			break;
    3fb2:	37 c1       	rjmp	.+622    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_BLINK_SLOW:
			{
				red_blink_on_period = SLOW_ON;
    3fb4:	89 e1       	ldi	r24, 0x19	; 25
    3fb6:	90 e0       	ldi	r25, 0x00	; 0
    3fb8:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    3fbc:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    3fc0:	84 ef       	ldi	r24, 0xF4	; 244
    3fc2:	91 e0       	ldi	r25, 0x01	; 1
    3fc4:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    3fc8:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    3fcc:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    3fd0:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    3fd4:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    3fd8:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    3fdc:	81 e0       	ldi	r24, 0x01	; 1
    3fde:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    3fe2:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    3fe6:	1d c1       	rjmp	.+570    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    3fe8:	89 e1       	ldi	r24, 0x19	; 25
    3fea:	90 e0       	ldi	r25, 0x00	; 0
    3fec:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    3ff0:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    3ff4:	84 ef       	ldi	r24, 0xF4	; 244
    3ff6:	91 e0       	ldi	r25, 0x01	; 1
    3ff8:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    3ffc:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    4000:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    4004:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    4008:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    400c:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    4010:	81 e0       	ldi	r24, 0x01	; 1
    4012:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    4016:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
			}
			break;
    401a:	03 c1       	rjmp	.+518    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_THEN_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    401c:	89 e1       	ldi	r24, 0x19	; 25
    401e:	90 e0       	ldi	r25, 0x00	; 0
    4020:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    4024:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    4028:	84 ef       	ldi	r24, 0xF4	; 244
    402a:	91 e0       	ldi	r25, 0x01	; 1
    402c:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    4030:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    4034:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    4038:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    403c:	91 95       	neg	r25
    403e:	81 95       	neg	r24
    4040:	91 09       	sbc	r25, r1
    4042:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    4046:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    404a:	89 e1       	ldi	r24, 0x19	; 25
    404c:	90 e0       	ldi	r25, 0x00	; 0
    404e:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    4052:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    4056:	84 ef       	ldi	r24, 0xF4	; 244
    4058:	91 e0       	ldi	r25, 0x01	; 1
    405a:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    405e:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    4062:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    4066:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    406a:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    406e:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    4072:	81 e0       	ldi	r24, 0x01	; 1
    4074:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				green_led_configured = true;			
    4078:	81 e0       	ldi	r24, 0x01	; 1
    407a:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    407e:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
    4082:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    4086:	cd c0       	rjmp	.+410    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_THEN_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    4088:	89 e1       	ldi	r24, 0x19	; 25
    408a:	90 e0       	ldi	r25, 0x00	; 0
    408c:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    4090:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    4094:	89 e1       	ldi	r24, 0x19	; 25
    4096:	90 e0       	ldi	r25, 0x00	; 0
    4098:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    409c:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    40a0:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    40a4:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    40a8:	91 95       	neg	r25
    40aa:	81 95       	neg	r24
    40ac:	91 09       	sbc	r25, r1
    40ae:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    40b2:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    40b6:	89 e1       	ldi	r24, 0x19	; 25
    40b8:	90 e0       	ldi	r25, 0x00	; 0
    40ba:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    40be:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    40c2:	89 e1       	ldi	r24, 0x19	; 25
    40c4:	90 e0       	ldi	r25, 0x00	; 0
    40c6:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    40ca:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    40ce:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    40d2:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    40d6:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    40da:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    40de:	81 e0       	ldi	r24, 0x01	; 1
    40e0:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				green_led_configured = true;			
    40e4:	81 e0       	ldi	r24, 0x01	; 1
    40e6:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    40ea:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
    40ee:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    40f2:	97 c0       	rjmp	.+302    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_AND_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    40f4:	89 e1       	ldi	r24, 0x19	; 25
    40f6:	90 e0       	ldi	r25, 0x00	; 0
    40f8:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    40fc:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    4100:	84 ef       	ldi	r24, 0xF4	; 244
    4102:	91 e0       	ldi	r25, 0x01	; 1
    4104:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    4108:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    410c:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    4110:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    4114:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    4118:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    411c:	89 e1       	ldi	r24, 0x19	; 25
    411e:	90 e0       	ldi	r25, 0x00	; 0
    4120:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    4124:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    4128:	84 ef       	ldi	r24, 0xF4	; 244
    412a:	91 e0       	ldi	r25, 0x01	; 1
    412c:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    4130:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    4134:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    4138:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    413c:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    4140:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    4144:	81 e0       	ldi	r24, 0x01	; 1
    4146:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				green_led_configured = true;			
    414a:	81 e0       	ldi	r24, 0x01	; 1
    414c:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    4150:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
    4154:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    4158:	64 c0       	rjmp	.+200    	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_AND_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    415a:	89 e1       	ldi	r24, 0x19	; 25
    415c:	90 e0       	ldi	r25, 0x00	; 0
    415e:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    4162:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    4166:	89 e1       	ldi	r24, 0x19	; 25
    4168:	90 e0       	ldi	r25, 0x00	; 0
    416a:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <_ZL22green_blink_off_period>
    416e:	90 93 97 41 	sts	0x4197, r25	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    4172:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    4176:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    417a:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    417e:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    4182:	89 e1       	ldi	r24, 0x19	; 25
    4184:	90 e0       	ldi	r25, 0x00	; 0
    4186:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    418a:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    418e:	89 e1       	ldi	r24, 0x19	; 25
    4190:	90 e0       	ldi	r25, 0x00	; 0
    4192:	80 93 92 41 	sts	0x4192, r24	; 0x804192 <_ZL20red_blink_off_period>
    4196:	90 93 93 41 	sts	0x4193, r25	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    419a:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    419e:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    41a2:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    41a6:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    41aa:	81 e0       	ldi	r24, 0x01	; 1
    41ac:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				green_led_configured = true;			
    41b0:	81 e0       	ldi	r24, 0x01	; 1
    41b2:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    41b6:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
    41ba:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    41be:	31 c0       	rjmp	.+98     	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_RED_ON_CONSTANT:
			{
				red_blink_on_period = SLOW_ON;
    41c0:	89 e1       	ldi	r24, 0x19	; 25
    41c2:	90 e0       	ldi	r25, 0x00	; 0
    41c4:	80 93 90 41 	sts	0x4190, r24	; 0x804190 <_ZL19red_blink_on_period>
    41c8:	90 93 91 41 	sts	0x4191, r25	; 0x804191 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = 0;
    41cc:	10 92 92 41 	sts	0x4192, r1	; 0x804192 <_ZL20red_blink_off_period>
    41d0:	10 92 93 41 	sts	0x4193, r1	; 0x804193 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;
    41d4:	80 91 90 41 	lds	r24, 0x4190	; 0x804190 <_ZL19red_blink_on_period>
    41d8:	90 91 91 41 	lds	r25, 0x4191	; 0x804191 <_ZL19red_blink_on_period+0x1>
    41dc:	80 93 98 41 	sts	0x4198, r24	; 0x804198 <_ZL15red_blink_count>
    41e0:	90 93 99 41 	sts	0x4199, r25	; 0x804199 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    41e4:	81 e0       	ldi	r24, 0x01	; 1
    41e6:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    41ea:	10 92 88 41 	sts	0x4188, r1	; 0x804188 <_ZL23timer_red_blink_inhibit>
			}
			break;
    41ee:	19 c0       	rjmp	.+50     	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			case LEDS_GREEN_ON_CONSTANT:
			{
				green_blink_on_period = SLOW_ON;
    41f0:	89 e1       	ldi	r24, 0x19	; 25
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	80 93 94 41 	sts	0x4194, r24	; 0x804194 <_ZL21green_blink_on_period>
    41f8:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = 0;
    41fc:	10 92 96 41 	sts	0x4196, r1	; 0x804196 <_ZL22green_blink_off_period>
    4200:	10 92 97 41 	sts	0x4197, r1	; 0x804197 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;
    4204:	80 91 94 41 	lds	r24, 0x4194	; 0x804194 <_ZL21green_blink_on_period>
    4208:	90 91 95 41 	lds	r25, 0x4195	; 0x804195 <_ZL21green_blink_on_period+0x1>
    420c:	80 93 9a 41 	sts	0x419A, r24	; 0x80419a <_ZL17green_blink_count>
    4210:	90 93 9b 41 	sts	0x419B, r25	; 0x80419b <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    4214:	81 e0       	ldi	r24, 0x01	; 1
    4216:	80 93 9d 41 	sts	0x419D, r24	; 0x80419d <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    421a:	10 92 89 41 	sts	0x4189, r1	; 0x804189 <_ZL25timer_green_blink_inhibit>
			}
			break;
    421e:	01 c0       	rjmp	.+2      	; 0x4222 <__DATA_REGION_LENGTH__+0x222>
			
			default:
			{
				
			}
			break;
    4220:	00 00       	nop
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    4222:	80 e3       	ldi	r24, 0x30	; 48
    4224:	9b e0       	ldi	r25, 0x0B	; 11
    4226:	fc 01       	movw	r30, r24
    4228:	25 81       	ldd	r18, Z+5	; 0x05
    422a:	80 e3       	ldi	r24, 0x30	; 48
    422c:	9b e0       	ldi	r25, 0x0B	; 11
    422e:	21 60       	ori	r18, 0x01	; 1
    4230:	fc 01       	movw	r30, r24
    4232:	25 83       	std	Z+5, r18	; 0x05
	}
	
	if(isRed)
    4234:	80 91 9e 41 	lds	r24, 0x419E	; 0x80419e <isRed>
    4238:	88 23       	and	r24, r24
    423a:	39 f0       	breq	.+14     	; 0x424a <__DATA_REGION_LENGTH__+0x24a>
	{
		lastRedBlinkSetting = blinkMode;
    423c:	8b 81       	ldd	r24, Y+3	; 0x03
    423e:	9c 81       	ldd	r25, Y+4	; 0x04
    4240:	80 93 8a 41 	sts	0x418A, r24	; 0x80418a <_ZL19lastRedBlinkSetting>
    4244:	90 93 8b 41 	sts	0x418B, r25	; 0x80418b <_ZL19lastRedBlinkSetting+0x1>
    4248:	13 c0       	rjmp	.+38     	; 0x4270 <__DATA_REGION_LENGTH__+0x270>
	}
	else if(isGreen)
    424a:	80 91 9f 41 	lds	r24, 0x419F	; 0x80419f <isGreen>
    424e:	88 23       	and	r24, r24
    4250:	39 f0       	breq	.+14     	; 0x4260 <__DATA_REGION_LENGTH__+0x260>
	{
		lastGreenBlinkSetting = blinkMode;
    4252:	8b 81       	ldd	r24, Y+3	; 0x03
    4254:	9c 81       	ldd	r25, Y+4	; 0x04
    4256:	80 93 8c 41 	sts	0x418C, r24	; 0x80418c <_ZL21lastGreenBlinkSetting>
    425a:	90 93 8d 41 	sts	0x418D, r25	; 0x80418d <_ZL21lastGreenBlinkSetting+0x1>
    425e:	08 c0       	rjmp	.+16     	; 0x4270 <__DATA_REGION_LENGTH__+0x270>
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
    4260:	8b 81       	ldd	r24, Y+3	; 0x03
    4262:	9c 81       	ldd	r25, Y+4	; 0x04
    4264:	80 93 8e 41 	sts	0x418E, r24	; 0x80418e <_ZL20lastBothBlinkSetting>
    4268:	90 93 8f 41 	sts	0x418F, r25	; 0x80418f <_ZL20lastBothBlinkSetting+0x1>
    426c:	01 c0       	rjmp	.+2      	; 0x4270 <__DATA_REGION_LENGTH__+0x270>
	if(resetTimeout)
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    426e:	00 00       	nop
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
	}
}
    4270:	25 96       	adiw	r28, 0x05	; 5
    4272:	cd bf       	out	0x3d, r28	; 61
    4274:	de bf       	out	0x3e, r29	; 62
    4276:	df 91       	pop	r29
    4278:	cf 91       	pop	r28
    427a:	08 95       	ret

0000427c <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    427c:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    427e:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    4280:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    4282:	40 83       	st	Z, r20
	ret                             // Return to caller
    4284:	08 95       	ret

00004286 <ccp_write_io>:
}

uint16_t RTC_get_cal(void)
{
	return RTC.PER;
}
    4286:	cf 93       	push	r28
    4288:	df 93       	push	r29
    428a:	00 d0       	rcall	.+0      	; 0x428c <ccp_write_io+0x6>
    428c:	1f 92       	push	r1
    428e:	cd b7       	in	r28, 0x3d	; 61
    4290:	de b7       	in	r29, 0x3e	; 62
    4292:	89 83       	std	Y+1, r24	; 0x01
    4294:	9a 83       	std	Y+2, r25	; 0x02
    4296:	6b 83       	std	Y+3, r22	; 0x03
    4298:	89 81       	ldd	r24, Y+1	; 0x01
    429a:	9a 81       	ldd	r25, Y+2	; 0x02
    429c:	4b 81       	ldd	r20, Y+3	; 0x03
    429e:	68 ed       	ldi	r22, 0xD8	; 216
    42a0:	0e 94 3e 21 	call	0x427c	; 0x427c <protected_write_io>
    42a4:	00 00       	nop
    42a6:	23 96       	adiw	r28, 0x03	; 3
    42a8:	cd bf       	out	0x3d, r28	; 61
    42aa:	de bf       	out	0x3e, r29	; 62
    42ac:	df 91       	pop	r29
    42ae:	cf 91       	pop	r28
    42b0:	08 95       	ret

000042b2 <_Z8RTC_initj>:
    42b2:	cf 93       	push	r28
    42b4:	df 93       	push	r29
    42b6:	cd b7       	in	r28, 0x3d	; 61
    42b8:	de b7       	in	r29, 0x3e	; 62
    42ba:	28 97       	sbiw	r28, 0x08	; 8
    42bc:	cd bf       	out	0x3d, r28	; 61
    42be:	de bf       	out	0x3e, r29	; 62
    42c0:	8f 83       	std	Y+7, r24	; 0x07
    42c2:	98 87       	std	Y+8, r25	; 0x08
    42c4:	8f 81       	ldd	r24, Y+7	; 0x07
    42c6:	98 85       	ldd	r25, Y+8	; 0x08
    42c8:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    42cc:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
    42d0:	60 e0       	ldi	r22, 0x00	; 0
    42d2:	70 e0       	ldi	r23, 0x00	; 0
    42d4:	cb 01       	movw	r24, r22
    42d6:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    42da:	80 e4       	ldi	r24, 0x40	; 64
    42dc:	91 e0       	ldi	r25, 0x01	; 1
    42de:	fc 01       	movw	r30, r24
    42e0:	81 81       	ldd	r24, Z+1	; 0x01
    42e2:	88 23       	and	r24, r24
    42e4:	51 f0       	breq	.+20     	; 0x42fa <_Z8RTC_initj+0x48>
    42e6:	64 ef       	ldi	r22, 0xF4	; 244
    42e8:	71 e0       	ldi	r23, 0x01	; 1
    42ea:	80 e0       	ldi	r24, 0x00	; 0
    42ec:	90 e0       	ldi	r25, 0x00	; 0
    42ee:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    42f2:	88 23       	and	r24, r24
    42f4:	11 f0       	breq	.+4      	; 0x42fa <_Z8RTC_initj+0x48>
    42f6:	81 e0       	ldi	r24, 0x01	; 1
    42f8:	01 c0       	rjmp	.+2      	; 0x42fc <_Z8RTC_initj+0x4a>
    42fa:	80 e0       	ldi	r24, 0x00	; 0
    42fc:	88 23       	and	r24, r24
    42fe:	09 f0       	breq	.+2      	; 0x4302 <_Z8RTC_initj+0x50>
    4300:	ec cf       	rjmp	.-40     	; 0x42da <_Z8RTC_initj+0x28>
    4302:	80 e4       	ldi	r24, 0x40	; 64
    4304:	91 e0       	ldi	r25, 0x01	; 1
    4306:	fc 01       	movw	r30, r24
    4308:	14 86       	std	Z+12, r1	; 0x0c
    430a:	15 86       	std	Z+13, r1	; 0x0d
    430c:	80 e4       	ldi	r24, 0x40	; 64
    430e:	91 e0       	ldi	r25, 0x01	; 1
    4310:	fc 01       	movw	r30, r24
    4312:	10 86       	std	Z+8, r1	; 0x08
    4314:	11 86       	std	Z+9, r1	; 0x09
    4316:	20 e4       	ldi	r18, 0x40	; 64
    4318:	31 e0       	ldi	r19, 0x01	; 1
    431a:	8f 81       	ldd	r24, Y+7	; 0x07
    431c:	98 85       	ldd	r25, Y+8	; 0x08
    431e:	89 83       	std	Y+1, r24	; 0x01
    4320:	9a 83       	std	Y+2, r25	; 0x02
    4322:	85 ef       	ldi	r24, 0xF5	; 245
    4324:	9f e7       	ldi	r25, 0x7F	; 127
    4326:	8b 83       	std	Y+3, r24	; 0x03
    4328:	9c 83       	std	Y+4, r25	; 0x04
    432a:	89 e0       	ldi	r24, 0x09	; 9
    432c:	90 e8       	ldi	r25, 0x80	; 128
    432e:	8d 83       	std	Y+5, r24	; 0x05
    4330:	9e 83       	std	Y+6, r25	; 0x06
    4332:	49 81       	ldd	r20, Y+1	; 0x01
    4334:	5a 81       	ldd	r21, Y+2	; 0x02
    4336:	8d 81       	ldd	r24, Y+5	; 0x05
    4338:	9e 81       	ldd	r25, Y+6	; 0x06
    433a:	84 17       	cp	r24, r20
    433c:	95 07       	cpc	r25, r21
    433e:	68 f0       	brcs	.+26     	; 0x435a <_Z8RTC_initj+0xa8>
    4340:	49 81       	ldd	r20, Y+1	; 0x01
    4342:	5a 81       	ldd	r21, Y+2	; 0x02
    4344:	8b 81       	ldd	r24, Y+3	; 0x03
    4346:	9c 81       	ldd	r25, Y+4	; 0x04
    4348:	48 17       	cp	r20, r24
    434a:	59 07       	cpc	r21, r25
    434c:	18 f4       	brcc	.+6      	; 0x4354 <_Z8RTC_initj+0xa2>
    434e:	8b 81       	ldd	r24, Y+3	; 0x03
    4350:	9c 81       	ldd	r25, Y+4	; 0x04
    4352:	05 c0       	rjmp	.+10     	; 0x435e <_Z8RTC_initj+0xac>
    4354:	89 81       	ldd	r24, Y+1	; 0x01
    4356:	9a 81       	ldd	r25, Y+2	; 0x02
    4358:	02 c0       	rjmp	.+4      	; 0x435e <_Z8RTC_initj+0xac>
    435a:	8d 81       	ldd	r24, Y+5	; 0x05
    435c:	9e 81       	ldd	r25, Y+6	; 0x06
    435e:	f9 01       	movw	r30, r18
    4360:	82 87       	std	Z+10, r24	; 0x0a
    4362:	93 87       	std	Z+11, r25	; 0x0b
    4364:	80 e4       	ldi	r24, 0x40	; 64
    4366:	91 e0       	ldi	r25, 0x01	; 1
    4368:	22 e0       	ldi	r18, 0x02	; 2
    436a:	fc 01       	movw	r30, r24
    436c:	27 83       	std	Z+7, r18	; 0x07
    436e:	80 e4       	ldi	r24, 0x40	; 64
    4370:	91 e0       	ldi	r25, 0x01	; 1
    4372:	21 e0       	ldi	r18, 0x01	; 1
    4374:	fc 01       	movw	r30, r24
    4376:	22 83       	std	Z+2, r18	; 0x02
    4378:	80 e4       	ldi	r24, 0x40	; 64
    437a:	91 e0       	ldi	r25, 0x01	; 1
    437c:	21 e8       	ldi	r18, 0x81	; 129
    437e:	fc 01       	movw	r30, r24
    4380:	20 83       	st	Z, r18
    4382:	80 e4       	ldi	r24, 0x40	; 64
    4384:	91 e0       	ldi	r25, 0x01	; 1
    4386:	21 e0       	ldi	r18, 0x01	; 1
    4388:	fc 01       	movw	r30, r24
    438a:	25 83       	std	Z+5, r18	; 0x05
    438c:	60 e0       	ldi	r22, 0x00	; 0
    438e:	70 e0       	ldi	r23, 0x00	; 0
    4390:	cb 01       	movw	r24, r22
    4392:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    4396:	80 e4       	ldi	r24, 0x40	; 64
    4398:	91 e0       	ldi	r25, 0x01	; 1
    439a:	fc 01       	movw	r30, r24
    439c:	80 89       	ldd	r24, Z+16	; 0x10
    439e:	88 23       	and	r24, r24
    43a0:	51 f0       	breq	.+20     	; 0x43b6 <_Z8RTC_initj+0x104>
    43a2:	64 ef       	ldi	r22, 0xF4	; 244
    43a4:	71 e0       	ldi	r23, 0x01	; 1
    43a6:	80 e0       	ldi	r24, 0x00	; 0
    43a8:	90 e0       	ldi	r25, 0x00	; 0
    43aa:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    43ae:	88 23       	and	r24, r24
    43b0:	11 f0       	breq	.+4      	; 0x43b6 <_Z8RTC_initj+0x104>
    43b2:	81 e0       	ldi	r24, 0x01	; 1
    43b4:	01 c0       	rjmp	.+2      	; 0x43b8 <_Z8RTC_initj+0x106>
    43b6:	80 e0       	ldi	r24, 0x00	; 0
    43b8:	88 23       	and	r24, r24
    43ba:	09 f0       	breq	.+2      	; 0x43be <_Z8RTC_initj+0x10c>
    43bc:	ec cf       	rjmp	.-40     	; 0x4396 <_Z8RTC_initj+0xe4>
    43be:	80 e4       	ldi	r24, 0x40	; 64
    43c0:	91 e0       	ldi	r25, 0x01	; 1
    43c2:	fc 01       	movw	r30, r24
    43c4:	12 8a       	std	Z+18, r1	; 0x12
    43c6:	00 00       	nop
    43c8:	28 96       	adiw	r28, 0x08	; 8
    43ca:	cd bf       	out	0x3d, r28	; 61
    43cc:	de bf       	out	0x3e, r29	; 62
    43ce:	df 91       	pop	r29
    43d0:	cf 91       	pop	r28
    43d2:	08 95       	ret

000043d4 <_Z15RTC_init_backupv>:

void RTC_init_backup(void)
{
    43d4:	cf 93       	push	r28
    43d6:	df 93       	push	r29
    43d8:	cd b7       	in	r28, 0x3d	; 61
    43da:	de b7       	in	r29, 0x3e	; 62
	RTC_init_backup(EEPROM_CLOCK_CALIBRATION_DEFAULT);
    43dc:	8f ef       	ldi	r24, 0xFF	; 255
    43de:	9f e7       	ldi	r25, 0x7F	; 127
    43e0:	0e 94 f6 21 	call	0x43ec	; 0x43ec <_Z15RTC_init_backupj>
}
    43e4:	00 00       	nop
    43e6:	df 91       	pop	r29
    43e8:	cf 91       	pop	r28
    43ea:	08 95       	ret

000043ec <_Z15RTC_init_backupj>:

void RTC_init_backup(uint16_t cal)
{
    43ec:	cf 93       	push	r28
    43ee:	df 93       	push	r29
    43f0:	cd b7       	in	r28, 0x3d	; 61
    43f2:	de b7       	in	r29, 0x3e	; 62
    43f4:	28 97       	sbiw	r28, 0x08	; 8
    43f6:	cd bf       	out	0x3d, r28	; 61
    43f8:	de bf       	out	0x3e, r29	; 62
    43fa:	8f 83       	std	Y+7, r24	; 0x07
    43fc:	98 87       	std	Y+8, r25	; 0x08
	g_clock_calibration = cal;
    43fe:	8f 81       	ldd	r24, Y+7	; 0x07
    4400:	98 85       	ldd	r25, Y+8	; 0x08
    4402:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    4406:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
	use_backup_clock = true;
    440a:	81 e0       	ldi	r24, 0x01	; 1
    440c:	80 93 a1 41 	sts	0x41A1, r24	; 0x8041a1 <_ZL16use_backup_clock>
	
	ccp_write_io((void *)&(CLKCTRL.OSC32KCTRLA),
    4410:	60 e8       	ldi	r22, 0x80	; 128
    4412:	88 e7       	ldi	r24, 0x78	; 120
    4414:	90 e0       	ldi	r25, 0x00	; 0
    4416:	0e 94 43 21 	call	0x4286	; 0x4286 <ccp_write_io>
	 		1 << CLKCTRL_RUNSTDBY_bp /* Run standby: enabled */);
	
	util_delay_ms(0);
    441a:	60 e0       	ldi	r22, 0x00	; 0
    441c:	70 e0       	ldi	r23, 0x00	; 0
    441e:	cb 01       	movw	r24, r22
    4420:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    while ((RTC.STATUS > 0) && util_delay_ms(500)) { /* Wait for all registers to be synchronized */
    4424:	80 e4       	ldi	r24, 0x40	; 64
    4426:	91 e0       	ldi	r25, 0x01	; 1
    4428:	fc 01       	movw	r30, r24
    442a:	81 81       	ldd	r24, Z+1	; 0x01
    442c:	88 23       	and	r24, r24
    442e:	51 f0       	breq	.+20     	; 0x4444 <_Z15RTC_init_backupj+0x58>
    4430:	64 ef       	ldi	r22, 0xF4	; 244
    4432:	71 e0       	ldi	r23, 0x01	; 1
    4434:	80 e0       	ldi	r24, 0x00	; 0
    4436:	90 e0       	ldi	r25, 0x00	; 0
    4438:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    443c:	88 23       	and	r24, r24
    443e:	11 f0       	breq	.+4      	; 0x4444 <_Z15RTC_init_backupj+0x58>
    4440:	81 e0       	ldi	r24, 0x01	; 1
    4442:	01 c0       	rjmp	.+2      	; 0x4446 <_Z15RTC_init_backupj+0x5a>
    4444:	80 e0       	ldi	r24, 0x00	; 0
    4446:	88 23       	and	r24, r24
    4448:	09 f0       	breq	.+2      	; 0x444c <_Z15RTC_init_backupj+0x60>
    444a:	ec cf       	rjmp	.-40     	; 0x4424 <_Z15RTC_init_backupj+0x38>
    }
    //Compare 
    RTC.CMP = 0x00;
    444c:	80 e4       	ldi	r24, 0x40	; 64
    444e:	91 e0       	ldi	r25, 0x01	; 1
    4450:	fc 01       	movw	r30, r24
    4452:	14 86       	std	Z+12, r1	; 0x0c
    4454:	15 86       	std	Z+13, r1	; 0x0d

    //Count
    RTC.CNT = 0x00;
    4456:	80 e4       	ldi	r24, 0x40	; 64
    4458:	91 e0       	ldi	r25, 0x01	; 1
    445a:	fc 01       	movw	r30, r24
    445c:	10 86       	std	Z+8, r1	; 0x08
    445e:	11 86       	std	Z+9, r1	; 0x09

    //Period
    RTC.PER = CLAMP(32757u, cal, 32777u);
    4460:	20 e4       	ldi	r18, 0x40	; 64
    4462:	31 e0       	ldi	r19, 0x01	; 1
    4464:	8f 81       	ldd	r24, Y+7	; 0x07
    4466:	98 85       	ldd	r25, Y+8	; 0x08
    4468:	89 83       	std	Y+1, r24	; 0x01
    446a:	9a 83       	std	Y+2, r25	; 0x02
    446c:	85 ef       	ldi	r24, 0xF5	; 245
    446e:	9f e7       	ldi	r25, 0x7F	; 127
    4470:	8b 83       	std	Y+3, r24	; 0x03
    4472:	9c 83       	std	Y+4, r25	; 0x04
    4474:	89 e0       	ldi	r24, 0x09	; 9
    4476:	90 e8       	ldi	r25, 0x80	; 128
    4478:	8d 83       	std	Y+5, r24	; 0x05
    447a:	9e 83       	std	Y+6, r25	; 0x06
    447c:	49 81       	ldd	r20, Y+1	; 0x01
    447e:	5a 81       	ldd	r21, Y+2	; 0x02
    4480:	8d 81       	ldd	r24, Y+5	; 0x05
    4482:	9e 81       	ldd	r25, Y+6	; 0x06
    4484:	84 17       	cp	r24, r20
    4486:	95 07       	cpc	r25, r21
    4488:	68 f0       	brcs	.+26     	; 0x44a4 <_Z15RTC_init_backupj+0xb8>
    448a:	49 81       	ldd	r20, Y+1	; 0x01
    448c:	5a 81       	ldd	r21, Y+2	; 0x02
    448e:	8b 81       	ldd	r24, Y+3	; 0x03
    4490:	9c 81       	ldd	r25, Y+4	; 0x04
    4492:	48 17       	cp	r20, r24
    4494:	59 07       	cpc	r21, r25
    4496:	18 f4       	brcc	.+6      	; 0x449e <_Z15RTC_init_backupj+0xb2>
    4498:	8b 81       	ldd	r24, Y+3	; 0x03
    449a:	9c 81       	ldd	r25, Y+4	; 0x04
    449c:	05 c0       	rjmp	.+10     	; 0x44a8 <_Z15RTC_init_backupj+0xbc>
    449e:	89 81       	ldd	r24, Y+1	; 0x01
    44a0:	9a 81       	ldd	r25, Y+2	; 0x02
    44a2:	02 c0       	rjmp	.+4      	; 0x44a8 <_Z15RTC_init_backupj+0xbc>
    44a4:	8d 81       	ldd	r24, Y+5	; 0x05
    44a6:	9e 81       	ldd	r25, Y+6	; 0x06
    44a8:	f9 01       	movw	r30, r18
    44aa:	82 87       	std	Z+10, r24	; 0x0a
    44ac:	93 87       	std	Z+11, r25	; 0x0b

    //Clock selection: OSC32K
    RTC.CLKSEL = 0x00;
    44ae:	80 e4       	ldi	r24, 0x40	; 64
    44b0:	91 e0       	ldi	r25, 0x01	; 1
    44b2:	fc 01       	movw	r30, r24
    44b4:	17 82       	std	Z+7, r1	; 0x07

    //CMP disabled; OVF enabled; 
    RTC.INTCTRL = 0x01;
    44b6:	80 e4       	ldi	r24, 0x40	; 64
    44b8:	91 e0       	ldi	r25, 0x01	; 1
    44ba:	21 e0       	ldi	r18, 0x01	; 1
    44bc:	fc 01       	movw	r30, r24
    44be:	22 83       	std	Z+2, r18	; 0x02

    //RUNSTDBY disabled; PRESCALER DIV1; CORREN disabled; RTCEN enabled; 
    RTC.CTRLA = 0x81;
    44c0:	80 e4       	ldi	r24, 0x40	; 64
    44c2:	91 e0       	ldi	r25, 0x01	; 1
    44c4:	21 e8       	ldi	r18, 0x81	; 129
    44c6:	fc 01       	movw	r30, r24
    44c8:	20 83       	st	Z, r18
	RTC.DBGCTRL = 0x01; /* Run in debug mode */
    44ca:	80 e4       	ldi	r24, 0x40	; 64
    44cc:	91 e0       	ldi	r25, 0x01	; 1
    44ce:	21 e0       	ldi	r18, 0x01	; 1
    44d0:	fc 01       	movw	r30, r24
    44d2:	25 83       	std	Z+5, r18	; 0x05
    
	util_delay_ms(0);
    44d4:	60 e0       	ldi	r22, 0x00	; 0
    44d6:	70 e0       	ldi	r23, 0x00	; 0
    44d8:	cb 01       	movw	r24, r22
    44da:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    while ((RTC.PITCTRLA > 0) && util_delay_ms(500)) { /* Wait for all registers to be synchronized */
    44de:	80 e4       	ldi	r24, 0x40	; 64
    44e0:	91 e0       	ldi	r25, 0x01	; 1
    44e2:	fc 01       	movw	r30, r24
    44e4:	80 89       	ldd	r24, Z+16	; 0x10
    44e6:	88 23       	and	r24, r24
    44e8:	51 f0       	breq	.+20     	; 0x44fe <_Z15RTC_init_backupj+0x112>
    44ea:	64 ef       	ldi	r22, 0xF4	; 244
    44ec:	71 e0       	ldi	r23, 0x01	; 1
    44ee:	80 e0       	ldi	r24, 0x00	; 0
    44f0:	90 e0       	ldi	r25, 0x00	; 0
    44f2:	0e 94 9d 2e 	call	0x5d3a	; 0x5d3a <util_delay_ms>
    44f6:	88 23       	and	r24, r24
    44f8:	11 f0       	breq	.+4      	; 0x44fe <_Z15RTC_init_backupj+0x112>
    44fa:	81 e0       	ldi	r24, 0x01	; 1
    44fc:	01 c0       	rjmp	.+2      	; 0x4500 <_Z15RTC_init_backupj+0x114>
    44fe:	80 e0       	ldi	r24, 0x00	; 0
    4500:	88 23       	and	r24, r24
    4502:	09 f0       	breq	.+2      	; 0x4506 <_Z15RTC_init_backupj+0x11a>
    4504:	ec cf       	rjmp	.-40     	; 0x44de <_Z15RTC_init_backupj+0xf2>
    }
    //PI disabled; 
    RTC.PITINTCTRL = 0x00;    
    4506:	80 e4       	ldi	r24, 0x40	; 64
    4508:	91 e0       	ldi	r25, 0x01	; 1
    450a:	fc 01       	movw	r30, r24
    450c:	12 8a       	std	Z+18, r1	; 0x12
}
    450e:	00 00       	nop
    4510:	28 96       	adiw	r28, 0x08	; 8
    4512:	cd bf       	out	0x3d, r28	; 61
    4514:	de bf       	out	0x3e, r29	; 62
    4516:	df 91       	pop	r29
    4518:	cf 91       	pop	r28
    451a:	08 95       	ret

0000451c <_Z19RTC_set_calibrationj>:

void RTC_set_calibration(uint16_t cal)
{
    451c:	cf 93       	push	r28
    451e:	df 93       	push	r29
    4520:	00 d0       	rcall	.+0      	; 0x4522 <_Z19RTC_set_calibrationj+0x6>
    4522:	cd b7       	in	r28, 0x3d	; 61
    4524:	de b7       	in	r29, 0x3e	; 62
    4526:	89 83       	std	Y+1, r24	; 0x01
    4528:	9a 83       	std	Y+2, r25	; 0x02
	if(use_backup_clock)
    452a:	80 91 a1 41 	lds	r24, 0x41A1	; 0x8041a1 <_ZL16use_backup_clock>
    452e:	88 23       	and	r24, r24
    4530:	29 f0       	breq	.+10     	; 0x453c <_Z19RTC_set_calibrationj+0x20>
	{
		RTC_init_backup(cal);
    4532:	89 81       	ldd	r24, Y+1	; 0x01
    4534:	9a 81       	ldd	r25, Y+2	; 0x02
    4536:	0e 94 f6 21 	call	0x43ec	; 0x43ec <_Z15RTC_init_backupj>
    453a:	04 c0       	rjmp	.+8      	; 0x4544 <_Z19RTC_set_calibrationj+0x28>
	}
	else
	{
		RTC_init(cal);
    453c:	89 81       	ldd	r24, Y+1	; 0x01
    453e:	9a 81       	ldd	r25, Y+2	; 0x02
    4540:	0e 94 59 21 	call	0x42b2	; 0x42b2 <_Z8RTC_initj>
	}
	
	g_clock_calibration = cal;
    4544:	89 81       	ldd	r24, Y+1	; 0x01
    4546:	9a 81       	ldd	r25, Y+2	; 0x02
    4548:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    454c:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
	g_ee_mgr.updateEEPROMVar(Clock_calibration, (void*)&g_clock_calibration);
    4550:	41 e2       	ldi	r20, 0x21	; 33
    4552:	50 e4       	ldi	r21, 0x40	; 64
    4554:	65 e0       	ldi	r22, 0x05	; 5
    4556:	71 e0       	ldi	r23, 0x01	; 1
    4558:	8f e5       	ldi	r24, 0x5F	; 95
    455a:	91 e4       	ldi	r25, 0x41	; 65
    455c:	0e 94 28 19 	call	0x3250	; 0x3250 <_ZN13EepromManager15updateEEPROMVarE8EE_var_tPv>
}
    4560:	00 00       	nop
    4562:	0f 90       	pop	r0
    4564:	0f 90       	pop	r0
    4566:	df 91       	pop	r29
    4568:	cf 91       	pop	r28
    456a:	08 95       	ret

0000456c <si5351_init>:
				return(true);
			}
		}

		return(freq_VCO);
	}
    456c:	cf 93       	push	r28
    456e:	df 93       	push	r29
    4570:	cd b7       	in	r28, 0x3d	; 61
    4572:	de b7       	in	r29, 0x3e	; 62
    4574:	29 97       	sbiw	r28, 0x09	; 9
    4576:	cd bf       	out	0x3d, r28	; 61
    4578:	de bf       	out	0x3e, r29	; 62
    457a:	8c 83       	std	Y+4, r24	; 0x04
    457c:	9d 83       	std	Y+5, r25	; 0x05
    457e:	4e 83       	std	Y+6, r20	; 0x06
    4580:	5f 83       	std	Y+7, r21	; 0x07
    4582:	68 87       	std	Y+8, r22	; 0x08
    4584:	79 87       	std	Y+9, r23	; 0x09
    4586:	0e 94 2f 1a 	call	0x345e	; 0x345e <I2C_0_Init>
    458a:	10 92 a2 41 	sts	0x41A2, r1	; 0x8041a2 <_ZL8freqVCOB>
    458e:	10 92 a3 41 	sts	0x41A3, r1	; 0x8041a3 <_ZL8freqVCOB+0x1>
    4592:	10 92 a4 41 	sts	0x41A4, r1	; 0x8041a4 <_ZL8freqVCOB+0x2>
    4596:	10 92 a5 41 	sts	0x41A5, r1	; 0x8041a5 <_ZL8freqVCOB+0x3>
    459a:	80 e4       	ldi	r24, 0x40	; 64
    459c:	98 e7       	ldi	r25, 0x78	; 120
    459e:	ad e7       	ldi	r26, 0x7D	; 125
    45a0:	b1 e0       	ldi	r27, 0x01	; 1
    45a2:	80 93 27 40 	sts	0x4027, r24	; 0x804027 <_ZL11g_xtal_freq>
    45a6:	90 93 28 40 	sts	0x4028, r25	; 0x804028 <_ZL11g_xtal_freq+0x1>
    45aa:	a0 93 29 40 	sts	0x4029, r26	; 0x804029 <_ZL11g_xtal_freq+0x2>
    45ae:	b0 93 2a 40 	sts	0x402A, r27	; 0x80402a <_ZL11g_xtal_freq+0x3>
    45b2:	10 92 a6 41 	sts	0x41A6, r1	; 0x8041a6 <_ZL17enabledClocksMask>
    45b6:	8f ef       	ldi	r24, 0xFF	; 255
    45b8:	8a 83       	std	Y+2, r24	; 0x02
    45ba:	ce 01       	movw	r24, r28
    45bc:	02 96       	adiw	r24, 0x02	; 2
    45be:	41 e0       	ldi	r20, 0x01	; 1
    45c0:	bc 01       	movw	r22, r24
    45c2:	83 e0       	ldi	r24, 0x03	; 3
    45c4:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    45c8:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    45cc:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    45d0:	88 23       	and	r24, r24
    45d2:	19 f0       	breq	.+6      	; 0x45da <si5351_init+0x6e>
    45d4:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    45d8:	92 c0       	rjmp	.+292    	; 0x46fe <si5351_init+0x192>
    45da:	8c ec       	ldi	r24, 0xCC	; 204
    45dc:	8a 83       	std	Y+2, r24	; 0x02
    45de:	ce 01       	movw	r24, r28
    45e0:	02 96       	adiw	r24, 0x02	; 2
    45e2:	41 e0       	ldi	r20, 0x01	; 1
    45e4:	bc 01       	movw	r22, r24
    45e6:	80 e1       	ldi	r24, 0x10	; 16
    45e8:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    45ec:	98 2f       	mov	r25, r24
    45ee:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    45f2:	89 2b       	or	r24, r25
    45f4:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    45f8:	ce 01       	movw	r24, r28
    45fa:	02 96       	adiw	r24, 0x02	; 2
    45fc:	41 e0       	ldi	r20, 0x01	; 1
    45fe:	bc 01       	movw	r22, r24
    4600:	81 e1       	ldi	r24, 0x11	; 17
    4602:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4606:	98 2f       	mov	r25, r24
    4608:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    460c:	89 2b       	or	r24, r25
    460e:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    4612:	ce 01       	movw	r24, r28
    4614:	02 96       	adiw	r24, 0x02	; 2
    4616:	41 e0       	ldi	r20, 0x01	; 1
    4618:	bc 01       	movw	r22, r24
    461a:	82 e1       	ldi	r24, 0x12	; 18
    461c:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4620:	98 2f       	mov	r25, r24
    4622:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    4626:	89 2b       	or	r24, r25
    4628:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    462c:	82 e1       	ldi	r24, 0x12	; 18
    462e:	89 83       	std	Y+1, r24	; 0x01
    4630:	9c 81       	ldd	r25, Y+4	; 0x04
    4632:	89 81       	ldd	r24, Y+1	; 0x01
    4634:	89 2b       	or	r24, r25
    4636:	89 83       	std	Y+1, r24	; 0x01
    4638:	89 81       	ldd	r24, Y+1	; 0x01
    463a:	8a 83       	std	Y+2, r24	; 0x02
    463c:	ce 01       	movw	r24, r28
    463e:	02 96       	adiw	r24, 0x02	; 2
    4640:	41 e0       	ldi	r20, 0x01	; 1
    4642:	bc 01       	movw	r22, r24
    4644:	87 eb       	ldi	r24, 0xB7	; 183
    4646:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    464a:	98 2f       	mov	r25, r24
    464c:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    4650:	89 2b       	or	r24, r25
    4652:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    4656:	8e 81       	ldd	r24, Y+6	; 0x06
    4658:	9f 81       	ldd	r25, Y+7	; 0x07
    465a:	a8 85       	ldd	r26, Y+8	; 0x08
    465c:	b9 85       	ldd	r27, Y+9	; 0x09
    465e:	89 2b       	or	r24, r25
    4660:	8a 2b       	or	r24, r26
    4662:	8b 2b       	or	r24, r27
    4664:	41 f4       	brne	.+16     	; 0x4676 <si5351_init+0x10a>
    4666:	80 e4       	ldi	r24, 0x40	; 64
    4668:	98 e7       	ldi	r25, 0x78	; 120
    466a:	ad e7       	ldi	r26, 0x7D	; 125
    466c:	b1 e0       	ldi	r27, 0x01	; 1
    466e:	8e 83       	std	Y+6, r24	; 0x06
    4670:	9f 83       	std	Y+7, r25	; 0x07
    4672:	a8 87       	std	Y+8, r26	; 0x08
    4674:	b9 87       	std	Y+9, r27	; 0x09
    4676:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    467a:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    467e:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4682:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4686:	2e 81       	ldd	r18, Y+6	; 0x06
    4688:	3f 81       	ldd	r19, Y+7	; 0x07
    468a:	48 85       	ldd	r20, Y+8	; 0x08
    468c:	59 85       	ldd	r21, Y+9	; 0x09
    468e:	28 17       	cp	r18, r24
    4690:	39 07       	cpc	r19, r25
    4692:	4a 07       	cpc	r20, r26
    4694:	5b 07       	cpc	r21, r27
    4696:	59 f1       	breq	.+86     	; 0x46ee <si5351_init+0x182>
    4698:	ce 01       	movw	r24, r28
    469a:	02 96       	adiw	r24, 0x02	; 2
    469c:	41 e0       	ldi	r20, 0x01	; 1
    469e:	bc 01       	movw	r22, r24
    46a0:	8f e0       	ldi	r24, 0x0F	; 15
    46a2:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    46a6:	88 23       	and	r24, r24
    46a8:	11 f0       	breq	.+4      	; 0x46ae <si5351_init+0x142>
    46aa:	81 e0       	ldi	r24, 0x01	; 1
    46ac:	28 c0       	rjmp	.+80     	; 0x46fe <si5351_init+0x192>
    46ae:	8a 81       	ldd	r24, Y+2	; 0x02
    46b0:	89 83       	std	Y+1, r24	; 0x01
    46b2:	89 81       	ldd	r24, Y+1	; 0x01
    46b4:	8f 73       	andi	r24, 0x3F	; 63
    46b6:	89 83       	std	Y+1, r24	; 0x01
    46b8:	8e 81       	ldd	r24, Y+6	; 0x06
    46ba:	9f 81       	ldd	r25, Y+7	; 0x07
    46bc:	a8 85       	ldd	r26, Y+8	; 0x08
    46be:	b9 85       	ldd	r27, Y+9	; 0x09
    46c0:	80 93 27 40 	sts	0x4027, r24	; 0x804027 <_ZL11g_xtal_freq>
    46c4:	90 93 28 40 	sts	0x4028, r25	; 0x804028 <_ZL11g_xtal_freq+0x1>
    46c8:	a0 93 29 40 	sts	0x4029, r26	; 0x804029 <_ZL11g_xtal_freq+0x2>
    46cc:	b0 93 2a 40 	sts	0x402A, r27	; 0x80402a <_ZL11g_xtal_freq+0x3>
    46d0:	89 81       	ldd	r24, Y+1	; 0x01
    46d2:	8a 83       	std	Y+2, r24	; 0x02
    46d4:	ce 01       	movw	r24, r28
    46d6:	02 96       	adiw	r24, 0x02	; 2
    46d8:	41 e0       	ldi	r20, 0x01	; 1
    46da:	bc 01       	movw	r22, r24
    46dc:	8f e0       	ldi	r24, 0x0F	; 15
    46de:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    46e2:	98 2f       	mov	r25, r24
    46e4:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    46e8:	89 2b       	or	r24, r25
    46ea:	80 93 b4 41 	sts	0x41B4, r24	; 0x8041b4 <_ZZ11si5351_initE3err>
    46ee:	90 91 b4 41 	lds	r25, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    46f2:	81 e0       	ldi	r24, 0x01	; 1
    46f4:	89 27       	eor	r24, r25
    46f6:	80 93 b3 41 	sts	0x41B3, r24	; 0x8041b3 <g_si5351_initialized>
    46fa:	80 91 b4 41 	lds	r24, 0x41B4	; 0x8041b4 <_ZZ11si5351_initE3err>
    46fe:	29 96       	adiw	r28, 0x09	; 9
    4700:	cd bf       	out	0x3d, r28	; 61
    4702:	de bf       	out	0x3e, r29	; 62
    4704:	df 91       	pop	r29
    4706:	cf 91       	pop	r28
    4708:	08 95       	ret

0000470a <si5351_init_for_quad>:
    470a:	8f 92       	push	r8
    470c:	af 92       	push	r10
    470e:	cf 92       	push	r12
    4710:	df 92       	push	r13
    4712:	ef 92       	push	r14
    4714:	ff 92       	push	r15
    4716:	0f 93       	push	r16
    4718:	1f 93       	push	r17
    471a:	cf 93       	push	r28
    471c:	df 93       	push	r29
    471e:	cd b7       	in	r28, 0x3d	; 61
    4720:	de b7       	in	r29, 0x3e	; 62
    4722:	c4 54       	subi	r28, 0x44	; 68
    4724:	d1 09       	sbc	r29, r1
    4726:	cd bf       	out	0x3d, r28	; 61
    4728:	de bf       	out	0x3e, r29	; 62
    472a:	9e 01       	movw	r18, r28
    472c:	2f 5b       	subi	r18, 0xBF	; 191
    472e:	3f 4f       	sbci	r19, 0xFF	; 255
    4730:	f9 01       	movw	r30, r18
    4732:	60 83       	st	Z, r22
    4734:	71 83       	std	Z+1, r23	; 0x01
    4736:	82 83       	std	Z+2, r24	; 0x02
    4738:	93 83       	std	Z+3, r25	; 0x03
    473a:	19 82       	std	Y+1, r1	; 0x01
    473c:	1a 82       	std	Y+2, r1	; 0x02
    473e:	1b 82       	std	Y+3, r1	; 0x03
    4740:	1c 82       	std	Y+4, r1	; 0x04
    4742:	1d 82       	std	Y+5, r1	; 0x05
    4744:	81 e0       	ldi	r24, 0x01	; 1
    4746:	90 e0       	ldi	r25, 0x00	; 0
    4748:	8e 83       	std	Y+6, r24	; 0x06
    474a:	9f 83       	std	Y+7, r25	; 0x07
    474c:	18 86       	std	Y+8, r1	; 0x08
    474e:	19 86       	std	Y+9, r1	; 0x09
    4750:	1a 86       	std	Y+10, r1	; 0x0a
    4752:	90 91 b3 41 	lds	r25, 0x41B3	; 0x8041b3 <g_si5351_initialized>
    4756:	81 e0       	ldi	r24, 0x01	; 1
    4758:	89 27       	eor	r24, r25
    475a:	88 23       	and	r24, r24
    475c:	19 f0       	breq	.+6      	; 0x4764 <si5351_init_for_quad+0x5a>
    475e:	80 e0       	ldi	r24, 0x00	; 0
    4760:	90 e0       	ldi	r25, 0x00	; 0
    4762:	f8 c2       	rjmp	.+1520   	; 0x4d54 <si5351_init_for_quad+0x64a>
    4764:	8e 81       	ldd	r24, Y+6	; 0x06
    4766:	9f 81       	ldd	r25, Y+7	; 0x07
    4768:	0e 94 ce 28 	call	0x519c	; 0x519c <_Z16si5351_pll_reset10si5351_pll>
    476c:	80 91 a6 41 	lds	r24, 0x41A6	; 0x8041a6 <_ZL17enabledClocksMask>
    4770:	83 60       	ori	r24, 0x03	; 3
    4772:	80 93 a6 41 	sts	0x41A6, r24	; 0x8041a6 <_ZL17enabledClocksMask>
    4776:	80 e1       	ldi	r24, 0x10	; 16
    4778:	8b 87       	std	Y+11, r24	; 0x0b
    477a:	81 e1       	ldi	r24, 0x11	; 17
    477c:	8c 87       	std	Y+12, r24	; 0x0c
    477e:	ce 01       	movw	r24, r28
    4780:	8f 5b       	subi	r24, 0xBF	; 191
    4782:	9f 4f       	sbci	r25, 0xFF	; 255
    4784:	fc 01       	movw	r30, r24
    4786:	80 81       	ld	r24, Z
    4788:	91 81       	ldd	r25, Z+1	; 0x01
    478a:	a2 81       	ldd	r26, Z+2	; 0x02
    478c:	b3 81       	ldd	r27, Z+3	; 0x03
    478e:	80 93 a7 41 	sts	0x41A7, r24	; 0x8041a7 <_ZL9clock_out>
    4792:	90 93 a8 41 	sts	0x41A8, r25	; 0x8041a8 <_ZL9clock_out+0x1>
    4796:	a0 93 a9 41 	sts	0x41A9, r26	; 0x8041a9 <_ZL9clock_out+0x2>
    479a:	b0 93 aa 41 	sts	0x41AA, r27	; 0x8041aa <_ZL9clock_out+0x3>
    479e:	ce 01       	movw	r24, r28
    47a0:	8f 5b       	subi	r24, 0xBF	; 191
    47a2:	9f 4f       	sbci	r25, 0xFF	; 255
    47a4:	fc 01       	movw	r30, r24
    47a6:	80 81       	ld	r24, Z
    47a8:	91 81       	ldd	r25, Z+1	; 0x01
    47aa:	a2 81       	ldd	r26, Z+2	; 0x02
    47ac:	b3 81       	ldd	r27, Z+3	; 0x03
    47ae:	80 93 ab 41 	sts	0x41AB, r24	; 0x8041ab <_ZL9clock_out+0x4>
    47b2:	90 93 ac 41 	sts	0x41AC, r25	; 0x8041ac <_ZL9clock_out+0x5>
    47b6:	a0 93 ad 41 	sts	0x41AD, r26	; 0x8041ad <_ZL9clock_out+0x6>
    47ba:	b0 93 ae 41 	sts	0x41AE, r27	; 0x8041ae <_ZL9clock_out+0x7>
    47be:	ce 01       	movw	r24, r28
    47c0:	8f 5b       	subi	r24, 0xBF	; 191
    47c2:	9f 4f       	sbci	r25, 0xFF	; 255
    47c4:	fc 01       	movw	r30, r24
    47c6:	20 81       	ld	r18, Z
    47c8:	31 81       	ldd	r19, Z+1	; 0x01
    47ca:	42 81       	ldd	r20, Z+2	; 0x02
    47cc:	53 81       	ldd	r21, Z+3	; 0x03
    47ce:	86 e5       	ldi	r24, 0x56	; 86
    47d0:	90 e0       	ldi	r25, 0x00	; 0
    47d2:	dc 01       	movw	r26, r24
    47d4:	0e 94 a7 32 	call	0x654e	; 0x654e <__muluhisi3>
    47d8:	dc 01       	movw	r26, r24
    47da:	cb 01       	movw	r24, r22
    47dc:	8a 83       	std	Y+2, r24	; 0x02
    47de:	9b 83       	std	Y+3, r25	; 0x03
    47e0:	ac 83       	std	Y+4, r26	; 0x04
    47e2:	bd 83       	std	Y+5, r27	; 0x05
    47e4:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    47e8:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    47ec:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    47f0:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    47f4:	8a 81       	ldd	r24, Y+2	; 0x02
    47f6:	9b 81       	ldd	r25, Y+3	; 0x03
    47f8:	ac 81       	ldd	r26, Y+4	; 0x04
    47fa:	bd 81       	ldd	r27, Y+5	; 0x05
    47fc:	bc 01       	movw	r22, r24
    47fe:	cd 01       	movw	r24, r26
    4800:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4804:	da 01       	movw	r26, r20
    4806:	c9 01       	movw	r24, r18
    4808:	8d 87       	std	Y+13, r24	; 0x0d
    480a:	9e 87       	std	Y+14, r25	; 0x0e
    480c:	af 87       	std	Y+15, r26	; 0x0f
    480e:	b8 8b       	std	Y+16, r27	; 0x10
    4810:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4814:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4818:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    481c:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4820:	8a 81       	ldd	r24, Y+2	; 0x02
    4822:	9b 81       	ldd	r25, Y+3	; 0x03
    4824:	ac 81       	ldd	r26, Y+4	; 0x04
    4826:	bd 81       	ldd	r27, Y+5	; 0x05
    4828:	bc 01       	movw	r22, r24
    482a:	cd 01       	movw	r24, r26
    482c:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4830:	dc 01       	movw	r26, r24
    4832:	cb 01       	movw	r24, r22
    4834:	89 a3       	std	Y+33, r24	; 0x21
    4836:	9a a3       	std	Y+34, r25	; 0x22
    4838:	ab a3       	std	Y+35, r26	; 0x23
    483a:	bc a3       	std	Y+36, r27	; 0x24
    483c:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4840:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4844:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4848:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    484c:	8d a3       	std	Y+37, r24	; 0x25
    484e:	9e a3       	std	Y+38, r25	; 0x26
    4850:	af a3       	std	Y+39, r26	; 0x27
    4852:	b8 a7       	std	Y+40, r27	; 0x28
    4854:	9e 01       	movw	r18, r28
    4856:	2b 5d       	subi	r18, 0xDB	; 219
    4858:	3f 4f       	sbci	r19, 0xFF	; 255
    485a:	ce 01       	movw	r24, r28
    485c:	81 96       	adiw	r24, 0x21	; 33
    485e:	b9 01       	movw	r22, r18
    4860:	0e 94 10 2a 	call	0x5420	; 0x5420 <_Z13reduce_by_gcdPmS_>
    4864:	89 a1       	ldd	r24, Y+33	; 0x21
    4866:	9a a1       	ldd	r25, Y+34	; 0x22
    4868:	ab a1       	ldd	r26, Y+35	; 0x23
    486a:	bc a1       	ldd	r27, Y+36	; 0x24
    486c:	88 0f       	add	r24, r24
    486e:	99 1f       	adc	r25, r25
    4870:	aa 1f       	adc	r26, r26
    4872:	bb 1f       	adc	r27, r27
    4874:	88 0f       	add	r24, r24
    4876:	99 1f       	adc	r25, r25
    4878:	aa 1f       	adc	r26, r26
    487a:	bb 1f       	adc	r27, r27
    487c:	88 0f       	add	r24, r24
    487e:	99 1f       	adc	r25, r25
    4880:	aa 1f       	adc	r26, r26
    4882:	bb 1f       	adc	r27, r27
    4884:	88 0f       	add	r24, r24
    4886:	99 1f       	adc	r25, r25
    4888:	aa 1f       	adc	r26, r26
    488a:	bb 1f       	adc	r27, r27
    488c:	88 0f       	add	r24, r24
    488e:	99 1f       	adc	r25, r25
    4890:	aa 1f       	adc	r26, r26
    4892:	bb 1f       	adc	r27, r27
    4894:	88 0f       	add	r24, r24
    4896:	99 1f       	adc	r25, r25
    4898:	aa 1f       	adc	r26, r26
    489a:	bb 1f       	adc	r27, r27
    489c:	88 0f       	add	r24, r24
    489e:	99 1f       	adc	r25, r25
    48a0:	aa 1f       	adc	r26, r26
    48a2:	bb 1f       	adc	r27, r27
    48a4:	89 8b       	std	Y+17, r24	; 0x11
    48a6:	9a 8b       	std	Y+18, r25	; 0x12
    48a8:	ab 8b       	std	Y+19, r26	; 0x13
    48aa:	bc 8b       	std	Y+20, r27	; 0x14
    48ac:	2d a1       	ldd	r18, Y+37	; 0x25
    48ae:	3e a1       	ldd	r19, Y+38	; 0x26
    48b0:	4f a1       	ldd	r20, Y+39	; 0x27
    48b2:	58 a5       	ldd	r21, Y+40	; 0x28
    48b4:	89 89       	ldd	r24, Y+17	; 0x11
    48b6:	9a 89       	ldd	r25, Y+18	; 0x12
    48b8:	ab 89       	ldd	r26, Y+19	; 0x13
    48ba:	bc 89       	ldd	r27, Y+20	; 0x14
    48bc:	bc 01       	movw	r22, r24
    48be:	cd 01       	movw	r24, r26
    48c0:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    48c4:	da 01       	movw	r26, r20
    48c6:	c9 01       	movw	r24, r18
    48c8:	8d 8b       	std	Y+21, r24	; 0x15
    48ca:	9e 8b       	std	Y+22, r25	; 0x16
    48cc:	af 8b       	std	Y+23, r26	; 0x17
    48ce:	b8 8f       	std	Y+24, r27	; 0x18
    48d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    48d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    48d4:	af 85       	ldd	r26, Y+15	; 0x0f
    48d6:	b8 89       	ldd	r27, Y+16	; 0x10
    48d8:	88 0f       	add	r24, r24
    48da:	99 1f       	adc	r25, r25
    48dc:	aa 1f       	adc	r26, r26
    48de:	bb 1f       	adc	r27, r27
    48e0:	88 0f       	add	r24, r24
    48e2:	99 1f       	adc	r25, r25
    48e4:	aa 1f       	adc	r26, r26
    48e6:	bb 1f       	adc	r27, r27
    48e8:	88 0f       	add	r24, r24
    48ea:	99 1f       	adc	r25, r25
    48ec:	aa 1f       	adc	r26, r26
    48ee:	bb 1f       	adc	r27, r27
    48f0:	88 0f       	add	r24, r24
    48f2:	99 1f       	adc	r25, r25
    48f4:	aa 1f       	adc	r26, r26
    48f6:	bb 1f       	adc	r27, r27
    48f8:	88 0f       	add	r24, r24
    48fa:	99 1f       	adc	r25, r25
    48fc:	aa 1f       	adc	r26, r26
    48fe:	bb 1f       	adc	r27, r27
    4900:	88 0f       	add	r24, r24
    4902:	99 1f       	adc	r25, r25
    4904:	aa 1f       	adc	r26, r26
    4906:	bb 1f       	adc	r27, r27
    4908:	88 0f       	add	r24, r24
    490a:	99 1f       	adc	r25, r25
    490c:	aa 1f       	adc	r26, r26
    490e:	bb 1f       	adc	r27, r27
    4910:	9c 01       	movw	r18, r24
    4912:	ad 01       	movw	r20, r26
    4914:	8d 89       	ldd	r24, Y+21	; 0x15
    4916:	9e 89       	ldd	r25, Y+22	; 0x16
    4918:	af 89       	ldd	r26, Y+23	; 0x17
    491a:	b8 8d       	ldd	r27, Y+24	; 0x18
    491c:	82 0f       	add	r24, r18
    491e:	93 1f       	adc	r25, r19
    4920:	a4 1f       	adc	r26, r20
    4922:	b5 1f       	adc	r27, r21
    4924:	92 50       	subi	r25, 0x02	; 2
    4926:	a1 09       	sbc	r26, r1
    4928:	b1 09       	sbc	r27, r1
    492a:	8b ab       	std	Y+51, r24	; 0x33
    492c:	9c ab       	std	Y+52, r25	; 0x34
    492e:	ad ab       	std	Y+53, r26	; 0x35
    4930:	be ab       	std	Y+54, r27	; 0x36
    4932:	2d a1       	ldd	r18, Y+37	; 0x25
    4934:	3e a1       	ldd	r19, Y+38	; 0x26
    4936:	4f a1       	ldd	r20, Y+39	; 0x27
    4938:	58 a5       	ldd	r21, Y+40	; 0x28
    493a:	8d 89       	ldd	r24, Y+21	; 0x15
    493c:	9e 89       	ldd	r25, Y+22	; 0x16
    493e:	af 89       	ldd	r26, Y+23	; 0x17
    4940:	b8 8d       	ldd	r27, Y+24	; 0x18
    4942:	bc 01       	movw	r22, r24
    4944:	cd 01       	movw	r24, r26
    4946:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    494a:	9b 01       	movw	r18, r22
    494c:	ac 01       	movw	r20, r24
    494e:	89 89       	ldd	r24, Y+17	; 0x11
    4950:	9a 89       	ldd	r25, Y+18	; 0x12
    4952:	ab 89       	ldd	r26, Y+19	; 0x13
    4954:	bc 89       	ldd	r27, Y+20	; 0x14
    4956:	82 1b       	sub	r24, r18
    4958:	93 0b       	sbc	r25, r19
    495a:	a4 0b       	sbc	r26, r20
    495c:	b5 0b       	sbc	r27, r21
    495e:	8f ab       	std	Y+55, r24	; 0x37
    4960:	98 af       	std	Y+56, r25	; 0x38
    4962:	a9 af       	std	Y+57, r26	; 0x39
    4964:	ba af       	std	Y+58, r27	; 0x3a
    4966:	8d a1       	ldd	r24, Y+37	; 0x25
    4968:	9e a1       	ldd	r25, Y+38	; 0x26
    496a:	af a1       	ldd	r26, Y+39	; 0x27
    496c:	b8 a5       	ldd	r27, Y+40	; 0x28
    496e:	8b af       	std	Y+59, r24	; 0x3b
    4970:	9c af       	std	Y+60, r25	; 0x3c
    4972:	ad af       	std	Y+61, r26	; 0x3d
    4974:	be af       	std	Y+62, r27	; 0x3e
    4976:	89 81       	ldd	r24, Y+1	; 0x01
    4978:	91 e0       	ldi	r25, 0x01	; 1
    497a:	98 0f       	add	r25, r24
    497c:	99 83       	std	Y+1, r25	; 0x01
    497e:	88 2f       	mov	r24, r24
    4980:	90 e0       	ldi	r25, 0x00	; 0
    4982:	4c ad       	ldd	r20, Y+60	; 0x3c
    4984:	9e 01       	movw	r18, r28
    4986:	27 5d       	subi	r18, 0xD7	; 215
    4988:	3f 4f       	sbci	r19, 0xFF	; 255
    498a:	82 0f       	add	r24, r18
    498c:	93 1f       	adc	r25, r19
    498e:	fc 01       	movw	r30, r24
    4990:	40 83       	st	Z, r20
    4992:	89 81       	ldd	r24, Y+1	; 0x01
    4994:	91 e0       	ldi	r25, 0x01	; 1
    4996:	98 0f       	add	r25, r24
    4998:	99 83       	std	Y+1, r25	; 0x01
    499a:	88 2f       	mov	r24, r24
    499c:	90 e0       	ldi	r25, 0x00	; 0
    499e:	4b ad       	ldd	r20, Y+59	; 0x3b
    49a0:	9e 01       	movw	r18, r28
    49a2:	27 5d       	subi	r18, 0xD7	; 215
    49a4:	3f 4f       	sbci	r19, 0xFF	; 255
    49a6:	82 0f       	add	r24, r18
    49a8:	93 1f       	adc	r25, r19
    49aa:	fc 01       	movw	r30, r24
    49ac:	40 83       	st	Z, r20
    49ae:	2d a9       	ldd	r18, Y+53	; 0x35
    49b0:	89 81       	ldd	r24, Y+1	; 0x01
    49b2:	91 e0       	ldi	r25, 0x01	; 1
    49b4:	98 0f       	add	r25, r24
    49b6:	99 83       	std	Y+1, r25	; 0x01
    49b8:	88 2f       	mov	r24, r24
    49ba:	90 e0       	ldi	r25, 0x00	; 0
    49bc:	42 2f       	mov	r20, r18
    49be:	43 70       	andi	r20, 0x03	; 3
    49c0:	9e 01       	movw	r18, r28
    49c2:	27 5d       	subi	r18, 0xD7	; 215
    49c4:	3f 4f       	sbci	r19, 0xFF	; 255
    49c6:	82 0f       	add	r24, r18
    49c8:	93 1f       	adc	r25, r19
    49ca:	fc 01       	movw	r30, r24
    49cc:	40 83       	st	Z, r20
    49ce:	89 81       	ldd	r24, Y+1	; 0x01
    49d0:	91 e0       	ldi	r25, 0x01	; 1
    49d2:	98 0f       	add	r25, r24
    49d4:	99 83       	std	Y+1, r25	; 0x01
    49d6:	88 2f       	mov	r24, r24
    49d8:	90 e0       	ldi	r25, 0x00	; 0
    49da:	4c a9       	ldd	r20, Y+52	; 0x34
    49dc:	9e 01       	movw	r18, r28
    49de:	27 5d       	subi	r18, 0xD7	; 215
    49e0:	3f 4f       	sbci	r19, 0xFF	; 255
    49e2:	82 0f       	add	r24, r18
    49e4:	93 1f       	adc	r25, r19
    49e6:	fc 01       	movw	r30, r24
    49e8:	40 83       	st	Z, r20
    49ea:	89 81       	ldd	r24, Y+1	; 0x01
    49ec:	91 e0       	ldi	r25, 0x01	; 1
    49ee:	98 0f       	add	r25, r24
    49f0:	99 83       	std	Y+1, r25	; 0x01
    49f2:	88 2f       	mov	r24, r24
    49f4:	90 e0       	ldi	r25, 0x00	; 0
    49f6:	4b a9       	ldd	r20, Y+51	; 0x33
    49f8:	9e 01       	movw	r18, r28
    49fa:	27 5d       	subi	r18, 0xD7	; 215
    49fc:	3f 4f       	sbci	r19, 0xFF	; 255
    49fe:	82 0f       	add	r24, r18
    4a00:	93 1f       	adc	r25, r19
    4a02:	fc 01       	movw	r30, r24
    4a04:	40 83       	st	Z, r20
    4a06:	2d ad       	ldd	r18, Y+61	; 0x3d
    4a08:	89 81       	ldd	r24, Y+1	; 0x01
    4a0a:	88 2f       	mov	r24, r24
    4a0c:	90 e0       	ldi	r25, 0x00	; 0
    4a0e:	42 2f       	mov	r20, r18
    4a10:	42 95       	swap	r20
    4a12:	40 7f       	andi	r20, 0xF0	; 240
    4a14:	9e 01       	movw	r18, r28
    4a16:	27 5d       	subi	r18, 0xD7	; 215
    4a18:	3f 4f       	sbci	r19, 0xFF	; 255
    4a1a:	82 0f       	add	r24, r18
    4a1c:	93 1f       	adc	r25, r19
    4a1e:	fc 01       	movw	r30, r24
    4a20:	40 83       	st	Z, r20
    4a22:	49 81       	ldd	r20, Y+1	; 0x01
    4a24:	81 e0       	ldi	r24, 0x01	; 1
    4a26:	84 0f       	add	r24, r20
    4a28:	89 83       	std	Y+1, r24	; 0x01
    4a2a:	84 2f       	mov	r24, r20
    4a2c:	90 e0       	ldi	r25, 0x00	; 0
    4a2e:	9e 01       	movw	r18, r28
    4a30:	27 5d       	subi	r18, 0xD7	; 215
    4a32:	3f 4f       	sbci	r19, 0xFF	; 255
    4a34:	82 0f       	add	r24, r18
    4a36:	93 1f       	adc	r25, r19
    4a38:	fc 01       	movw	r30, r24
    4a3a:	30 81       	ld	r19, Z
    4a3c:	89 ad       	ldd	r24, Y+57	; 0x39
    4a3e:	28 2f       	mov	r18, r24
    4a40:	2f 70       	andi	r18, 0x0F	; 15
    4a42:	84 2f       	mov	r24, r20
    4a44:	90 e0       	ldi	r25, 0x00	; 0
    4a46:	43 2f       	mov	r20, r19
    4a48:	42 0f       	add	r20, r18
    4a4a:	9e 01       	movw	r18, r28
    4a4c:	27 5d       	subi	r18, 0xD7	; 215
    4a4e:	3f 4f       	sbci	r19, 0xFF	; 255
    4a50:	82 0f       	add	r24, r18
    4a52:	93 1f       	adc	r25, r19
    4a54:	fc 01       	movw	r30, r24
    4a56:	40 83       	st	Z, r20
    4a58:	89 81       	ldd	r24, Y+1	; 0x01
    4a5a:	91 e0       	ldi	r25, 0x01	; 1
    4a5c:	98 0f       	add	r25, r24
    4a5e:	99 83       	std	Y+1, r25	; 0x01
    4a60:	88 2f       	mov	r24, r24
    4a62:	90 e0       	ldi	r25, 0x00	; 0
    4a64:	48 ad       	ldd	r20, Y+56	; 0x38
    4a66:	9e 01       	movw	r18, r28
    4a68:	27 5d       	subi	r18, 0xD7	; 215
    4a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    4a6c:	82 0f       	add	r24, r18
    4a6e:	93 1f       	adc	r25, r19
    4a70:	fc 01       	movw	r30, r24
    4a72:	40 83       	st	Z, r20
    4a74:	89 81       	ldd	r24, Y+1	; 0x01
    4a76:	91 e0       	ldi	r25, 0x01	; 1
    4a78:	98 0f       	add	r25, r24
    4a7a:	99 83       	std	Y+1, r25	; 0x01
    4a7c:	88 2f       	mov	r24, r24
    4a7e:	90 e0       	ldi	r25, 0x00	; 0
    4a80:	4f a9       	ldd	r20, Y+55	; 0x37
    4a82:	9e 01       	movw	r18, r28
    4a84:	27 5d       	subi	r18, 0xD7	; 215
    4a86:	3f 4f       	sbci	r19, 0xFF	; 255
    4a88:	82 0f       	add	r24, r18
    4a8a:	93 1f       	adc	r25, r19
    4a8c:	fc 01       	movw	r30, r24
    4a8e:	40 83       	st	Z, r20
    4a90:	8e 81       	ldd	r24, Y+6	; 0x06
    4a92:	9f 81       	ldd	r25, Y+7	; 0x07
    4a94:	01 97       	sbiw	r24, 0x01	; 1
    4a96:	61 f4       	brne	.+24     	; 0x4ab0 <si5351_init_for_quad+0x3a6>
    4a98:	ce 01       	movw	r24, r28
    4a9a:	89 96       	adiw	r24, 0x29	; 41
    4a9c:	49 81       	ldd	r20, Y+1	; 0x01
    4a9e:	bc 01       	movw	r22, r24
    4aa0:	8a e1       	ldi	r24, 0x1A	; 26
    4aa2:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4aa6:	88 23       	and	r24, r24
    4aa8:	79 f0       	breq	.+30     	; 0x4ac8 <si5351_init_for_quad+0x3be>
    4aaa:	8b ef       	ldi	r24, 0xFB	; 251
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	52 c1       	rjmp	.+676    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4ab0:	ce 01       	movw	r24, r28
    4ab2:	89 96       	adiw	r24, 0x29	; 41
    4ab4:	49 81       	ldd	r20, Y+1	; 0x01
    4ab6:	bc 01       	movw	r22, r24
    4ab8:	82 e2       	ldi	r24, 0x22	; 34
    4aba:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4abe:	88 23       	and	r24, r24
    4ac0:	19 f0       	breq	.+6      	; 0x4ac8 <si5351_init_for_quad+0x3be>
    4ac2:	8b ef       	ldi	r24, 0xFB	; 251
    4ac4:	90 e0       	ldi	r25, 0x00	; 0
    4ac6:	46 c1       	rjmp	.+652    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4ac8:	8e 81       	ldd	r24, Y+6	; 0x06
    4aca:	9f 81       	ldd	r25, Y+7	; 0x07
    4acc:	bc 01       	movw	r22, r24
    4ace:	80 e0       	ldi	r24, 0x00	; 0
    4ad0:	90 e0       	ldi	r25, 0x00	; 0
    4ad2:	0e 94 27 2b 	call	0x564e	; 0x564e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    4ad6:	88 23       	and	r24, r24
    4ad8:	19 f0       	breq	.+6      	; 0x4ae0 <si5351_init_for_quad+0x3d6>
    4ada:	8b ef       	ldi	r24, 0xFB	; 251
    4adc:	90 e0       	ldi	r25, 0x00	; 0
    4ade:	3a c1       	rjmp	.+628    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4ae0:	8e 81       	ldd	r24, Y+6	; 0x06
    4ae2:	9f 81       	ldd	r25, Y+7	; 0x07
    4ae4:	bc 01       	movw	r22, r24
    4ae6:	81 e0       	ldi	r24, 0x01	; 1
    4ae8:	90 e0       	ldi	r25, 0x00	; 0
    4aea:	0e 94 27 2b 	call	0x564e	; 0x564e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    4aee:	88 23       	and	r24, r24
    4af0:	19 f0       	breq	.+6      	; 0x4af8 <si5351_init_for_quad+0x3ee>
    4af2:	8b ef       	ldi	r24, 0xFB	; 251
    4af4:	90 e0       	ldi	r25, 0x00	; 0
    4af6:	2e c1       	rjmp	.+604    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4af8:	8a 81       	ldd	r24, Y+2	; 0x02
    4afa:	9b 81       	ldd	r25, Y+3	; 0x03
    4afc:	ac 81       	ldd	r26, Y+4	; 0x04
    4afe:	bd 81       	ldd	r27, Y+5	; 0x05
    4b00:	89 2b       	or	r24, r25
    4b02:	8a 2b       	or	r24, r26
    4b04:	8b 2b       	or	r24, r27
    4b06:	09 f4       	brne	.+2      	; 0x4b0a <si5351_init_for_quad+0x400>
    4b08:	d1 c0       	rjmp	.+418    	; 0x4cac <si5351_init_for_quad+0x5a2>
    4b0a:	86 e5       	ldi	r24, 0x56	; 86
    4b0c:	90 e0       	ldi	r25, 0x00	; 0
    4b0e:	a0 e0       	ldi	r26, 0x00	; 0
    4b10:	b0 e0       	ldi	r27, 0x00	; 0
    4b12:	8d 87       	std	Y+13, r24	; 0x0d
    4b14:	9e 87       	std	Y+14, r25	; 0x0e
    4b16:	af 87       	std	Y+15, r26	; 0x0f
    4b18:	b8 8b       	std	Y+16, r27	; 0x10
    4b1a:	19 a2       	std	Y+33, r1	; 0x21
    4b1c:	1a a2       	std	Y+34, r1	; 0x22
    4b1e:	1b a2       	std	Y+35, r1	; 0x23
    4b20:	1c a2       	std	Y+36, r1	; 0x24
    4b22:	81 e0       	ldi	r24, 0x01	; 1
    4b24:	90 e0       	ldi	r25, 0x00	; 0
    4b26:	a0 e0       	ldi	r26, 0x00	; 0
    4b28:	b0 e0       	ldi	r27, 0x00	; 0
    4b2a:	8d a3       	std	Y+37, r24	; 0x25
    4b2c:	9e a3       	std	Y+38, r25	; 0x26
    4b2e:	af a3       	std	Y+39, r26	; 0x27
    4b30:	b8 a7       	std	Y+40, r27	; 0x28
    4b32:	89 a1       	ldd	r24, Y+33	; 0x21
    4b34:	9a a1       	ldd	r25, Y+34	; 0x22
    4b36:	ab a1       	ldd	r26, Y+35	; 0x23
    4b38:	bc a1       	ldd	r27, Y+36	; 0x24
    4b3a:	88 0f       	add	r24, r24
    4b3c:	99 1f       	adc	r25, r25
    4b3e:	aa 1f       	adc	r26, r26
    4b40:	bb 1f       	adc	r27, r27
    4b42:	88 0f       	add	r24, r24
    4b44:	99 1f       	adc	r25, r25
    4b46:	aa 1f       	adc	r26, r26
    4b48:	bb 1f       	adc	r27, r27
    4b4a:	88 0f       	add	r24, r24
    4b4c:	99 1f       	adc	r25, r25
    4b4e:	aa 1f       	adc	r26, r26
    4b50:	bb 1f       	adc	r27, r27
    4b52:	88 0f       	add	r24, r24
    4b54:	99 1f       	adc	r25, r25
    4b56:	aa 1f       	adc	r26, r26
    4b58:	bb 1f       	adc	r27, r27
    4b5a:	88 0f       	add	r24, r24
    4b5c:	99 1f       	adc	r25, r25
    4b5e:	aa 1f       	adc	r26, r26
    4b60:	bb 1f       	adc	r27, r27
    4b62:	88 0f       	add	r24, r24
    4b64:	99 1f       	adc	r25, r25
    4b66:	aa 1f       	adc	r26, r26
    4b68:	bb 1f       	adc	r27, r27
    4b6a:	88 0f       	add	r24, r24
    4b6c:	99 1f       	adc	r25, r25
    4b6e:	aa 1f       	adc	r26, r26
    4b70:	bb 1f       	adc	r27, r27
    4b72:	89 8f       	std	Y+25, r24	; 0x19
    4b74:	9a 8f       	std	Y+26, r25	; 0x1a
    4b76:	ab 8f       	std	Y+27, r26	; 0x1b
    4b78:	bc 8f       	std	Y+28, r27	; 0x1c
    4b7a:	2d a1       	ldd	r18, Y+37	; 0x25
    4b7c:	3e a1       	ldd	r19, Y+38	; 0x26
    4b7e:	4f a1       	ldd	r20, Y+39	; 0x27
    4b80:	58 a5       	ldd	r21, Y+40	; 0x28
    4b82:	89 8d       	ldd	r24, Y+25	; 0x19
    4b84:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4b86:	ab 8d       	ldd	r26, Y+27	; 0x1b
    4b88:	bc 8d       	ldd	r27, Y+28	; 0x1c
    4b8a:	bc 01       	movw	r22, r24
    4b8c:	cd 01       	movw	r24, r26
    4b8e:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4b92:	da 01       	movw	r26, r20
    4b94:	c9 01       	movw	r24, r18
    4b96:	8d 8f       	std	Y+29, r24	; 0x1d
    4b98:	9e 8f       	std	Y+30, r25	; 0x1e
    4b9a:	af 8f       	std	Y+31, r26	; 0x1f
    4b9c:	b8 a3       	std	Y+32, r27	; 0x20
    4b9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ba0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ba2:	af 85       	ldd	r26, Y+15	; 0x0f
    4ba4:	b8 89       	ldd	r27, Y+16	; 0x10
    4ba6:	88 0f       	add	r24, r24
    4ba8:	99 1f       	adc	r25, r25
    4baa:	aa 1f       	adc	r26, r26
    4bac:	bb 1f       	adc	r27, r27
    4bae:	88 0f       	add	r24, r24
    4bb0:	99 1f       	adc	r25, r25
    4bb2:	aa 1f       	adc	r26, r26
    4bb4:	bb 1f       	adc	r27, r27
    4bb6:	88 0f       	add	r24, r24
    4bb8:	99 1f       	adc	r25, r25
    4bba:	aa 1f       	adc	r26, r26
    4bbc:	bb 1f       	adc	r27, r27
    4bbe:	88 0f       	add	r24, r24
    4bc0:	99 1f       	adc	r25, r25
    4bc2:	aa 1f       	adc	r26, r26
    4bc4:	bb 1f       	adc	r27, r27
    4bc6:	88 0f       	add	r24, r24
    4bc8:	99 1f       	adc	r25, r25
    4bca:	aa 1f       	adc	r26, r26
    4bcc:	bb 1f       	adc	r27, r27
    4bce:	88 0f       	add	r24, r24
    4bd0:	99 1f       	adc	r25, r25
    4bd2:	aa 1f       	adc	r26, r26
    4bd4:	bb 1f       	adc	r27, r27
    4bd6:	88 0f       	add	r24, r24
    4bd8:	99 1f       	adc	r25, r25
    4bda:	aa 1f       	adc	r26, r26
    4bdc:	bb 1f       	adc	r27, r27
    4bde:	9c 01       	movw	r18, r24
    4be0:	ad 01       	movw	r20, r26
    4be2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4be4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4be6:	af 8d       	ldd	r26, Y+31	; 0x1f
    4be8:	b8 a1       	ldd	r27, Y+32	; 0x20
    4bea:	82 0f       	add	r24, r18
    4bec:	93 1f       	adc	r25, r19
    4bee:	a4 1f       	adc	r26, r20
    4bf0:	b5 1f       	adc	r27, r21
    4bf2:	92 50       	subi	r25, 0x02	; 2
    4bf4:	a1 09       	sbc	r26, r1
    4bf6:	b1 09       	sbc	r27, r1
    4bf8:	8b ab       	std	Y+51, r24	; 0x33
    4bfa:	9c ab       	std	Y+52, r25	; 0x34
    4bfc:	ad ab       	std	Y+53, r26	; 0x35
    4bfe:	be ab       	std	Y+54, r27	; 0x36
    4c00:	2d a1       	ldd	r18, Y+37	; 0x25
    4c02:	3e a1       	ldd	r19, Y+38	; 0x26
    4c04:	4f a1       	ldd	r20, Y+39	; 0x27
    4c06:	58 a5       	ldd	r21, Y+40	; 0x28
    4c08:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c0a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4c0c:	af 8d       	ldd	r26, Y+31	; 0x1f
    4c0e:	b8 a1       	ldd	r27, Y+32	; 0x20
    4c10:	bc 01       	movw	r22, r24
    4c12:	cd 01       	movw	r24, r26
    4c14:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    4c18:	9b 01       	movw	r18, r22
    4c1a:	ac 01       	movw	r20, r24
    4c1c:	89 8d       	ldd	r24, Y+25	; 0x19
    4c1e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4c20:	ab 8d       	ldd	r26, Y+27	; 0x1b
    4c22:	bc 8d       	ldd	r27, Y+28	; 0x1c
    4c24:	82 1b       	sub	r24, r18
    4c26:	93 0b       	sbc	r25, r19
    4c28:	a4 0b       	sbc	r26, r20
    4c2a:	b5 0b       	sbc	r27, r21
    4c2c:	8f ab       	std	Y+55, r24	; 0x37
    4c2e:	98 af       	std	Y+56, r25	; 0x38
    4c30:	a9 af       	std	Y+57, r26	; 0x39
    4c32:	ba af       	std	Y+58, r27	; 0x3a
    4c34:	8d a1       	ldd	r24, Y+37	; 0x25
    4c36:	9e a1       	ldd	r25, Y+38	; 0x26
    4c38:	af a1       	ldd	r26, Y+39	; 0x27
    4c3a:	b8 a5       	ldd	r27, Y+40	; 0x28
    4c3c:	8b af       	std	Y+59, r24	; 0x3b
    4c3e:	9c af       	std	Y+60, r25	; 0x3c
    4c40:	ad af       	std	Y+61, r26	; 0x3d
    4c42:	be af       	std	Y+62, r27	; 0x3e
    4c44:	8a 85       	ldd	r24, Y+10	; 0x0a
    4c46:	8f 93       	push	r24
    4c48:	88 84       	ldd	r8, Y+8	; 0x08
    4c4a:	a9 84       	ldd	r10, Y+9	; 0x09
    4c4c:	cb a8       	ldd	r12, Y+51	; 0x33
    4c4e:	dc a8       	ldd	r13, Y+52	; 0x34
    4c50:	ed a8       	ldd	r14, Y+53	; 0x35
    4c52:	fe a8       	ldd	r15, Y+54	; 0x36
    4c54:	0f a9       	ldd	r16, Y+55	; 0x37
    4c56:	18 ad       	ldd	r17, Y+56	; 0x38
    4c58:	29 ad       	ldd	r18, Y+57	; 0x39
    4c5a:	3a ad       	ldd	r19, Y+58	; 0x3a
    4c5c:	4b ad       	ldd	r20, Y+59	; 0x3b
    4c5e:	5c ad       	ldd	r21, Y+60	; 0x3c
    4c60:	6d ad       	ldd	r22, Y+61	; 0x3d
    4c62:	7e ad       	ldd	r23, Y+62	; 0x3e
    4c64:	80 e0       	ldi	r24, 0x00	; 0
    4c66:	90 e0       	ldi	r25, 0x00	; 0
    4c68:	0e 94 68 2b 	call	0x56d0	; 0x56d0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    4c6c:	0f 90       	pop	r0
    4c6e:	88 23       	and	r24, r24
    4c70:	19 f0       	breq	.+6      	; 0x4c78 <si5351_init_for_quad+0x56e>
    4c72:	8b ef       	ldi	r24, 0xFB	; 251
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	6e c0       	rjmp	.+220    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4c78:	8a 85       	ldd	r24, Y+10	; 0x0a
    4c7a:	8f 93       	push	r24
    4c7c:	88 84       	ldd	r8, Y+8	; 0x08
    4c7e:	a9 84       	ldd	r10, Y+9	; 0x09
    4c80:	cb a8       	ldd	r12, Y+51	; 0x33
    4c82:	dc a8       	ldd	r13, Y+52	; 0x34
    4c84:	ed a8       	ldd	r14, Y+53	; 0x35
    4c86:	fe a8       	ldd	r15, Y+54	; 0x36
    4c88:	0f a9       	ldd	r16, Y+55	; 0x37
    4c8a:	18 ad       	ldd	r17, Y+56	; 0x38
    4c8c:	29 ad       	ldd	r18, Y+57	; 0x39
    4c8e:	3a ad       	ldd	r19, Y+58	; 0x3a
    4c90:	4b ad       	ldd	r20, Y+59	; 0x3b
    4c92:	5c ad       	ldd	r21, Y+60	; 0x3c
    4c94:	6d ad       	ldd	r22, Y+61	; 0x3d
    4c96:	7e ad       	ldd	r23, Y+62	; 0x3e
    4c98:	81 e0       	ldi	r24, 0x01	; 1
    4c9a:	90 e0       	ldi	r25, 0x00	; 0
    4c9c:	0e 94 68 2b 	call	0x56d0	; 0x56d0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    4ca0:	0f 90       	pop	r0
    4ca2:	88 23       	and	r24, r24
    4ca4:	19 f0       	breq	.+6      	; 0x4cac <si5351_init_for_quad+0x5a2>
    4ca6:	8b ef       	ldi	r24, 0xFB	; 251
    4ca8:	90 e0       	ldi	r25, 0x00	; 0
    4caa:	54 c0       	rjmp	.+168    	; 0x4d54 <si5351_init_for_quad+0x64a>
    4cac:	2a 81       	ldd	r18, Y+2	; 0x02
    4cae:	3b 81       	ldd	r19, Y+3	; 0x03
    4cb0:	4c 81       	ldd	r20, Y+4	; 0x04
    4cb2:	5d 81       	ldd	r21, Y+5	; 0x05
    4cb4:	ce 01       	movw	r24, r28
    4cb6:	8f 5b       	subi	r24, 0xBF	; 191
    4cb8:	9f 4f       	sbci	r25, 0xFF	; 255
    4cba:	fc 01       	movw	r30, r24
    4cbc:	80 81       	ld	r24, Z
    4cbe:	91 81       	ldd	r25, Z+1	; 0x01
    4cc0:	a2 81       	ldd	r26, Z+2	; 0x02
    4cc2:	b3 81       	ldd	r27, Z+3	; 0x03
    4cc4:	bc 01       	movw	r22, r24
    4cc6:	cd 01       	movw	r24, r26
    4cc8:	0e 94 bd 29 	call	0x537a	; 0x537a <_Z18si5351_set_phase90mm>
    4ccc:	8e 81       	ldd	r24, Y+6	; 0x06
    4cce:	9f 81       	ldd	r25, Y+7	; 0x07
    4cd0:	0e 94 ce 28 	call	0x519c	; 0x519c <_Z16si5351_pll_reset10si5351_pll>
    4cd4:	80 91 a6 41 	lds	r24, 0x41A6	; 0x8041a6 <_ZL17enabledClocksMask>
    4cd8:	80 95       	com	r24
    4cda:	8f af       	std	Y+63, r24	; 0x3f
    4cdc:	ce 01       	movw	r24, r28
    4cde:	cf 96       	adiw	r24, 0x3f	; 63
    4ce0:	41 e0       	ldi	r20, 0x01	; 1
    4ce2:	bc 01       	movw	r22, r24
    4ce4:	83 e0       	ldi	r24, 0x03	; 3
    4ce6:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4cea:	88 23       	and	r24, r24
    4cec:	19 f0       	breq	.+6      	; 0x4cf4 <si5351_init_for_quad+0x5ea>
    4cee:	8b ef       	ldi	r24, 0xFB	; 251
    4cf0:	90 e0       	ldi	r25, 0x00	; 0
    4cf2:	30 c0       	rjmp	.+96     	; 0x4d54 <si5351_init_for_quad+0x64a>
    4cf4:	8e 81       	ldd	r24, Y+6	; 0x06
    4cf6:	9f 81       	ldd	r25, Y+7	; 0x07
    4cf8:	01 97       	sbiw	r24, 0x01	; 1
    4cfa:	d1 f4       	brne	.+52     	; 0x4d30 <si5351_init_for_quad+0x626>
    4cfc:	8c e4       	ldi	r24, 0x4C	; 76
    4cfe:	8f af       	std	Y+63, r24	; 0x3f
    4d00:	ce 01       	movw	r24, r28
    4d02:	cf 96       	adiw	r24, 0x3f	; 63
    4d04:	41 e0       	ldi	r20, 0x01	; 1
    4d06:	bc 01       	movw	r22, r24
    4d08:	8b 85       	ldd	r24, Y+11	; 0x0b
    4d0a:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4d0e:	88 23       	and	r24, r24
    4d10:	19 f0       	breq	.+6      	; 0x4d18 <si5351_init_for_quad+0x60e>
    4d12:	8b ef       	ldi	r24, 0xFB	; 251
    4d14:	90 e0       	ldi	r25, 0x00	; 0
    4d16:	1e c0       	rjmp	.+60     	; 0x4d54 <si5351_init_for_quad+0x64a>
    4d18:	ce 01       	movw	r24, r28
    4d1a:	cf 96       	adiw	r24, 0x3f	; 63
    4d1c:	41 e0       	ldi	r20, 0x01	; 1
    4d1e:	bc 01       	movw	r22, r24
    4d20:	8c 85       	ldd	r24, Y+12	; 0x0c
    4d22:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    4d26:	88 23       	and	r24, r24
    4d28:	19 f0       	breq	.+6      	; 0x4d30 <si5351_init_for_quad+0x626>
    4d2a:	8b ef       	ldi	r24, 0xFB	; 251
    4d2c:	90 e0       	ldi	r25, 0x00	; 0
    4d2e:	12 c0       	rjmp	.+36     	; 0x4d54 <si5351_init_for_quad+0x64a>
    4d30:	ce 01       	movw	r24, r28
    4d32:	8f 5b       	subi	r24, 0xBF	; 191
    4d34:	9f 4f       	sbci	r25, 0xFF	; 255
    4d36:	fc 01       	movw	r30, r24
    4d38:	80 81       	ld	r24, Z
    4d3a:	91 81       	ldd	r25, Z+1	; 0x01
    4d3c:	a2 81       	ldd	r26, Z+2	; 0x02
    4d3e:	b3 81       	ldd	r27, Z+3	; 0x03
    4d40:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    4d44:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4d48:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4d4c:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4d50:	80 e0       	ldi	r24, 0x00	; 0
    4d52:	90 e0       	ldi	r25, 0x00	; 0
    4d54:	cc 5b       	subi	r28, 0xBC	; 188
    4d56:	df 4f       	sbci	r29, 0xFF	; 255
    4d58:	cd bf       	out	0x3d, r28	; 61
    4d5a:	de bf       	out	0x3e, r29	; 62
    4d5c:	df 91       	pop	r29
    4d5e:	cf 91       	pop	r28
    4d60:	1f 91       	pop	r17
    4d62:	0f 91       	pop	r16
    4d64:	ff 90       	pop	r15
    4d66:	ef 90       	pop	r14
    4d68:	df 90       	pop	r13
    4d6a:	cf 90       	pop	r12
    4d6c:	af 90       	pop	r10
    4d6e:	8f 90       	pop	r8
    4d70:	08 95       	ret

00004d72 <si5351_set_quad_frequency>:
    4d72:	cf 93       	push	r28
    4d74:	df 93       	push	r29
    4d76:	cd b7       	in	r28, 0x3d	; 61
    4d78:	de b7       	in	r29, 0x3e	; 62
    4d7a:	e7 97       	sbiw	r28, 0x37	; 55
    4d7c:	cd bf       	out	0x3d, r28	; 61
    4d7e:	de bf       	out	0x3e, r29	; 62
    4d80:	8e ab       	std	Y+54, r24	; 0x36
    4d82:	9f ab       	std	Y+55, r25	; 0x37
    4d84:	19 82       	std	Y+1, r1	; 0x01
    4d86:	1a 82       	std	Y+2, r1	; 0x02
    4d88:	1b 82       	std	Y+3, r1	; 0x03
    4d8a:	1c 82       	std	Y+4, r1	; 0x04
    4d8c:	1d 82       	std	Y+5, r1	; 0x05
    4d8e:	81 e0       	ldi	r24, 0x01	; 1
    4d90:	90 e0       	ldi	r25, 0x00	; 0
    4d92:	8e 83       	std	Y+6, r24	; 0x06
    4d94:	9f 83       	std	Y+7, r25	; 0x07
    4d96:	90 91 b3 41 	lds	r25, 0x41B3	; 0x8041b3 <g_si5351_initialized>
    4d9a:	81 e0       	ldi	r24, 0x01	; 1
    4d9c:	89 27       	eor	r24, r25
    4d9e:	88 23       	and	r24, r24
    4da0:	19 f0       	breq	.+6      	; 0x4da8 <si5351_set_quad_frequency+0x36>
    4da2:	80 e0       	ldi	r24, 0x00	; 0
    4da4:	90 e0       	ldi	r25, 0x00	; 0
    4da6:	d9 c1       	rjmp	.+946    	; 0x515a <si5351_set_quad_frequency+0x3e8>
    4da8:	80 91 a6 41 	lds	r24, 0x41A6	; 0x8041a6 <_ZL17enabledClocksMask>
    4dac:	83 60       	ori	r24, 0x03	; 3
    4dae:	80 93 a6 41 	sts	0x41A6, r24	; 0x8041a6 <_ZL17enabledClocksMask>
    4db2:	8e a9       	ldd	r24, Y+54	; 0x36
    4db4:	9f a9       	ldd	r25, Y+55	; 0x37
    4db6:	01 97       	sbiw	r24, 0x01	; 1
    4db8:	a9 f4       	brne	.+42     	; 0x4de4 <si5351_set_quad_frequency+0x72>
    4dba:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    4dbe:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4dc2:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4dc6:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4dca:	8c 59       	subi	r24, 0x9C	; 156
    4dcc:	9f 4f       	sbci	r25, 0xFF	; 255
    4dce:	af 4f       	sbci	r26, 0xFF	; 255
    4dd0:	bf 4f       	sbci	r27, 0xFF	; 255
    4dd2:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    4dd6:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4dda:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4dde:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4de2:	14 c0       	rjmp	.+40     	; 0x4e0c <si5351_set_quad_frequency+0x9a>
    4de4:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    4de8:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4dec:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4df0:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4df4:	84 56       	subi	r24, 0x64	; 100
    4df6:	91 09       	sbc	r25, r1
    4df8:	a1 09       	sbc	r26, r1
    4dfa:	b1 09       	sbc	r27, r1
    4dfc:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    4e00:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4e04:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4e08:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4e0c:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    4e10:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4e14:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4e18:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4e1c:	88 87       	std	Y+8, r24	; 0x08
    4e1e:	99 87       	std	Y+9, r25	; 0x09
    4e20:	aa 87       	std	Y+10, r26	; 0x0a
    4e22:	bb 87       	std	Y+11, r27	; 0x0b
    4e24:	88 85       	ldd	r24, Y+8	; 0x08
    4e26:	99 85       	ldd	r25, Y+9	; 0x09
    4e28:	aa 85       	ldd	r26, Y+10	; 0x0a
    4e2a:	bb 85       	ldd	r27, Y+11	; 0x0b
    4e2c:	80 93 a7 41 	sts	0x41A7, r24	; 0x8041a7 <_ZL9clock_out>
    4e30:	90 93 a8 41 	sts	0x41A8, r25	; 0x8041a8 <_ZL9clock_out+0x1>
    4e34:	a0 93 a9 41 	sts	0x41A9, r26	; 0x8041a9 <_ZL9clock_out+0x2>
    4e38:	b0 93 aa 41 	sts	0x41AA, r27	; 0x8041aa <_ZL9clock_out+0x3>
    4e3c:	88 85       	ldd	r24, Y+8	; 0x08
    4e3e:	99 85       	ldd	r25, Y+9	; 0x09
    4e40:	aa 85       	ldd	r26, Y+10	; 0x0a
    4e42:	bb 85       	ldd	r27, Y+11	; 0x0b
    4e44:	80 93 ab 41 	sts	0x41AB, r24	; 0x8041ab <_ZL9clock_out+0x4>
    4e48:	90 93 ac 41 	sts	0x41AC, r25	; 0x8041ac <_ZL9clock_out+0x5>
    4e4c:	a0 93 ad 41 	sts	0x41AD, r26	; 0x8041ad <_ZL9clock_out+0x6>
    4e50:	b0 93 ae 41 	sts	0x41AE, r27	; 0x8041ae <_ZL9clock_out+0x7>
    4e54:	28 85       	ldd	r18, Y+8	; 0x08
    4e56:	39 85       	ldd	r19, Y+9	; 0x09
    4e58:	4a 85       	ldd	r20, Y+10	; 0x0a
    4e5a:	5b 85       	ldd	r21, Y+11	; 0x0b
    4e5c:	86 e5       	ldi	r24, 0x56	; 86
    4e5e:	90 e0       	ldi	r25, 0x00	; 0
    4e60:	dc 01       	movw	r26, r24
    4e62:	0e 94 a7 32 	call	0x654e	; 0x654e <__muluhisi3>
    4e66:	dc 01       	movw	r26, r24
    4e68:	cb 01       	movw	r24, r22
    4e6a:	8a 83       	std	Y+2, r24	; 0x02
    4e6c:	9b 83       	std	Y+3, r25	; 0x03
    4e6e:	ac 83       	std	Y+4, r26	; 0x04
    4e70:	bd 83       	std	Y+5, r27	; 0x05
    4e72:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4e76:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4e7a:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4e7e:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4e82:	8a 81       	ldd	r24, Y+2	; 0x02
    4e84:	9b 81       	ldd	r25, Y+3	; 0x03
    4e86:	ac 81       	ldd	r26, Y+4	; 0x04
    4e88:	bd 81       	ldd	r27, Y+5	; 0x05
    4e8a:	bc 01       	movw	r22, r24
    4e8c:	cd 01       	movw	r24, r26
    4e8e:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4e92:	da 01       	movw	r26, r20
    4e94:	c9 01       	movw	r24, r18
    4e96:	8c 87       	std	Y+12, r24	; 0x0c
    4e98:	9d 87       	std	Y+13, r25	; 0x0d
    4e9a:	ae 87       	std	Y+14, r26	; 0x0e
    4e9c:	bf 87       	std	Y+15, r27	; 0x0f
    4e9e:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4ea2:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4ea6:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4eaa:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4eae:	8a 81       	ldd	r24, Y+2	; 0x02
    4eb0:	9b 81       	ldd	r25, Y+3	; 0x03
    4eb2:	ac 81       	ldd	r26, Y+4	; 0x04
    4eb4:	bd 81       	ldd	r27, Y+5	; 0x05
    4eb6:	bc 01       	movw	r22, r24
    4eb8:	cd 01       	movw	r24, r26
    4eba:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4ebe:	dc 01       	movw	r26, r24
    4ec0:	cb 01       	movw	r24, r22
    4ec2:	88 8f       	std	Y+24, r24	; 0x18
    4ec4:	99 8f       	std	Y+25, r25	; 0x19
    4ec6:	aa 8f       	std	Y+26, r26	; 0x1a
    4ec8:	bb 8f       	std	Y+27, r27	; 0x1b
    4eca:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4ece:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4ed2:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4ed6:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4eda:	8c 8f       	std	Y+28, r24	; 0x1c
    4edc:	9d 8f       	std	Y+29, r25	; 0x1d
    4ede:	ae 8f       	std	Y+30, r26	; 0x1e
    4ee0:	bf 8f       	std	Y+31, r27	; 0x1f
    4ee2:	9e 01       	movw	r18, r28
    4ee4:	24 5e       	subi	r18, 0xE4	; 228
    4ee6:	3f 4f       	sbci	r19, 0xFF	; 255
    4ee8:	ce 01       	movw	r24, r28
    4eea:	48 96       	adiw	r24, 0x18	; 24
    4eec:	b9 01       	movw	r22, r18
    4eee:	0e 94 10 2a 	call	0x5420	; 0x5420 <_Z13reduce_by_gcdPmS_>
    4ef2:	88 8d       	ldd	r24, Y+24	; 0x18
    4ef4:	99 8d       	ldd	r25, Y+25	; 0x19
    4ef6:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4ef8:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4efa:	88 0f       	add	r24, r24
    4efc:	99 1f       	adc	r25, r25
    4efe:	aa 1f       	adc	r26, r26
    4f00:	bb 1f       	adc	r27, r27
    4f02:	88 0f       	add	r24, r24
    4f04:	99 1f       	adc	r25, r25
    4f06:	aa 1f       	adc	r26, r26
    4f08:	bb 1f       	adc	r27, r27
    4f0a:	88 0f       	add	r24, r24
    4f0c:	99 1f       	adc	r25, r25
    4f0e:	aa 1f       	adc	r26, r26
    4f10:	bb 1f       	adc	r27, r27
    4f12:	88 0f       	add	r24, r24
    4f14:	99 1f       	adc	r25, r25
    4f16:	aa 1f       	adc	r26, r26
    4f18:	bb 1f       	adc	r27, r27
    4f1a:	88 0f       	add	r24, r24
    4f1c:	99 1f       	adc	r25, r25
    4f1e:	aa 1f       	adc	r26, r26
    4f20:	bb 1f       	adc	r27, r27
    4f22:	88 0f       	add	r24, r24
    4f24:	99 1f       	adc	r25, r25
    4f26:	aa 1f       	adc	r26, r26
    4f28:	bb 1f       	adc	r27, r27
    4f2a:	88 0f       	add	r24, r24
    4f2c:	99 1f       	adc	r25, r25
    4f2e:	aa 1f       	adc	r26, r26
    4f30:	bb 1f       	adc	r27, r27
    4f32:	88 8b       	std	Y+16, r24	; 0x10
    4f34:	99 8b       	std	Y+17, r25	; 0x11
    4f36:	aa 8b       	std	Y+18, r26	; 0x12
    4f38:	bb 8b       	std	Y+19, r27	; 0x13
    4f3a:	2c 8d       	ldd	r18, Y+28	; 0x1c
    4f3c:	3d 8d       	ldd	r19, Y+29	; 0x1d
    4f3e:	4e 8d       	ldd	r20, Y+30	; 0x1e
    4f40:	5f 8d       	ldd	r21, Y+31	; 0x1f
    4f42:	88 89       	ldd	r24, Y+16	; 0x10
    4f44:	99 89       	ldd	r25, Y+17	; 0x11
    4f46:	aa 89       	ldd	r26, Y+18	; 0x12
    4f48:	bb 89       	ldd	r27, Y+19	; 0x13
    4f4a:	bc 01       	movw	r22, r24
    4f4c:	cd 01       	movw	r24, r26
    4f4e:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    4f52:	da 01       	movw	r26, r20
    4f54:	c9 01       	movw	r24, r18
    4f56:	8c 8b       	std	Y+20, r24	; 0x14
    4f58:	9d 8b       	std	Y+21, r25	; 0x15
    4f5a:	ae 8b       	std	Y+22, r26	; 0x16
    4f5c:	bf 8b       	std	Y+23, r27	; 0x17
    4f5e:	8c 85       	ldd	r24, Y+12	; 0x0c
    4f60:	9d 85       	ldd	r25, Y+13	; 0x0d
    4f62:	ae 85       	ldd	r26, Y+14	; 0x0e
    4f64:	bf 85       	ldd	r27, Y+15	; 0x0f
    4f66:	88 0f       	add	r24, r24
    4f68:	99 1f       	adc	r25, r25
    4f6a:	aa 1f       	adc	r26, r26
    4f6c:	bb 1f       	adc	r27, r27
    4f6e:	88 0f       	add	r24, r24
    4f70:	99 1f       	adc	r25, r25
    4f72:	aa 1f       	adc	r26, r26
    4f74:	bb 1f       	adc	r27, r27
    4f76:	88 0f       	add	r24, r24
    4f78:	99 1f       	adc	r25, r25
    4f7a:	aa 1f       	adc	r26, r26
    4f7c:	bb 1f       	adc	r27, r27
    4f7e:	88 0f       	add	r24, r24
    4f80:	99 1f       	adc	r25, r25
    4f82:	aa 1f       	adc	r26, r26
    4f84:	bb 1f       	adc	r27, r27
    4f86:	88 0f       	add	r24, r24
    4f88:	99 1f       	adc	r25, r25
    4f8a:	aa 1f       	adc	r26, r26
    4f8c:	bb 1f       	adc	r27, r27
    4f8e:	88 0f       	add	r24, r24
    4f90:	99 1f       	adc	r25, r25
    4f92:	aa 1f       	adc	r26, r26
    4f94:	bb 1f       	adc	r27, r27
    4f96:	88 0f       	add	r24, r24
    4f98:	99 1f       	adc	r25, r25
    4f9a:	aa 1f       	adc	r26, r26
    4f9c:	bb 1f       	adc	r27, r27
    4f9e:	9c 01       	movw	r18, r24
    4fa0:	ad 01       	movw	r20, r26
    4fa2:	8c 89       	ldd	r24, Y+20	; 0x14
    4fa4:	9d 89       	ldd	r25, Y+21	; 0x15
    4fa6:	ae 89       	ldd	r26, Y+22	; 0x16
    4fa8:	bf 89       	ldd	r27, Y+23	; 0x17
    4faa:	82 0f       	add	r24, r18
    4fac:	93 1f       	adc	r25, r19
    4fae:	a4 1f       	adc	r26, r20
    4fb0:	b5 1f       	adc	r27, r21
    4fb2:	92 50       	subi	r25, 0x02	; 2
    4fb4:	a1 09       	sbc	r26, r1
    4fb6:	b1 09       	sbc	r27, r1
    4fb8:	8a a7       	std	Y+42, r24	; 0x2a
    4fba:	9b a7       	std	Y+43, r25	; 0x2b
    4fbc:	ac a7       	std	Y+44, r26	; 0x2c
    4fbe:	bd a7       	std	Y+45, r27	; 0x2d
    4fc0:	2c 8d       	ldd	r18, Y+28	; 0x1c
    4fc2:	3d 8d       	ldd	r19, Y+29	; 0x1d
    4fc4:	4e 8d       	ldd	r20, Y+30	; 0x1e
    4fc6:	5f 8d       	ldd	r21, Y+31	; 0x1f
    4fc8:	8c 89       	ldd	r24, Y+20	; 0x14
    4fca:	9d 89       	ldd	r25, Y+21	; 0x15
    4fcc:	ae 89       	ldd	r26, Y+22	; 0x16
    4fce:	bf 89       	ldd	r27, Y+23	; 0x17
    4fd0:	bc 01       	movw	r22, r24
    4fd2:	cd 01       	movw	r24, r26
    4fd4:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    4fd8:	9b 01       	movw	r18, r22
    4fda:	ac 01       	movw	r20, r24
    4fdc:	88 89       	ldd	r24, Y+16	; 0x10
    4fde:	99 89       	ldd	r25, Y+17	; 0x11
    4fe0:	aa 89       	ldd	r26, Y+18	; 0x12
    4fe2:	bb 89       	ldd	r27, Y+19	; 0x13
    4fe4:	82 1b       	sub	r24, r18
    4fe6:	93 0b       	sbc	r25, r19
    4fe8:	a4 0b       	sbc	r26, r20
    4fea:	b5 0b       	sbc	r27, r21
    4fec:	8e a7       	std	Y+46, r24	; 0x2e
    4fee:	9f a7       	std	Y+47, r25	; 0x2f
    4ff0:	a8 ab       	std	Y+48, r26	; 0x30
    4ff2:	b9 ab       	std	Y+49, r27	; 0x31
    4ff4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4ff6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4ff8:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4ffa:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4ffc:	8a ab       	std	Y+50, r24	; 0x32
    4ffe:	9b ab       	std	Y+51, r25	; 0x33
    5000:	ac ab       	std	Y+52, r26	; 0x34
    5002:	bd ab       	std	Y+53, r27	; 0x35
    5004:	89 81       	ldd	r24, Y+1	; 0x01
    5006:	91 e0       	ldi	r25, 0x01	; 1
    5008:	98 0f       	add	r25, r24
    500a:	99 83       	std	Y+1, r25	; 0x01
    500c:	88 2f       	mov	r24, r24
    500e:	90 e0       	ldi	r25, 0x00	; 0
    5010:	4b a9       	ldd	r20, Y+51	; 0x33
    5012:	9e 01       	movw	r18, r28
    5014:	20 5e       	subi	r18, 0xE0	; 224
    5016:	3f 4f       	sbci	r19, 0xFF	; 255
    5018:	82 0f       	add	r24, r18
    501a:	93 1f       	adc	r25, r19
    501c:	fc 01       	movw	r30, r24
    501e:	40 83       	st	Z, r20
    5020:	89 81       	ldd	r24, Y+1	; 0x01
    5022:	91 e0       	ldi	r25, 0x01	; 1
    5024:	98 0f       	add	r25, r24
    5026:	99 83       	std	Y+1, r25	; 0x01
    5028:	88 2f       	mov	r24, r24
    502a:	90 e0       	ldi	r25, 0x00	; 0
    502c:	4a a9       	ldd	r20, Y+50	; 0x32
    502e:	9e 01       	movw	r18, r28
    5030:	20 5e       	subi	r18, 0xE0	; 224
    5032:	3f 4f       	sbci	r19, 0xFF	; 255
    5034:	82 0f       	add	r24, r18
    5036:	93 1f       	adc	r25, r19
    5038:	fc 01       	movw	r30, r24
    503a:	40 83       	st	Z, r20
    503c:	2c a5       	ldd	r18, Y+44	; 0x2c
    503e:	89 81       	ldd	r24, Y+1	; 0x01
    5040:	91 e0       	ldi	r25, 0x01	; 1
    5042:	98 0f       	add	r25, r24
    5044:	99 83       	std	Y+1, r25	; 0x01
    5046:	88 2f       	mov	r24, r24
    5048:	90 e0       	ldi	r25, 0x00	; 0
    504a:	42 2f       	mov	r20, r18
    504c:	43 70       	andi	r20, 0x03	; 3
    504e:	9e 01       	movw	r18, r28
    5050:	20 5e       	subi	r18, 0xE0	; 224
    5052:	3f 4f       	sbci	r19, 0xFF	; 255
    5054:	82 0f       	add	r24, r18
    5056:	93 1f       	adc	r25, r19
    5058:	fc 01       	movw	r30, r24
    505a:	40 83       	st	Z, r20
    505c:	89 81       	ldd	r24, Y+1	; 0x01
    505e:	91 e0       	ldi	r25, 0x01	; 1
    5060:	98 0f       	add	r25, r24
    5062:	99 83       	std	Y+1, r25	; 0x01
    5064:	88 2f       	mov	r24, r24
    5066:	90 e0       	ldi	r25, 0x00	; 0
    5068:	4b a5       	ldd	r20, Y+43	; 0x2b
    506a:	9e 01       	movw	r18, r28
    506c:	20 5e       	subi	r18, 0xE0	; 224
    506e:	3f 4f       	sbci	r19, 0xFF	; 255
    5070:	82 0f       	add	r24, r18
    5072:	93 1f       	adc	r25, r19
    5074:	fc 01       	movw	r30, r24
    5076:	40 83       	st	Z, r20
    5078:	89 81       	ldd	r24, Y+1	; 0x01
    507a:	91 e0       	ldi	r25, 0x01	; 1
    507c:	98 0f       	add	r25, r24
    507e:	99 83       	std	Y+1, r25	; 0x01
    5080:	88 2f       	mov	r24, r24
    5082:	90 e0       	ldi	r25, 0x00	; 0
    5084:	4a a5       	ldd	r20, Y+42	; 0x2a
    5086:	9e 01       	movw	r18, r28
    5088:	20 5e       	subi	r18, 0xE0	; 224
    508a:	3f 4f       	sbci	r19, 0xFF	; 255
    508c:	82 0f       	add	r24, r18
    508e:	93 1f       	adc	r25, r19
    5090:	fc 01       	movw	r30, r24
    5092:	40 83       	st	Z, r20
    5094:	2c a9       	ldd	r18, Y+52	; 0x34
    5096:	89 81       	ldd	r24, Y+1	; 0x01
    5098:	88 2f       	mov	r24, r24
    509a:	90 e0       	ldi	r25, 0x00	; 0
    509c:	42 2f       	mov	r20, r18
    509e:	42 95       	swap	r20
    50a0:	40 7f       	andi	r20, 0xF0	; 240
    50a2:	9e 01       	movw	r18, r28
    50a4:	20 5e       	subi	r18, 0xE0	; 224
    50a6:	3f 4f       	sbci	r19, 0xFF	; 255
    50a8:	82 0f       	add	r24, r18
    50aa:	93 1f       	adc	r25, r19
    50ac:	fc 01       	movw	r30, r24
    50ae:	40 83       	st	Z, r20
    50b0:	49 81       	ldd	r20, Y+1	; 0x01
    50b2:	81 e0       	ldi	r24, 0x01	; 1
    50b4:	84 0f       	add	r24, r20
    50b6:	89 83       	std	Y+1, r24	; 0x01
    50b8:	84 2f       	mov	r24, r20
    50ba:	90 e0       	ldi	r25, 0x00	; 0
    50bc:	9e 01       	movw	r18, r28
    50be:	20 5e       	subi	r18, 0xE0	; 224
    50c0:	3f 4f       	sbci	r19, 0xFF	; 255
    50c2:	82 0f       	add	r24, r18
    50c4:	93 1f       	adc	r25, r19
    50c6:	fc 01       	movw	r30, r24
    50c8:	30 81       	ld	r19, Z
    50ca:	88 a9       	ldd	r24, Y+48	; 0x30
    50cc:	28 2f       	mov	r18, r24
    50ce:	2f 70       	andi	r18, 0x0F	; 15
    50d0:	84 2f       	mov	r24, r20
    50d2:	90 e0       	ldi	r25, 0x00	; 0
    50d4:	43 2f       	mov	r20, r19
    50d6:	42 0f       	add	r20, r18
    50d8:	9e 01       	movw	r18, r28
    50da:	20 5e       	subi	r18, 0xE0	; 224
    50dc:	3f 4f       	sbci	r19, 0xFF	; 255
    50de:	82 0f       	add	r24, r18
    50e0:	93 1f       	adc	r25, r19
    50e2:	fc 01       	movw	r30, r24
    50e4:	40 83       	st	Z, r20
    50e6:	89 81       	ldd	r24, Y+1	; 0x01
    50e8:	91 e0       	ldi	r25, 0x01	; 1
    50ea:	98 0f       	add	r25, r24
    50ec:	99 83       	std	Y+1, r25	; 0x01
    50ee:	88 2f       	mov	r24, r24
    50f0:	90 e0       	ldi	r25, 0x00	; 0
    50f2:	4f a5       	ldd	r20, Y+47	; 0x2f
    50f4:	9e 01       	movw	r18, r28
    50f6:	20 5e       	subi	r18, 0xE0	; 224
    50f8:	3f 4f       	sbci	r19, 0xFF	; 255
    50fa:	82 0f       	add	r24, r18
    50fc:	93 1f       	adc	r25, r19
    50fe:	fc 01       	movw	r30, r24
    5100:	40 83       	st	Z, r20
    5102:	89 81       	ldd	r24, Y+1	; 0x01
    5104:	91 e0       	ldi	r25, 0x01	; 1
    5106:	98 0f       	add	r25, r24
    5108:	99 83       	std	Y+1, r25	; 0x01
    510a:	88 2f       	mov	r24, r24
    510c:	90 e0       	ldi	r25, 0x00	; 0
    510e:	4e a5       	ldd	r20, Y+46	; 0x2e
    5110:	9e 01       	movw	r18, r28
    5112:	20 5e       	subi	r18, 0xE0	; 224
    5114:	3f 4f       	sbci	r19, 0xFF	; 255
    5116:	82 0f       	add	r24, r18
    5118:	93 1f       	adc	r25, r19
    511a:	fc 01       	movw	r30, r24
    511c:	40 83       	st	Z, r20
    511e:	8e 81       	ldd	r24, Y+6	; 0x06
    5120:	9f 81       	ldd	r25, Y+7	; 0x07
    5122:	01 97       	sbiw	r24, 0x01	; 1
    5124:	61 f4       	brne	.+24     	; 0x513e <si5351_set_quad_frequency+0x3cc>
    5126:	ce 01       	movw	r24, r28
    5128:	80 96       	adiw	r24, 0x20	; 32
    512a:	49 81       	ldd	r20, Y+1	; 0x01
    512c:	bc 01       	movw	r22, r24
    512e:	8a e1       	ldi	r24, 0x1A	; 26
    5130:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5134:	88 23       	and	r24, r24
    5136:	79 f0       	breq	.+30     	; 0x5156 <si5351_set_quad_frequency+0x3e4>
    5138:	8b ef       	ldi	r24, 0xFB	; 251
    513a:	90 e0       	ldi	r25, 0x00	; 0
    513c:	0e c0       	rjmp	.+28     	; 0x515a <si5351_set_quad_frequency+0x3e8>
    513e:	ce 01       	movw	r24, r28
    5140:	80 96       	adiw	r24, 0x20	; 32
    5142:	49 81       	ldd	r20, Y+1	; 0x01
    5144:	bc 01       	movw	r22, r24
    5146:	82 e2       	ldi	r24, 0x22	; 34
    5148:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    514c:	88 23       	and	r24, r24
    514e:	19 f0       	breq	.+6      	; 0x5156 <si5351_set_quad_frequency+0x3e4>
    5150:	8b ef       	ldi	r24, 0xFB	; 251
    5152:	90 e0       	ldi	r25, 0x00	; 0
    5154:	02 c0       	rjmp	.+4      	; 0x515a <si5351_set_quad_frequency+0x3e8>
    5156:	80 e0       	ldi	r24, 0x00	; 0
    5158:	90 e0       	ldi	r25, 0x00	; 0
    515a:	e7 96       	adiw	r28, 0x37	; 55
    515c:	cd bf       	out	0x3d, r28	; 61
    515e:	de bf       	out	0x3e, r29	; 62
    5160:	df 91       	pop	r29
    5162:	cf 91       	pop	r28
    5164:	08 95       	ret

00005166 <si5351_get_frequency>:
    5166:	cf 93       	push	r28
    5168:	df 93       	push	r29
    516a:	00 d0       	rcall	.+0      	; 0x516c <si5351_get_frequency+0x6>
    516c:	cd b7       	in	r28, 0x3d	; 61
    516e:	de b7       	in	r29, 0x3e	; 62
    5170:	89 83       	std	Y+1, r24	; 0x01
    5172:	9a 83       	std	Y+2, r25	; 0x02
    5174:	89 81       	ldd	r24, Y+1	; 0x01
    5176:	9a 81       	ldd	r25, Y+2	; 0x02
    5178:	88 0f       	add	r24, r24
    517a:	99 1f       	adc	r25, r25
    517c:	88 0f       	add	r24, r24
    517e:	99 1f       	adc	r25, r25
    5180:	89 55       	subi	r24, 0x59	; 89
    5182:	9e 4b       	sbci	r25, 0xBE	; 190
    5184:	fc 01       	movw	r30, r24
    5186:	80 81       	ld	r24, Z
    5188:	91 81       	ldd	r25, Z+1	; 0x01
    518a:	a2 81       	ldd	r26, Z+2	; 0x02
    518c:	b3 81       	ldd	r27, Z+3	; 0x03
    518e:	bc 01       	movw	r22, r24
    5190:	cd 01       	movw	r24, r26
    5192:	0f 90       	pop	r0
    5194:	0f 90       	pop	r0
    5196:	df 91       	pop	r29
    5198:	cf 91       	pop	r28
    519a:	08 95       	ret

0000519c <_Z16si5351_pll_reset10si5351_pll>:
    519c:	cf 93       	push	r28
    519e:	df 93       	push	r29
    51a0:	cd b7       	in	r28, 0x3d	; 61
    51a2:	de b7       	in	r29, 0x3e	; 62
    51a4:	25 97       	sbiw	r28, 0x05	; 5
    51a6:	cd bf       	out	0x3d, r28	; 61
    51a8:	de bf       	out	0x3e, r29	; 62
    51aa:	8c 83       	std	Y+4, r24	; 0x04
    51ac:	9d 83       	std	Y+5, r25	; 0x05
    51ae:	ce 01       	movw	r24, r28
    51b0:	02 96       	adiw	r24, 0x02	; 2
    51b2:	41 e0       	ldi	r20, 0x01	; 1
    51b4:	bc 01       	movw	r22, r24
    51b6:	81 eb       	ldi	r24, 0xB1	; 177
    51b8:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    51bc:	88 23       	and	r24, r24
    51be:	19 f0       	breq	.+6      	; 0x51c6 <_Z16si5351_pll_reset10si5351_pll+0x2a>
    51c0:	8c ef       	ldi	r24, 0xFC	; 252
    51c2:	90 e0       	ldi	r25, 0x00	; 0
    51c4:	24 c0       	rjmp	.+72     	; 0x520e <_Z16si5351_pll_reset10si5351_pll+0x72>
    51c6:	8a 81       	ldd	r24, Y+2	; 0x02
    51c8:	89 83       	std	Y+1, r24	; 0x01
    51ca:	8c 81       	ldd	r24, Y+4	; 0x04
    51cc:	9d 81       	ldd	r25, Y+5	; 0x05
    51ce:	81 70       	andi	r24, 0x01	; 1
    51d0:	99 27       	eor	r25, r25
    51d2:	89 2b       	or	r24, r25
    51d4:	19 f0       	breq	.+6      	; 0x51dc <_Z16si5351_pll_reset10si5351_pll+0x40>
    51d6:	89 81       	ldd	r24, Y+1	; 0x01
    51d8:	80 62       	ori	r24, 0x20	; 32
    51da:	89 83       	std	Y+1, r24	; 0x01
    51dc:	8c 81       	ldd	r24, Y+4	; 0x04
    51de:	9d 81       	ldd	r25, Y+5	; 0x05
    51e0:	82 70       	andi	r24, 0x02	; 2
    51e2:	99 27       	eor	r25, r25
    51e4:	89 2b       	or	r24, r25
    51e6:	19 f0       	breq	.+6      	; 0x51ee <_Z16si5351_pll_reset10si5351_pll+0x52>
    51e8:	89 81       	ldd	r24, Y+1	; 0x01
    51ea:	80 68       	ori	r24, 0x80	; 128
    51ec:	89 83       	std	Y+1, r24	; 0x01
    51ee:	89 81       	ldd	r24, Y+1	; 0x01
    51f0:	8a 83       	std	Y+2, r24	; 0x02
    51f2:	ce 01       	movw	r24, r28
    51f4:	02 96       	adiw	r24, 0x02	; 2
    51f6:	41 e0       	ldi	r20, 0x01	; 1
    51f8:	bc 01       	movw	r22, r24
    51fa:	81 eb       	ldi	r24, 0xB1	; 177
    51fc:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5200:	88 23       	and	r24, r24
    5202:	19 f0       	breq	.+6      	; 0x520a <_Z16si5351_pll_reset10si5351_pll+0x6e>
    5204:	8c ef       	ldi	r24, 0xFC	; 252
    5206:	90 e0       	ldi	r25, 0x00	; 0
    5208:	02 c0       	rjmp	.+4      	; 0x520e <_Z16si5351_pll_reset10si5351_pll+0x72>
    520a:	80 e0       	ldi	r24, 0x00	; 0
    520c:	90 e0       	ldi	r25, 0x00	; 0
    520e:	25 96       	adiw	r28, 0x05	; 5
    5210:	cd bf       	out	0x3d, r28	; 61
    5212:	de bf       	out	0x3e, r29	; 62
    5214:	df 91       	pop	r29
    5216:	cf 91       	pop	r28
    5218:	08 95       	ret

0000521a <si5351_clock_enable>:
    521a:	cf 93       	push	r28
    521c:	df 93       	push	r29
    521e:	cd b7       	in	r28, 0x3d	; 61
    5220:	de b7       	in	r29, 0x3e	; 62
    5222:	26 97       	sbiw	r28, 0x06	; 6
    5224:	cd bf       	out	0x3d, r28	; 61
    5226:	de bf       	out	0x3e, r29	; 62
    5228:	8c 83       	std	Y+4, r24	; 0x04
    522a:	9d 83       	std	Y+5, r25	; 0x05
    522c:	6e 83       	std	Y+6, r22	; 0x06
    522e:	ce 01       	movw	r24, r28
    5230:	02 96       	adiw	r24, 0x02	; 2
    5232:	41 e0       	ldi	r20, 0x01	; 1
    5234:	bc 01       	movw	r22, r24
    5236:	83 e0       	ldi	r24, 0x03	; 3
    5238:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    523c:	88 23       	and	r24, r24
    523e:	19 f0       	breq	.+6      	; 0x5246 <si5351_clock_enable+0x2c>
    5240:	8c ef       	ldi	r24, 0xFC	; 252
    5242:	90 e0       	ldi	r25, 0x00	; 0
    5244:	33 c0       	rjmp	.+102    	; 0x52ac <si5351_clock_enable+0x92>
    5246:	8a 81       	ldd	r24, Y+2	; 0x02
    5248:	89 83       	std	Y+1, r24	; 0x01
    524a:	8e 81       	ldd	r24, Y+6	; 0x06
    524c:	88 23       	and	r24, r24
    524e:	81 f0       	breq	.+32     	; 0x5270 <si5351_clock_enable+0x56>
    5250:	8c 81       	ldd	r24, Y+4	; 0x04
    5252:	28 2f       	mov	r18, r24
    5254:	30 e0       	ldi	r19, 0x00	; 0
    5256:	81 e0       	ldi	r24, 0x01	; 1
    5258:	90 e0       	ldi	r25, 0x00	; 0
    525a:	02 c0       	rjmp	.+4      	; 0x5260 <si5351_clock_enable+0x46>
    525c:	88 0f       	add	r24, r24
    525e:	99 1f       	adc	r25, r25
    5260:	2a 95       	dec	r18
    5262:	e2 f7       	brpl	.-8      	; 0x525c <si5351_clock_enable+0x42>
    5264:	98 2f       	mov	r25, r24
    5266:	90 95       	com	r25
    5268:	89 81       	ldd	r24, Y+1	; 0x01
    526a:	89 23       	and	r24, r25
    526c:	89 83       	std	Y+1, r24	; 0x01
    526e:	0e c0       	rjmp	.+28     	; 0x528c <si5351_clock_enable+0x72>
    5270:	8c 81       	ldd	r24, Y+4	; 0x04
    5272:	28 2f       	mov	r18, r24
    5274:	30 e0       	ldi	r19, 0x00	; 0
    5276:	81 e0       	ldi	r24, 0x01	; 1
    5278:	90 e0       	ldi	r25, 0x00	; 0
    527a:	02 c0       	rjmp	.+4      	; 0x5280 <si5351_clock_enable+0x66>
    527c:	88 0f       	add	r24, r24
    527e:	99 1f       	adc	r25, r25
    5280:	2a 95       	dec	r18
    5282:	e2 f7       	brpl	.-8      	; 0x527c <si5351_clock_enable+0x62>
    5284:	98 2f       	mov	r25, r24
    5286:	89 81       	ldd	r24, Y+1	; 0x01
    5288:	89 2b       	or	r24, r25
    528a:	89 83       	std	Y+1, r24	; 0x01
    528c:	89 81       	ldd	r24, Y+1	; 0x01
    528e:	8a 83       	std	Y+2, r24	; 0x02
    5290:	ce 01       	movw	r24, r28
    5292:	02 96       	adiw	r24, 0x02	; 2
    5294:	41 e0       	ldi	r20, 0x01	; 1
    5296:	bc 01       	movw	r22, r24
    5298:	83 e0       	ldi	r24, 0x03	; 3
    529a:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    529e:	88 23       	and	r24, r24
    52a0:	19 f0       	breq	.+6      	; 0x52a8 <si5351_clock_enable+0x8e>
    52a2:	8c ef       	ldi	r24, 0xFC	; 252
    52a4:	90 e0       	ldi	r25, 0x00	; 0
    52a6:	02 c0       	rjmp	.+4      	; 0x52ac <si5351_clock_enable+0x92>
    52a8:	80 e0       	ldi	r24, 0x00	; 0
    52aa:	90 e0       	ldi	r25, 0x00	; 0
    52ac:	26 96       	adiw	r28, 0x06	; 6
    52ae:	cd bf       	out	0x3d, r28	; 61
    52b0:	de bf       	out	0x3e, r29	; 62
    52b2:	df 91       	pop	r29
    52b4:	cf 91       	pop	r28
    52b6:	08 95       	ret

000052b8 <si5351_drive_strength>:
    52b8:	cf 93       	push	r28
    52ba:	df 93       	push	r29
    52bc:	cd b7       	in	r28, 0x3d	; 61
    52be:	de b7       	in	r29, 0x3e	; 62
    52c0:	28 97       	sbiw	r28, 0x08	; 8
    52c2:	cd bf       	out	0x3d, r28	; 61
    52c4:	de bf       	out	0x3e, r29	; 62
    52c6:	8d 83       	std	Y+5, r24	; 0x05
    52c8:	9e 83       	std	Y+6, r25	; 0x06
    52ca:	6f 83       	std	Y+7, r22	; 0x07
    52cc:	78 87       	std	Y+8, r23	; 0x08
    52ce:	83 e0       	ldi	r24, 0x03	; 3
    52d0:	8c 83       	std	Y+4, r24	; 0x04
    52d2:	8d 81       	ldd	r24, Y+5	; 0x05
    52d4:	20 e1       	ldi	r18, 0x10	; 16
    52d6:	28 0f       	add	r18, r24
    52d8:	ce 01       	movw	r24, r28
    52da:	02 96       	adiw	r24, 0x02	; 2
    52dc:	41 e0       	ldi	r20, 0x01	; 1
    52de:	bc 01       	movw	r22, r24
    52e0:	82 2f       	mov	r24, r18
    52e2:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    52e6:	88 23       	and	r24, r24
    52e8:	19 f0       	breq	.+6      	; 0x52f0 <si5351_drive_strength+0x38>
    52ea:	8b ef       	ldi	r24, 0xFB	; 251
    52ec:	90 e0       	ldi	r25, 0x00	; 0
    52ee:	3f c0       	rjmp	.+126    	; 0x536e <si5351_drive_strength+0xb6>
    52f0:	8a 81       	ldd	r24, Y+2	; 0x02
    52f2:	89 83       	std	Y+1, r24	; 0x01
    52f4:	8f 81       	ldd	r24, Y+7	; 0x07
    52f6:	98 85       	ldd	r25, Y+8	; 0x08
    52f8:	81 30       	cpi	r24, 0x01	; 1
    52fa:	91 05       	cpc	r25, r1
    52fc:	81 f0       	breq	.+32     	; 0x531e <si5351_drive_strength+0x66>
    52fe:	82 30       	cpi	r24, 0x02	; 2
    5300:	91 05       	cpc	r25, r1
    5302:	1c f4       	brge	.+6      	; 0x530a <si5351_drive_strength+0x52>
    5304:	89 2b       	or	r24, r25
    5306:	39 f0       	breq	.+14     	; 0x5316 <si5351_drive_strength+0x5e>
    5308:	1f c0       	rjmp	.+62     	; 0x5348 <si5351_drive_strength+0x90>
    530a:	82 30       	cpi	r24, 0x02	; 2
    530c:	91 05       	cpc	r25, r1
    530e:	71 f0       	breq	.+28     	; 0x532c <si5351_drive_strength+0x74>
    5310:	03 97       	sbiw	r24, 0x03	; 3
    5312:	99 f0       	breq	.+38     	; 0x533a <si5351_drive_strength+0x82>
    5314:	19 c0       	rjmp	.+50     	; 0x5348 <si5351_drive_strength+0x90>
    5316:	89 81       	ldd	r24, Y+1	; 0x01
    5318:	8c 7f       	andi	r24, 0xFC	; 252
    531a:	89 83       	std	Y+1, r24	; 0x01
    531c:	15 c0       	rjmp	.+42     	; 0x5348 <si5351_drive_strength+0x90>
    531e:	89 81       	ldd	r24, Y+1	; 0x01
    5320:	8c 7f       	andi	r24, 0xFC	; 252
    5322:	89 83       	std	Y+1, r24	; 0x01
    5324:	89 81       	ldd	r24, Y+1	; 0x01
    5326:	81 60       	ori	r24, 0x01	; 1
    5328:	89 83       	std	Y+1, r24	; 0x01
    532a:	0e c0       	rjmp	.+28     	; 0x5348 <si5351_drive_strength+0x90>
    532c:	89 81       	ldd	r24, Y+1	; 0x01
    532e:	8c 7f       	andi	r24, 0xFC	; 252
    5330:	89 83       	std	Y+1, r24	; 0x01
    5332:	89 81       	ldd	r24, Y+1	; 0x01
    5334:	82 60       	ori	r24, 0x02	; 2
    5336:	89 83       	std	Y+1, r24	; 0x01
    5338:	07 c0       	rjmp	.+14     	; 0x5348 <si5351_drive_strength+0x90>
    533a:	89 81       	ldd	r24, Y+1	; 0x01
    533c:	8c 7f       	andi	r24, 0xFC	; 252
    533e:	89 83       	std	Y+1, r24	; 0x01
    5340:	89 81       	ldd	r24, Y+1	; 0x01
    5342:	83 60       	ori	r24, 0x03	; 3
    5344:	89 83       	std	Y+1, r24	; 0x01
    5346:	00 00       	nop
    5348:	89 81       	ldd	r24, Y+1	; 0x01
    534a:	8a 83       	std	Y+2, r24	; 0x02
    534c:	8d 81       	ldd	r24, Y+5	; 0x05
    534e:	20 e1       	ldi	r18, 0x10	; 16
    5350:	28 0f       	add	r18, r24
    5352:	ce 01       	movw	r24, r28
    5354:	02 96       	adiw	r24, 0x02	; 2
    5356:	41 e0       	ldi	r20, 0x01	; 1
    5358:	bc 01       	movw	r22, r24
    535a:	82 2f       	mov	r24, r18
    535c:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5360:	88 23       	and	r24, r24
    5362:	19 f0       	breq	.+6      	; 0x536a <si5351_drive_strength+0xb2>
    5364:	8b ef       	ldi	r24, 0xFB	; 251
    5366:	90 e0       	ldi	r25, 0x00	; 0
    5368:	02 c0       	rjmp	.+4      	; 0x536e <si5351_drive_strength+0xb6>
    536a:	80 e0       	ldi	r24, 0x00	; 0
    536c:	90 e0       	ldi	r25, 0x00	; 0
    536e:	28 96       	adiw	r28, 0x08	; 8
    5370:	cd bf       	out	0x3d, r28	; 61
    5372:	de bf       	out	0x3e, r29	; 62
    5374:	df 91       	pop	r29
    5376:	cf 91       	pop	r28
    5378:	08 95       	ret

0000537a <_Z18si5351_set_phase90mm>:
    537a:	cf 93       	push	r28
    537c:	df 93       	push	r29
    537e:	cd b7       	in	r28, 0x3d	; 61
    5380:	de b7       	in	r29, 0x3e	; 62
    5382:	62 97       	sbiw	r28, 0x12	; 18
    5384:	cd bf       	out	0x3d, r28	; 61
    5386:	de bf       	out	0x3e, r29	; 62
    5388:	6b 87       	std	Y+11, r22	; 0x0b
    538a:	7c 87       	std	Y+12, r23	; 0x0c
    538c:	8d 87       	std	Y+13, r24	; 0x0d
    538e:	9e 87       	std	Y+14, r25	; 0x0e
    5390:	2f 87       	std	Y+15, r18	; 0x0f
    5392:	38 8b       	std	Y+16, r19	; 0x10
    5394:	49 8b       	std	Y+17, r20	; 0x11
    5396:	5a 8b       	std	Y+18, r21	; 0x12
    5398:	19 82       	std	Y+1, r1	; 0x01
    539a:	1a 82       	std	Y+2, r1	; 0x02
    539c:	8f e7       	ldi	r24, 0x7F	; 127
    539e:	8f 83       	std	Y+7, r24	; 0x07
    53a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    53a2:	98 89       	ldd	r25, Y+16	; 0x10
    53a4:	a9 89       	ldd	r26, Y+17	; 0x11
    53a6:	ba 89       	ldd	r27, Y+18	; 0x12
    53a8:	2b 85       	ldd	r18, Y+11	; 0x0b
    53aa:	3c 85       	ldd	r19, Y+12	; 0x0c
    53ac:	4d 85       	ldd	r20, Y+13	; 0x0d
    53ae:	5e 85       	ldd	r21, Y+14	; 0x0e
    53b0:	bc 01       	movw	r22, r24
    53b2:	cd 01       	movw	r24, r26
    53b4:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    53b8:	da 01       	movw	r26, r20
    53ba:	c9 01       	movw	r24, r18
    53bc:	8b 83       	std	Y+3, r24	; 0x03
    53be:	9c 83       	std	Y+4, r25	; 0x04
    53c0:	ad 83       	std	Y+5, r26	; 0x05
    53c2:	be 83       	std	Y+6, r27	; 0x06
    53c4:	8b 81       	ldd	r24, Y+3	; 0x03
    53c6:	9c 81       	ldd	r25, Y+4	; 0x04
    53c8:	ad 81       	ldd	r26, Y+5	; 0x05
    53ca:	be 81       	ldd	r27, Y+6	; 0x06
    53cc:	80 38       	cpi	r24, 0x80	; 128
    53ce:	91 05       	cpc	r25, r1
    53d0:	a1 05       	cpc	r26, r1
    53d2:	b1 05       	cpc	r27, r1
    53d4:	60 f0       	brcs	.+24     	; 0x53ee <_Z18si5351_set_phase90mm+0x74>
    53d6:	8f ec       	ldi	r24, 0xCF	; 207
    53d8:	90 e0       	ldi	r25, 0x00	; 0
    53da:	89 83       	std	Y+1, r24	; 0x01
    53dc:	9a 83       	std	Y+2, r25	; 0x02
    53de:	8f e7       	ldi	r24, 0x7F	; 127
    53e0:	90 e0       	ldi	r25, 0x00	; 0
    53e2:	a0 e0       	ldi	r26, 0x00	; 0
    53e4:	b0 e0       	ldi	r27, 0x00	; 0
    53e6:	8b 83       	std	Y+3, r24	; 0x03
    53e8:	9c 83       	std	Y+4, r25	; 0x04
    53ea:	ad 83       	std	Y+5, r26	; 0x05
    53ec:	be 83       	std	Y+6, r27	; 0x06
    53ee:	8b 81       	ldd	r24, Y+3	; 0x03
    53f0:	8f 77       	andi	r24, 0x7F	; 127
    53f2:	88 87       	std	Y+8, r24	; 0x08
    53f4:	88 85       	ldd	r24, Y+8	; 0x08
    53f6:	89 87       	std	Y+9, r24	; 0x09
    53f8:	ce 01       	movw	r24, r28
    53fa:	09 96       	adiw	r24, 0x09	; 9
    53fc:	41 e0       	ldi	r20, 0x01	; 1
    53fe:	bc 01       	movw	r22, r24
    5400:	81 e1       	ldi	r24, 0x11	; 17
    5402:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5406:	88 23       	and	r24, r24
    5408:	19 f0       	breq	.+6      	; 0x5410 <_Z18si5351_set_phase90mm+0x96>
    540a:	8b ef       	ldi	r24, 0xFB	; 251
    540c:	90 e0       	ldi	r25, 0x00	; 0
    540e:	02 c0       	rjmp	.+4      	; 0x5414 <_Z18si5351_set_phase90mm+0x9a>
    5410:	89 81       	ldd	r24, Y+1	; 0x01
    5412:	9a 81       	ldd	r25, Y+2	; 0x02
    5414:	62 96       	adiw	r28, 0x12	; 18
    5416:	cd bf       	out	0x3d, r28	; 61
    5418:	de bf       	out	0x3e, r29	; 62
    541a:	df 91       	pop	r29
    541c:	cf 91       	pop	r28
    541e:	08 95       	ret

00005420 <_Z13reduce_by_gcdPmS_>:
    5420:	cf 93       	push	r28
    5422:	df 93       	push	r29
    5424:	cd b7       	in	r28, 0x3d	; 61
    5426:	de b7       	in	r29, 0x3e	; 62
    5428:	60 97       	sbiw	r28, 0x10	; 16
    542a:	cd bf       	out	0x3d, r28	; 61
    542c:	de bf       	out	0x3e, r29	; 62
    542e:	8d 87       	std	Y+13, r24	; 0x0d
    5430:	9e 87       	std	Y+14, r25	; 0x0e
    5432:	6f 87       	std	Y+15, r22	; 0x0f
    5434:	78 8b       	std	Y+16, r23	; 0x10
    5436:	8d 85       	ldd	r24, Y+13	; 0x0d
    5438:	9e 85       	ldd	r25, Y+14	; 0x0e
    543a:	fc 01       	movw	r30, r24
    543c:	80 81       	ld	r24, Z
    543e:	91 81       	ldd	r25, Z+1	; 0x01
    5440:	a2 81       	ldd	r26, Z+2	; 0x02
    5442:	b3 81       	ldd	r27, Z+3	; 0x03
    5444:	89 87       	std	Y+9, r24	; 0x09
    5446:	9a 87       	std	Y+10, r25	; 0x0a
    5448:	ab 87       	std	Y+11, r26	; 0x0b
    544a:	bc 87       	std	Y+12, r27	; 0x0c
    544c:	8f 85       	ldd	r24, Y+15	; 0x0f
    544e:	98 89       	ldd	r25, Y+16	; 0x10
    5450:	fc 01       	movw	r30, r24
    5452:	80 81       	ld	r24, Z
    5454:	91 81       	ldd	r25, Z+1	; 0x01
    5456:	a2 81       	ldd	r26, Z+2	; 0x02
    5458:	b3 81       	ldd	r27, Z+3	; 0x03
    545a:	8d 83       	std	Y+5, r24	; 0x05
    545c:	9e 83       	std	Y+6, r25	; 0x06
    545e:	af 83       	std	Y+7, r26	; 0x07
    5460:	b8 87       	std	Y+8, r27	; 0x08
    5462:	89 85       	ldd	r24, Y+9	; 0x09
    5464:	9a 85       	ldd	r25, Y+10	; 0x0a
    5466:	ab 85       	ldd	r26, Y+11	; 0x0b
    5468:	bc 85       	ldd	r27, Y+12	; 0x0c
    546a:	89 2b       	or	r24, r25
    546c:	8a 2b       	or	r24, r26
    546e:	8b 2b       	or	r24, r27
    5470:	09 f4       	brne	.+2      	; 0x5474 <_Z13reduce_by_gcdPmS_+0x54>
    5472:	80 c0       	rjmp	.+256    	; 0x5574 <_Z13reduce_by_gcdPmS_+0x154>
    5474:	8d 81       	ldd	r24, Y+5	; 0x05
    5476:	9e 81       	ldd	r25, Y+6	; 0x06
    5478:	af 81       	ldd	r26, Y+7	; 0x07
    547a:	b8 85       	ldd	r27, Y+8	; 0x08
    547c:	89 2b       	or	r24, r25
    547e:	8a 2b       	or	r24, r26
    5480:	8b 2b       	or	r24, r27
    5482:	09 f4       	brne	.+2      	; 0x5486 <_Z13reduce_by_gcdPmS_+0x66>
    5484:	77 c0       	rjmp	.+238    	; 0x5574 <_Z13reduce_by_gcdPmS_+0x154>
    5486:	89 85       	ldd	r24, Y+9	; 0x09
    5488:	9a 85       	ldd	r25, Y+10	; 0x0a
    548a:	ab 85       	ldd	r26, Y+11	; 0x0b
    548c:	bc 85       	ldd	r27, Y+12	; 0x0c
    548e:	2d 81       	ldd	r18, Y+5	; 0x05
    5490:	3e 81       	ldd	r19, Y+6	; 0x06
    5492:	4f 81       	ldd	r20, Y+7	; 0x07
    5494:	58 85       	ldd	r21, Y+8	; 0x08
    5496:	bc 01       	movw	r22, r24
    5498:	cd 01       	movw	r24, r26
    549a:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    549e:	dc 01       	movw	r26, r24
    54a0:	cb 01       	movw	r24, r22
    54a2:	89 83       	std	Y+1, r24	; 0x01
    54a4:	9a 83       	std	Y+2, r25	; 0x02
    54a6:	ab 83       	std	Y+3, r26	; 0x03
    54a8:	bc 83       	std	Y+4, r27	; 0x04
    54aa:	89 81       	ldd	r24, Y+1	; 0x01
    54ac:	9a 81       	ldd	r25, Y+2	; 0x02
    54ae:	ab 81       	ldd	r26, Y+3	; 0x03
    54b0:	bc 81       	ldd	r27, Y+4	; 0x04
    54b2:	89 2b       	or	r24, r25
    54b4:	8a 2b       	or	r24, r26
    54b6:	8b 2b       	or	r24, r27
    54b8:	19 f1       	breq	.+70     	; 0x5500 <_Z13reduce_by_gcdPmS_+0xe0>
    54ba:	8d 81       	ldd	r24, Y+5	; 0x05
    54bc:	9e 81       	ldd	r25, Y+6	; 0x06
    54be:	af 81       	ldd	r26, Y+7	; 0x07
    54c0:	b8 85       	ldd	r27, Y+8	; 0x08
    54c2:	89 87       	std	Y+9, r24	; 0x09
    54c4:	9a 87       	std	Y+10, r25	; 0x0a
    54c6:	ab 87       	std	Y+11, r26	; 0x0b
    54c8:	bc 87       	std	Y+12, r27	; 0x0c
    54ca:	89 81       	ldd	r24, Y+1	; 0x01
    54cc:	9a 81       	ldd	r25, Y+2	; 0x02
    54ce:	ab 81       	ldd	r26, Y+3	; 0x03
    54d0:	bc 81       	ldd	r27, Y+4	; 0x04
    54d2:	8d 83       	std	Y+5, r24	; 0x05
    54d4:	9e 83       	std	Y+6, r25	; 0x06
    54d6:	af 83       	std	Y+7, r26	; 0x07
    54d8:	b8 87       	std	Y+8, r27	; 0x08
    54da:	89 85       	ldd	r24, Y+9	; 0x09
    54dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    54de:	ab 85       	ldd	r26, Y+11	; 0x0b
    54e0:	bc 85       	ldd	r27, Y+12	; 0x0c
    54e2:	2d 81       	ldd	r18, Y+5	; 0x05
    54e4:	3e 81       	ldd	r19, Y+6	; 0x06
    54e6:	4f 81       	ldd	r20, Y+7	; 0x07
    54e8:	58 85       	ldd	r21, Y+8	; 0x08
    54ea:	bc 01       	movw	r22, r24
    54ec:	cd 01       	movw	r24, r26
    54ee:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    54f2:	dc 01       	movw	r26, r24
    54f4:	cb 01       	movw	r24, r22
    54f6:	89 83       	std	Y+1, r24	; 0x01
    54f8:	9a 83       	std	Y+2, r25	; 0x02
    54fa:	ab 83       	std	Y+3, r26	; 0x03
    54fc:	bc 83       	std	Y+4, r27	; 0x04
    54fe:	d5 cf       	rjmp	.-86     	; 0x54aa <_Z13reduce_by_gcdPmS_+0x8a>
    5500:	8d 81       	ldd	r24, Y+5	; 0x05
    5502:	9e 81       	ldd	r25, Y+6	; 0x06
    5504:	af 81       	ldd	r26, Y+7	; 0x07
    5506:	b8 85       	ldd	r27, Y+8	; 0x08
    5508:	02 97       	sbiw	r24, 0x02	; 2
    550a:	a1 05       	cpc	r26, r1
    550c:	b1 05       	cpc	r27, r1
    550e:	a0 f1       	brcs	.+104    	; 0x5578 <_Z13reduce_by_gcdPmS_+0x158>
    5510:	8d 85       	ldd	r24, Y+13	; 0x0d
    5512:	9e 85       	ldd	r25, Y+14	; 0x0e
    5514:	fc 01       	movw	r30, r24
    5516:	80 81       	ld	r24, Z
    5518:	91 81       	ldd	r25, Z+1	; 0x01
    551a:	a2 81       	ldd	r26, Z+2	; 0x02
    551c:	b3 81       	ldd	r27, Z+3	; 0x03
    551e:	2d 81       	ldd	r18, Y+5	; 0x05
    5520:	3e 81       	ldd	r19, Y+6	; 0x06
    5522:	4f 81       	ldd	r20, Y+7	; 0x07
    5524:	58 85       	ldd	r21, Y+8	; 0x08
    5526:	bc 01       	movw	r22, r24
    5528:	cd 01       	movw	r24, r26
    552a:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    552e:	da 01       	movw	r26, r20
    5530:	c9 01       	movw	r24, r18
    5532:	2d 85       	ldd	r18, Y+13	; 0x0d
    5534:	3e 85       	ldd	r19, Y+14	; 0x0e
    5536:	f9 01       	movw	r30, r18
    5538:	80 83       	st	Z, r24
    553a:	91 83       	std	Z+1, r25	; 0x01
    553c:	a2 83       	std	Z+2, r26	; 0x02
    553e:	b3 83       	std	Z+3, r27	; 0x03
    5540:	8f 85       	ldd	r24, Y+15	; 0x0f
    5542:	98 89       	ldd	r25, Y+16	; 0x10
    5544:	fc 01       	movw	r30, r24
    5546:	80 81       	ld	r24, Z
    5548:	91 81       	ldd	r25, Z+1	; 0x01
    554a:	a2 81       	ldd	r26, Z+2	; 0x02
    554c:	b3 81       	ldd	r27, Z+3	; 0x03
    554e:	2d 81       	ldd	r18, Y+5	; 0x05
    5550:	3e 81       	ldd	r19, Y+6	; 0x06
    5552:	4f 81       	ldd	r20, Y+7	; 0x07
    5554:	58 85       	ldd	r21, Y+8	; 0x08
    5556:	bc 01       	movw	r22, r24
    5558:	cd 01       	movw	r24, r26
    555a:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    555e:	da 01       	movw	r26, r20
    5560:	c9 01       	movw	r24, r18
    5562:	2f 85       	ldd	r18, Y+15	; 0x0f
    5564:	38 89       	ldd	r19, Y+16	; 0x10
    5566:	f9 01       	movw	r30, r18
    5568:	80 83       	st	Z, r24
    556a:	91 83       	std	Z+1, r25	; 0x01
    556c:	a2 83       	std	Z+2, r26	; 0x02
    556e:	b3 83       	std	Z+3, r27	; 0x03
    5570:	00 00       	nop
    5572:	02 c0       	rjmp	.+4      	; 0x5578 <_Z13reduce_by_gcdPmS_+0x158>
    5574:	00 00       	nop
    5576:	01 c0       	rjmp	.+2      	; 0x557a <_Z13reduce_by_gcdPmS_+0x15a>
    5578:	00 00       	nop
    557a:	60 96       	adiw	r28, 0x10	; 16
    557c:	cd bf       	out	0x3d, r28	; 61
    557e:	de bf       	out	0x3e, r29	; 62
    5580:	df 91       	pop	r29
    5582:	cf 91       	pop	r28
    5584:	08 95       	ret

00005586 <_Z17si5351_write_bulkhPhh>:


	bool si5351_write_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
    5586:	cf 93       	push	r28
    5588:	df 93       	push	r29
    558a:	cd b7       	in	r28, 0x3d	; 61
    558c:	de b7       	in	r29, 0x3e	; 62
    558e:	26 97       	sbiw	r28, 0x06	; 6
    5590:	cd bf       	out	0x3d, r28	; 61
    5592:	de bf       	out	0x3e, r29	; 62
    5594:	8b 83       	std	Y+3, r24	; 0x03
    5596:	6c 83       	std	Y+4, r22	; 0x04
    5598:	7d 83       	std	Y+5, r23	; 0x05
    559a:	4e 83       	std	Y+6, r20	; 0x06
		uint8_t tries = 5;
    559c:	85 e0       	ldi	r24, 0x05	; 5
    559e:	89 83       	std	Y+1, r24	; 0x01
		bool fail;
		while(tries-- && (fail = I2C_0_SendData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    55a0:	89 81       	ldd	r24, Y+1	; 0x01
    55a2:	9f ef       	ldi	r25, 0xFF	; 255
    55a4:	98 0f       	add	r25, r24
    55a6:	99 83       	std	Y+1, r25	; 0x01
    55a8:	88 23       	and	r24, r24
    55aa:	a1 f0       	breq	.+40     	; 0x55d4 <_Z17si5351_write_bulkhPhh+0x4e>
    55ac:	8c 81       	ldd	r24, Y+4	; 0x04
    55ae:	9d 81       	ldd	r25, Y+5	; 0x05
    55b0:	2e 81       	ldd	r18, Y+6	; 0x06
    55b2:	ac 01       	movw	r20, r24
    55b4:	6b 81       	ldd	r22, Y+3	; 0x03
    55b6:	80 ec       	ldi	r24, 0xC0	; 192
    55b8:	0e 94 ff 1a 	call	0x35fe	; 0x35fe <I2C_0_SendData>
    55bc:	28 2f       	mov	r18, r24
    55be:	81 e0       	ldi	r24, 0x01	; 1
    55c0:	9e 81       	ldd	r25, Y+6	; 0x06
    55c2:	92 17       	cp	r25, r18
    55c4:	09 f4       	brne	.+2      	; 0x55c8 <_Z17si5351_write_bulkhPhh+0x42>
    55c6:	80 e0       	ldi	r24, 0x00	; 0
    55c8:	8a 83       	std	Y+2, r24	; 0x02
    55ca:	8a 81       	ldd	r24, Y+2	; 0x02
    55cc:	88 23       	and	r24, r24
    55ce:	11 f0       	breq	.+4      	; 0x55d4 <_Z17si5351_write_bulkhPhh+0x4e>
    55d0:	81 e0       	ldi	r24, 0x01	; 1
    55d2:	01 c0       	rjmp	.+2      	; 0x55d6 <_Z17si5351_write_bulkhPhh+0x50>
    55d4:	80 e0       	ldi	r24, 0x00	; 0
    55d6:	88 23       	and	r24, r24
    55d8:	09 f0       	breq	.+2      	; 0x55dc <_Z17si5351_write_bulkhPhh+0x56>
    55da:	e2 cf       	rjmp	.-60     	; 0x55a0 <_Z17si5351_write_bulkhPhh+0x1a>
		return(fail);
    55dc:	8a 81       	ldd	r24, Y+2	; 0x02
	}
    55de:	26 96       	adiw	r28, 0x06	; 6
    55e0:	cd bf       	out	0x3d, r28	; 61
    55e2:	de bf       	out	0x3e, r29	; 62
    55e4:	df 91       	pop	r29
    55e6:	cf 91       	pop	r28
    55e8:	08 95       	ret

000055ea <_Z16si5351_read_bulkhPhh>:

	bool si5351_read_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
    55ea:	cf 93       	push	r28
    55ec:	df 93       	push	r29
    55ee:	cd b7       	in	r28, 0x3d	; 61
    55f0:	de b7       	in	r29, 0x3e	; 62
    55f2:	26 97       	sbiw	r28, 0x06	; 6
    55f4:	cd bf       	out	0x3d, r28	; 61
    55f6:	de bf       	out	0x3e, r29	; 62
    55f8:	8b 83       	std	Y+3, r24	; 0x03
    55fa:	6c 83       	std	Y+4, r22	; 0x04
    55fc:	7d 83       	std	Y+5, r23	; 0x05
    55fe:	4e 83       	std	Y+6, r20	; 0x06
		uint8_t tries = 5;
    5600:	85 e0       	ldi	r24, 0x05	; 5
    5602:	89 83       	std	Y+1, r24	; 0x01
		bool fail;
		while(tries-- && (fail = I2C_0_GetData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    5604:	89 81       	ldd	r24, Y+1	; 0x01
    5606:	9f ef       	ldi	r25, 0xFF	; 255
    5608:	98 0f       	add	r25, r24
    560a:	99 83       	std	Y+1, r25	; 0x01
    560c:	88 23       	and	r24, r24
    560e:	a1 f0       	breq	.+40     	; 0x5638 <_Z16si5351_read_bulkhPhh+0x4e>
    5610:	8c 81       	ldd	r24, Y+4	; 0x04
    5612:	9d 81       	ldd	r25, Y+5	; 0x05
    5614:	2e 81       	ldd	r18, Y+6	; 0x06
    5616:	ac 01       	movw	r20, r24
    5618:	6b 81       	ldd	r22, Y+3	; 0x03
    561a:	80 ec       	ldi	r24, 0xC0	; 192
    561c:	0e 94 67 1b 	call	0x36ce	; 0x36ce <I2C_0_GetData>
    5620:	28 2f       	mov	r18, r24
    5622:	81 e0       	ldi	r24, 0x01	; 1
    5624:	9e 81       	ldd	r25, Y+6	; 0x06
    5626:	92 17       	cp	r25, r18
    5628:	09 f4       	brne	.+2      	; 0x562c <_Z16si5351_read_bulkhPhh+0x42>
    562a:	80 e0       	ldi	r24, 0x00	; 0
    562c:	8a 83       	std	Y+2, r24	; 0x02
    562e:	8a 81       	ldd	r24, Y+2	; 0x02
    5630:	88 23       	and	r24, r24
    5632:	11 f0       	breq	.+4      	; 0x5638 <_Z16si5351_read_bulkhPhh+0x4e>
    5634:	81 e0       	ldi	r24, 0x01	; 1
    5636:	01 c0       	rjmp	.+2      	; 0x563a <_Z16si5351_read_bulkhPhh+0x50>
    5638:	80 e0       	ldi	r24, 0x00	; 0
    563a:	88 23       	and	r24, r24
    563c:	09 f0       	breq	.+2      	; 0x5640 <_Z16si5351_read_bulkhPhh+0x56>
    563e:	e2 cf       	rjmp	.-60     	; 0x5604 <_Z16si5351_read_bulkhPhh+0x1a>
		return(fail);
    5640:	8a 81       	ldd	r24, Y+2	; 0x02
	}
    5642:	26 96       	adiw	r28, 0x06	; 6
    5644:	cd bf       	out	0x3d, r28	; 61
    5646:	de bf       	out	0x3e, r29	; 62
    5648:	df 91       	pop	r29
    564a:	cf 91       	pop	r28
    564c:	08 95       	ret

0000564e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>:
 *
 * Set the desired PLL source for a multisynth.
 *
 */
	bool set_multisynth_registers_source(Si5351_clock clk, Si5351_pll pll)
	{
    564e:	cf 93       	push	r28
    5650:	df 93       	push	r29
    5652:	cd b7       	in	r28, 0x3d	; 61
    5654:	de b7       	in	r29, 0x3e	; 62
    5656:	27 97       	sbiw	r28, 0x07	; 7
    5658:	cd bf       	out	0x3d, r28	; 61
    565a:	de bf       	out	0x3e, r29	; 62
    565c:	8c 83       	std	Y+4, r24	; 0x04
    565e:	9d 83       	std	Y+5, r25	; 0x05
    5660:	6e 83       	std	Y+6, r22	; 0x06
    5662:	7f 83       	std	Y+7, r23	; 0x07
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    5664:	8c 81       	ldd	r24, Y+4	; 0x04
    5666:	20 e1       	ldi	r18, 0x10	; 16
    5668:	28 0f       	add	r18, r24
    566a:	ce 01       	movw	r24, r28
    566c:	02 96       	adiw	r24, 0x02	; 2
    566e:	41 e0       	ldi	r20, 0x01	; 1
    5670:	bc 01       	movw	r22, r24
    5672:	82 2f       	mov	r24, r18
    5674:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    5678:	88 23       	and	r24, r24
    567a:	11 f0       	breq	.+4      	; 0x5680 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x32>
		{
			return(true);
    567c:	81 e0       	ldi	r24, 0x01	; 1
    567e:	22 c0       	rjmp	.+68     	; 0x56c4 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x76>
		}
		
		reg_val = data[0];
    5680:	8a 81       	ldd	r24, Y+2	; 0x02
    5682:	89 83       	std	Y+1, r24	; 0x01

		if(pll == SI5351_PLLA)
    5684:	8e 81       	ldd	r24, Y+6	; 0x06
    5686:	9f 81       	ldd	r25, Y+7	; 0x07
    5688:	01 97       	sbiw	r24, 0x01	; 1
    568a:	21 f4       	brne	.+8      	; 0x5694 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x46>
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
    568c:	89 81       	ldd	r24, Y+1	; 0x01
    568e:	8f 7d       	andi	r24, 0xDF	; 223
    5690:	89 83       	std	Y+1, r24	; 0x01
    5692:	07 c0       	rjmp	.+14     	; 0x56a2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x54>
		}
		else if(pll == SI5351_PLLB)
    5694:	8e 81       	ldd	r24, Y+6	; 0x06
    5696:	9f 81       	ldd	r25, Y+7	; 0x07
    5698:	02 97       	sbiw	r24, 0x02	; 2
    569a:	19 f4       	brne	.+6      	; 0x56a2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x54>
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
    569c:	89 81       	ldd	r24, Y+1	; 0x01
    569e:	80 62       	ori	r24, 0x20	; 32
    56a0:	89 83       	std	Y+1, r24	; 0x01
		}

		data[0] = reg_val;
    56a2:	89 81       	ldd	r24, Y+1	; 0x01
    56a4:	8a 83       	std	Y+2, r24	; 0x02
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    56a6:	8c 81       	ldd	r24, Y+4	; 0x04
    56a8:	20 e1       	ldi	r18, 0x10	; 16
    56aa:	28 0f       	add	r18, r24
    56ac:	ce 01       	movw	r24, r28
    56ae:	02 96       	adiw	r24, 0x02	; 2
    56b0:	41 e0       	ldi	r20, 0x01	; 1
    56b2:	bc 01       	movw	r22, r24
    56b4:	82 2f       	mov	r24, r18
    56b6:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    56ba:	88 23       	and	r24, r24
    56bc:	11 f0       	breq	.+4      	; 0x56c2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x74>
		{
			return(true);
    56be:	81 e0       	ldi	r24, 0x01	; 1
    56c0:	01 c0       	rjmp	.+2      	; 0x56c4 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x76>
		}
		
		return(false);
    56c2:	80 e0       	ldi	r24, 0x00	; 0
	}
    56c4:	27 96       	adiw	r28, 0x07	; 7
    56c6:	cd bf       	out	0x3d, r28	; 61
    56c8:	de bf       	out	0x3e, r29	; 62
    56ca:	df 91       	pop	r29
    56cc:	cf 91       	pop	r28
    56ce:	08 95       	ret

000056d0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>:
 * r_div - Desired r_div ratio
 * div_by_4 - 1 Divide By 4 mode: 0 to disable
 *
 */
	bool set_multisynth_registers(Si5351_clock clk, Union_si5351_regs ms_reg, bool int_mode, uint8_t r_div, bool div_by_4)
	{
    56d0:	8f 92       	push	r8
    56d2:	af 92       	push	r10
    56d4:	cf 92       	push	r12
    56d6:	df 92       	push	r13
    56d8:	ef 92       	push	r14
    56da:	ff 92       	push	r15
    56dc:	0f 93       	push	r16
    56de:	1f 93       	push	r17
    56e0:	cf 93       	push	r28
    56e2:	df 93       	push	r29
    56e4:	cd b7       	in	r28, 0x3d	; 61
    56e6:	de b7       	in	r29, 0x3e	; 62
    56e8:	6f 97       	sbiw	r28, 0x1f	; 31
    56ea:	cd bf       	out	0x3d, r28	; 61
    56ec:	de bf       	out	0x3e, r29	; 62
    56ee:	88 8b       	std	Y+16, r24	; 0x10
    56f0:	99 8b       	std	Y+17, r25	; 0x11
    56f2:	ca 8a       	std	Y+18, r12	; 0x12
    56f4:	db 8a       	std	Y+19, r13	; 0x13
    56f6:	ec 8a       	std	Y+20, r14	; 0x14
    56f8:	fd 8a       	std	Y+21, r15	; 0x15
    56fa:	0e 8b       	std	Y+22, r16	; 0x16
    56fc:	1f 8b       	std	Y+23, r17	; 0x17
    56fe:	28 8f       	std	Y+24, r18	; 0x18
    5700:	39 8f       	std	Y+25, r19	; 0x19
    5702:	4a 8f       	std	Y+26, r20	; 0x1a
    5704:	5b 8f       	std	Y+27, r21	; 0x1b
    5706:	6c 8f       	std	Y+28, r22	; 0x1c
    5708:	7d 8f       	std	Y+29, r23	; 0x1d
    570a:	ae 8e       	std	Y+30, r10	; 0x1e
    570c:	8f 8e       	std	Y+31, r8	; 0x1f
		uint8_t params[11];
		uint8_t i = 0;
    570e:	19 82       	std	Y+1, r1	; 0x01
		uint8_t reg_val;
		uint8_t data[2];

		/* Registers 42-43 for CLK0; 50-51 for CLK1 */
		params[i++] = ms_reg.reg.p3_1; /* MS0_P3[15:8] MultiSynth0 Divider AN619 p.33 */
    5710:	89 81       	ldd	r24, Y+1	; 0x01
    5712:	91 e0       	ldi	r25, 0x01	; 1
    5714:	98 0f       	add	r25, r24
    5716:	99 83       	std	Y+1, r25	; 0x01
    5718:	88 2f       	mov	r24, r24
    571a:	90 e0       	ldi	r25, 0x00	; 0
    571c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    571e:	9e 01       	movw	r18, r28
    5720:	2d 5f       	subi	r18, 0xFD	; 253
    5722:	3f 4f       	sbci	r19, 0xFF	; 255
    5724:	82 0f       	add	r24, r18
    5726:	93 1f       	adc	r25, r19
    5728:	fc 01       	movw	r30, r24
    572a:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p3_0; /* MS0_P3[7:0] MultiSynth0 Divider AN619 p.33 */
    572c:	89 81       	ldd	r24, Y+1	; 0x01
    572e:	91 e0       	ldi	r25, 0x01	; 1
    5730:	98 0f       	add	r25, r24
    5732:	99 83       	std	Y+1, r25	; 0x01
    5734:	88 2f       	mov	r24, r24
    5736:	90 e0       	ldi	r25, 0x00	; 0
    5738:	4a 8d       	ldd	r20, Y+26	; 0x1a
    573a:	9e 01       	movw	r18, r28
    573c:	2d 5f       	subi	r18, 0xFD	; 253
    573e:	3f 4f       	sbci	r19, 0xFF	; 255
    5740:	82 0f       	add	r24, r18
    5742:	93 1f       	adc	r25, r19
    5744:	fc 01       	movw	r30, r24
    5746:	40 83       	st	Z, r20

		/* Register 44 for CLK0; 52 for CLK1 */
		if(si5351_read_bulk((SI5351_MS0_PARAMETERS + 2) + (clk * 8), data, 1))
    5748:	88 89       	ldd	r24, Y+16	; 0x10
    574a:	88 0f       	add	r24, r24
    574c:	88 0f       	add	r24, r24
    574e:	88 0f       	add	r24, r24
    5750:	2c e2       	ldi	r18, 0x2C	; 44
    5752:	28 0f       	add	r18, r24
    5754:	ce 01       	movw	r24, r28
    5756:	0e 96       	adiw	r24, 0x0e	; 14
    5758:	41 e0       	ldi	r20, 0x01	; 1
    575a:	bc 01       	movw	r22, r24
    575c:	82 2f       	mov	r24, r18
    575e:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    5762:	88 23       	and	r24, r24
    5764:	11 f0       	breq	.+4      	; 0x576a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x9a>
		{
			return(true);
    5766:	81 e0       	ldi	r24, 0x01	; 1
    5768:	be c0       	rjmp	.+380    	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		reg_val = data[0];
    576a:	8e 85       	ldd	r24, Y+14	; 0x0e
    576c:	8a 83       	std	Y+2, r24	; 0x02

		reg_val &= 0xFC;    /*~(0x03); */
    576e:	8a 81       	ldd	r24, Y+2	; 0x02
    5770:	8c 7f       	andi	r24, 0xFC	; 252
    5772:	8a 83       	std	Y+2, r24	; 0x02
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    5774:	8c 89       	ldd	r24, Y+20	; 0x14
    5776:	38 2f       	mov	r19, r24
    5778:	33 70       	andi	r19, 0x03	; 3
    577a:	89 81       	ldd	r24, Y+1	; 0x01
    577c:	91 e0       	ldi	r25, 0x01	; 1
    577e:	98 0f       	add	r25, r24
    5780:	99 83       	std	Y+1, r25	; 0x01
    5782:	88 2f       	mov	r24, r24
    5784:	90 e0       	ldi	r25, 0x00	; 0
    5786:	2a 81       	ldd	r18, Y+2	; 0x02
    5788:	43 2f       	mov	r20, r19
    578a:	42 2b       	or	r20, r18
    578c:	9e 01       	movw	r18, r28
    578e:	2d 5f       	subi	r18, 0xFD	; 253
    5790:	3f 4f       	sbci	r19, 0xFF	; 255
    5792:	82 0f       	add	r24, r18
    5794:	93 1f       	adc	r25, r19
    5796:	fc 01       	movw	r30, r24
    5798:	40 83       	st	Z, r20

		/* Registers 45-46 for CLK0 */
		params[i++] = ms_reg.reg.p1_1; /* MS0_P1[15:8] MultiSynth0 Parameter 1 AN619 p.34 */
    579a:	89 81       	ldd	r24, Y+1	; 0x01
    579c:	91 e0       	ldi	r25, 0x01	; 1
    579e:	98 0f       	add	r25, r24
    57a0:	99 83       	std	Y+1, r25	; 0x01
    57a2:	88 2f       	mov	r24, r24
    57a4:	90 e0       	ldi	r25, 0x00	; 0
    57a6:	4b 89       	ldd	r20, Y+19	; 0x13
    57a8:	9e 01       	movw	r18, r28
    57aa:	2d 5f       	subi	r18, 0xFD	; 253
    57ac:	3f 4f       	sbci	r19, 0xFF	; 255
    57ae:	82 0f       	add	r24, r18
    57b0:	93 1f       	adc	r25, r19
    57b2:	fc 01       	movw	r30, r24
    57b4:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p1_0;
    57b6:	89 81       	ldd	r24, Y+1	; 0x01
    57b8:	91 e0       	ldi	r25, 0x01	; 1
    57ba:	98 0f       	add	r25, r24
    57bc:	99 83       	std	Y+1, r25	; 0x01
    57be:	88 2f       	mov	r24, r24
    57c0:	90 e0       	ldi	r25, 0x00	; 0
    57c2:	4a 89       	ldd	r20, Y+18	; 0x12
    57c4:	9e 01       	movw	r18, r28
    57c6:	2d 5f       	subi	r18, 0xFD	; 253
    57c8:	3f 4f       	sbci	r19, 0xFF	; 255
    57ca:	82 0f       	add	r24, r18
    57cc:	93 1f       	adc	r25, r19
    57ce:	fc 01       	movw	r30, r24
    57d0:	40 83       	st	Z, r20

		/* Register 47 for CLK0 */
		params[i] = (ms_reg.reg.p3_2 << 4);
    57d2:	2c 8d       	ldd	r18, Y+28	; 0x1c
    57d4:	89 81       	ldd	r24, Y+1	; 0x01
    57d6:	88 2f       	mov	r24, r24
    57d8:	90 e0       	ldi	r25, 0x00	; 0
    57da:	42 2f       	mov	r20, r18
    57dc:	42 95       	swap	r20
    57de:	40 7f       	andi	r20, 0xF0	; 240
    57e0:	9e 01       	movw	r18, r28
    57e2:	2d 5f       	subi	r18, 0xFD	; 253
    57e4:	3f 4f       	sbci	r19, 0xFF	; 255
    57e6:	82 0f       	add	r24, r18
    57e8:	93 1f       	adc	r25, r19
    57ea:	fc 01       	movw	r30, r24
    57ec:	40 83       	st	Z, r20
		params[i++] += (ms_reg.reg.p2_2 & 0x0F);
    57ee:	49 81       	ldd	r20, Y+1	; 0x01
    57f0:	81 e0       	ldi	r24, 0x01	; 1
    57f2:	84 0f       	add	r24, r20
    57f4:	89 83       	std	Y+1, r24	; 0x01
    57f6:	84 2f       	mov	r24, r20
    57f8:	90 e0       	ldi	r25, 0x00	; 0
    57fa:	9e 01       	movw	r18, r28
    57fc:	2d 5f       	subi	r18, 0xFD	; 253
    57fe:	3f 4f       	sbci	r19, 0xFF	; 255
    5800:	82 0f       	add	r24, r18
    5802:	93 1f       	adc	r25, r19
    5804:	fc 01       	movw	r30, r24
    5806:	30 81       	ld	r19, Z
    5808:	88 8d       	ldd	r24, Y+24	; 0x18
    580a:	28 2f       	mov	r18, r24
    580c:	2f 70       	andi	r18, 0x0F	; 15
    580e:	84 2f       	mov	r24, r20
    5810:	90 e0       	ldi	r25, 0x00	; 0
    5812:	43 2f       	mov	r20, r19
    5814:	42 0f       	add	r20, r18
    5816:	9e 01       	movw	r18, r28
    5818:	2d 5f       	subi	r18, 0xFD	; 253
    581a:	3f 4f       	sbci	r19, 0xFF	; 255
    581c:	82 0f       	add	r24, r18
    581e:	93 1f       	adc	r25, r19
    5820:	fc 01       	movw	r30, r24
    5822:	40 83       	st	Z, r20

		/* Registers 48-49 for CLK0 */
		params[i++] = ms_reg.reg.p2_1;
    5824:	89 81       	ldd	r24, Y+1	; 0x01
    5826:	91 e0       	ldi	r25, 0x01	; 1
    5828:	98 0f       	add	r25, r24
    582a:	99 83       	std	Y+1, r25	; 0x01
    582c:	88 2f       	mov	r24, r24
    582e:	90 e0       	ldi	r25, 0x00	; 0
    5830:	4f 89       	ldd	r20, Y+23	; 0x17
    5832:	9e 01       	movw	r18, r28
    5834:	2d 5f       	subi	r18, 0xFD	; 253
    5836:	3f 4f       	sbci	r19, 0xFF	; 255
    5838:	82 0f       	add	r24, r18
    583a:	93 1f       	adc	r25, r19
    583c:	fc 01       	movw	r30, r24
    583e:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p2_0;
    5840:	89 81       	ldd	r24, Y+1	; 0x01
    5842:	91 e0       	ldi	r25, 0x01	; 1
    5844:	98 0f       	add	r25, r24
    5846:	99 83       	std	Y+1, r25	; 0x01
    5848:	88 2f       	mov	r24, r24
    584a:	90 e0       	ldi	r25, 0x00	; 0
    584c:	4e 89       	ldd	r20, Y+22	; 0x16
    584e:	9e 01       	movw	r18, r28
    5850:	2d 5f       	subi	r18, 0xFD	; 253
    5852:	3f 4f       	sbci	r19, 0xFF	; 255
    5854:	82 0f       	add	r24, r18
    5856:	93 1f       	adc	r25, r19
    5858:	fc 01       	movw	r30, r24
    585a:	40 83       	st	Z, r20

		/* Write the parameters */
		switch(clk)
    585c:	88 89       	ldd	r24, Y+16	; 0x10
    585e:	99 89       	ldd	r25, Y+17	; 0x11
    5860:	81 30       	cpi	r24, 0x01	; 1
    5862:	91 05       	cpc	r25, r1
    5864:	89 f0       	breq	.+34     	; 0x5888 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1b8>
    5866:	82 30       	cpi	r24, 0x02	; 2
    5868:	91 05       	cpc	r25, r1
    586a:	c9 f0       	breq	.+50     	; 0x589e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ce>
    586c:	89 2b       	or	r24, r25
    586e:	09 f0       	breq	.+2      	; 0x5872 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1a2>
			break;

			default:
			{
			}
			break;
    5870:	26 c0       	rjmp	.+76     	; 0x58be <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
		/* Write the parameters */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				if(si5351_write_bulk(SI5351_MS0_PARAMETERS, params, i))
    5872:	ce 01       	movw	r24, r28
    5874:	03 96       	adiw	r24, 0x03	; 3
    5876:	49 81       	ldd	r20, Y+1	; 0x01
    5878:	bc 01       	movw	r22, r24
    587a:	8a e2       	ldi	r24, 0x2A	; 42
    587c:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5880:	88 23       	and	r24, r24
    5882:	c1 f0       	breq	.+48     	; 0x58b4 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1e4>
				{
					return(true);
    5884:	81 e0       	ldi	r24, 0x01	; 1
    5886:	2f c0       	rjmp	.+94     	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
			}
			break;

			case SI5351_CLK1:
			{
				if(si5351_write_bulk(SI5351_MS1_PARAMETERS, params, i))
    5888:	ce 01       	movw	r24, r28
    588a:	03 96       	adiw	r24, 0x03	; 3
    588c:	49 81       	ldd	r20, Y+1	; 0x01
    588e:	bc 01       	movw	r22, r24
    5890:	82 e3       	ldi	r24, 0x32	; 50
    5892:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    5896:	88 23       	and	r24, r24
    5898:	79 f0       	breq	.+30     	; 0x58b8 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1e8>
				{
					return(true);
    589a:	81 e0       	ldi	r24, 0x01	; 1
    589c:	24 c0       	rjmp	.+72     	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
			}
			break;

			case SI5351_CLK2:
			{
				if(si5351_write_bulk(SI5351_MS2_PARAMETERS, params, i))
    589e:	ce 01       	movw	r24, r28
    58a0:	03 96       	adiw	r24, 0x03	; 3
    58a2:	49 81       	ldd	r20, Y+1	; 0x01
    58a4:	bc 01       	movw	r22, r24
    58a6:	8a e3       	ldi	r24, 0x3A	; 58
    58a8:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
    58ac:	88 23       	and	r24, r24
    58ae:	31 f0       	breq	.+12     	; 0x58bc <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ec>
				{
					return(true);
    58b0:	81 e0       	ldi	r24, 0x01	; 1
    58b2:	19 c0       	rjmp	.+50     	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
				if(si5351_write_bulk(SI5351_MS0_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    58b4:	00 00       	nop
    58b6:	03 c0       	rjmp	.+6      	; 0x58be <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
				if(si5351_write_bulk(SI5351_MS1_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    58b8:	00 00       	nop
    58ba:	01 c0       	rjmp	.+2      	; 0x58be <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
				if(si5351_write_bulk(SI5351_MS2_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    58bc:	00 00       	nop
			{
			}
			break;
		}

		if(set_integer_mode(clk, int_mode))
    58be:	88 89       	ldd	r24, Y+16	; 0x10
    58c0:	99 89       	ldd	r25, Y+17	; 0x11
    58c2:	6e 8d       	ldd	r22, Y+30	; 0x1e
    58c4:	0e 94 81 2c 	call	0x5902	; 0x5902 <_Z16set_integer_mode12si5351_clockb>
    58c8:	88 23       	and	r24, r24
    58ca:	11 f0       	breq	.+4      	; 0x58d0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x200>
		{
			return(true);
    58cc:	81 e0       	ldi	r24, 0x01	; 1
    58ce:	0b c0       	rjmp	.+22     	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		if(ms_div(clk, r_div, div_by_4))
    58d0:	88 89       	ldd	r24, Y+16	; 0x10
    58d2:	99 89       	ldd	r25, Y+17	; 0x11
    58d4:	4c a5       	ldd	r20, Y+44	; 0x2c
    58d6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    58d8:	0e 94 b7 2c 	call	0x596e	; 0x596e <_Z6ms_div12si5351_clockhb>
    58dc:	88 23       	and	r24, r24
    58de:	11 f0       	breq	.+4      	; 0x58e4 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x214>
		{
			return(true);
    58e0:	81 e0       	ldi	r24, 0x01	; 1
    58e2:	01 c0       	rjmp	.+2      	; 0x58e6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		return(false);
    58e4:	80 e0       	ldi	r24, 0x00	; 0
	}
    58e6:	6f 96       	adiw	r28, 0x1f	; 31
    58e8:	cd bf       	out	0x3d, r28	; 61
    58ea:	de bf       	out	0x3e, r29	; 62
    58ec:	df 91       	pop	r29
    58ee:	cf 91       	pop	r28
    58f0:	1f 91       	pop	r17
    58f2:	0f 91       	pop	r16
    58f4:	ff 90       	pop	r15
    58f6:	ef 90       	pop	r14
    58f8:	df 90       	pop	r13
    58fa:	cf 90       	pop	r12
    58fc:	af 90       	pop	r10
    58fe:	8f 90       	pop	r8
    5900:	08 95       	ret

00005902 <_Z16set_integer_mode12si5351_clockb>:
 * enable - 1 to enable, 0 to disable
 *
 * Set the indicated multisynth into integer mode.
 */
	bool set_integer_mode(Si5351_clock clk, bool enable)
	{
    5902:	cf 93       	push	r28
    5904:	df 93       	push	r29
    5906:	cd b7       	in	r28, 0x3d	; 61
    5908:	de b7       	in	r29, 0x3e	; 62
    590a:	26 97       	sbiw	r28, 0x06	; 6
    590c:	cd bf       	out	0x3d, r28	; 61
    590e:	de bf       	out	0x3e, r29	; 62
    5910:	8c 83       	std	Y+4, r24	; 0x04
    5912:	9d 83       	std	Y+5, r25	; 0x05
    5914:	6e 83       	std	Y+6, r22	; 0x06
		uint8_t reg_val;
		uint8_t data[2];

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    5916:	8c 81       	ldd	r24, Y+4	; 0x04
    5918:	20 e1       	ldi	r18, 0x10	; 16
    591a:	28 0f       	add	r18, r24
    591c:	ce 01       	movw	r24, r28
    591e:	02 96       	adiw	r24, 0x02	; 2
    5920:	41 e0       	ldi	r20, 0x01	; 1
    5922:	bc 01       	movw	r22, r24
    5924:	82 2f       	mov	r24, r18
    5926:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    592a:	88 23       	and	r24, r24
    592c:	11 f0       	breq	.+4      	; 0x5932 <_Z16set_integer_mode12si5351_clockb+0x30>
		{
			return(true);
    592e:	81 e0       	ldi	r24, 0x01	; 1
    5930:	18 c0       	rjmp	.+48     	; 0x5962 <_Z16set_integer_mode12si5351_clockb+0x60>
		}
		
		reg_val = data[0];
    5932:	8a 81       	ldd	r24, Y+2	; 0x02
    5934:	89 83       	std	Y+1, r24	; 0x01

		if(enable)
    5936:	8e 81       	ldd	r24, Y+6	; 0x06
    5938:	88 23       	and	r24, r24
    593a:	21 f0       	breq	.+8      	; 0x5944 <_Z16set_integer_mode12si5351_clockb+0x42>
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
    593c:	89 81       	ldd	r24, Y+1	; 0x01
    593e:	80 64       	ori	r24, 0x40	; 64
    5940:	89 83       	std	Y+1, r24	; 0x01
    5942:	03 c0       	rjmp	.+6      	; 0x594a <_Z16set_integer_mode12si5351_clockb+0x48>
		}
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
    5944:	89 81       	ldd	r24, Y+1	; 0x01
    5946:	8f 7b       	andi	r24, 0xBF	; 191
    5948:	89 83       	std	Y+1, r24	; 0x01
		}

		data[0] = reg_val;
    594a:	89 81       	ldd	r24, Y+1	; 0x01
    594c:	8a 83       	std	Y+2, r24	; 0x02
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
    594e:	8c 81       	ldd	r24, Y+4	; 0x04
    5950:	20 e1       	ldi	r18, 0x10	; 16
    5952:	28 0f       	add	r18, r24
    5954:	ce 01       	movw	r24, r28
    5956:	02 96       	adiw	r24, 0x02	; 2
    5958:	41 e0       	ldi	r20, 0x01	; 1
    595a:	bc 01       	movw	r22, r24
    595c:	82 2f       	mov	r24, r18
    595e:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
	}
    5962:	26 96       	adiw	r28, 0x06	; 6
    5964:	cd bf       	out	0x3d, r28	; 61
    5966:	de bf       	out	0x3e, r29	; 62
    5968:	df 91       	pop	r29
    596a:	cf 91       	pop	r28
    596c:	08 95       	ret

0000596e <_Z6ms_div12si5351_clockhb>:


	bool ms_div(Si5351_clock clk, uint8_t r_div, bool div_by_4)
	{
    596e:	cf 93       	push	r28
    5970:	df 93       	push	r29
    5972:	cd b7       	in	r28, 0x3d	; 61
    5974:	de b7       	in	r29, 0x3e	; 62
    5976:	28 97       	sbiw	r28, 0x08	; 8
    5978:	cd bf       	out	0x3d, r28	; 61
    597a:	de bf       	out	0x3e, r29	; 62
    597c:	8d 83       	std	Y+5, r24	; 0x05
    597e:	9e 83       	std	Y+6, r25	; 0x06
    5980:	6f 83       	std	Y+7, r22	; 0x07
    5982:	48 87       	std	Y+8, r20	; 0x08
		uint8_t reg_val, reg_addr;
		uint8_t data[2];

		switch(clk)
    5984:	8d 81       	ldd	r24, Y+5	; 0x05
    5986:	9e 81       	ldd	r25, Y+6	; 0x06
    5988:	81 30       	cpi	r24, 0x01	; 1
    598a:	91 05       	cpc	r25, r1
    598c:	41 f0       	breq	.+16     	; 0x599e <_Z6ms_div12si5351_clockhb+0x30>
    598e:	82 30       	cpi	r24, 0x02	; 2
    5990:	91 05       	cpc	r25, r1
    5992:	41 f0       	breq	.+16     	; 0x59a4 <_Z6ms_div12si5351_clockhb+0x36>
    5994:	89 2b       	or	r24, r25
    5996:	49 f4       	brne	.+18     	; 0x59aa <_Z6ms_div12si5351_clockhb+0x3c>
		{
			case SI5351_CLK0:
			{
				reg_addr = SI5351_MS0_PARAMETERS + 2;
    5998:	8c e2       	ldi	r24, 0x2C	; 44
    599a:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    599c:	08 c0       	rjmp	.+16     	; 0x59ae <_Z6ms_div12si5351_clockhb+0x40>

			case SI5351_CLK1:
			{
				reg_addr = SI5351_MS1_PARAMETERS + 2;
    599e:	84 e3       	ldi	r24, 0x34	; 52
    59a0:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    59a2:	05 c0       	rjmp	.+10     	; 0x59ae <_Z6ms_div12si5351_clockhb+0x40>

			case SI5351_CLK2:
			{
				reg_addr = SI5351_MS2_PARAMETERS + 2;
    59a4:	8c e3       	ldi	r24, 0x3C	; 60
    59a6:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    59a8:	02 c0       	rjmp	.+4      	; 0x59ae <_Z6ms_div12si5351_clockhb+0x40>

			default:
				return(true);
    59aa:	81 e0       	ldi	r24, 0x01	; 1
    59ac:	30 c0       	rjmp	.+96     	; 0x5a0e <_Z6ms_div12si5351_clockhb+0xa0>
		}

		if(si5351_read_bulk(reg_addr, data, 1))
    59ae:	ce 01       	movw	r24, r28
    59b0:	03 96       	adiw	r24, 0x03	; 3
    59b2:	41 e0       	ldi	r20, 0x01	; 1
    59b4:	bc 01       	movw	r22, r24
    59b6:	8a 81       	ldd	r24, Y+2	; 0x02
    59b8:	0e 94 f5 2a 	call	0x55ea	; 0x55ea <_Z16si5351_read_bulkhPhh>
    59bc:	88 23       	and	r24, r24
    59be:	11 f0       	breq	.+4      	; 0x59c4 <_Z6ms_div12si5351_clockhb+0x56>
		{
			return(true);
    59c0:	81 e0       	ldi	r24, 0x01	; 1
    59c2:	25 c0       	rjmp	.+74     	; 0x5a0e <_Z6ms_div12si5351_clockhb+0xa0>
		}
		
		reg_val = data[0];
    59c4:	8b 81       	ldd	r24, Y+3	; 0x03
    59c6:	89 83       	std	Y+1, r24	; 0x01

		/* Clear the appropriate bits */
		reg_val &= ~(0x7c);
    59c8:	89 81       	ldd	r24, Y+1	; 0x01
    59ca:	83 78       	andi	r24, 0x83	; 131
    59cc:	89 83       	std	Y+1, r24	; 0x01

		if(div_by_4)
    59ce:	88 85       	ldd	r24, Y+8	; 0x08
    59d0:	88 23       	and	r24, r24
    59d2:	21 f0       	breq	.+8      	; 0x59dc <_Z6ms_div12si5351_clockhb+0x6e>
		{
			reg_val |= (SI5351_OUTPUT_CLK_DIVBY4);
    59d4:	89 81       	ldd	r24, Y+1	; 0x01
    59d6:	8c 60       	ori	r24, 0x0C	; 12
    59d8:	89 83       	std	Y+1, r24	; 0x01
    59da:	03 c0       	rjmp	.+6      	; 0x59e2 <_Z6ms_div12si5351_clockhb+0x74>
		}
		else
		{
			reg_val &= ~(SI5351_OUTPUT_CLK_DIVBY4);
    59dc:	89 81       	ldd	r24, Y+1	; 0x01
    59de:	83 7f       	andi	r24, 0xF3	; 243
    59e0:	89 83       	std	Y+1, r24	; 0x01
		}

		reg_val |= (r_div << SI5351_OUTPUT_CLK_DIV_SHIFT);
    59e2:	8f 81       	ldd	r24, Y+7	; 0x07
    59e4:	88 2f       	mov	r24, r24
    59e6:	90 e0       	ldi	r25, 0x00	; 0
    59e8:	82 95       	swap	r24
    59ea:	92 95       	swap	r25
    59ec:	90 7f       	andi	r25, 0xF0	; 240
    59ee:	98 27       	eor	r25, r24
    59f0:	80 7f       	andi	r24, 0xF0	; 240
    59f2:	98 27       	eor	r25, r24
    59f4:	98 2f       	mov	r25, r24
    59f6:	89 81       	ldd	r24, Y+1	; 0x01
    59f8:	89 2b       	or	r24, r25
    59fa:	89 83       	std	Y+1, r24	; 0x01

		data[0] = reg_val;
    59fc:	89 81       	ldd	r24, Y+1	; 0x01
    59fe:	8b 83       	std	Y+3, r24	; 0x03
		return(si5351_write_bulk(reg_addr, data, 1));
    5a00:	ce 01       	movw	r24, r28
    5a02:	03 96       	adiw	r24, 0x03	; 3
    5a04:	41 e0       	ldi	r20, 0x01	; 1
    5a06:	bc 01       	movw	r22, r24
    5a08:	8a 81       	ldd	r24, Y+2	; 0x02
    5a0a:	0e 94 c3 2a 	call	0x5586	; 0x5586 <_Z17si5351_write_bulkhPhh>
	}
    5a0e:	28 96       	adiw	r28, 0x08	; 8
    5a10:	cd bf       	out	0x3d, r28	; 61
    5a12:	de bf       	out	0x3e, r29	; 62
    5a14:	df 91       	pop	r29
    5a16:	cf 91       	pop	r28
    5a18:	08 95       	ret

00005a1a <SLPCTRL_init>:
 * \brief Initialize Sleep Controller
 *
 * \return Initialization status.
 */
int8_t SLPCTRL_init()
{
    5a1a:	cf 93       	push	r28
    5a1c:	df 93       	push	r29
    5a1e:	cd b7       	in	r28, 0x3d	; 61
    5a20:	de b7       	in	r29, 0x3e	; 62

	SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp; /* Sleep enable: disabled */
    5a22:	80 e5       	ldi	r24, 0x50	; 80
    5a24:	90 e0       	ldi	r25, 0x00	; 0
    5a26:	fc 01       	movw	r30, r24
    5a28:	10 82       	st	Z, r1
//			 | SLPCTRL_SMODE_IDLE_gc;  /* Idle mode */
//			 | SLPCTRL_SMODE_STDBY_gc; /* Standby Mode */
//			 | SLPCTRL_SMODE_PDOWN_gc; /* Power-down Mode */

	return 0;
    5a2a:	80 e0       	ldi	r24, 0x00	; 0
}
    5a2c:	df 91       	pop	r29
    5a2e:	cf 91       	pop	r28
    5a30:	08 95       	ret

00005a32 <SLPCTRL_set_sleep_mode>:

void SLPCTRL_set_sleep_mode(SLPCTRL_SMODE_t setmode)
{
    5a32:	cf 93       	push	r28
    5a34:	df 93       	push	r29
    5a36:	00 d0       	rcall	.+0      	; 0x5a38 <SLPCTRL_set_sleep_mode+0x6>
    5a38:	cd b7       	in	r28, 0x3d	; 61
    5a3a:	de b7       	in	r29, 0x3e	; 62
    5a3c:	89 83       	std	Y+1, r24	; 0x01
    5a3e:	9a 83       	std	Y+2, r25	; 0x02
	SLPCTRL.CTRLA = (SLPCTRL.CTRLA & ~SLPCTRL_SMODE_gm) | (setmode & SLPCTRL_SMODE_gm);
    5a40:	80 e5       	ldi	r24, 0x50	; 80
    5a42:	90 e0       	ldi	r25, 0x00	; 0
    5a44:	fc 01       	movw	r30, r24
    5a46:	80 81       	ld	r24, Z
    5a48:	98 2f       	mov	r25, r24
    5a4a:	99 7f       	andi	r25, 0xF9	; 249
    5a4c:	89 81       	ldd	r24, Y+1	; 0x01
    5a4e:	86 70       	andi	r24, 0x06	; 6
    5a50:	29 2f       	mov	r18, r25
    5a52:	28 2b       	or	r18, r24
    5a54:	80 e5       	ldi	r24, 0x50	; 80
    5a56:	90 e0       	ldi	r25, 0x00	; 0
    5a58:	fc 01       	movw	r30, r24
    5a5a:	20 83       	st	Z, r18
}
    5a5c:	00 00       	nop
    5a5e:	0f 90       	pop	r0
    5a60:	0f 90       	pop	r0
    5a62:	df 91       	pop	r29
    5a64:	cf 91       	pop	r28
    5a66:	08 95       	ret

00005a68 <PORTE_set_pin_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void PORTE_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
    5a68:	cf 93       	push	r28
    5a6a:	df 93       	push	r29
    5a6c:	00 d0       	rcall	.+0      	; 0x5a6e <PORTE_set_pin_dir+0x6>
    5a6e:	1f 92       	push	r1
    5a70:	cd b7       	in	r28, 0x3d	; 61
    5a72:	de b7       	in	r29, 0x3e	; 62
    5a74:	89 83       	std	Y+1, r24	; 0x01
    5a76:	6a 83       	std	Y+2, r22	; 0x02
    5a78:	7b 83       	std	Y+3, r23	; 0x03
	switch (dir) {
    5a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    5a7c:	9b 81       	ldd	r25, Y+3	; 0x03
    5a7e:	81 30       	cpi	r24, 0x01	; 1
    5a80:	91 05       	cpc	r25, r1
    5a82:	e9 f0       	breq	.+58     	; 0x5abe <PORTE_set_pin_dir+0x56>
    5a84:	82 30       	cpi	r24, 0x02	; 2
    5a86:	91 05       	cpc	r25, r1
    5a88:	81 f1       	breq	.+96     	; 0x5aea <PORTE_set_pin_dir+0x82>
    5a8a:	89 2b       	or	r24, r25
    5a8c:	09 f0       	breq	.+2      	; 0x5a90 <PORTE_set_pin_dir+0x28>
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
		break;
	default:
		break;
    5a8e:	3d c0       	rjmp	.+122    	; 0x5b0a <PORTE_set_pin_dir+0xa2>
 */
static inline void PORTE_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
    5a90:	80 e1       	ldi	r24, 0x10	; 16
    5a92:	90 e0       	ldi	r25, 0x00	; 0
    5a94:	fc 01       	movw	r30, r24
    5a96:	80 81       	ld	r24, Z
    5a98:	48 2f       	mov	r20, r24
    5a9a:	89 81       	ldd	r24, Y+1	; 0x01
    5a9c:	28 2f       	mov	r18, r24
    5a9e:	30 e0       	ldi	r19, 0x00	; 0
    5aa0:	81 e0       	ldi	r24, 0x01	; 1
    5aa2:	90 e0       	ldi	r25, 0x00	; 0
    5aa4:	02 c0       	rjmp	.+4      	; 0x5aaa <PORTE_set_pin_dir+0x42>
    5aa6:	88 0f       	add	r24, r24
    5aa8:	99 1f       	adc	r25, r25
    5aaa:	2a 95       	dec	r18
    5aac:	e2 f7       	brpl	.-8      	; 0x5aa6 <PORTE_set_pin_dir+0x3e>
    5aae:	80 95       	com	r24
    5ab0:	24 2f       	mov	r18, r20
    5ab2:	28 23       	and	r18, r24
    5ab4:	80 e1       	ldi	r24, 0x10	; 16
    5ab6:	90 e0       	ldi	r25, 0x00	; 0
    5ab8:	fc 01       	movw	r30, r24
    5aba:	20 83       	st	Z, r18
		break;
    5abc:	26 c0       	rjmp	.+76     	; 0x5b0a <PORTE_set_pin_dir+0xa2>
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
    5abe:	80 e1       	ldi	r24, 0x10	; 16
    5ac0:	90 e0       	ldi	r25, 0x00	; 0
    5ac2:	fc 01       	movw	r30, r24
    5ac4:	80 81       	ld	r24, Z
    5ac6:	48 2f       	mov	r20, r24
    5ac8:	89 81       	ldd	r24, Y+1	; 0x01
    5aca:	28 2f       	mov	r18, r24
    5acc:	30 e0       	ldi	r19, 0x00	; 0
    5ace:	81 e0       	ldi	r24, 0x01	; 1
    5ad0:	90 e0       	ldi	r25, 0x00	; 0
    5ad2:	02 c0       	rjmp	.+4      	; 0x5ad8 <PORTE_set_pin_dir+0x70>
    5ad4:	88 0f       	add	r24, r24
    5ad6:	99 1f       	adc	r25, r25
    5ad8:	2a 95       	dec	r18
    5ada:	e2 f7       	brpl	.-8      	; 0x5ad4 <PORTE_set_pin_dir+0x6c>
    5adc:	24 2f       	mov	r18, r20
    5ade:	28 2b       	or	r18, r24
    5ae0:	80 e1       	ldi	r24, 0x10	; 16
    5ae2:	90 e0       	ldi	r25, 0x00	; 0
    5ae4:	fc 01       	movw	r30, r24
    5ae6:	20 83       	st	Z, r18
		break;
    5ae8:	10 c0       	rjmp	.+32     	; 0x5b0a <PORTE_set_pin_dir+0xa2>
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    5aea:	89 81       	ldd	r24, Y+1	; 0x01
    5aec:	88 2f       	mov	r24, r24
    5aee:	90 e0       	ldi	r25, 0x00	; 0
    5af0:	80 57       	subi	r24, 0x70	; 112
    5af2:	9b 4f       	sbci	r25, 0xFB	; 251
    5af4:	fc 01       	movw	r30, r24
    5af6:	20 81       	ld	r18, Z
    5af8:	89 81       	ldd	r24, Y+1	; 0x01
    5afa:	88 2f       	mov	r24, r24
    5afc:	90 e0       	ldi	r25, 0x00	; 0
    5afe:	80 57       	subi	r24, 0x70	; 112
    5b00:	9b 4f       	sbci	r25, 0xFB	; 251
    5b02:	28 60       	ori	r18, 0x08	; 8
    5b04:	fc 01       	movw	r30, r24
    5b06:	20 83       	st	Z, r18
		break;
    5b08:	00 00       	nop
	default:
		break;
	}
}
    5b0a:	00 00       	nop
    5b0c:	23 96       	adiw	r28, 0x03	; 3
    5b0e:	cd bf       	out	0x3d, r28	; 61
    5b10:	de bf       	out	0x3e, r29	; 62
    5b12:	df 91       	pop	r29
    5b14:	cf 91       	pop	r28
    5b16:	08 95       	ret

00005b18 <TIMERA_init>:

#include "port.h"
#include "binio.h"

void TIMERA_init(void)
{
    5b18:	cf 93       	push	r28
    5b1a:	df 93       	push	r29
    5b1c:	cd b7       	in	r28, 0x3d	; 61
    5b1e:	de b7       	in	r29, 0x3e	; 62
	output is set at BOTTOM and cleared on the compare match between the TCAn.CNT and TCAn.CMPn registers.
	CMPn = BOTTOM will produce a static low signal on WOn while CMPn > TOP will produce a static high signal on
	WOn.
	*/

	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    5b20:	61 e0       	ldi	r22, 0x01	; 1
    5b22:	70 e0       	ldi	r23, 0x00	; 0
    5b24:	83 e0       	ldi	r24, 0x03	; 3
    5b26:	0e 94 34 2d 	call	0x5a68	; 0x5a68 <PORTE_set_pin_dir>
	PORTE_set_pin_dir(0, PORT_DIR_OUT);
    5b2a:	61 e0       	ldi	r22, 0x01	; 1
    5b2c:	70 e0       	ldi	r23, 0x00	; 0
    5b2e:	80 e0       	ldi	r24, 0x00	; 0
    5b30:	0e 94 34 2d 	call	0x5a68	; 0x5a68 <PORTE_set_pin_dir>
	PORTE_set_pin_dir(1, PORT_DIR_OUT);
    5b34:	61 e0       	ldi	r22, 0x01	; 1
    5b36:	70 e0       	ldi	r23, 0x00	; 0
    5b38:	81 e0       	ldi	r24, 0x01	; 1
    5b3a:	0e 94 34 2d 	call	0x5a68	; 0x5a68 <PORTE_set_pin_dir>
	PORTE_set_pin_dir(2, PORT_DIR_OUT);
    5b3e:	61 e0       	ldi	r22, 0x01	; 1
    5b40:	70 e0       	ldi	r23, 0x00	; 0
    5b42:	82 e0       	ldi	r24, 0x02	; 2
    5b44:	0e 94 34 2d 	call	0x5a68	; 0x5a68 <PORTE_set_pin_dir>
// 	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTE_gc; /* PWM WO3 out on PE3 */ 
// 	TCA0.SINGLE.CTRLB = TCA_SINGLE_WGMODE_SINGLESLOPE_gc; /* Set waveform generation mode single-slope, and enable compare channel */
// 	TCA0.SINGLE.CMP0 = TCA0.SINGLE.PER >> 1; /* Start at 50% duty cycle */
// 	TCA0.SINGLE.CTRLB |= (TCA_SINGLE_CMP0EN_bm | TCA_SINGLE_CMP1EN_bm | TCA_SINGLE_CMP2_bm); /* enable compare channel 0 */
// 	TCA0.SINGLE.CTRLA |= TCA_SINGLE_ENABLE_bm; /* enable TimerA0 */
	TCA0.SPLIT.CTRLD |= 0x01;
    5b48:	80 e0       	ldi	r24, 0x00	; 0
    5b4a:	9a e0       	ldi	r25, 0x0A	; 10
    5b4c:	fc 01       	movw	r30, r24
    5b4e:	23 81       	ldd	r18, Z+3	; 0x03
    5b50:	80 e0       	ldi	r24, 0x00	; 0
    5b52:	9a e0       	ldi	r25, 0x0A	; 10
    5b54:	21 60       	ori	r18, 0x01	; 1
    5b56:	fc 01       	movw	r30, r24
    5b58:	23 83       	std	Z+3, r18	; 0x03
	TCA0.SPLIT.HPER = 0xFF; /* Set timer period to 10 kHz */
    5b5a:	80 e0       	ldi	r24, 0x00	; 0
    5b5c:	9a e0       	ldi	r25, 0x0A	; 10
    5b5e:	2f ef       	ldi	r18, 0xFF	; 255
    5b60:	fc 01       	movw	r30, r24
    5b62:	27 a3       	std	Z+39, r18	; 0x27
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTE_gc; /* PWM WO3 out on PE3 */ 
    5b64:	80 ee       	ldi	r24, 0xE0	; 224
    5b66:	95 e0       	ldi	r25, 0x05	; 5
    5b68:	24 e0       	ldi	r18, 0x04	; 4
    5b6a:	fc 01       	movw	r30, r24
    5b6c:	26 83       	std	Z+6, r18	; 0x06
	TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; /* Set waveform generation mode single-slope, and enable compare channel */
    5b6e:	80 e0       	ldi	r24, 0x00	; 0
    5b70:	9a e0       	ldi	r25, 0x0A	; 10
    5b72:	fc 01       	movw	r30, r24
    5b74:	21 81       	ldd	r18, Z+1	; 0x01
    5b76:	80 e0       	ldi	r24, 0x00	; 0
    5b78:	9a e0       	ldi	r25, 0x0A	; 10
    5b7a:	20 61       	ori	r18, 0x10	; 16
    5b7c:	fc 01       	movw	r30, r24
    5b7e:	21 83       	std	Z+1, r18	; 0x01
	TCA0.SPLIT.HCMP0 = TCA0.SPLIT.HPER >> 1; /* Start at 50% duty cycle */
    5b80:	80 e0       	ldi	r24, 0x00	; 0
    5b82:	9a e0       	ldi	r25, 0x0A	; 10
    5b84:	fc 01       	movw	r30, r24
    5b86:	87 a1       	ldd	r24, Z+39	; 0x27
    5b88:	88 2f       	mov	r24, r24
    5b8a:	90 e0       	ldi	r25, 0x00	; 0
    5b8c:	9c 01       	movw	r18, r24
    5b8e:	35 95       	asr	r19
    5b90:	27 95       	ror	r18
    5b92:	80 e0       	ldi	r24, 0x00	; 0
    5b94:	9a e0       	ldi	r25, 0x0A	; 10
    5b96:	fc 01       	movw	r30, r24
    5b98:	21 a7       	std	Z+41, r18	; 0x29
	TCA0.SPLIT.CTRLB |= (TCA_SPLIT_CLKSEL2_bp); /* enable compare channel 0 */
    5b9a:	80 e0       	ldi	r24, 0x00	; 0
    5b9c:	9a e0       	ldi	r25, 0x0A	; 10
    5b9e:	fc 01       	movw	r30, r24
    5ba0:	21 81       	ldd	r18, Z+1	; 0x01
    5ba2:	80 e0       	ldi	r24, 0x00	; 0
    5ba4:	9a e0       	ldi	r25, 0x0A	; 10
    5ba6:	23 60       	ori	r18, 0x03	; 3
    5ba8:	fc 01       	movw	r30, r24
    5baa:	21 83       	std	Z+1, r18	; 0x01
	TCA0.SPLIT.CTRLA |= (TCA_SPLIT_CLKSEL_DIV8_gc | TCA_SPLIT_ENABLE_bm); /* enable TimerA0 */
    5bac:	80 e0       	ldi	r24, 0x00	; 0
    5bae:	9a e0       	ldi	r25, 0x0A	; 10
    5bb0:	fc 01       	movw	r30, r24
    5bb2:	20 81       	ld	r18, Z
    5bb4:	80 e0       	ldi	r24, 0x00	; 0
    5bb6:	9a e0       	ldi	r25, 0x0A	; 10
    5bb8:	27 60       	ori	r18, 0x07	; 7
    5bba:	fc 01       	movw	r30, r24
    5bbc:	20 83       	st	Z, r18
}
    5bbe:	00 00       	nop
    5bc0:	df 91       	pop	r29
    5bc2:	cf 91       	pop	r28
    5bc4:	08 95       	ret

00005bc6 <setPWM>:

uint8_t setPWM(uint8_t duty)
{
    5bc6:	cf 93       	push	r28
    5bc8:	df 93       	push	r29
    5bca:	cd b7       	in	r28, 0x3d	; 61
    5bcc:	de b7       	in	r29, 0x3e	; 62
    5bce:	29 97       	sbiw	r28, 0x09	; 9
    5bd0:	cd bf       	out	0x3d, r28	; 61
    5bd2:	de bf       	out	0x3e, r29	; 62
    5bd4:	89 87       	std	Y+9, r24	; 0x09
	uint8_t dc = CLAMP(0, duty, 100);
    5bd6:	89 85       	ldd	r24, Y+9	; 0x09
    5bd8:	89 83       	std	Y+1, r24	; 0x01
    5bda:	1a 82       	std	Y+2, r1	; 0x02
    5bdc:	1b 82       	std	Y+3, r1	; 0x03
    5bde:	84 e6       	ldi	r24, 0x64	; 100
    5be0:	90 e0       	ldi	r25, 0x00	; 0
    5be2:	8c 83       	std	Y+4, r24	; 0x04
    5be4:	9d 83       	std	Y+5, r25	; 0x05
    5be6:	89 81       	ldd	r24, Y+1	; 0x01
    5be8:	88 2f       	mov	r24, r24
    5bea:	90 e0       	ldi	r25, 0x00	; 0
    5bec:	2c 81       	ldd	r18, Y+4	; 0x04
    5bee:	3d 81       	ldd	r19, Y+5	; 0x05
    5bf0:	28 17       	cp	r18, r24
    5bf2:	39 07       	cpc	r19, r25
    5bf4:	54 f0       	brlt	.+20     	; 0x5c0a <setPWM+0x44>
    5bf6:	89 81       	ldd	r24, Y+1	; 0x01
    5bf8:	28 2f       	mov	r18, r24
    5bfa:	30 e0       	ldi	r19, 0x00	; 0
    5bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    5bfe:	9b 81       	ldd	r25, Y+3	; 0x03
    5c00:	82 17       	cp	r24, r18
    5c02:	93 07       	cpc	r25, r19
    5c04:	24 f4       	brge	.+8      	; 0x5c0e <setPWM+0x48>
    5c06:	c9 01       	movw	r24, r18
    5c08:	02 c0       	rjmp	.+4      	; 0x5c0e <setPWM+0x48>
    5c0a:	8c 81       	ldd	r24, Y+4	; 0x04
    5c0c:	9d 81       	ldd	r25, Y+5	; 0x05
    5c0e:	88 87       	std	Y+8, r24	; 0x08
	
	uint16_t newCMP = (((uint32_t)(TCA0.SPLIT.HPER) * dc) / 100);
    5c10:	80 e0       	ldi	r24, 0x00	; 0
    5c12:	9a e0       	ldi	r25, 0x0A	; 10
    5c14:	fc 01       	movw	r30, r24
    5c16:	87 a1       	ldd	r24, Z+39	; 0x27
    5c18:	28 2f       	mov	r18, r24
    5c1a:	30 e0       	ldi	r19, 0x00	; 0
    5c1c:	40 e0       	ldi	r20, 0x00	; 0
    5c1e:	50 e0       	ldi	r21, 0x00	; 0
    5c20:	88 85       	ldd	r24, Y+8	; 0x08
    5c22:	88 2f       	mov	r24, r24
    5c24:	90 e0       	ldi	r25, 0x00	; 0
    5c26:	a0 e0       	ldi	r26, 0x00	; 0
    5c28:	b0 e0       	ldi	r27, 0x00	; 0
    5c2a:	bc 01       	movw	r22, r24
    5c2c:	cd 01       	movw	r24, r26
    5c2e:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    5c32:	dc 01       	movw	r26, r24
    5c34:	cb 01       	movw	r24, r22
    5c36:	24 e6       	ldi	r18, 0x64	; 100
    5c38:	30 e0       	ldi	r19, 0x00	; 0
    5c3a:	40 e0       	ldi	r20, 0x00	; 0
    5c3c:	50 e0       	ldi	r21, 0x00	; 0
    5c3e:	bc 01       	movw	r22, r24
    5c40:	cd 01       	movw	r24, r26
    5c42:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    5c46:	da 01       	movw	r26, r20
    5c48:	c9 01       	movw	r24, r18
    5c4a:	8e 83       	std	Y+6, r24	; 0x06
    5c4c:	9f 83       	std	Y+7, r25	; 0x07
	TCA0.SPLIT.HCMP0 = (uint8_t)newCMP;
    5c4e:	80 e0       	ldi	r24, 0x00	; 0
    5c50:	9a e0       	ldi	r25, 0x0A	; 10
    5c52:	2e 81       	ldd	r18, Y+6	; 0x06
    5c54:	fc 01       	movw	r30, r24
    5c56:	21 a7       	std	Z+41, r18	; 0x29
	return(dc);
    5c58:	88 85       	ldd	r24, Y+8	; 0x08
    5c5a:	29 96       	adiw	r28, 0x09	; 9
    5c5c:	cd bf       	out	0x3d, r28	; 61
    5c5e:	de bf       	out	0x3e, r29	; 62
    5c60:	df 91       	pop	r29
    5c62:	cf 91       	pop	r28
    5c64:	08 95       	ret

00005c66 <TIMERB_init>:
 * \brief Initialize tcb interface
 *
 * \return Initialization status.
 */
int8_t TIMERB_init()
{
    5c66:	cf 93       	push	r28
    5c68:	df 93       	push	r29
    5c6a:	cd b7       	in	r28, 0x3d	; 61
    5c6c:	de b7       	in	r29, 0x3e	; 62
/********************************************************************************/
/**
Main program periodic interrupt timer
*/

TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5c6e:	80 e0       	ldi	r24, 0x00	; 0
    5c70:	9b e0       	ldi	r25, 0x0B	; 11
    5c72:	21 e0       	ldi	r18, 0x01	; 1
    5c74:	fc 01       	movw	r30, r24
    5c76:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB0.CCMP = 0x9C40;
    5c78:	80 e0       	ldi	r24, 0x00	; 0
    5c7a:	9b e0       	ldi	r25, 0x0B	; 11
    5c7c:	20 e4       	ldi	r18, 0x40	; 64
    5c7e:	3c e9       	ldi	r19, 0x9C	; 156
    5c80:	fc 01       	movw	r30, r24
    5c82:	24 87       	std	Z+12, r18	; 0x0c
    5c84:	35 87       	std	Z+13, r19	; 0x0d

TCB0.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    5c86:	80 e0       	ldi	r24, 0x00	; 0
    5c88:	9b e0       	ldi	r25, 0x0B	; 11
    5c8a:	23 e0       	ldi	r18, 0x03	; 3
    5c8c:	fc 01       	movw	r30, r24
    5c8e:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB0.INTFLAGS = (TCB_CAPT_bm | TCB_OVF_bm); /* Clear flag */
    5c90:	80 e0       	ldi	r24, 0x00	; 0
    5c92:	9b e0       	ldi	r25, 0x0B	; 11
    5c94:	23 e0       	ldi	r18, 0x03	; 3
    5c96:	fc 01       	movw	r30, r24
    5c98:	26 83       	std	Z+6, r18	; 0x06
/********************************************************************************/
/** 
Utility ms timer
*/

TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5c9a:	80 e1       	ldi	r24, 0x10	; 16
    5c9c:	9b e0       	ldi	r25, 0x0B	; 11
    5c9e:	21 e0       	ldi	r18, 0x01	; 1
    5ca0:	fc 01       	movw	r30, r24
    5ca2:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB1.CCMP = 0x5DC0;
    5ca4:	80 e1       	ldi	r24, 0x10	; 16
    5ca6:	9b e0       	ldi	r25, 0x0B	; 11
    5ca8:	20 ec       	ldi	r18, 0xC0	; 192
    5caa:	3d e5       	ldi	r19, 0x5D	; 93
    5cac:	fc 01       	movw	r30, r24
    5cae:	24 87       	std	Z+12, r18	; 0x0c
    5cb0:	35 87       	std	Z+13, r19	; 0x0d

TCB1.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    5cb2:	80 e1       	ldi	r24, 0x10	; 16
    5cb4:	9b e0       	ldi	r25, 0x0B	; 11
    5cb6:	21 e0       	ldi	r18, 0x01	; 1
    5cb8:	fc 01       	movw	r30, r24
    5cba:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB1.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    5cbc:	80 e1       	ldi	r24, 0x10	; 16
    5cbe:	9b e0       	ldi	r25, 0x0B	; 11
    5cc0:	21 e0       	ldi	r18, 0x01	; 1
    5cc2:	fc 01       	movw	r30, r24
    5cc4:	26 83       	std	Z+6, r18	; 0x06
/********************************************************************************/
/** 
I2C Timeout Flag Timer
*/

CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    5cc6:	80 e1       	ldi	r24, 0x10	; 16
    5cc8:	91 e0       	ldi	r25, 0x01	; 1
    5cca:	2e e1       	ldi	r18, 0x1E	; 30
    5ccc:	fc 01       	movw	r30, r24
    5cce:	23 83       	std	Z+3, r18	; 0x03
TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5cd0:	80 e2       	ldi	r24, 0x20	; 32
    5cd2:	9b e0       	ldi	r25, 0x0B	; 11
    5cd4:	21 e0       	ldi	r18, 0x01	; 1
    5cd6:	fc 01       	movw	r30, r24
    5cd8:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB2.CCMP = 0xFFFF;
    5cda:	80 e2       	ldi	r24, 0x20	; 32
    5cdc:	9b e0       	ldi	r25, 0x0B	; 11
    5cde:	2f ef       	ldi	r18, 0xFF	; 255
    5ce0:	3f ef       	ldi	r19, 0xFF	; 255
    5ce2:	fc 01       	movw	r30, r24
    5ce4:	24 87       	std	Z+12, r18	; 0x0c
    5ce6:	35 87       	std	Z+13, r19	; 0x0d

TCB2.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    5ce8:	80 e2       	ldi	r24, 0x20	; 32
    5cea:	9b e0       	ldi	r25, 0x0B	; 11
    5cec:	23 e0       	ldi	r18, 0x03	; 3
    5cee:	fc 01       	movw	r30, r24
    5cf0:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB2.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    5cf2:	80 e2       	ldi	r24, 0x20	; 32
    5cf4:	9b e0       	ldi	r25, 0x0B	; 11
    5cf6:	21 e0       	ldi	r18, 0x01	; 1
    5cf8:	fc 01       	movw	r30, r24
    5cfa:	26 83       	std	Z+6, r18	; 0x06
CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    5cfc:	80 e1       	ldi	r24, 0x10	; 16
    5cfe:	91 e0       	ldi	r25, 0x01	; 1
    5d00:	2e e1       	ldi	r18, 0x1E	; 30
    5d02:	fc 01       	movw	r30, r24
    5d04:	23 83       	std	Z+3, r18	; 0x03
/********************************************************************************/
/**
LED Timer
*/

TCB3.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5d06:	80 e3       	ldi	r24, 0x30	; 48
    5d08:	9b e0       	ldi	r25, 0x0B	; 11
    5d0a:	21 e0       	ldi	r18, 0x01	; 1
    5d0c:	fc 01       	movw	r30, r24
    5d0e:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB3.CCMP = 0x9C40;
    5d10:	80 e3       	ldi	r24, 0x30	; 48
    5d12:	9b e0       	ldi	r25, 0x0B	; 11
    5d14:	20 e4       	ldi	r18, 0x40	; 64
    5d16:	3c e9       	ldi	r19, 0x9C	; 156
    5d18:	fc 01       	movw	r30, r24
    5d1a:	24 87       	std	Z+12, r18	; 0x0c
    5d1c:	35 87       	std	Z+13, r19	; 0x0d

TCB3.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    5d1e:	80 e3       	ldi	r24, 0x30	; 48
    5d20:	9b e0       	ldi	r25, 0x0B	; 11
    5d22:	23 e0       	ldi	r18, 0x03	; 3
    5d24:	fc 01       	movw	r30, r24
    5d26:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB3.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    5d28:	80 e3       	ldi	r24, 0x30	; 48
    5d2a:	9b e0       	ldi	r25, 0x0B	; 11
    5d2c:	21 e0       	ldi	r18, 0x01	; 1
    5d2e:	fc 01       	movw	r30, r24
    5d30:	26 83       	std	Z+6, r18	; 0x06

	return 0;
    5d32:	80 e0       	ldi	r24, 0x00	; 0
}
    5d34:	df 91       	pop	r29
    5d36:	cf 91       	pop	r28
    5d38:	08 95       	ret

00005d3a <util_delay_ms>:


bool util_delay_ms(uint32_t delayValue)
{
    5d3a:	cf 93       	push	r28
    5d3c:	df 93       	push	r29
    5d3e:	00 d0       	rcall	.+0      	; 0x5d40 <util_delay_ms+0x6>
    5d40:	00 d0       	rcall	.+0      	; 0x5d42 <util_delay_ms+0x8>
    5d42:	cd b7       	in	r28, 0x3d	; 61
    5d44:	de b7       	in	r29, 0x3e	; 62
    5d46:	69 83       	std	Y+1, r22	; 0x01
    5d48:	7a 83       	std	Y+2, r23	; 0x02
    5d4a:	8b 83       	std	Y+3, r24	; 0x03
    5d4c:	9c 83       	std	Y+4, r25	; 0x04
	static uint32_t countdownValue=0;
	static bool counting = false;
	
	if(delayValue)
    5d4e:	89 81       	ldd	r24, Y+1	; 0x01
    5d50:	9a 81       	ldd	r25, Y+2	; 0x02
    5d52:	ab 81       	ldd	r26, Y+3	; 0x03
    5d54:	bc 81       	ldd	r27, Y+4	; 0x04
    5d56:	89 2b       	or	r24, r25
    5d58:	8a 2b       	or	r24, r26
    5d5a:	8b 2b       	or	r24, r27
    5d5c:	09 f4       	brne	.+2      	; 0x5d60 <util_delay_ms+0x26>
    5d5e:	84 c0       	rjmp	.+264    	; 0x5e68 <util_delay_ms+0x12e>
	{
		if(counting)
    5d60:	80 91 bd 41 	lds	r24, 0x41BD	; 0x8041bd <_ZZ13util_delay_msE8counting>
    5d64:	88 23       	and	r24, r24
    5d66:	09 f4       	brne	.+2      	; 0x5d6a <util_delay_ms+0x30>
    5d68:	4d c0       	rjmp	.+154    	; 0x5e04 <util_delay_ms+0xca>
		{
			if(!g_ms_counter)
    5d6a:	80 91 b5 41 	lds	r24, 0x41B5	; 0x8041b5 <_ZL12g_ms_counter>
    5d6e:	90 91 b6 41 	lds	r25, 0x41B6	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5d72:	a0 91 b7 41 	lds	r26, 0x41B7	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5d76:	b0 91 b8 41 	lds	r27, 0x41B8	; 0x8041b8 <_ZL12g_ms_counter+0x3>
    5d7a:	89 2b       	or	r24, r25
    5d7c:	8a 2b       	or	r24, r26
    5d7e:	8b 2b       	or	r24, r27
    5d80:	81 f4       	brne	.+32     	; 0x5da2 <util_delay_ms+0x68>
			{
				TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    5d82:	80 e1       	ldi	r24, 0x10	; 16
    5d84:	9b e0       	ldi	r25, 0x0B	; 11
    5d86:	fc 01       	movw	r30, r24
    5d88:	15 82       	std	Z+5, r1	; 0x05
				| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

				counting = false;
    5d8a:	10 92 bd 41 	sts	0x41BD, r1	; 0x8041bd <_ZZ13util_delay_msE8counting>
				countdownValue = 0;
    5d8e:	10 92 b9 41 	sts	0x41B9, r1	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5d92:	10 92 ba 41 	sts	0x41BA, r1	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5d96:	10 92 bb 41 	sts	0x41BB, r1	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5d9a:	10 92 bc 41 	sts	0x41BC, r1	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
				return(false); /* time expired */
    5d9e:	80 e0       	ldi	r24, 0x00	; 0
    5da0:	81 c0       	rjmp	.+258    	; 0x5ea4 <util_delay_ms+0x16a>
			}
			else if(delayValue != countdownValue) /* countdown delay changed */
    5da2:	80 91 b9 41 	lds	r24, 0x41B9	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5da6:	90 91 ba 41 	lds	r25, 0x41BA	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5daa:	a0 91 bb 41 	lds	r26, 0x41BB	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5dae:	b0 91 bc 41 	lds	r27, 0x41BC	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
    5db2:	29 81       	ldd	r18, Y+1	; 0x01
    5db4:	3a 81       	ldd	r19, Y+2	; 0x02
    5db6:	4b 81       	ldd	r20, Y+3	; 0x03
    5db8:	5c 81       	ldd	r21, Y+4	; 0x04
    5dba:	28 17       	cp	r18, r24
    5dbc:	39 07       	cpc	r19, r25
    5dbe:	4a 07       	cpc	r20, r26
    5dc0:	5b 07       	cpc	r21, r27
    5dc2:	09 f4       	brne	.+2      	; 0x5dc6 <util_delay_ms+0x8c>
    5dc4:	69 c0       	rjmp	.+210    	; 0x5e98 <util_delay_ms+0x15e>
			{
				TCB1.CNT = 0x0000;
    5dc6:	80 e1       	ldi	r24, 0x10	; 16
    5dc8:	9b e0       	ldi	r25, 0x0B	; 11
    5dca:	fc 01       	movw	r30, r24
    5dcc:	12 86       	std	Z+10, r1	; 0x0a
    5dce:	13 86       	std	Z+11, r1	; 0x0b
				countdownValue = delayValue;
    5dd0:	89 81       	ldd	r24, Y+1	; 0x01
    5dd2:	9a 81       	ldd	r25, Y+2	; 0x02
    5dd4:	ab 81       	ldd	r26, Y+3	; 0x03
    5dd6:	bc 81       	ldd	r27, Y+4	; 0x04
    5dd8:	80 93 b9 41 	sts	0x41B9, r24	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5ddc:	90 93 ba 41 	sts	0x41BA, r25	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5de0:	a0 93 bb 41 	sts	0x41BB, r26	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5de4:	b0 93 bc 41 	sts	0x41BC, r27	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
				g_ms_counter = delayValue;
    5de8:	89 81       	ldd	r24, Y+1	; 0x01
    5dea:	9a 81       	ldd	r25, Y+2	; 0x02
    5dec:	ab 81       	ldd	r26, Y+3	; 0x03
    5dee:	bc 81       	ldd	r27, Y+4	; 0x04
    5df0:	80 93 b5 41 	sts	0x41B5, r24	; 0x8041b5 <_ZL12g_ms_counter>
    5df4:	90 93 b6 41 	sts	0x41B6, r25	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5df8:	a0 93 b7 41 	sts	0x41B7, r26	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5dfc:	b0 93 b8 41 	sts	0x41B8, r27	; 0x8041b8 <_ZL12g_ms_counter+0x3>
				return(false);
    5e00:	80 e0       	ldi	r24, 0x00	; 0
    5e02:	50 c0       	rjmp	.+160    	; 0x5ea4 <util_delay_ms+0x16a>
			}
		}
		else if(delayValue != countdownValue)
    5e04:	80 91 b9 41 	lds	r24, 0x41B9	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5e08:	90 91 ba 41 	lds	r25, 0x41BA	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5e0c:	a0 91 bb 41 	lds	r26, 0x41BB	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5e10:	b0 91 bc 41 	lds	r27, 0x41BC	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
    5e14:	29 81       	ldd	r18, Y+1	; 0x01
    5e16:	3a 81       	ldd	r19, Y+2	; 0x02
    5e18:	4b 81       	ldd	r20, Y+3	; 0x03
    5e1a:	5c 81       	ldd	r21, Y+4	; 0x04
    5e1c:	28 17       	cp	r18, r24
    5e1e:	39 07       	cpc	r19, r25
    5e20:	4a 07       	cpc	r20, r26
    5e22:	5b 07       	cpc	r21, r27
    5e24:	c9 f1       	breq	.+114    	; 0x5e98 <util_delay_ms+0x15e>
		{
			TCB1.CNT = 0x0000;
    5e26:	80 e1       	ldi	r24, 0x10	; 16
    5e28:	9b e0       	ldi	r25, 0x0B	; 11
    5e2a:	fc 01       	movw	r30, r24
    5e2c:	12 86       	std	Z+10, r1	; 0x0a
    5e2e:	13 86       	std	Z+11, r1	; 0x0b
			countdownValue = delayValue;
    5e30:	89 81       	ldd	r24, Y+1	; 0x01
    5e32:	9a 81       	ldd	r25, Y+2	; 0x02
    5e34:	ab 81       	ldd	r26, Y+3	; 0x03
    5e36:	bc 81       	ldd	r27, Y+4	; 0x04
    5e38:	80 93 b9 41 	sts	0x41B9, r24	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5e3c:	90 93 ba 41 	sts	0x41BA, r25	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5e40:	a0 93 bb 41 	sts	0x41BB, r26	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5e44:	b0 93 bc 41 	sts	0x41BC, r27	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
			g_ms_counter = delayValue;
    5e48:	89 81       	ldd	r24, Y+1	; 0x01
    5e4a:	9a 81       	ldd	r25, Y+2	; 0x02
    5e4c:	ab 81       	ldd	r26, Y+3	; 0x03
    5e4e:	bc 81       	ldd	r27, Y+4	; 0x04
    5e50:	80 93 b5 41 	sts	0x41B5, r24	; 0x8041b5 <_ZL12g_ms_counter>
    5e54:	90 93 b6 41 	sts	0x41B6, r25	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5e58:	a0 93 b7 41 	sts	0x41B7, r26	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5e5c:	b0 93 b8 41 	sts	0x41B8, r27	; 0x8041b8 <_ZL12g_ms_counter+0x3>
			counting = true;
    5e60:	81 e0       	ldi	r24, 0x01	; 1
    5e62:	80 93 bd 41 	sts	0x41BD, r24	; 0x8041bd <_ZZ13util_delay_msE8counting>
    5e66:	18 c0       	rjmp	.+48     	; 0x5e98 <util_delay_ms+0x15e>
		}
	}
	else
	{
		TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    5e68:	80 e1       	ldi	r24, 0x10	; 16
    5e6a:	9b e0       	ldi	r25, 0x0B	; 11
    5e6c:	fc 01       	movw	r30, r24
    5e6e:	15 82       	std	Z+5, r1	; 0x05
		| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

		counting = false;
    5e70:	10 92 bd 41 	sts	0x41BD, r1	; 0x8041bd <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
    5e74:	10 92 b9 41 	sts	0x41B9, r1	; 0x8041b9 <_ZZ13util_delay_msE14countdownValue>
    5e78:	10 92 ba 41 	sts	0x41BA, r1	; 0x8041ba <_ZZ13util_delay_msE14countdownValue+0x1>
    5e7c:	10 92 bb 41 	sts	0x41BB, r1	; 0x8041bb <_ZZ13util_delay_msE14countdownValue+0x2>
    5e80:	10 92 bc 41 	sts	0x41BC, r1	; 0x8041bc <_ZZ13util_delay_msE14countdownValue+0x3>
		g_ms_counter = 0;
    5e84:	10 92 b5 41 	sts	0x41B5, r1	; 0x8041b5 <_ZL12g_ms_counter>
    5e88:	10 92 b6 41 	sts	0x41B6, r1	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5e8c:	10 92 b7 41 	sts	0x41B7, r1	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5e90:	10 92 b8 41 	sts	0x41B8, r1	; 0x8041b8 <_ZL12g_ms_counter+0x3>
		return(false); /* timer reset */
    5e94:	80 e0       	ldi	r24, 0x00	; 0
    5e96:	06 c0       	rjmp	.+12     	; 0x5ea4 <util_delay_ms+0x16a>
	}
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5e98:	80 e1       	ldi	r24, 0x10	; 16
    5e9a:	9b e0       	ldi	r25, 0x0B	; 11
    5e9c:	21 e0       	ldi	r18, 0x01	; 1
    5e9e:	fc 01       	movw	r30, r24
    5ea0:	25 83       	std	Z+5, r18	; 0x05
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
    5ea2:	81 e0       	ldi	r24, 0x01	; 1
}
    5ea4:	24 96       	adiw	r28, 0x04	; 4
    5ea6:	cd bf       	out	0x3d, r28	; 61
    5ea8:	de bf       	out	0x3e, r29	; 62
    5eaa:	df 91       	pop	r29
    5eac:	cf 91       	pop	r28
    5eae:	08 95       	ret

00005eb0 <__vector_30>:

ISR(TCB2_INT_vect)
{
    5eb0:	1f 92       	push	r1
    5eb2:	0f 92       	push	r0
    5eb4:	0f b6       	in	r0, 0x3f	; 63
    5eb6:	0f 92       	push	r0
    5eb8:	11 24       	eor	r1, r1
    5eba:	0b b6       	in	r0, 0x3b	; 59
    5ebc:	0f 92       	push	r0
    5ebe:	2f 93       	push	r18
    5ec0:	8f 93       	push	r24
    5ec2:	9f 93       	push	r25
    5ec4:	ef 93       	push	r30
    5ec6:	ff 93       	push	r31
    5ec8:	cf 93       	push	r28
    5eca:	df 93       	push	r29
    5ecc:	cd b7       	in	r28, 0x3d	; 61
    5ece:	de b7       	in	r29, 0x3e	; 62
	if(TCB2.INTFLAGS & TCB_CAPT_bm)
    5ed0:	80 e2       	ldi	r24, 0x20	; 32
    5ed2:	9b e0       	ldi	r25, 0x0B	; 11
    5ed4:	fc 01       	movw	r30, r24
    5ed6:	86 81       	ldd	r24, Z+6	; 0x06
    5ed8:	88 2f       	mov	r24, r24
    5eda:	90 e0       	ldi	r25, 0x00	; 0
    5edc:	81 70       	andi	r24, 0x01	; 1
    5ede:	99 27       	eor	r25, r25
    5ee0:	21 e0       	ldi	r18, 0x01	; 1
    5ee2:	89 2b       	or	r24, r25
    5ee4:	09 f4       	brne	.+2      	; 0x5ee8 <__vector_30+0x38>
    5ee6:	20 e0       	ldi	r18, 0x00	; 0
    5ee8:	22 23       	and	r18, r18
    5eea:	31 f1       	breq	.+76     	; 0x5f38 <__vector_30+0x88>
	{
		if(g_i2c1_timeout_ticks) g_i2c1_timeout_ticks--;
    5eec:	80 91 1b 40 	lds	r24, 0x401B	; 0x80401b <g_i2c1_timeout_ticks>
    5ef0:	90 91 1c 40 	lds	r25, 0x401C	; 0x80401c <g_i2c1_timeout_ticks+0x1>
    5ef4:	21 e0       	ldi	r18, 0x01	; 1
    5ef6:	89 2b       	or	r24, r25
    5ef8:	09 f4       	brne	.+2      	; 0x5efc <__vector_30+0x4c>
    5efa:	20 e0       	ldi	r18, 0x00	; 0
    5efc:	22 23       	and	r18, r18
    5efe:	49 f0       	breq	.+18     	; 0x5f12 <__vector_30+0x62>
    5f00:	80 91 1b 40 	lds	r24, 0x401B	; 0x80401b <g_i2c1_timeout_ticks>
    5f04:	90 91 1c 40 	lds	r25, 0x401C	; 0x80401c <g_i2c1_timeout_ticks+0x1>
    5f08:	01 97       	sbiw	r24, 0x01	; 1
    5f0a:	80 93 1b 40 	sts	0x401B, r24	; 0x80401b <g_i2c1_timeout_ticks>
    5f0e:	90 93 1c 40 	sts	0x401C, r25	; 0x80401c <g_i2c1_timeout_ticks+0x1>
		if(g_i2c0_timeout_ticks) g_i2c0_timeout_ticks--;
    5f12:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    5f16:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    5f1a:	21 e0       	ldi	r18, 0x01	; 1
    5f1c:	89 2b       	or	r24, r25
    5f1e:	09 f4       	brne	.+2      	; 0x5f22 <__vector_30+0x72>
    5f20:	20 e0       	ldi	r18, 0x00	; 0
    5f22:	22 23       	and	r18, r18
    5f24:	49 f0       	breq	.+18     	; 0x5f38 <__vector_30+0x88>
    5f26:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    5f2a:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    5f2e:	01 97       	sbiw	r24, 0x01	; 1
    5f30:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    5f34:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	}
	TCB2.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* Clear flags */
    5f38:	80 e2       	ldi	r24, 0x20	; 32
    5f3a:	9b e0       	ldi	r25, 0x0B	; 11
    5f3c:	23 e0       	ldi	r18, 0x03	; 3
    5f3e:	fc 01       	movw	r30, r24
    5f40:	26 83       	std	Z+6, r18	; 0x06
	
	return;
    5f42:	00 00       	nop
}
    5f44:	df 91       	pop	r29
    5f46:	cf 91       	pop	r28
    5f48:	ff 91       	pop	r31
    5f4a:	ef 91       	pop	r30
    5f4c:	9f 91       	pop	r25
    5f4e:	8f 91       	pop	r24
    5f50:	2f 91       	pop	r18
    5f52:	0f 90       	pop	r0
    5f54:	0b be       	out	0x3b, r0	; 59
    5f56:	0f 90       	pop	r0
    5f58:	0f be       	out	0x3f, r0	; 63
    5f5a:	0f 90       	pop	r0
    5f5c:	1f 90       	pop	r1
    5f5e:	18 95       	reti

00005f60 <__vector_13>:

/**
One millisecond utility counter based on CPU clock.
*/
ISR(TCB1_INT_vect)
{
    5f60:	1f 92       	push	r1
    5f62:	0f 92       	push	r0
    5f64:	0f b6       	in	r0, 0x3f	; 63
    5f66:	0f 92       	push	r0
    5f68:	11 24       	eor	r1, r1
    5f6a:	0b b6       	in	r0, 0x3b	; 59
    5f6c:	0f 92       	push	r0
    5f6e:	2f 93       	push	r18
    5f70:	8f 93       	push	r24
    5f72:	9f 93       	push	r25
    5f74:	af 93       	push	r26
    5f76:	bf 93       	push	r27
    5f78:	ef 93       	push	r30
    5f7a:	ff 93       	push	r31
    5f7c:	cf 93       	push	r28
    5f7e:	df 93       	push	r29
    5f80:	cd b7       	in	r28, 0x3d	; 61
    5f82:	de b7       	in	r29, 0x3e	; 62
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    5f84:	80 e1       	ldi	r24, 0x10	; 16
    5f86:	9b e0       	ldi	r25, 0x0B	; 11
    5f88:	fc 01       	movw	r30, r24
    5f8a:	86 81       	ldd	r24, Z+6	; 0x06
    5f8c:	88 2f       	mov	r24, r24
    5f8e:	90 e0       	ldi	r25, 0x00	; 0
    5f90:	81 70       	andi	r24, 0x01	; 1
    5f92:	99 27       	eor	r25, r25
    5f94:	21 e0       	ldi	r18, 0x01	; 1
    5f96:	89 2b       	or	r24, r25
    5f98:	09 f4       	brne	.+2      	; 0x5f9c <__vector_13+0x3c>
    5f9a:	20 e0       	ldi	r18, 0x00	; 0
    5f9c:	22 23       	and	r18, r18
    5f9e:	21 f1       	breq	.+72     	; 0x5fe8 <__vector_13+0x88>
    {
		if(g_ms_counter) /* check for 1-second interval */
    5fa0:	80 91 b5 41 	lds	r24, 0x41B5	; 0x8041b5 <_ZL12g_ms_counter>
    5fa4:	90 91 b6 41 	lds	r25, 0x41B6	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5fa8:	a0 91 b7 41 	lds	r26, 0x41B7	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5fac:	b0 91 b8 41 	lds	r27, 0x41B8	; 0x8041b8 <_ZL12g_ms_counter+0x3>
    5fb0:	89 2b       	or	r24, r25
    5fb2:	8a 2b       	or	r24, r26
    5fb4:	8b 2b       	or	r24, r27
    5fb6:	a1 f0       	breq	.+40     	; 0x5fe0 <__vector_13+0x80>
		{
			g_ms_counter--;	
    5fb8:	80 91 b5 41 	lds	r24, 0x41B5	; 0x8041b5 <_ZL12g_ms_counter>
    5fbc:	90 91 b6 41 	lds	r25, 0x41B6	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5fc0:	a0 91 b7 41 	lds	r26, 0x41B7	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5fc4:	b0 91 b8 41 	lds	r27, 0x41B8	; 0x8041b8 <_ZL12g_ms_counter+0x3>
    5fc8:	01 97       	sbiw	r24, 0x01	; 1
    5fca:	a1 09       	sbc	r26, r1
    5fcc:	b1 09       	sbc	r27, r1
    5fce:	80 93 b5 41 	sts	0x41B5, r24	; 0x8041b5 <_ZL12g_ms_counter>
    5fd2:	90 93 b6 41 	sts	0x41B6, r25	; 0x8041b6 <_ZL12g_ms_counter+0x1>
    5fd6:	a0 93 b7 41 	sts	0x41B7, r26	; 0x8041b7 <_ZL12g_ms_counter+0x2>
    5fda:	b0 93 b8 41 	sts	0x41B8, r27	; 0x8041b8 <_ZL12g_ms_counter+0x3>
    5fde:	04 c0       	rjmp	.+8      	; 0x5fe8 <__vector_13+0x88>
		}
		else
		{
			TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    5fe0:	80 e1       	ldi	r24, 0x10	; 16
    5fe2:	9b e0       	ldi	r25, 0x0B	; 11
    5fe4:	fc 01       	movw	r30, r24
    5fe6:	15 82       	std	Z+5, r1	; 0x05
			| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
		}
    }

    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
    5fe8:	80 e1       	ldi	r24, 0x10	; 16
    5fea:	9b e0       	ldi	r25, 0x0B	; 11
    5fec:	23 e0       	ldi	r18, 0x03	; 3
    5fee:	fc 01       	movw	r30, r24
    5ff0:	26 83       	std	Z+6, r18	; 0x06

	return;
    5ff2:	00 00       	nop
}
    5ff4:	df 91       	pop	r29
    5ff6:	cf 91       	pop	r28
    5ff8:	ff 91       	pop	r31
    5ffa:	ef 91       	pop	r30
    5ffc:	bf 91       	pop	r27
    5ffe:	af 91       	pop	r26
    6000:	9f 91       	pop	r25
    6002:	8f 91       	pop	r24
    6004:	2f 91       	pop	r18
    6006:	0f 90       	pop	r0
    6008:	0b be       	out	0x3b, r0	; 59
    600a:	0f 90       	pop	r0
    600c:	0f be       	out	0x3f, r0	; 63
    600e:	0f 90       	pop	r0
    6010:	1f 90       	pop	r1
    6012:	18 95       	reti

00006014 <TIMERB_sleep>:

int8_t TIMERB_sleep()
{
    6014:	cf 93       	push	r28
    6016:	df 93       	push	r29
    6018:	cd b7       	in	r28, 0x3d	; 61
    601a:	de b7       	in	r29, 0x3e	; 62
	TCB0.INTCTRL = 0;   /* Capture or Timeout: disable interrupts */
    601c:	80 e0       	ldi	r24, 0x00	; 0
    601e:	9b e0       	ldi	r25, 0x0B	; 11
    6020:	fc 01       	movw	r30, r24
    6022:	15 82       	std	Z+5, r1	; 0x05
	TCB0.CTRLA = 0; /* Disable timer */
    6024:	80 e0       	ldi	r24, 0x00	; 0
    6026:	9b e0       	ldi	r25, 0x0B	; 11
    6028:	fc 01       	movw	r30, r24
    602a:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB1.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    602c:	80 e1       	ldi	r24, 0x10	; 16
    602e:	9b e0       	ldi	r25, 0x0B	; 11
    6030:	fc 01       	movw	r30, r24
    6032:	15 82       	std	Z+5, r1	; 0x05
	TCB1.CTRLA = 0; /* Disable timer */
    6034:	80 e1       	ldi	r24, 0x10	; 16
    6036:	9b e0       	ldi	r25, 0x0B	; 11
    6038:	fc 01       	movw	r30, r24
    603a:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB2.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    603c:	80 e2       	ldi	r24, 0x20	; 32
    603e:	9b e0       	ldi	r25, 0x0B	; 11
    6040:	fc 01       	movw	r30, r24
    6042:	15 82       	std	Z+5, r1	; 0x05
	TCB2.CTRLA = 0; /* Disable timer */
    6044:	80 e2       	ldi	r24, 0x20	; 32
    6046:	9b e0       	ldi	r25, 0x0B	; 11
    6048:	fc 01       	movw	r30, r24
    604a:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB3.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    604c:	80 e3       	ldi	r24, 0x30	; 48
    604e:	9b e0       	ldi	r25, 0x0B	; 11
    6050:	fc 01       	movw	r30, r24
    6052:	15 82       	std	Z+5, r1	; 0x05
	TCB3.CTRLA = 0; /* Disable timer */
    6054:	80 e3       	ldi	r24, 0x30	; 48
    6056:	9b e0       	ldi	r25, 0x0B	; 11
    6058:	fc 01       	movw	r30, r24
    605a:	10 82       	st	Z, r1


	return 0;
    605c:	80 e0       	ldi	r24, 0x00	; 0
}
    605e:	df 91       	pop	r29
    6060:	cf 91       	pop	r28
    6062:	08 95       	ret

00006064 <_Z13init_receiverm>:
	{
		si5351_start_comms();
	}

	EC init_receiver(Frequency_Hz freq)
	{
    6064:	cf 93       	push	r28
    6066:	df 93       	push	r29
    6068:	00 d0       	rcall	.+0      	; 0x606a <_Z13init_receiverm+0x6>
    606a:	00 d0       	rcall	.+0      	; 0x606c <_Z13init_receiverm+0x8>
    606c:	cd b7       	in	r28, 0x3d	; 61
    606e:	de b7       	in	r29, 0x3e	; 62
    6070:	69 83       	std	Y+1, r22	; 0x01
    6072:	7a 83       	std	Y+2, r23	; 0x02
    6074:	8b 83       	std	Y+3, r24	; 0x03
    6076:	9c 83       	std	Y+4, r25	; 0x04
		g_rx_frequency = freq;
    6078:	89 81       	ldd	r24, Y+1	; 0x01
    607a:	9a 81       	ldd	r25, Y+2	; 0x02
    607c:	ab 81       	ldd	r26, Y+3	; 0x03
    607e:	bc 81       	ldd	r27, Y+4	; 0x04
    6080:	80 93 2b 40 	sts	0x402B, r24	; 0x80402b <g_rx_frequency>
    6084:	90 93 2c 40 	sts	0x402C, r25	; 0x80402c <g_rx_frequency+0x1>
    6088:	a0 93 2d 40 	sts	0x402D, r26	; 0x80402d <g_rx_frequency+0x2>
    608c:	b0 93 2e 40 	sts	0x402E, r27	; 0x80402e <g_rx_frequency+0x3>
		return init_receiver();
    6090:	0e 94 50 30 	call	0x60a0	; 0x60a0 <_Z13init_receiverv>
	}
    6094:	24 96       	adiw	r28, 0x04	; 4
    6096:	cd bf       	out	0x3d, r28	; 61
    6098:	de bf       	out	0x3e, r29	; 62
    609a:	df 91       	pop	r29
    609c:	cf 91       	pop	r28
    609e:	08 95       	ret

000060a0 <_Z13init_receiverv>:
	
	EC init_receiver(void)
	{
    60a0:	cf 93       	push	r28
    60a2:	df 93       	push	r29
    60a4:	00 d0       	rcall	.+0      	; 0x60a6 <_Z13init_receiverv+0x6>
    60a6:	1f 92       	push	r1
    60a8:	cd b7       	in	r28, 0x3d	; 61
    60aa:	de b7       	in	r29, 0x3e	; 62
		EC code;
		bool err;
		
		DAC0_init();
    60ac:	0e 94 31 15 	call	0x2a62	; 0x2a62 <_Z9DAC0_initv>

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    60b0:	40 e0       	ldi	r20, 0x00	; 0
    60b2:	50 e0       	ldi	r21, 0x00	; 0
    60b4:	ba 01       	movw	r22, r20
    60b6:	80 e4       	ldi	r24, 0x40	; 64
    60b8:	90 e0       	ldi	r25, 0x00	; 0
    60ba:	0e 94 b6 22 	call	0x456c	; 0x456c <si5351_init>
    60be:	89 83       	std	Y+1, r24	; 0x01
    60c0:	89 81       	ldd	r24, Y+1	; 0x01
    60c2:	88 23       	and	r24, r24
    60c4:	19 f0       	breq	.+6      	; 0x60cc <_Z13init_receiverv+0x2c>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
    60c6:	82 ed       	ldi	r24, 0xD2	; 210
    60c8:	90 e0       	ldi	r25, 0x00	; 0
    60ca:	8c c0       	rjmp	.+280    	; 0x61e4 <_Z13init_receiverv+0x144>
		}

		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
    60cc:	63 e0       	ldi	r22, 0x03	; 3
    60ce:	70 e0       	ldi	r23, 0x00	; 0
    60d0:	80 e0       	ldi	r24, 0x00	; 0
    60d2:	90 e0       	ldi	r25, 0x00	; 0
    60d4:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <si5351_drive_strength>
    60d8:	8a 83       	std	Y+2, r24	; 0x02
    60da:	9b 83       	std	Y+3, r25	; 0x03
    60dc:	8a 81       	ldd	r24, Y+2	; 0x02
    60de:	9b 81       	ldd	r25, Y+3	; 0x03
    60e0:	21 e0       	ldi	r18, 0x01	; 1
    60e2:	89 2b       	or	r24, r25
    60e4:	09 f4       	brne	.+2      	; 0x60e8 <_Z13init_receiverv+0x48>
    60e6:	20 e0       	ldi	r18, 0x00	; 0
    60e8:	22 23       	and	r18, r18
    60ea:	19 f0       	breq	.+6      	; 0x60f2 <_Z13init_receiverv+0x52>
		{
			return( code);
    60ec:	8a 81       	ldd	r24, Y+2	; 0x02
    60ee:	9b 81       	ldd	r25, Y+3	; 0x03
    60f0:	79 c0       	rjmp	.+242    	; 0x61e4 <_Z13init_receiverv+0x144>
		}

		if((code = si5351_clock_enable(SI5351_CLK0, SI5351_CLK_DISABLED)))
    60f2:	60 e0       	ldi	r22, 0x00	; 0
    60f4:	80 e0       	ldi	r24, 0x00	; 0
    60f6:	90 e0       	ldi	r25, 0x00	; 0
    60f8:	0e 94 0d 29 	call	0x521a	; 0x521a <si5351_clock_enable>
    60fc:	8a 83       	std	Y+2, r24	; 0x02
    60fe:	9b 83       	std	Y+3, r25	; 0x03
    6100:	8a 81       	ldd	r24, Y+2	; 0x02
    6102:	9b 81       	ldd	r25, Y+3	; 0x03
    6104:	21 e0       	ldi	r18, 0x01	; 1
    6106:	89 2b       	or	r24, r25
    6108:	09 f4       	brne	.+2      	; 0x610c <_Z13init_receiverv+0x6c>
    610a:	20 e0       	ldi	r18, 0x00	; 0
    610c:	22 23       	and	r18, r18
    610e:	19 f0       	breq	.+6      	; 0x6116 <_Z13init_receiverv+0x76>
		{
			return( code);
    6110:	8a 81       	ldd	r24, Y+2	; 0x02
    6112:	9b 81       	ldd	r25, Y+3	; 0x03
    6114:	67 c0       	rjmp	.+206    	; 0x61e4 <_Z13init_receiverv+0x144>
		}

		if((code = si5351_drive_strength(SI5351_CLK1, SI5351_DRIVE_8MA)))
    6116:	63 e0       	ldi	r22, 0x03	; 3
    6118:	70 e0       	ldi	r23, 0x00	; 0
    611a:	81 e0       	ldi	r24, 0x01	; 1
    611c:	90 e0       	ldi	r25, 0x00	; 0
    611e:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <si5351_drive_strength>
    6122:	8a 83       	std	Y+2, r24	; 0x02
    6124:	9b 83       	std	Y+3, r25	; 0x03
    6126:	8a 81       	ldd	r24, Y+2	; 0x02
    6128:	9b 81       	ldd	r25, Y+3	; 0x03
    612a:	21 e0       	ldi	r18, 0x01	; 1
    612c:	89 2b       	or	r24, r25
    612e:	09 f4       	brne	.+2      	; 0x6132 <_Z13init_receiverv+0x92>
    6130:	20 e0       	ldi	r18, 0x00	; 0
    6132:	22 23       	and	r18, r18
    6134:	19 f0       	breq	.+6      	; 0x613c <_Z13init_receiverv+0x9c>
		{
			return( code);
    6136:	8a 81       	ldd	r24, Y+2	; 0x02
    6138:	9b 81       	ldd	r25, Y+3	; 0x03
    613a:	54 c0       	rjmp	.+168    	; 0x61e4 <_Z13init_receiverv+0x144>
		}

		if((code = si5351_clock_enable(SI5351_CLK1, SI5351_CLK_DISABLED)))
    613c:	60 e0       	ldi	r22, 0x00	; 0
    613e:	81 e0       	ldi	r24, 0x01	; 1
    6140:	90 e0       	ldi	r25, 0x00	; 0
    6142:	0e 94 0d 29 	call	0x521a	; 0x521a <si5351_clock_enable>
    6146:	8a 83       	std	Y+2, r24	; 0x02
    6148:	9b 83       	std	Y+3, r25	; 0x03
    614a:	8a 81       	ldd	r24, Y+2	; 0x02
    614c:	9b 81       	ldd	r25, Y+3	; 0x03
    614e:	21 e0       	ldi	r18, 0x01	; 1
    6150:	89 2b       	or	r24, r25
    6152:	09 f4       	brne	.+2      	; 0x6156 <_Z13init_receiverv+0xb6>
    6154:	20 e0       	ldi	r18, 0x00	; 0
    6156:	22 23       	and	r18, r18
    6158:	19 f0       	breq	.+6      	; 0x6160 <_Z13init_receiverv+0xc0>
		{
			return( code);
    615a:	8a 81       	ldd	r24, Y+2	; 0x02
    615c:	9b 81       	ldd	r25, Y+3	; 0x03
    615e:	42 c0       	rjmp	.+132    	; 0x61e4 <_Z13init_receiverv+0x144>
		}

		if((g_rx_frequency < RX_MAXIMUM_80M_FREQUENCY) && (g_rx_frequency > RX_MINIMUM_80M_FREQUENCY))    /* 80m */
    6160:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
    6164:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
    6168:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
    616c:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
    6170:	81 15       	cp	r24, r1
    6172:	99 40       	sbci	r25, 0x09	; 9
    6174:	ad 43       	sbci	r26, 0x3D	; 61
    6176:	b1 05       	cpc	r27, r1
    6178:	78 f4       	brcc	.+30     	; 0x6198 <_Z13init_receiverv+0xf8>
    617a:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
    617e:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
    6182:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
    6186:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
    618a:	81 3e       	cpi	r24, 0xE1	; 225
    618c:	97 46       	sbci	r25, 0x67	; 103
    618e:	a5 43       	sbci	r26, 0x35	; 53
    6190:	b1 05       	cpc	r27, r1
    6192:	10 f0       	brcs	.+4      	; 0x6198 <_Z13init_receiverv+0xf8>
    6194:	81 e0       	ldi	r24, 0x01	; 1
    6196:	01 c0       	rjmp	.+2      	; 0x619a <_Z13init_receiverv+0xfa>
    6198:	80 e0       	ldi	r24, 0x00	; 0
    619a:	88 23       	and	r24, r24
    619c:	c9 f0       	breq	.+50     	; 0x61d0 <_Z13init_receiverv+0x130>
		{
			if((code = si5351_init_for_quad(g_rx_frequency)))
    619e:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
    61a2:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
    61a6:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
    61aa:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
    61ae:	bc 01       	movw	r22, r24
    61b0:	cd 01       	movw	r24, r26
    61b2:	0e 94 85 23 	call	0x470a	; 0x470a <si5351_init_for_quad>
    61b6:	8a 83       	std	Y+2, r24	; 0x02
    61b8:	9b 83       	std	Y+3, r25	; 0x03
    61ba:	8a 81       	ldd	r24, Y+2	; 0x02
    61bc:	9b 81       	ldd	r25, Y+3	; 0x03
    61be:	21 e0       	ldi	r18, 0x01	; 1
    61c0:	89 2b       	or	r24, r25
    61c2:	09 f4       	brne	.+2      	; 0x61c6 <_Z13init_receiverv+0x126>
    61c4:	20 e0       	ldi	r18, 0x00	; 0
    61c6:	22 23       	and	r18, r18
    61c8:	19 f0       	breq	.+6      	; 0x61d0 <_Z13init_receiverv+0x130>
			{
				return(code);
    61ca:	8a 81       	ldd	r24, Y+2	; 0x02
    61cc:	9b 81       	ldd	r25, Y+3	; 0x03
    61ce:	0a c0       	rjmp	.+20     	; 0x61e4 <_Z13init_receiverv+0x144>
// 			{
// 				return(code);
// 			}
		}

		if(!err)
    61d0:	99 81       	ldd	r25, Y+1	; 0x01
    61d2:	81 e0       	ldi	r24, 0x01	; 1
    61d4:	89 27       	eor	r24, r25
    61d6:	88 23       	and	r24, r24
    61d8:	19 f0       	breq	.+6      	; 0x61e0 <_Z13init_receiverv+0x140>
		{
			g_rx_initialized = true;
    61da:	81 e0       	ldi	r24, 0x01	; 1
    61dc:	80 93 be 41 	sts	0x41BE, r24	; 0x8041be <_ZL16g_rx_initialized>
		}

		return( code);
    61e0:	8a 81       	ldd	r24, Y+2	; 0x02
    61e2:	9b 81       	ldd	r25, Y+3	; 0x03
    61e4:	23 96       	adiw	r28, 0x03	; 3
    61e6:	cd bf       	out	0x3d, r28	; 61
    61e8:	de bf       	out	0x3e, r29	; 62
    61ea:	df 91       	pop	r29
    61ec:	cf 91       	pop	r28
    61ee:	08 95       	ret

000061f0 <_Z15frequencyStringPcm>:
 * result = pointer to a character sting to hold the frequency string
 * freq = the frequency value to be represented as a string
 * Returns 1 if an error is detected
 */
bool frequencyString(char* result, uint32_t freq)
{
    61f0:	cf 93       	push	r28
    61f2:	df 93       	push	r29
    61f4:	cd b7       	in	r28, 0x3d	; 61
    61f6:	de b7       	in	r29, 0x3e	; 62
    61f8:	2f 97       	sbiw	r28, 0x0f	; 15
    61fa:	cd bf       	out	0x3d, r28	; 61
    61fc:	de bf       	out	0x3e, r29	; 62
    61fe:	8a 87       	std	Y+10, r24	; 0x0a
    6200:	9b 87       	std	Y+11, r25	; 0x0b
    6202:	4c 87       	std	Y+12, r20	; 0x0c
    6204:	5d 87       	std	Y+13, r21	; 0x0d
    6206:	6e 87       	std	Y+14, r22	; 0x0e
    6208:	7f 87       	std	Y+15, r23	; 0x0f
	bool failure = true;
    620a:	81 e0       	ldi	r24, 0x01	; 1
    620c:	89 87       	std	Y+9, r24	; 0x09
	
	if(!result)
    620e:	8a 85       	ldd	r24, Y+10	; 0x0a
    6210:	9b 85       	ldd	r25, Y+11	; 0x0b
    6212:	89 2b       	or	r24, r25
    6214:	11 f4       	brne	.+4      	; 0x621a <_Z15frequencyStringPcm+0x2a>
	{
		return(failure);
    6216:	89 85       	ldd	r24, Y+9	; 0x09
    6218:	7b c0       	rjmp	.+246    	; 0x6310 <_Z15frequencyStringPcm+0x120>
	}
	
	if((freq > 3200000) && (freq < 8000000)) // Accept only a Hz value to be expressed in kHz
    621a:	8c 85       	ldd	r24, Y+12	; 0x0c
    621c:	9d 85       	ldd	r25, Y+13	; 0x0d
    621e:	ae 85       	ldd	r26, Y+14	; 0x0e
    6220:	bf 85       	ldd	r27, Y+15	; 0x0f
    6222:	81 30       	cpi	r24, 0x01	; 1
    6224:	94 4d       	sbci	r25, 0xD4	; 212
    6226:	a0 43       	sbci	r26, 0x30	; 48
    6228:	b1 05       	cpc	r27, r1
    622a:	08 f4       	brcc	.+2      	; 0x622e <_Z15frequencyStringPcm+0x3e>
    622c:	70 c0       	rjmp	.+224    	; 0x630e <_Z15frequencyStringPcm+0x11e>
    622e:	8c 85       	ldd	r24, Y+12	; 0x0c
    6230:	9d 85       	ldd	r25, Y+13	; 0x0d
    6232:	ae 85       	ldd	r26, Y+14	; 0x0e
    6234:	bf 85       	ldd	r27, Y+15	; 0x0f
    6236:	81 15       	cp	r24, r1
    6238:	92 41       	sbci	r25, 0x12	; 18
    623a:	aa 47       	sbci	r26, 0x7A	; 122
    623c:	b1 05       	cpc	r27, r1
    623e:	08 f0       	brcs	.+2      	; 0x6242 <_Z15frequencyStringPcm+0x52>
    6240:	66 c0       	rjmp	.+204    	; 0x630e <_Z15frequencyStringPcm+0x11e>
	{
		uint32_t k = (freq % 1000000) / 1000;
    6242:	8c 85       	ldd	r24, Y+12	; 0x0c
    6244:	9d 85       	ldd	r25, Y+13	; 0x0d
    6246:	ae 85       	ldd	r26, Y+14	; 0x0e
    6248:	bf 85       	ldd	r27, Y+15	; 0x0f
    624a:	20 e4       	ldi	r18, 0x40	; 64
    624c:	32 e4       	ldi	r19, 0x42	; 66
    624e:	4f e0       	ldi	r20, 0x0F	; 15
    6250:	50 e0       	ldi	r21, 0x00	; 0
    6252:	bc 01       	movw	r22, r24
    6254:	cd 01       	movw	r24, r26
    6256:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    625a:	dc 01       	movw	r26, r24
    625c:	cb 01       	movw	r24, r22
    625e:	28 ee       	ldi	r18, 0xE8	; 232
    6260:	33 e0       	ldi	r19, 0x03	; 3
    6262:	40 e0       	ldi	r20, 0x00	; 0
    6264:	50 e0       	ldi	r21, 0x00	; 0
    6266:	bc 01       	movw	r22, r24
    6268:	cd 01       	movw	r24, r26
    626a:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    626e:	da 01       	movw	r26, r20
    6270:	c9 01       	movw	r24, r18
    6272:	89 83       	std	Y+1, r24	; 0x01
    6274:	9a 83       	std	Y+2, r25	; 0x02
    6276:	ab 83       	std	Y+3, r26	; 0x03
    6278:	bc 83       	std	Y+4, r27	; 0x04
		uint32_t c = (freq % 1000);
    627a:	8c 85       	ldd	r24, Y+12	; 0x0c
    627c:	9d 85       	ldd	r25, Y+13	; 0x0d
    627e:	ae 85       	ldd	r26, Y+14	; 0x0e
    6280:	bf 85       	ldd	r27, Y+15	; 0x0f
    6282:	28 ee       	ldi	r18, 0xE8	; 232
    6284:	33 e0       	ldi	r19, 0x03	; 3
    6286:	40 e0       	ldi	r20, 0x00	; 0
    6288:	50 e0       	ldi	r21, 0x00	; 0
    628a:	bc 01       	movw	r22, r24
    628c:	cd 01       	movw	r24, r26
    628e:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    6292:	dc 01       	movw	r26, r24
    6294:	cb 01       	movw	r24, r22
    6296:	8d 83       	std	Y+5, r24	; 0x05
    6298:	9e 83       	std	Y+6, r25	; 0x06
    629a:	af 83       	std	Y+7, r26	; 0x07
    629c:	b8 87       	std	Y+8, r27	; 0x08
		sprintf(result, "%lu.%03lu.%03lu", freq/1000000, k, c);
    629e:	8c 85       	ldd	r24, Y+12	; 0x0c
    62a0:	9d 85       	ldd	r25, Y+13	; 0x0d
    62a2:	ae 85       	ldd	r26, Y+14	; 0x0e
    62a4:	bf 85       	ldd	r27, Y+15	; 0x0f
    62a6:	20 e4       	ldi	r18, 0x40	; 64
    62a8:	32 e4       	ldi	r19, 0x42	; 66
    62aa:	4f e0       	ldi	r20, 0x0F	; 15
    62ac:	50 e0       	ldi	r21, 0x00	; 0
    62ae:	bc 01       	movw	r22, r24
    62b0:	cd 01       	movw	r24, r26
    62b2:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__udivmodsi4>
    62b6:	da 01       	movw	r26, r20
    62b8:	c9 01       	movw	r24, r18
    62ba:	28 85       	ldd	r18, Y+8	; 0x08
    62bc:	2f 93       	push	r18
    62be:	2f 81       	ldd	r18, Y+7	; 0x07
    62c0:	2f 93       	push	r18
    62c2:	2e 81       	ldd	r18, Y+6	; 0x06
    62c4:	2f 93       	push	r18
    62c6:	2d 81       	ldd	r18, Y+5	; 0x05
    62c8:	2f 93       	push	r18
    62ca:	2c 81       	ldd	r18, Y+4	; 0x04
    62cc:	2f 93       	push	r18
    62ce:	2b 81       	ldd	r18, Y+3	; 0x03
    62d0:	2f 93       	push	r18
    62d2:	2a 81       	ldd	r18, Y+2	; 0x02
    62d4:	2f 93       	push	r18
    62d6:	29 81       	ldd	r18, Y+1	; 0x01
    62d8:	2f 93       	push	r18
    62da:	2b 2f       	mov	r18, r27
    62dc:	2f 93       	push	r18
    62de:	2a 2f       	mov	r18, r26
    62e0:	2f 93       	push	r18
    62e2:	29 2f       	mov	r18, r25
    62e4:	2f 93       	push	r18
    62e6:	8f 93       	push	r24
    62e8:	8d e7       	ldi	r24, 0x7D	; 125
    62ea:	90 e4       	ldi	r25, 0x40	; 64
    62ec:	89 2f       	mov	r24, r25
    62ee:	8f 93       	push	r24
    62f0:	8d e7       	ldi	r24, 0x7D	; 125
    62f2:	90 e4       	ldi	r25, 0x40	; 64
    62f4:	8f 93       	push	r24
    62f6:	8b 85       	ldd	r24, Y+11	; 0x0b
    62f8:	8f 93       	push	r24
    62fa:	8a 85       	ldd	r24, Y+10	; 0x0a
    62fc:	8f 93       	push	r24
    62fe:	0e 94 ef 33 	call	0x67de	; 0x67de <sprintf>
    6302:	8d b7       	in	r24, 0x3d	; 61
    6304:	9e b7       	in	r25, 0x3e	; 62
    6306:	40 96       	adiw	r24, 0x10	; 16
    6308:	cd bf       	out	0x3d, r28	; 61
    630a:	de bf       	out	0x3e, r29	; 62
//		sprintf(result, "%lu.%03lu kHz", freq/1000000, k);
		
		failure = false;
    630c:	19 86       	std	Y+9, r1	; 0x09
	}
	
	return(failure);	
    630e:	89 85       	ldd	r24, Y+9	; 0x09
}
    6310:	2f 96       	adiw	r28, 0x0f	; 15
    6312:	cd bf       	out	0x3d, r28	; 61
    6314:	de bf       	out	0x3e, r29	; 62
    6316:	df 91       	pop	r29
    6318:	cf 91       	pop	r28
    631a:	08 95       	ret

0000631c <__cmpsf2>:
    631c:	0e 94 06 32 	call	0x640c	; 0x640c <__fp_cmp>
    6320:	08 f4       	brcc	.+2      	; 0x6324 <__cmpsf2+0x8>
    6322:	81 e0       	ldi	r24, 0x01	; 1
    6324:	08 95       	ret

00006326 <__fixsfsi>:
    6326:	0e 94 9a 31 	call	0x6334	; 0x6334 <__fixunssfsi>
    632a:	68 94       	set
    632c:	b1 11       	cpse	r27, r1
    632e:	0c 94 4d 32 	jmp	0x649a	; 0x649a <__fp_szero>
    6332:	08 95       	ret

00006334 <__fixunssfsi>:
    6334:	0e 94 32 32 	call	0x6464	; 0x6464 <__fp_splitA>
    6338:	88 f0       	brcs	.+34     	; 0x635c <__fixunssfsi+0x28>
    633a:	9f 57       	subi	r25, 0x7F	; 127
    633c:	98 f0       	brcs	.+38     	; 0x6364 <__fixunssfsi+0x30>
    633e:	b9 2f       	mov	r27, r25
    6340:	99 27       	eor	r25, r25
    6342:	b7 51       	subi	r27, 0x17	; 23
    6344:	b0 f0       	brcs	.+44     	; 0x6372 <__fixunssfsi+0x3e>
    6346:	e1 f0       	breq	.+56     	; 0x6380 <__fixunssfsi+0x4c>
    6348:	66 0f       	add	r22, r22
    634a:	77 1f       	adc	r23, r23
    634c:	88 1f       	adc	r24, r24
    634e:	99 1f       	adc	r25, r25
    6350:	1a f0       	brmi	.+6      	; 0x6358 <__fixunssfsi+0x24>
    6352:	ba 95       	dec	r27
    6354:	c9 f7       	brne	.-14     	; 0x6348 <__fixunssfsi+0x14>
    6356:	14 c0       	rjmp	.+40     	; 0x6380 <__fixunssfsi+0x4c>
    6358:	b1 30       	cpi	r27, 0x01	; 1
    635a:	91 f0       	breq	.+36     	; 0x6380 <__fixunssfsi+0x4c>
    635c:	0e 94 4c 32 	call	0x6498	; 0x6498 <__fp_zero>
    6360:	b1 e0       	ldi	r27, 0x01	; 1
    6362:	08 95       	ret
    6364:	0c 94 4c 32 	jmp	0x6498	; 0x6498 <__fp_zero>
    6368:	67 2f       	mov	r22, r23
    636a:	78 2f       	mov	r23, r24
    636c:	88 27       	eor	r24, r24
    636e:	b8 5f       	subi	r27, 0xF8	; 248
    6370:	39 f0       	breq	.+14     	; 0x6380 <__fixunssfsi+0x4c>
    6372:	b9 3f       	cpi	r27, 0xF9	; 249
    6374:	cc f3       	brlt	.-14     	; 0x6368 <__fixunssfsi+0x34>
    6376:	86 95       	lsr	r24
    6378:	77 95       	ror	r23
    637a:	67 95       	ror	r22
    637c:	b3 95       	inc	r27
    637e:	d9 f7       	brne	.-10     	; 0x6376 <__fixunssfsi+0x42>
    6380:	3e f4       	brtc	.+14     	; 0x6390 <__fixunssfsi+0x5c>
    6382:	90 95       	com	r25
    6384:	80 95       	com	r24
    6386:	70 95       	com	r23
    6388:	61 95       	neg	r22
    638a:	7f 4f       	sbci	r23, 0xFF	; 255
    638c:	8f 4f       	sbci	r24, 0xFF	; 255
    638e:	9f 4f       	sbci	r25, 0xFF	; 255
    6390:	08 95       	ret

00006392 <__floatunsisf>:
    6392:	e8 94       	clt
    6394:	09 c0       	rjmp	.+18     	; 0x63a8 <__floatsisf+0x12>

00006396 <__floatsisf>:
    6396:	97 fb       	bst	r25, 7
    6398:	3e f4       	brtc	.+14     	; 0x63a8 <__floatsisf+0x12>
    639a:	90 95       	com	r25
    639c:	80 95       	com	r24
    639e:	70 95       	com	r23
    63a0:	61 95       	neg	r22
    63a2:	7f 4f       	sbci	r23, 0xFF	; 255
    63a4:	8f 4f       	sbci	r24, 0xFF	; 255
    63a6:	9f 4f       	sbci	r25, 0xFF	; 255
    63a8:	99 23       	and	r25, r25
    63aa:	a9 f0       	breq	.+42     	; 0x63d6 <__floatsisf+0x40>
    63ac:	f9 2f       	mov	r31, r25
    63ae:	96 e9       	ldi	r25, 0x96	; 150
    63b0:	bb 27       	eor	r27, r27
    63b2:	93 95       	inc	r25
    63b4:	f6 95       	lsr	r31
    63b6:	87 95       	ror	r24
    63b8:	77 95       	ror	r23
    63ba:	67 95       	ror	r22
    63bc:	b7 95       	ror	r27
    63be:	f1 11       	cpse	r31, r1
    63c0:	f8 cf       	rjmp	.-16     	; 0x63b2 <__floatsisf+0x1c>
    63c2:	fa f4       	brpl	.+62     	; 0x6402 <__floatsisf+0x6c>
    63c4:	bb 0f       	add	r27, r27
    63c6:	11 f4       	brne	.+4      	; 0x63cc <__floatsisf+0x36>
    63c8:	60 ff       	sbrs	r22, 0
    63ca:	1b c0       	rjmp	.+54     	; 0x6402 <__floatsisf+0x6c>
    63cc:	6f 5f       	subi	r22, 0xFF	; 255
    63ce:	7f 4f       	sbci	r23, 0xFF	; 255
    63d0:	8f 4f       	sbci	r24, 0xFF	; 255
    63d2:	9f 4f       	sbci	r25, 0xFF	; 255
    63d4:	16 c0       	rjmp	.+44     	; 0x6402 <__floatsisf+0x6c>
    63d6:	88 23       	and	r24, r24
    63d8:	11 f0       	breq	.+4      	; 0x63de <__floatsisf+0x48>
    63da:	96 e9       	ldi	r25, 0x96	; 150
    63dc:	11 c0       	rjmp	.+34     	; 0x6400 <__floatsisf+0x6a>
    63de:	77 23       	and	r23, r23
    63e0:	21 f0       	breq	.+8      	; 0x63ea <__floatsisf+0x54>
    63e2:	9e e8       	ldi	r25, 0x8E	; 142
    63e4:	87 2f       	mov	r24, r23
    63e6:	76 2f       	mov	r23, r22
    63e8:	05 c0       	rjmp	.+10     	; 0x63f4 <__floatsisf+0x5e>
    63ea:	66 23       	and	r22, r22
    63ec:	71 f0       	breq	.+28     	; 0x640a <__floatsisf+0x74>
    63ee:	96 e8       	ldi	r25, 0x86	; 134
    63f0:	86 2f       	mov	r24, r22
    63f2:	70 e0       	ldi	r23, 0x00	; 0
    63f4:	60 e0       	ldi	r22, 0x00	; 0
    63f6:	2a f0       	brmi	.+10     	; 0x6402 <__floatsisf+0x6c>
    63f8:	9a 95       	dec	r25
    63fa:	66 0f       	add	r22, r22
    63fc:	77 1f       	adc	r23, r23
    63fe:	88 1f       	adc	r24, r24
    6400:	da f7       	brpl	.-10     	; 0x63f8 <__floatsisf+0x62>
    6402:	88 0f       	add	r24, r24
    6404:	96 95       	lsr	r25
    6406:	87 95       	ror	r24
    6408:	97 f9       	bld	r25, 7
    640a:	08 95       	ret

0000640c <__fp_cmp>:
    640c:	99 0f       	add	r25, r25
    640e:	00 08       	sbc	r0, r0
    6410:	55 0f       	add	r21, r21
    6412:	aa 0b       	sbc	r26, r26
    6414:	e0 e8       	ldi	r30, 0x80	; 128
    6416:	fe ef       	ldi	r31, 0xFE	; 254
    6418:	16 16       	cp	r1, r22
    641a:	17 06       	cpc	r1, r23
    641c:	e8 07       	cpc	r30, r24
    641e:	f9 07       	cpc	r31, r25
    6420:	c0 f0       	brcs	.+48     	; 0x6452 <__fp_cmp+0x46>
    6422:	12 16       	cp	r1, r18
    6424:	13 06       	cpc	r1, r19
    6426:	e4 07       	cpc	r30, r20
    6428:	f5 07       	cpc	r31, r21
    642a:	98 f0       	brcs	.+38     	; 0x6452 <__fp_cmp+0x46>
    642c:	62 1b       	sub	r22, r18
    642e:	73 0b       	sbc	r23, r19
    6430:	84 0b       	sbc	r24, r20
    6432:	95 0b       	sbc	r25, r21
    6434:	39 f4       	brne	.+14     	; 0x6444 <__fp_cmp+0x38>
    6436:	0a 26       	eor	r0, r26
    6438:	61 f0       	breq	.+24     	; 0x6452 <__fp_cmp+0x46>
    643a:	23 2b       	or	r18, r19
    643c:	24 2b       	or	r18, r20
    643e:	25 2b       	or	r18, r21
    6440:	21 f4       	brne	.+8      	; 0x644a <__fp_cmp+0x3e>
    6442:	08 95       	ret
    6444:	0a 26       	eor	r0, r26
    6446:	09 f4       	brne	.+2      	; 0x644a <__fp_cmp+0x3e>
    6448:	a1 40       	sbci	r26, 0x01	; 1
    644a:	a6 95       	lsr	r26
    644c:	8f ef       	ldi	r24, 0xFF	; 255
    644e:	81 1d       	adc	r24, r1
    6450:	81 1d       	adc	r24, r1
    6452:	08 95       	ret

00006454 <__fp_split3>:
    6454:	57 fd       	sbrc	r21, 7
    6456:	90 58       	subi	r25, 0x80	; 128
    6458:	44 0f       	add	r20, r20
    645a:	55 1f       	adc	r21, r21
    645c:	59 f0       	breq	.+22     	; 0x6474 <__fp_splitA+0x10>
    645e:	5f 3f       	cpi	r21, 0xFF	; 255
    6460:	71 f0       	breq	.+28     	; 0x647e <__fp_splitA+0x1a>
    6462:	47 95       	ror	r20

00006464 <__fp_splitA>:
    6464:	88 0f       	add	r24, r24
    6466:	97 fb       	bst	r25, 7
    6468:	99 1f       	adc	r25, r25
    646a:	61 f0       	breq	.+24     	; 0x6484 <__fp_splitA+0x20>
    646c:	9f 3f       	cpi	r25, 0xFF	; 255
    646e:	79 f0       	breq	.+30     	; 0x648e <__fp_splitA+0x2a>
    6470:	87 95       	ror	r24
    6472:	08 95       	ret
    6474:	12 16       	cp	r1, r18
    6476:	13 06       	cpc	r1, r19
    6478:	14 06       	cpc	r1, r20
    647a:	55 1f       	adc	r21, r21
    647c:	f2 cf       	rjmp	.-28     	; 0x6462 <__fp_split3+0xe>
    647e:	46 95       	lsr	r20
    6480:	f1 df       	rcall	.-30     	; 0x6464 <__fp_splitA>
    6482:	08 c0       	rjmp	.+16     	; 0x6494 <__fp_splitA+0x30>
    6484:	16 16       	cp	r1, r22
    6486:	17 06       	cpc	r1, r23
    6488:	18 06       	cpc	r1, r24
    648a:	99 1f       	adc	r25, r25
    648c:	f1 cf       	rjmp	.-30     	; 0x6470 <__fp_splitA+0xc>
    648e:	86 95       	lsr	r24
    6490:	71 05       	cpc	r23, r1
    6492:	61 05       	cpc	r22, r1
    6494:	08 94       	sec
    6496:	08 95       	ret

00006498 <__fp_zero>:
    6498:	e8 94       	clt

0000649a <__fp_szero>:
    649a:	bb 27       	eor	r27, r27
    649c:	66 27       	eor	r22, r22
    649e:	77 27       	eor	r23, r23
    64a0:	cb 01       	movw	r24, r22
    64a2:	97 f9       	bld	r25, 7
    64a4:	08 95       	ret

000064a6 <__gesf2>:
    64a6:	0e 94 06 32 	call	0x640c	; 0x640c <__fp_cmp>
    64aa:	08 f4       	brcc	.+2      	; 0x64ae <__gesf2+0x8>
    64ac:	8f ef       	ldi	r24, 0xFF	; 255
    64ae:	08 95       	ret

000064b0 <__mulsi3>:
    64b0:	db 01       	movw	r26, r22
    64b2:	8f 93       	push	r24
    64b4:	9f 93       	push	r25
    64b6:	0e 94 a7 32 	call	0x654e	; 0x654e <__muluhisi3>
    64ba:	bf 91       	pop	r27
    64bc:	af 91       	pop	r26
    64be:	a2 9f       	mul	r26, r18
    64c0:	80 0d       	add	r24, r0
    64c2:	91 1d       	adc	r25, r1
    64c4:	a3 9f       	mul	r26, r19
    64c6:	90 0d       	add	r25, r0
    64c8:	b2 9f       	mul	r27, r18
    64ca:	90 0d       	add	r25, r0
    64cc:	11 24       	eor	r1, r1
    64ce:	08 95       	ret

000064d0 <__udivmodhi4>:
    64d0:	aa 1b       	sub	r26, r26
    64d2:	bb 1b       	sub	r27, r27
    64d4:	51 e1       	ldi	r21, 0x11	; 17
    64d6:	07 c0       	rjmp	.+14     	; 0x64e6 <__udivmodhi4_ep>

000064d8 <__udivmodhi4_loop>:
    64d8:	aa 1f       	adc	r26, r26
    64da:	bb 1f       	adc	r27, r27
    64dc:	a6 17       	cp	r26, r22
    64de:	b7 07       	cpc	r27, r23
    64e0:	10 f0       	brcs	.+4      	; 0x64e6 <__udivmodhi4_ep>
    64e2:	a6 1b       	sub	r26, r22
    64e4:	b7 0b       	sbc	r27, r23

000064e6 <__udivmodhi4_ep>:
    64e6:	88 1f       	adc	r24, r24
    64e8:	99 1f       	adc	r25, r25
    64ea:	5a 95       	dec	r21
    64ec:	a9 f7       	brne	.-22     	; 0x64d8 <__udivmodhi4_loop>
    64ee:	80 95       	com	r24
    64f0:	90 95       	com	r25
    64f2:	bc 01       	movw	r22, r24
    64f4:	cd 01       	movw	r24, r26
    64f6:	08 95       	ret

000064f8 <__udivmodsi4>:
    64f8:	a1 e2       	ldi	r26, 0x21	; 33
    64fa:	1a 2e       	mov	r1, r26
    64fc:	aa 1b       	sub	r26, r26
    64fe:	bb 1b       	sub	r27, r27
    6500:	fd 01       	movw	r30, r26
    6502:	0d c0       	rjmp	.+26     	; 0x651e <__udivmodsi4_ep>

00006504 <__udivmodsi4_loop>:
    6504:	aa 1f       	adc	r26, r26
    6506:	bb 1f       	adc	r27, r27
    6508:	ee 1f       	adc	r30, r30
    650a:	ff 1f       	adc	r31, r31
    650c:	a2 17       	cp	r26, r18
    650e:	b3 07       	cpc	r27, r19
    6510:	e4 07       	cpc	r30, r20
    6512:	f5 07       	cpc	r31, r21
    6514:	20 f0       	brcs	.+8      	; 0x651e <__udivmodsi4_ep>
    6516:	a2 1b       	sub	r26, r18
    6518:	b3 0b       	sbc	r27, r19
    651a:	e4 0b       	sbc	r30, r20
    651c:	f5 0b       	sbc	r31, r21

0000651e <__udivmodsi4_ep>:
    651e:	66 1f       	adc	r22, r22
    6520:	77 1f       	adc	r23, r23
    6522:	88 1f       	adc	r24, r24
    6524:	99 1f       	adc	r25, r25
    6526:	1a 94       	dec	r1
    6528:	69 f7       	brne	.-38     	; 0x6504 <__udivmodsi4_loop>
    652a:	60 95       	com	r22
    652c:	70 95       	com	r23
    652e:	80 95       	com	r24
    6530:	90 95       	com	r25
    6532:	9b 01       	movw	r18, r22
    6534:	ac 01       	movw	r20, r24
    6536:	bd 01       	movw	r22, r26
    6538:	cf 01       	movw	r24, r30
    653a:	08 95       	ret

0000653c <__tablejump2__>:
    653c:	ee 0f       	add	r30, r30
    653e:	ff 1f       	adc	r31, r31
    6540:	00 24       	eor	r0, r0
    6542:	00 1c       	adc	r0, r0
    6544:	0b be       	out	0x3b, r0	; 59
    6546:	07 90       	elpm	r0, Z+
    6548:	f6 91       	elpm	r31, Z
    654a:	e0 2d       	mov	r30, r0
    654c:	09 94       	ijmp

0000654e <__muluhisi3>:
    654e:	0e 94 b2 32 	call	0x6564	; 0x6564 <__umulhisi3>
    6552:	a5 9f       	mul	r26, r21
    6554:	90 0d       	add	r25, r0
    6556:	b4 9f       	mul	r27, r20
    6558:	90 0d       	add	r25, r0
    655a:	a4 9f       	mul	r26, r20
    655c:	80 0d       	add	r24, r0
    655e:	91 1d       	adc	r25, r1
    6560:	11 24       	eor	r1, r1
    6562:	08 95       	ret

00006564 <__umulhisi3>:
    6564:	a2 9f       	mul	r26, r18
    6566:	b0 01       	movw	r22, r0
    6568:	b3 9f       	mul	r27, r19
    656a:	c0 01       	movw	r24, r0
    656c:	a3 9f       	mul	r26, r19
    656e:	70 0d       	add	r23, r0
    6570:	81 1d       	adc	r24, r1
    6572:	11 24       	eor	r1, r1
    6574:	91 1d       	adc	r25, r1
    6576:	b2 9f       	mul	r27, r18
    6578:	70 0d       	add	r23, r0
    657a:	81 1d       	adc	r24, r1
    657c:	11 24       	eor	r1, r1
    657e:	91 1d       	adc	r25, r1
    6580:	08 95       	ret

00006582 <malloc>:
    6582:	0f 93       	push	r16
    6584:	1f 93       	push	r17
    6586:	cf 93       	push	r28
    6588:	df 93       	push	r29
    658a:	82 30       	cpi	r24, 0x02	; 2
    658c:	91 05       	cpc	r25, r1
    658e:	10 f4       	brcc	.+4      	; 0x6594 <malloc+0x12>
    6590:	82 e0       	ldi	r24, 0x02	; 2
    6592:	90 e0       	ldi	r25, 0x00	; 0
    6594:	e0 91 c1 41 	lds	r30, 0x41C1	; 0x8041c1 <__flp>
    6598:	f0 91 c2 41 	lds	r31, 0x41C2	; 0x8041c2 <__flp+0x1>
    659c:	30 e0       	ldi	r19, 0x00	; 0
    659e:	20 e0       	ldi	r18, 0x00	; 0
    65a0:	b0 e0       	ldi	r27, 0x00	; 0
    65a2:	a0 e0       	ldi	r26, 0x00	; 0
    65a4:	30 97       	sbiw	r30, 0x00	; 0
    65a6:	99 f4       	brne	.+38     	; 0x65ce <malloc+0x4c>
    65a8:	21 15       	cp	r18, r1
    65aa:	31 05       	cpc	r19, r1
    65ac:	09 f4       	brne	.+2      	; 0x65b0 <malloc+0x2e>
    65ae:	4a c0       	rjmp	.+148    	; 0x6644 <malloc+0xc2>
    65b0:	28 1b       	sub	r18, r24
    65b2:	39 0b       	sbc	r19, r25
    65b4:	24 30       	cpi	r18, 0x04	; 4
    65b6:	31 05       	cpc	r19, r1
    65b8:	d8 f5       	brcc	.+118    	; 0x6630 <malloc+0xae>
    65ba:	8a 81       	ldd	r24, Y+2	; 0x02
    65bc:	9b 81       	ldd	r25, Y+3	; 0x03
    65be:	61 15       	cp	r22, r1
    65c0:	71 05       	cpc	r23, r1
    65c2:	89 f1       	breq	.+98     	; 0x6626 <malloc+0xa4>
    65c4:	fb 01       	movw	r30, r22
    65c6:	82 83       	std	Z+2, r24	; 0x02
    65c8:	93 83       	std	Z+3, r25	; 0x03
    65ca:	fe 01       	movw	r30, r28
    65cc:	11 c0       	rjmp	.+34     	; 0x65f0 <malloc+0x6e>
    65ce:	40 81       	ld	r20, Z
    65d0:	51 81       	ldd	r21, Z+1	; 0x01
    65d2:	02 81       	ldd	r16, Z+2	; 0x02
    65d4:	13 81       	ldd	r17, Z+3	; 0x03
    65d6:	48 17       	cp	r20, r24
    65d8:	59 07       	cpc	r21, r25
    65da:	e0 f0       	brcs	.+56     	; 0x6614 <malloc+0x92>
    65dc:	48 17       	cp	r20, r24
    65de:	59 07       	cpc	r21, r25
    65e0:	99 f4       	brne	.+38     	; 0x6608 <malloc+0x86>
    65e2:	10 97       	sbiw	r26, 0x00	; 0
    65e4:	61 f0       	breq	.+24     	; 0x65fe <malloc+0x7c>
    65e6:	12 96       	adiw	r26, 0x02	; 2
    65e8:	0c 93       	st	X, r16
    65ea:	12 97       	sbiw	r26, 0x02	; 2
    65ec:	13 96       	adiw	r26, 0x03	; 3
    65ee:	1c 93       	st	X, r17
    65f0:	32 96       	adiw	r30, 0x02	; 2
    65f2:	cf 01       	movw	r24, r30
    65f4:	df 91       	pop	r29
    65f6:	cf 91       	pop	r28
    65f8:	1f 91       	pop	r17
    65fa:	0f 91       	pop	r16
    65fc:	08 95       	ret
    65fe:	00 93 c1 41 	sts	0x41C1, r16	; 0x8041c1 <__flp>
    6602:	10 93 c2 41 	sts	0x41C2, r17	; 0x8041c2 <__flp+0x1>
    6606:	f4 cf       	rjmp	.-24     	; 0x65f0 <malloc+0x6e>
    6608:	21 15       	cp	r18, r1
    660a:	31 05       	cpc	r19, r1
    660c:	51 f0       	breq	.+20     	; 0x6622 <malloc+0xa0>
    660e:	42 17       	cp	r20, r18
    6610:	53 07       	cpc	r21, r19
    6612:	38 f0       	brcs	.+14     	; 0x6622 <malloc+0xa0>
    6614:	a9 01       	movw	r20, r18
    6616:	db 01       	movw	r26, r22
    6618:	9a 01       	movw	r18, r20
    661a:	bd 01       	movw	r22, r26
    661c:	df 01       	movw	r26, r30
    661e:	f8 01       	movw	r30, r16
    6620:	c1 cf       	rjmp	.-126    	; 0x65a4 <malloc+0x22>
    6622:	ef 01       	movw	r28, r30
    6624:	f9 cf       	rjmp	.-14     	; 0x6618 <malloc+0x96>
    6626:	80 93 c1 41 	sts	0x41C1, r24	; 0x8041c1 <__flp>
    662a:	90 93 c2 41 	sts	0x41C2, r25	; 0x8041c2 <__flp+0x1>
    662e:	cd cf       	rjmp	.-102    	; 0x65ca <malloc+0x48>
    6630:	fe 01       	movw	r30, r28
    6632:	e2 0f       	add	r30, r18
    6634:	f3 1f       	adc	r31, r19
    6636:	81 93       	st	Z+, r24
    6638:	91 93       	st	Z+, r25
    663a:	22 50       	subi	r18, 0x02	; 2
    663c:	31 09       	sbc	r19, r1
    663e:	28 83       	st	Y, r18
    6640:	39 83       	std	Y+1, r19	; 0x01
    6642:	d7 cf       	rjmp	.-82     	; 0x65f2 <malloc+0x70>
    6644:	20 91 bf 41 	lds	r18, 0x41BF	; 0x8041bf <__brkval>
    6648:	30 91 c0 41 	lds	r19, 0x41C0	; 0x8041c0 <__brkval+0x1>
    664c:	23 2b       	or	r18, r19
    664e:	41 f4       	brne	.+16     	; 0x6660 <malloc+0xde>
    6650:	20 91 02 40 	lds	r18, 0x4002	; 0x804002 <__malloc_heap_start>
    6654:	30 91 03 40 	lds	r19, 0x4003	; 0x804003 <__malloc_heap_start+0x1>
    6658:	20 93 bf 41 	sts	0x41BF, r18	; 0x8041bf <__brkval>
    665c:	30 93 c0 41 	sts	0x41C0, r19	; 0x8041c0 <__brkval+0x1>
    6660:	20 91 00 40 	lds	r18, 0x4000	; 0x804000 <__data_start>
    6664:	30 91 01 40 	lds	r19, 0x4001	; 0x804001 <__data_start+0x1>
    6668:	21 15       	cp	r18, r1
    666a:	31 05       	cpc	r19, r1
    666c:	41 f4       	brne	.+16     	; 0x667e <malloc+0xfc>
    666e:	2d b7       	in	r18, 0x3d	; 61
    6670:	3e b7       	in	r19, 0x3e	; 62
    6672:	40 91 04 40 	lds	r20, 0x4004	; 0x804004 <__malloc_margin>
    6676:	50 91 05 40 	lds	r21, 0x4005	; 0x804005 <__malloc_margin+0x1>
    667a:	24 1b       	sub	r18, r20
    667c:	35 0b       	sbc	r19, r21
    667e:	e0 91 bf 41 	lds	r30, 0x41BF	; 0x8041bf <__brkval>
    6682:	f0 91 c0 41 	lds	r31, 0x41C0	; 0x8041c0 <__brkval+0x1>
    6686:	e2 17       	cp	r30, r18
    6688:	f3 07       	cpc	r31, r19
    668a:	a0 f4       	brcc	.+40     	; 0x66b4 <malloc+0x132>
    668c:	2e 1b       	sub	r18, r30
    668e:	3f 0b       	sbc	r19, r31
    6690:	28 17       	cp	r18, r24
    6692:	39 07       	cpc	r19, r25
    6694:	78 f0       	brcs	.+30     	; 0x66b4 <malloc+0x132>
    6696:	ac 01       	movw	r20, r24
    6698:	4e 5f       	subi	r20, 0xFE	; 254
    669a:	5f 4f       	sbci	r21, 0xFF	; 255
    669c:	24 17       	cp	r18, r20
    669e:	35 07       	cpc	r19, r21
    66a0:	48 f0       	brcs	.+18     	; 0x66b4 <malloc+0x132>
    66a2:	4e 0f       	add	r20, r30
    66a4:	5f 1f       	adc	r21, r31
    66a6:	40 93 bf 41 	sts	0x41BF, r20	; 0x8041bf <__brkval>
    66aa:	50 93 c0 41 	sts	0x41C0, r21	; 0x8041c0 <__brkval+0x1>
    66ae:	81 93       	st	Z+, r24
    66b0:	91 93       	st	Z+, r25
    66b2:	9f cf       	rjmp	.-194    	; 0x65f2 <malloc+0x70>
    66b4:	f0 e0       	ldi	r31, 0x00	; 0
    66b6:	e0 e0       	ldi	r30, 0x00	; 0
    66b8:	9c cf       	rjmp	.-200    	; 0x65f2 <malloc+0x70>

000066ba <free>:
    66ba:	cf 93       	push	r28
    66bc:	df 93       	push	r29
    66be:	00 97       	sbiw	r24, 0x00	; 0
    66c0:	e9 f0       	breq	.+58     	; 0x66fc <free+0x42>
    66c2:	fc 01       	movw	r30, r24
    66c4:	32 97       	sbiw	r30, 0x02	; 2
    66c6:	12 82       	std	Z+2, r1	; 0x02
    66c8:	13 82       	std	Z+3, r1	; 0x03
    66ca:	a0 91 c1 41 	lds	r26, 0x41C1	; 0x8041c1 <__flp>
    66ce:	b0 91 c2 41 	lds	r27, 0x41C2	; 0x8041c2 <__flp+0x1>
    66d2:	ed 01       	movw	r28, r26
    66d4:	30 e0       	ldi	r19, 0x00	; 0
    66d6:	20 e0       	ldi	r18, 0x00	; 0
    66d8:	10 97       	sbiw	r26, 0x00	; 0
    66da:	a1 f4       	brne	.+40     	; 0x6704 <free+0x4a>
    66dc:	20 81       	ld	r18, Z
    66de:	31 81       	ldd	r19, Z+1	; 0x01
    66e0:	82 0f       	add	r24, r18
    66e2:	93 1f       	adc	r25, r19
    66e4:	20 91 bf 41 	lds	r18, 0x41BF	; 0x8041bf <__brkval>
    66e8:	30 91 c0 41 	lds	r19, 0x41C0	; 0x8041c0 <__brkval+0x1>
    66ec:	28 17       	cp	r18, r24
    66ee:	39 07       	cpc	r19, r25
    66f0:	09 f0       	breq	.+2      	; 0x66f4 <free+0x3a>
    66f2:	61 c0       	rjmp	.+194    	; 0x67b6 <free+0xfc>
    66f4:	e0 93 bf 41 	sts	0x41BF, r30	; 0x8041bf <__brkval>
    66f8:	f0 93 c0 41 	sts	0x41C0, r31	; 0x8041c0 <__brkval+0x1>
    66fc:	df 91       	pop	r29
    66fe:	cf 91       	pop	r28
    6700:	08 95       	ret
    6702:	ea 01       	movw	r28, r20
    6704:	ce 17       	cp	r28, r30
    6706:	df 07       	cpc	r29, r31
    6708:	e8 f5       	brcc	.+122    	; 0x6784 <free+0xca>
    670a:	4a 81       	ldd	r20, Y+2	; 0x02
    670c:	5b 81       	ldd	r21, Y+3	; 0x03
    670e:	9e 01       	movw	r18, r28
    6710:	41 15       	cp	r20, r1
    6712:	51 05       	cpc	r21, r1
    6714:	b1 f7       	brne	.-20     	; 0x6702 <free+0x48>
    6716:	e9 01       	movw	r28, r18
    6718:	ea 83       	std	Y+2, r30	; 0x02
    671a:	fb 83       	std	Y+3, r31	; 0x03
    671c:	49 91       	ld	r20, Y+
    671e:	59 91       	ld	r21, Y+
    6720:	c4 0f       	add	r28, r20
    6722:	d5 1f       	adc	r29, r21
    6724:	ec 17       	cp	r30, r28
    6726:	fd 07       	cpc	r31, r29
    6728:	61 f4       	brne	.+24     	; 0x6742 <free+0x88>
    672a:	80 81       	ld	r24, Z
    672c:	91 81       	ldd	r25, Z+1	; 0x01
    672e:	02 96       	adiw	r24, 0x02	; 2
    6730:	84 0f       	add	r24, r20
    6732:	95 1f       	adc	r25, r21
    6734:	e9 01       	movw	r28, r18
    6736:	88 83       	st	Y, r24
    6738:	99 83       	std	Y+1, r25	; 0x01
    673a:	82 81       	ldd	r24, Z+2	; 0x02
    673c:	93 81       	ldd	r25, Z+3	; 0x03
    673e:	8a 83       	std	Y+2, r24	; 0x02
    6740:	9b 83       	std	Y+3, r25	; 0x03
    6742:	f0 e0       	ldi	r31, 0x00	; 0
    6744:	e0 e0       	ldi	r30, 0x00	; 0
    6746:	12 96       	adiw	r26, 0x02	; 2
    6748:	8d 91       	ld	r24, X+
    674a:	9c 91       	ld	r25, X
    674c:	13 97       	sbiw	r26, 0x03	; 3
    674e:	00 97       	sbiw	r24, 0x00	; 0
    6750:	b9 f5       	brne	.+110    	; 0x67c0 <free+0x106>
    6752:	2d 91       	ld	r18, X+
    6754:	3c 91       	ld	r19, X
    6756:	11 97       	sbiw	r26, 0x01	; 1
    6758:	cd 01       	movw	r24, r26
    675a:	02 96       	adiw	r24, 0x02	; 2
    675c:	82 0f       	add	r24, r18
    675e:	93 1f       	adc	r25, r19
    6760:	20 91 bf 41 	lds	r18, 0x41BF	; 0x8041bf <__brkval>
    6764:	30 91 c0 41 	lds	r19, 0x41C0	; 0x8041c0 <__brkval+0x1>
    6768:	28 17       	cp	r18, r24
    676a:	39 07       	cpc	r19, r25
    676c:	39 f6       	brne	.-114    	; 0x66fc <free+0x42>
    676e:	30 97       	sbiw	r30, 0x00	; 0
    6770:	51 f5       	brne	.+84     	; 0x67c6 <free+0x10c>
    6772:	10 92 c1 41 	sts	0x41C1, r1	; 0x8041c1 <__flp>
    6776:	10 92 c2 41 	sts	0x41C2, r1	; 0x8041c2 <__flp+0x1>
    677a:	a0 93 bf 41 	sts	0x41BF, r26	; 0x8041bf <__brkval>
    677e:	b0 93 c0 41 	sts	0x41C0, r27	; 0x8041c0 <__brkval+0x1>
    6782:	bc cf       	rjmp	.-136    	; 0x66fc <free+0x42>
    6784:	c2 83       	std	Z+2, r28	; 0x02
    6786:	d3 83       	std	Z+3, r29	; 0x03
    6788:	40 81       	ld	r20, Z
    678a:	51 81       	ldd	r21, Z+1	; 0x01
    678c:	84 0f       	add	r24, r20
    678e:	95 1f       	adc	r25, r21
    6790:	c8 17       	cp	r28, r24
    6792:	d9 07       	cpc	r29, r25
    6794:	61 f4       	brne	.+24     	; 0x67ae <free+0xf4>
    6796:	4e 5f       	subi	r20, 0xFE	; 254
    6798:	5f 4f       	sbci	r21, 0xFF	; 255
    679a:	88 81       	ld	r24, Y
    679c:	99 81       	ldd	r25, Y+1	; 0x01
    679e:	48 0f       	add	r20, r24
    67a0:	59 1f       	adc	r21, r25
    67a2:	40 83       	st	Z, r20
    67a4:	51 83       	std	Z+1, r21	; 0x01
    67a6:	8a 81       	ldd	r24, Y+2	; 0x02
    67a8:	9b 81       	ldd	r25, Y+3	; 0x03
    67aa:	82 83       	std	Z+2, r24	; 0x02
    67ac:	93 83       	std	Z+3, r25	; 0x03
    67ae:	21 15       	cp	r18, r1
    67b0:	31 05       	cpc	r19, r1
    67b2:	09 f0       	breq	.+2      	; 0x67b6 <free+0xfc>
    67b4:	b0 cf       	rjmp	.-160    	; 0x6716 <free+0x5c>
    67b6:	e0 93 c1 41 	sts	0x41C1, r30	; 0x8041c1 <__flp>
    67ba:	f0 93 c2 41 	sts	0x41C2, r31	; 0x8041c2 <__flp+0x1>
    67be:	9e cf       	rjmp	.-196    	; 0x66fc <free+0x42>
    67c0:	fd 01       	movw	r30, r26
    67c2:	dc 01       	movw	r26, r24
    67c4:	c0 cf       	rjmp	.-128    	; 0x6746 <free+0x8c>
    67c6:	12 82       	std	Z+2, r1	; 0x02
    67c8:	13 82       	std	Z+3, r1	; 0x03
    67ca:	d7 cf       	rjmp	.-82     	; 0x677a <free+0xc0>

000067cc <strlen>:
    67cc:	fc 01       	movw	r30, r24
    67ce:	01 90       	ld	r0, Z+
    67d0:	00 20       	and	r0, r0
    67d2:	e9 f7       	brne	.-6      	; 0x67ce <strlen+0x2>
    67d4:	80 95       	com	r24
    67d6:	90 95       	com	r25
    67d8:	8e 0f       	add	r24, r30
    67da:	9f 1f       	adc	r25, r31
    67dc:	08 95       	ret

000067de <sprintf>:
    67de:	0f 93       	push	r16
    67e0:	1f 93       	push	r17
    67e2:	cf 93       	push	r28
    67e4:	df 93       	push	r29
    67e6:	cd b7       	in	r28, 0x3d	; 61
    67e8:	de b7       	in	r29, 0x3e	; 62
    67ea:	2e 97       	sbiw	r28, 0x0e	; 14
    67ec:	cd bf       	out	0x3d, r28	; 61
    67ee:	de bf       	out	0x3e, r29	; 62
    67f0:	0d 89       	ldd	r16, Y+21	; 0x15
    67f2:	1e 89       	ldd	r17, Y+22	; 0x16
    67f4:	86 e0       	ldi	r24, 0x06	; 6
    67f6:	8c 83       	std	Y+4, r24	; 0x04
    67f8:	09 83       	std	Y+1, r16	; 0x01
    67fa:	1a 83       	std	Y+2, r17	; 0x02
    67fc:	8f ef       	ldi	r24, 0xFF	; 255
    67fe:	9f e7       	ldi	r25, 0x7F	; 127
    6800:	8d 83       	std	Y+5, r24	; 0x05
    6802:	9e 83       	std	Y+6, r25	; 0x06
    6804:	ae 01       	movw	r20, r28
    6806:	47 5e       	subi	r20, 0xE7	; 231
    6808:	5f 4f       	sbci	r21, 0xFF	; 255
    680a:	6f 89       	ldd	r22, Y+23	; 0x17
    680c:	78 8d       	ldd	r23, Y+24	; 0x18
    680e:	ce 01       	movw	r24, r28
    6810:	01 96       	adiw	r24, 0x01	; 1
    6812:	0e 94 19 34 	call	0x6832	; 0x6832 <vfprintf>
    6816:	2f 81       	ldd	r18, Y+7	; 0x07
    6818:	38 85       	ldd	r19, Y+8	; 0x08
    681a:	02 0f       	add	r16, r18
    681c:	13 1f       	adc	r17, r19
    681e:	f8 01       	movw	r30, r16
    6820:	10 82       	st	Z, r1
    6822:	2e 96       	adiw	r28, 0x0e	; 14
    6824:	cd bf       	out	0x3d, r28	; 61
    6826:	de bf       	out	0x3e, r29	; 62
    6828:	df 91       	pop	r29
    682a:	cf 91       	pop	r28
    682c:	1f 91       	pop	r17
    682e:	0f 91       	pop	r16
    6830:	08 95       	ret

00006832 <vfprintf>:
    6832:	2f 92       	push	r2
    6834:	3f 92       	push	r3
    6836:	4f 92       	push	r4
    6838:	5f 92       	push	r5
    683a:	6f 92       	push	r6
    683c:	7f 92       	push	r7
    683e:	8f 92       	push	r8
    6840:	9f 92       	push	r9
    6842:	af 92       	push	r10
    6844:	bf 92       	push	r11
    6846:	cf 92       	push	r12
    6848:	df 92       	push	r13
    684a:	ef 92       	push	r14
    684c:	ff 92       	push	r15
    684e:	0f 93       	push	r16
    6850:	1f 93       	push	r17
    6852:	cf 93       	push	r28
    6854:	df 93       	push	r29
    6856:	cd b7       	in	r28, 0x3d	; 61
    6858:	de b7       	in	r29, 0x3e	; 62
    685a:	2b 97       	sbiw	r28, 0x0b	; 11
    685c:	cd bf       	out	0x3d, r28	; 61
    685e:	de bf       	out	0x3e, r29	; 62
    6860:	7c 01       	movw	r14, r24
    6862:	3b 01       	movw	r6, r22
    6864:	8a 01       	movw	r16, r20
    6866:	fc 01       	movw	r30, r24
    6868:	16 82       	std	Z+6, r1	; 0x06
    686a:	17 82       	std	Z+7, r1	; 0x07
    686c:	83 81       	ldd	r24, Z+3	; 0x03
    686e:	81 ff       	sbrs	r24, 1
    6870:	da c1       	rjmp	.+948    	; 0x6c26 <vfprintf+0x3f4>
    6872:	ce 01       	movw	r24, r28
    6874:	01 96       	adiw	r24, 0x01	; 1
    6876:	5c 01       	movw	r10, r24
    6878:	f7 01       	movw	r30, r14
    687a:	93 81       	ldd	r25, Z+3	; 0x03
    687c:	f3 01       	movw	r30, r6
    687e:	93 fd       	sbrc	r25, 3
    6880:	85 91       	lpm	r24, Z+
    6882:	93 ff       	sbrs	r25, 3
    6884:	81 91       	ld	r24, Z+
    6886:	3f 01       	movw	r6, r30
    6888:	88 23       	and	r24, r24
    688a:	09 f4       	brne	.+2      	; 0x688e <vfprintf+0x5c>
    688c:	53 c1       	rjmp	.+678    	; 0x6b34 <vfprintf+0x302>
    688e:	85 32       	cpi	r24, 0x25	; 37
    6890:	39 f4       	brne	.+14     	; 0x68a0 <vfprintf+0x6e>
    6892:	93 fd       	sbrc	r25, 3
    6894:	85 91       	lpm	r24, Z+
    6896:	93 ff       	sbrs	r25, 3
    6898:	81 91       	ld	r24, Z+
    689a:	3f 01       	movw	r6, r30
    689c:	85 32       	cpi	r24, 0x25	; 37
    689e:	29 f4       	brne	.+10     	; 0x68aa <vfprintf+0x78>
    68a0:	b7 01       	movw	r22, r14
    68a2:	90 e0       	ldi	r25, 0x00	; 0
    68a4:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    68a8:	e7 cf       	rjmp	.-50     	; 0x6878 <vfprintf+0x46>
    68aa:	91 2c       	mov	r9, r1
    68ac:	21 2c       	mov	r2, r1
    68ae:	31 2c       	mov	r3, r1
    68b0:	ff e1       	ldi	r31, 0x1F	; 31
    68b2:	f3 15       	cp	r31, r3
    68b4:	38 f0       	brcs	.+14     	; 0x68c4 <vfprintf+0x92>
    68b6:	8b 32       	cpi	r24, 0x2B	; 43
    68b8:	11 f1       	breq	.+68     	; 0x68fe <vfprintf+0xcc>
    68ba:	90 f4       	brcc	.+36     	; 0x68e0 <vfprintf+0xae>
    68bc:	80 32       	cpi	r24, 0x20	; 32
    68be:	09 f1       	breq	.+66     	; 0x6902 <vfprintf+0xd0>
    68c0:	83 32       	cpi	r24, 0x23	; 35
    68c2:	29 f1       	breq	.+74     	; 0x690e <vfprintf+0xdc>
    68c4:	37 fc       	sbrc	r3, 7
    68c6:	3c c0       	rjmp	.+120    	; 0x6940 <vfprintf+0x10e>
    68c8:	20 ed       	ldi	r18, 0xD0	; 208
    68ca:	28 0f       	add	r18, r24
    68cc:	2a 30       	cpi	r18, 0x0A	; 10
    68ce:	50 f5       	brcc	.+84     	; 0x6924 <vfprintf+0xf2>
    68d0:	36 fe       	sbrs	r3, 6
    68d2:	20 c0       	rjmp	.+64     	; 0x6914 <vfprintf+0xe2>
    68d4:	8a e0       	ldi	r24, 0x0A	; 10
    68d6:	98 9e       	mul	r9, r24
    68d8:	20 0d       	add	r18, r0
    68da:	11 24       	eor	r1, r1
    68dc:	92 2e       	mov	r9, r18
    68de:	06 c0       	rjmp	.+12     	; 0x68ec <vfprintf+0xba>
    68e0:	8d 32       	cpi	r24, 0x2D	; 45
    68e2:	91 f0       	breq	.+36     	; 0x6908 <vfprintf+0xd6>
    68e4:	80 33       	cpi	r24, 0x30	; 48
    68e6:	71 f7       	brne	.-36     	; 0x68c4 <vfprintf+0x92>
    68e8:	68 94       	set
    68ea:	30 f8       	bld	r3, 0
    68ec:	f3 01       	movw	r30, r6
    68ee:	93 fd       	sbrc	r25, 3
    68f0:	85 91       	lpm	r24, Z+
    68f2:	93 ff       	sbrs	r25, 3
    68f4:	81 91       	ld	r24, Z+
    68f6:	3f 01       	movw	r6, r30
    68f8:	81 11       	cpse	r24, r1
    68fa:	da cf       	rjmp	.-76     	; 0x68b0 <vfprintf+0x7e>
    68fc:	21 c0       	rjmp	.+66     	; 0x6940 <vfprintf+0x10e>
    68fe:	68 94       	set
    6900:	31 f8       	bld	r3, 1
    6902:	68 94       	set
    6904:	32 f8       	bld	r3, 2
    6906:	f2 cf       	rjmp	.-28     	; 0x68ec <vfprintf+0xba>
    6908:	68 94       	set
    690a:	33 f8       	bld	r3, 3
    690c:	ef cf       	rjmp	.-34     	; 0x68ec <vfprintf+0xba>
    690e:	68 94       	set
    6910:	34 f8       	bld	r3, 4
    6912:	ec cf       	rjmp	.-40     	; 0x68ec <vfprintf+0xba>
    6914:	ea e0       	ldi	r30, 0x0A	; 10
    6916:	2e 9e       	mul	r2, r30
    6918:	20 0d       	add	r18, r0
    691a:	11 24       	eor	r1, r1
    691c:	22 2e       	mov	r2, r18
    691e:	68 94       	set
    6920:	35 f8       	bld	r3, 5
    6922:	e4 cf       	rjmp	.-56     	; 0x68ec <vfprintf+0xba>
    6924:	8e 32       	cpi	r24, 0x2E	; 46
    6926:	29 f4       	brne	.+10     	; 0x6932 <vfprintf+0x100>
    6928:	36 fc       	sbrc	r3, 6
    692a:	04 c1       	rjmp	.+520    	; 0x6b34 <vfprintf+0x302>
    692c:	68 94       	set
    692e:	36 f8       	bld	r3, 6
    6930:	dd cf       	rjmp	.-70     	; 0x68ec <vfprintf+0xba>
    6932:	8c 36       	cpi	r24, 0x6C	; 108
    6934:	19 f4       	brne	.+6      	; 0x693c <vfprintf+0x10a>
    6936:	68 94       	set
    6938:	37 f8       	bld	r3, 7
    693a:	d8 cf       	rjmp	.-80     	; 0x68ec <vfprintf+0xba>
    693c:	88 36       	cpi	r24, 0x68	; 104
    693e:	b1 f2       	breq	.-84     	; 0x68ec <vfprintf+0xba>
    6940:	98 2f       	mov	r25, r24
    6942:	9f 7d       	andi	r25, 0xDF	; 223
    6944:	95 54       	subi	r25, 0x45	; 69
    6946:	93 30       	cpi	r25, 0x03	; 3
    6948:	e0 f0       	brcs	.+56     	; 0x6982 <vfprintf+0x150>
    694a:	83 36       	cpi	r24, 0x63	; 99
    694c:	a1 f1       	breq	.+104    	; 0x69b6 <vfprintf+0x184>
    694e:	83 37       	cpi	r24, 0x73	; 115
    6950:	c1 f1       	breq	.+112    	; 0x69c2 <vfprintf+0x190>
    6952:	83 35       	cpi	r24, 0x53	; 83
    6954:	09 f0       	breq	.+2      	; 0x6958 <vfprintf+0x126>
    6956:	63 c0       	rjmp	.+198    	; 0x6a1e <vfprintf+0x1ec>
    6958:	28 01       	movw	r4, r16
    695a:	f2 e0       	ldi	r31, 0x02	; 2
    695c:	4f 0e       	add	r4, r31
    695e:	51 1c       	adc	r5, r1
    6960:	f8 01       	movw	r30, r16
    6962:	c0 80       	ld	r12, Z
    6964:	d1 80       	ldd	r13, Z+1	; 0x01
    6966:	69 2d       	mov	r22, r9
    6968:	70 e0       	ldi	r23, 0x00	; 0
    696a:	36 fc       	sbrc	r3, 6
    696c:	02 c0       	rjmp	.+4      	; 0x6972 <vfprintf+0x140>
    696e:	6f ef       	ldi	r22, 0xFF	; 255
    6970:	7f ef       	ldi	r23, 0xFF	; 255
    6972:	c6 01       	movw	r24, r12
    6974:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <strnlen_P>
    6978:	4c 01       	movw	r8, r24
    697a:	68 94       	set
    697c:	37 f8       	bld	r3, 7
    697e:	82 01       	movw	r16, r4
    6980:	0a c0       	rjmp	.+20     	; 0x6996 <vfprintf+0x164>
    6982:	0c 5f       	subi	r16, 0xFC	; 252
    6984:	1f 4f       	sbci	r17, 0xFF	; 255
    6986:	ff e3       	ldi	r31, 0x3F	; 63
    6988:	f9 83       	std	Y+1, r31	; 0x01
    698a:	88 24       	eor	r8, r8
    698c:	83 94       	inc	r8
    698e:	91 2c       	mov	r9, r1
    6990:	65 01       	movw	r12, r10
    6992:	e8 94       	clt
    6994:	37 f8       	bld	r3, 7
    6996:	33 fe       	sbrs	r3, 3
    6998:	2d c0       	rjmp	.+90     	; 0x69f4 <vfprintf+0x1c2>
    699a:	52 2c       	mov	r5, r2
    699c:	81 14       	cp	r8, r1
    699e:	91 04       	cpc	r9, r1
    69a0:	71 f5       	brne	.+92     	; 0x69fe <vfprintf+0x1cc>
    69a2:	55 20       	and	r5, r5
    69a4:	09 f4       	brne	.+2      	; 0x69a8 <vfprintf+0x176>
    69a6:	68 cf       	rjmp	.-304    	; 0x6878 <vfprintf+0x46>
    69a8:	b7 01       	movw	r22, r14
    69aa:	80 e2       	ldi	r24, 0x20	; 32
    69ac:	90 e0       	ldi	r25, 0x00	; 0
    69ae:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    69b2:	5a 94       	dec	r5
    69b4:	f6 cf       	rjmp	.-20     	; 0x69a2 <vfprintf+0x170>
    69b6:	f8 01       	movw	r30, r16
    69b8:	80 81       	ld	r24, Z
    69ba:	89 83       	std	Y+1, r24	; 0x01
    69bc:	0e 5f       	subi	r16, 0xFE	; 254
    69be:	1f 4f       	sbci	r17, 0xFF	; 255
    69c0:	e4 cf       	rjmp	.-56     	; 0x698a <vfprintf+0x158>
    69c2:	28 01       	movw	r4, r16
    69c4:	f2 e0       	ldi	r31, 0x02	; 2
    69c6:	4f 0e       	add	r4, r31
    69c8:	51 1c       	adc	r5, r1
    69ca:	f8 01       	movw	r30, r16
    69cc:	c0 80       	ld	r12, Z
    69ce:	d1 80       	ldd	r13, Z+1	; 0x01
    69d0:	69 2d       	mov	r22, r9
    69d2:	70 e0       	ldi	r23, 0x00	; 0
    69d4:	36 fc       	sbrc	r3, 6
    69d6:	02 c0       	rjmp	.+4      	; 0x69dc <vfprintf+0x1aa>
    69d8:	6f ef       	ldi	r22, 0xFF	; 255
    69da:	7f ef       	ldi	r23, 0xFF	; 255
    69dc:	c6 01       	movw	r24, r12
    69de:	0e 94 21 36 	call	0x6c42	; 0x6c42 <strnlen>
    69e2:	4c 01       	movw	r8, r24
    69e4:	82 01       	movw	r16, r4
    69e6:	d5 cf       	rjmp	.-86     	; 0x6992 <vfprintf+0x160>
    69e8:	b7 01       	movw	r22, r14
    69ea:	80 e2       	ldi	r24, 0x20	; 32
    69ec:	90 e0       	ldi	r25, 0x00	; 0
    69ee:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    69f2:	2a 94       	dec	r2
    69f4:	28 14       	cp	r2, r8
    69f6:	19 04       	cpc	r1, r9
    69f8:	09 f0       	breq	.+2      	; 0x69fc <vfprintf+0x1ca>
    69fa:	b0 f7       	brcc	.-20     	; 0x69e8 <vfprintf+0x1b6>
    69fc:	ce cf       	rjmp	.-100    	; 0x699a <vfprintf+0x168>
    69fe:	f6 01       	movw	r30, r12
    6a00:	37 fc       	sbrc	r3, 7
    6a02:	85 91       	lpm	r24, Z+
    6a04:	37 fe       	sbrs	r3, 7
    6a06:	81 91       	ld	r24, Z+
    6a08:	6f 01       	movw	r12, r30
    6a0a:	b7 01       	movw	r22, r14
    6a0c:	90 e0       	ldi	r25, 0x00	; 0
    6a0e:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6a12:	51 10       	cpse	r5, r1
    6a14:	5a 94       	dec	r5
    6a16:	f1 e0       	ldi	r31, 0x01	; 1
    6a18:	8f 1a       	sub	r8, r31
    6a1a:	91 08       	sbc	r9, r1
    6a1c:	bf cf       	rjmp	.-130    	; 0x699c <vfprintf+0x16a>
    6a1e:	84 36       	cpi	r24, 0x64	; 100
    6a20:	19 f0       	breq	.+6      	; 0x6a28 <vfprintf+0x1f6>
    6a22:	89 36       	cpi	r24, 0x69	; 105
    6a24:	09 f0       	breq	.+2      	; 0x6a28 <vfprintf+0x1f6>
    6a26:	77 c0       	rjmp	.+238    	; 0x6b16 <vfprintf+0x2e4>
    6a28:	f8 01       	movw	r30, r16
    6a2a:	37 fe       	sbrs	r3, 7
    6a2c:	6b c0       	rjmp	.+214    	; 0x6b04 <vfprintf+0x2d2>
    6a2e:	60 81       	ld	r22, Z
    6a30:	71 81       	ldd	r23, Z+1	; 0x01
    6a32:	82 81       	ldd	r24, Z+2	; 0x02
    6a34:	93 81       	ldd	r25, Z+3	; 0x03
    6a36:	0c 5f       	subi	r16, 0xFC	; 252
    6a38:	1f 4f       	sbci	r17, 0xFF	; 255
    6a3a:	f3 2d       	mov	r31, r3
    6a3c:	ff 76       	andi	r31, 0x6F	; 111
    6a3e:	3f 2e       	mov	r3, r31
    6a40:	97 ff       	sbrs	r25, 7
    6a42:	09 c0       	rjmp	.+18     	; 0x6a56 <vfprintf+0x224>
    6a44:	90 95       	com	r25
    6a46:	80 95       	com	r24
    6a48:	70 95       	com	r23
    6a4a:	61 95       	neg	r22
    6a4c:	7f 4f       	sbci	r23, 0xFF	; 255
    6a4e:	8f 4f       	sbci	r24, 0xFF	; 255
    6a50:	9f 4f       	sbci	r25, 0xFF	; 255
    6a52:	68 94       	set
    6a54:	37 f8       	bld	r3, 7
    6a56:	2a e0       	ldi	r18, 0x0A	; 10
    6a58:	30 e0       	ldi	r19, 0x00	; 0
    6a5a:	a5 01       	movw	r20, r10
    6a5c:	0e 94 5c 36 	call	0x6cb8	; 0x6cb8 <__ultoa_invert>
    6a60:	c8 2e       	mov	r12, r24
    6a62:	ca 18       	sub	r12, r10
    6a64:	8c 2c       	mov	r8, r12
    6a66:	43 2c       	mov	r4, r3
    6a68:	36 fe       	sbrs	r3, 6
    6a6a:	0c c0       	rjmp	.+24     	; 0x6a84 <vfprintf+0x252>
    6a6c:	e8 94       	clt
    6a6e:	40 f8       	bld	r4, 0
    6a70:	c9 14       	cp	r12, r9
    6a72:	40 f4       	brcc	.+16     	; 0x6a84 <vfprintf+0x252>
    6a74:	34 fe       	sbrs	r3, 4
    6a76:	05 c0       	rjmp	.+10     	; 0x6a82 <vfprintf+0x250>
    6a78:	32 fc       	sbrc	r3, 2
    6a7a:	03 c0       	rjmp	.+6      	; 0x6a82 <vfprintf+0x250>
    6a7c:	f3 2d       	mov	r31, r3
    6a7e:	fe 7e       	andi	r31, 0xEE	; 238
    6a80:	4f 2e       	mov	r4, r31
    6a82:	89 2c       	mov	r8, r9
    6a84:	44 fe       	sbrs	r4, 4
    6a86:	a7 c0       	rjmp	.+334    	; 0x6bd6 <vfprintf+0x3a4>
    6a88:	fe 01       	movw	r30, r28
    6a8a:	ec 0d       	add	r30, r12
    6a8c:	f1 1d       	adc	r31, r1
    6a8e:	80 81       	ld	r24, Z
    6a90:	80 33       	cpi	r24, 0x30	; 48
    6a92:	09 f0       	breq	.+2      	; 0x6a96 <vfprintf+0x264>
    6a94:	99 c0       	rjmp	.+306    	; 0x6bc8 <vfprintf+0x396>
    6a96:	24 2d       	mov	r18, r4
    6a98:	29 7e       	andi	r18, 0xE9	; 233
    6a9a:	42 2e       	mov	r4, r18
    6a9c:	84 2d       	mov	r24, r4
    6a9e:	88 70       	andi	r24, 0x08	; 8
    6aa0:	58 2e       	mov	r5, r24
    6aa2:	43 fc       	sbrc	r4, 3
    6aa4:	a7 c0       	rjmp	.+334    	; 0x6bf4 <vfprintf+0x3c2>
    6aa6:	40 fe       	sbrs	r4, 0
    6aa8:	a1 c0       	rjmp	.+322    	; 0x6bec <vfprintf+0x3ba>
    6aaa:	9c 2c       	mov	r9, r12
    6aac:	82 14       	cp	r8, r2
    6aae:	18 f4       	brcc	.+6      	; 0x6ab6 <vfprintf+0x284>
    6ab0:	2c 0c       	add	r2, r12
    6ab2:	92 2c       	mov	r9, r2
    6ab4:	98 18       	sub	r9, r8
    6ab6:	44 fe       	sbrs	r4, 4
    6ab8:	a3 c0       	rjmp	.+326    	; 0x6c00 <vfprintf+0x3ce>
    6aba:	b7 01       	movw	r22, r14
    6abc:	80 e3       	ldi	r24, 0x30	; 48
    6abe:	90 e0       	ldi	r25, 0x00	; 0
    6ac0:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6ac4:	42 fe       	sbrs	r4, 2
    6ac6:	09 c0       	rjmp	.+18     	; 0x6ada <vfprintf+0x2a8>
    6ac8:	88 e7       	ldi	r24, 0x78	; 120
    6aca:	90 e0       	ldi	r25, 0x00	; 0
    6acc:	41 fe       	sbrs	r4, 1
    6ace:	02 c0       	rjmp	.+4      	; 0x6ad4 <vfprintf+0x2a2>
    6ad0:	88 e5       	ldi	r24, 0x58	; 88
    6ad2:	90 e0       	ldi	r25, 0x00	; 0
    6ad4:	b7 01       	movw	r22, r14
    6ad6:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6ada:	c9 14       	cp	r12, r9
    6adc:	08 f4       	brcc	.+2      	; 0x6ae0 <vfprintf+0x2ae>
    6ade:	9c c0       	rjmp	.+312    	; 0x6c18 <vfprintf+0x3e6>
    6ae0:	ca 94       	dec	r12
    6ae2:	d1 2c       	mov	r13, r1
    6ae4:	9f ef       	ldi	r25, 0xFF	; 255
    6ae6:	c9 1a       	sub	r12, r25
    6ae8:	d9 0a       	sbc	r13, r25
    6aea:	ca 0c       	add	r12, r10
    6aec:	db 1c       	adc	r13, r11
    6aee:	f6 01       	movw	r30, r12
    6af0:	82 91       	ld	r24, -Z
    6af2:	6f 01       	movw	r12, r30
    6af4:	b7 01       	movw	r22, r14
    6af6:	90 e0       	ldi	r25, 0x00	; 0
    6af8:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6afc:	ac 14       	cp	r10, r12
    6afe:	bd 04       	cpc	r11, r13
    6b00:	b1 f7       	brne	.-20     	; 0x6aee <vfprintf+0x2bc>
    6b02:	4f cf       	rjmp	.-354    	; 0x69a2 <vfprintf+0x170>
    6b04:	60 81       	ld	r22, Z
    6b06:	71 81       	ldd	r23, Z+1	; 0x01
    6b08:	07 2e       	mov	r0, r23
    6b0a:	00 0c       	add	r0, r0
    6b0c:	88 0b       	sbc	r24, r24
    6b0e:	99 0b       	sbc	r25, r25
    6b10:	0e 5f       	subi	r16, 0xFE	; 254
    6b12:	1f 4f       	sbci	r17, 0xFF	; 255
    6b14:	92 cf       	rjmp	.-220    	; 0x6a3a <vfprintf+0x208>
    6b16:	d3 2c       	mov	r13, r3
    6b18:	e8 94       	clt
    6b1a:	d4 f8       	bld	r13, 4
    6b1c:	2a e0       	ldi	r18, 0x0A	; 10
    6b1e:	30 e0       	ldi	r19, 0x00	; 0
    6b20:	85 37       	cpi	r24, 0x75	; 117
    6b22:	c9 f1       	breq	.+114    	; 0x6b96 <vfprintf+0x364>
    6b24:	23 2d       	mov	r18, r3
    6b26:	29 7f       	andi	r18, 0xF9	; 249
    6b28:	d2 2e       	mov	r13, r18
    6b2a:	8f 36       	cpi	r24, 0x6F	; 111
    6b2c:	91 f1       	breq	.+100    	; 0x6b92 <vfprintf+0x360>
    6b2e:	d8 f4       	brcc	.+54     	; 0x6b66 <vfprintf+0x334>
    6b30:	88 35       	cpi	r24, 0x58	; 88
    6b32:	39 f1       	breq	.+78     	; 0x6b82 <vfprintf+0x350>
    6b34:	f7 01       	movw	r30, r14
    6b36:	86 81       	ldd	r24, Z+6	; 0x06
    6b38:	97 81       	ldd	r25, Z+7	; 0x07
    6b3a:	2b 96       	adiw	r28, 0x0b	; 11
    6b3c:	cd bf       	out	0x3d, r28	; 61
    6b3e:	de bf       	out	0x3e, r29	; 62
    6b40:	df 91       	pop	r29
    6b42:	cf 91       	pop	r28
    6b44:	1f 91       	pop	r17
    6b46:	0f 91       	pop	r16
    6b48:	ff 90       	pop	r15
    6b4a:	ef 90       	pop	r14
    6b4c:	df 90       	pop	r13
    6b4e:	cf 90       	pop	r12
    6b50:	bf 90       	pop	r11
    6b52:	af 90       	pop	r10
    6b54:	9f 90       	pop	r9
    6b56:	8f 90       	pop	r8
    6b58:	7f 90       	pop	r7
    6b5a:	6f 90       	pop	r6
    6b5c:	5f 90       	pop	r5
    6b5e:	4f 90       	pop	r4
    6b60:	3f 90       	pop	r3
    6b62:	2f 90       	pop	r2
    6b64:	08 95       	ret
    6b66:	80 37       	cpi	r24, 0x70	; 112
    6b68:	49 f0       	breq	.+18     	; 0x6b7c <vfprintf+0x34a>
    6b6a:	88 37       	cpi	r24, 0x78	; 120
    6b6c:	19 f7       	brne	.-58     	; 0x6b34 <vfprintf+0x302>
    6b6e:	d4 fe       	sbrs	r13, 4
    6b70:	02 c0       	rjmp	.+4      	; 0x6b76 <vfprintf+0x344>
    6b72:	68 94       	set
    6b74:	d2 f8       	bld	r13, 2
    6b76:	20 e1       	ldi	r18, 0x10	; 16
    6b78:	30 e0       	ldi	r19, 0x00	; 0
    6b7a:	0d c0       	rjmp	.+26     	; 0x6b96 <vfprintf+0x364>
    6b7c:	68 94       	set
    6b7e:	d4 f8       	bld	r13, 4
    6b80:	f6 cf       	rjmp	.-20     	; 0x6b6e <vfprintf+0x33c>
    6b82:	34 fe       	sbrs	r3, 4
    6b84:	03 c0       	rjmp	.+6      	; 0x6b8c <vfprintf+0x35a>
    6b86:	82 2f       	mov	r24, r18
    6b88:	86 60       	ori	r24, 0x06	; 6
    6b8a:	d8 2e       	mov	r13, r24
    6b8c:	20 e1       	ldi	r18, 0x10	; 16
    6b8e:	32 e0       	ldi	r19, 0x02	; 2
    6b90:	02 c0       	rjmp	.+4      	; 0x6b96 <vfprintf+0x364>
    6b92:	28 e0       	ldi	r18, 0x08	; 8
    6b94:	30 e0       	ldi	r19, 0x00	; 0
    6b96:	f8 01       	movw	r30, r16
    6b98:	d7 fe       	sbrs	r13, 7
    6b9a:	0f c0       	rjmp	.+30     	; 0x6bba <vfprintf+0x388>
    6b9c:	60 81       	ld	r22, Z
    6b9e:	71 81       	ldd	r23, Z+1	; 0x01
    6ba0:	82 81       	ldd	r24, Z+2	; 0x02
    6ba2:	93 81       	ldd	r25, Z+3	; 0x03
    6ba4:	0c 5f       	subi	r16, 0xFC	; 252
    6ba6:	1f 4f       	sbci	r17, 0xFF	; 255
    6ba8:	a5 01       	movw	r20, r10
    6baa:	0e 94 5c 36 	call	0x6cb8	; 0x6cb8 <__ultoa_invert>
    6bae:	c8 2e       	mov	r12, r24
    6bb0:	ca 18       	sub	r12, r10
    6bb2:	3d 2c       	mov	r3, r13
    6bb4:	e8 94       	clt
    6bb6:	37 f8       	bld	r3, 7
    6bb8:	55 cf       	rjmp	.-342    	; 0x6a64 <vfprintf+0x232>
    6bba:	60 81       	ld	r22, Z
    6bbc:	71 81       	ldd	r23, Z+1	; 0x01
    6bbe:	90 e0       	ldi	r25, 0x00	; 0
    6bc0:	80 e0       	ldi	r24, 0x00	; 0
    6bc2:	0e 5f       	subi	r16, 0xFE	; 254
    6bc4:	1f 4f       	sbci	r17, 0xFF	; 255
    6bc6:	f0 cf       	rjmp	.-32     	; 0x6ba8 <vfprintf+0x376>
    6bc8:	42 fc       	sbrc	r4, 2
    6bca:	02 c0       	rjmp	.+4      	; 0x6bd0 <vfprintf+0x39e>
    6bcc:	83 94       	inc	r8
    6bce:	66 cf       	rjmp	.-308    	; 0x6a9c <vfprintf+0x26a>
    6bd0:	83 94       	inc	r8
    6bd2:	83 94       	inc	r8
    6bd4:	63 cf       	rjmp	.-314    	; 0x6a9c <vfprintf+0x26a>
    6bd6:	84 2d       	mov	r24, r4
    6bd8:	86 78       	andi	r24, 0x86	; 134
    6bda:	09 f4       	brne	.+2      	; 0x6bde <vfprintf+0x3ac>
    6bdc:	5f cf       	rjmp	.-322    	; 0x6a9c <vfprintf+0x26a>
    6bde:	f6 cf       	rjmp	.-20     	; 0x6bcc <vfprintf+0x39a>
    6be0:	b7 01       	movw	r22, r14
    6be2:	80 e2       	ldi	r24, 0x20	; 32
    6be4:	90 e0       	ldi	r25, 0x00	; 0
    6be6:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6bea:	83 94       	inc	r8
    6bec:	82 14       	cp	r8, r2
    6bee:	c0 f3       	brcs	.-16     	; 0x6be0 <vfprintf+0x3ae>
    6bf0:	51 2c       	mov	r5, r1
    6bf2:	61 cf       	rjmp	.-318    	; 0x6ab6 <vfprintf+0x284>
    6bf4:	52 2c       	mov	r5, r2
    6bf6:	58 18       	sub	r5, r8
    6bf8:	82 14       	cp	r8, r2
    6bfa:	08 f4       	brcc	.+2      	; 0x6bfe <vfprintf+0x3cc>
    6bfc:	5c cf       	rjmp	.-328    	; 0x6ab6 <vfprintf+0x284>
    6bfe:	f8 cf       	rjmp	.-16     	; 0x6bf0 <vfprintf+0x3be>
    6c00:	84 2d       	mov	r24, r4
    6c02:	86 78       	andi	r24, 0x86	; 134
    6c04:	09 f4       	brne	.+2      	; 0x6c08 <vfprintf+0x3d6>
    6c06:	69 cf       	rjmp	.-302    	; 0x6ada <vfprintf+0x2a8>
    6c08:	8b e2       	ldi	r24, 0x2B	; 43
    6c0a:	41 fe       	sbrs	r4, 1
    6c0c:	80 e2       	ldi	r24, 0x20	; 32
    6c0e:	47 fc       	sbrc	r4, 7
    6c10:	8d e2       	ldi	r24, 0x2D	; 45
    6c12:	b7 01       	movw	r22, r14
    6c14:	90 e0       	ldi	r25, 0x00	; 0
    6c16:	5f cf       	rjmp	.-322    	; 0x6ad6 <vfprintf+0x2a4>
    6c18:	b7 01       	movw	r22, r14
    6c1a:	80 e3       	ldi	r24, 0x30	; 48
    6c1c:	90 e0       	ldi	r25, 0x00	; 0
    6c1e:	0e 94 2c 36 	call	0x6c58	; 0x6c58 <fputc>
    6c22:	9a 94       	dec	r9
    6c24:	5a cf       	rjmp	.-332    	; 0x6ada <vfprintf+0x2a8>
    6c26:	8f ef       	ldi	r24, 0xFF	; 255
    6c28:	9f ef       	ldi	r25, 0xFF	; 255
    6c2a:	87 cf       	rjmp	.-242    	; 0x6b3a <vfprintf+0x308>

00006c2c <strnlen_P>:
    6c2c:	fc 01       	movw	r30, r24
    6c2e:	05 90       	lpm	r0, Z+
    6c30:	61 50       	subi	r22, 0x01	; 1
    6c32:	70 40       	sbci	r23, 0x00	; 0
    6c34:	01 10       	cpse	r0, r1
    6c36:	d8 f7       	brcc	.-10     	; 0x6c2e <strnlen_P+0x2>
    6c38:	80 95       	com	r24
    6c3a:	90 95       	com	r25
    6c3c:	8e 0f       	add	r24, r30
    6c3e:	9f 1f       	adc	r25, r31
    6c40:	08 95       	ret

00006c42 <strnlen>:
    6c42:	fc 01       	movw	r30, r24
    6c44:	61 50       	subi	r22, 0x01	; 1
    6c46:	70 40       	sbci	r23, 0x00	; 0
    6c48:	01 90       	ld	r0, Z+
    6c4a:	01 10       	cpse	r0, r1
    6c4c:	d8 f7       	brcc	.-10     	; 0x6c44 <strnlen+0x2>
    6c4e:	80 95       	com	r24
    6c50:	90 95       	com	r25
    6c52:	8e 0f       	add	r24, r30
    6c54:	9f 1f       	adc	r25, r31
    6c56:	08 95       	ret

00006c58 <fputc>:
    6c58:	0f 93       	push	r16
    6c5a:	1f 93       	push	r17
    6c5c:	cf 93       	push	r28
    6c5e:	df 93       	push	r29
    6c60:	18 2f       	mov	r17, r24
    6c62:	09 2f       	mov	r16, r25
    6c64:	eb 01       	movw	r28, r22
    6c66:	8b 81       	ldd	r24, Y+3	; 0x03
    6c68:	81 fd       	sbrc	r24, 1
    6c6a:	09 c0       	rjmp	.+18     	; 0x6c7e <fputc+0x26>
    6c6c:	1f ef       	ldi	r17, 0xFF	; 255
    6c6e:	0f ef       	ldi	r16, 0xFF	; 255
    6c70:	81 2f       	mov	r24, r17
    6c72:	90 2f       	mov	r25, r16
    6c74:	df 91       	pop	r29
    6c76:	cf 91       	pop	r28
    6c78:	1f 91       	pop	r17
    6c7a:	0f 91       	pop	r16
    6c7c:	08 95       	ret
    6c7e:	82 ff       	sbrs	r24, 2
    6c80:	14 c0       	rjmp	.+40     	; 0x6caa <fputc+0x52>
    6c82:	2e 81       	ldd	r18, Y+6	; 0x06
    6c84:	3f 81       	ldd	r19, Y+7	; 0x07
    6c86:	8c 81       	ldd	r24, Y+4	; 0x04
    6c88:	9d 81       	ldd	r25, Y+5	; 0x05
    6c8a:	28 17       	cp	r18, r24
    6c8c:	39 07       	cpc	r19, r25
    6c8e:	3c f4       	brge	.+14     	; 0x6c9e <fputc+0x46>
    6c90:	e8 81       	ld	r30, Y
    6c92:	f9 81       	ldd	r31, Y+1	; 0x01
    6c94:	cf 01       	movw	r24, r30
    6c96:	01 96       	adiw	r24, 0x01	; 1
    6c98:	88 83       	st	Y, r24
    6c9a:	99 83       	std	Y+1, r25	; 0x01
    6c9c:	10 83       	st	Z, r17
    6c9e:	8e 81       	ldd	r24, Y+6	; 0x06
    6ca0:	9f 81       	ldd	r25, Y+7	; 0x07
    6ca2:	01 96       	adiw	r24, 0x01	; 1
    6ca4:	8e 83       	std	Y+6, r24	; 0x06
    6ca6:	9f 83       	std	Y+7, r25	; 0x07
    6ca8:	e3 cf       	rjmp	.-58     	; 0x6c70 <fputc+0x18>
    6caa:	e8 85       	ldd	r30, Y+8	; 0x08
    6cac:	f9 85       	ldd	r31, Y+9	; 0x09
    6cae:	81 2f       	mov	r24, r17
    6cb0:	09 95       	icall
    6cb2:	89 2b       	or	r24, r25
    6cb4:	a1 f3       	breq	.-24     	; 0x6c9e <fputc+0x46>
    6cb6:	da cf       	rjmp	.-76     	; 0x6c6c <fputc+0x14>

00006cb8 <__ultoa_invert>:
    6cb8:	fa 01       	movw	r30, r20
    6cba:	aa 27       	eor	r26, r26
    6cbc:	28 30       	cpi	r18, 0x08	; 8
    6cbe:	51 f1       	breq	.+84     	; 0x6d14 <__ultoa_invert+0x5c>
    6cc0:	20 31       	cpi	r18, 0x10	; 16
    6cc2:	81 f1       	breq	.+96     	; 0x6d24 <__ultoa_invert+0x6c>
    6cc4:	e8 94       	clt
    6cc6:	6f 93       	push	r22
    6cc8:	6e 7f       	andi	r22, 0xFE	; 254
    6cca:	6e 5f       	subi	r22, 0xFE	; 254
    6ccc:	7f 4f       	sbci	r23, 0xFF	; 255
    6cce:	8f 4f       	sbci	r24, 0xFF	; 255
    6cd0:	9f 4f       	sbci	r25, 0xFF	; 255
    6cd2:	af 4f       	sbci	r26, 0xFF	; 255
    6cd4:	b1 e0       	ldi	r27, 0x01	; 1
    6cd6:	3e d0       	rcall	.+124    	; 0x6d54 <__ultoa_invert+0x9c>
    6cd8:	b4 e0       	ldi	r27, 0x04	; 4
    6cda:	3c d0       	rcall	.+120    	; 0x6d54 <__ultoa_invert+0x9c>
    6cdc:	67 0f       	add	r22, r23
    6cde:	78 1f       	adc	r23, r24
    6ce0:	89 1f       	adc	r24, r25
    6ce2:	9a 1f       	adc	r25, r26
    6ce4:	a1 1d       	adc	r26, r1
    6ce6:	68 0f       	add	r22, r24
    6ce8:	79 1f       	adc	r23, r25
    6cea:	8a 1f       	adc	r24, r26
    6cec:	91 1d       	adc	r25, r1
    6cee:	a1 1d       	adc	r26, r1
    6cf0:	6a 0f       	add	r22, r26
    6cf2:	71 1d       	adc	r23, r1
    6cf4:	81 1d       	adc	r24, r1
    6cf6:	91 1d       	adc	r25, r1
    6cf8:	a1 1d       	adc	r26, r1
    6cfa:	20 d0       	rcall	.+64     	; 0x6d3c <__ultoa_invert+0x84>
    6cfc:	09 f4       	brne	.+2      	; 0x6d00 <__ultoa_invert+0x48>
    6cfe:	68 94       	set
    6d00:	3f 91       	pop	r19
    6d02:	2a e0       	ldi	r18, 0x0A	; 10
    6d04:	26 9f       	mul	r18, r22
    6d06:	11 24       	eor	r1, r1
    6d08:	30 19       	sub	r19, r0
    6d0a:	30 5d       	subi	r19, 0xD0	; 208
    6d0c:	31 93       	st	Z+, r19
    6d0e:	de f6       	brtc	.-74     	; 0x6cc6 <__ultoa_invert+0xe>
    6d10:	cf 01       	movw	r24, r30
    6d12:	08 95       	ret
    6d14:	46 2f       	mov	r20, r22
    6d16:	47 70       	andi	r20, 0x07	; 7
    6d18:	40 5d       	subi	r20, 0xD0	; 208
    6d1a:	41 93       	st	Z+, r20
    6d1c:	b3 e0       	ldi	r27, 0x03	; 3
    6d1e:	0f d0       	rcall	.+30     	; 0x6d3e <__ultoa_invert+0x86>
    6d20:	c9 f7       	brne	.-14     	; 0x6d14 <__ultoa_invert+0x5c>
    6d22:	f6 cf       	rjmp	.-20     	; 0x6d10 <__ultoa_invert+0x58>
    6d24:	46 2f       	mov	r20, r22
    6d26:	4f 70       	andi	r20, 0x0F	; 15
    6d28:	40 5d       	subi	r20, 0xD0	; 208
    6d2a:	4a 33       	cpi	r20, 0x3A	; 58
    6d2c:	18 f0       	brcs	.+6      	; 0x6d34 <__ultoa_invert+0x7c>
    6d2e:	49 5d       	subi	r20, 0xD9	; 217
    6d30:	31 fd       	sbrc	r19, 1
    6d32:	40 52       	subi	r20, 0x20	; 32
    6d34:	41 93       	st	Z+, r20
    6d36:	02 d0       	rcall	.+4      	; 0x6d3c <__ultoa_invert+0x84>
    6d38:	a9 f7       	brne	.-22     	; 0x6d24 <__ultoa_invert+0x6c>
    6d3a:	ea cf       	rjmp	.-44     	; 0x6d10 <__ultoa_invert+0x58>
    6d3c:	b4 e0       	ldi	r27, 0x04	; 4
    6d3e:	a6 95       	lsr	r26
    6d40:	97 95       	ror	r25
    6d42:	87 95       	ror	r24
    6d44:	77 95       	ror	r23
    6d46:	67 95       	ror	r22
    6d48:	ba 95       	dec	r27
    6d4a:	c9 f7       	brne	.-14     	; 0x6d3e <__ultoa_invert+0x86>
    6d4c:	00 97       	sbiw	r24, 0x00	; 0
    6d4e:	61 05       	cpc	r22, r1
    6d50:	71 05       	cpc	r23, r1
    6d52:	08 95       	ret
    6d54:	9b 01       	movw	r18, r22
    6d56:	ac 01       	movw	r20, r24
    6d58:	0a 2e       	mov	r0, r26
    6d5a:	06 94       	lsr	r0
    6d5c:	57 95       	ror	r21
    6d5e:	47 95       	ror	r20
    6d60:	37 95       	ror	r19
    6d62:	27 95       	ror	r18
    6d64:	ba 95       	dec	r27
    6d66:	c9 f7       	brne	.-14     	; 0x6d5a <__ultoa_invert+0xa2>
    6d68:	62 0f       	add	r22, r18
    6d6a:	73 1f       	adc	r23, r19
    6d6c:	84 1f       	adc	r24, r20
    6d6e:	95 1f       	adc	r25, r21
    6d70:	a0 1d       	adc	r26, r0
    6d72:	08 95       	ret

00006d74 <__do_global_dtors>:
    6d74:	10 e0       	ldi	r17, 0x00	; 0
    6d76:	c6 e7       	ldi	r28, 0x76	; 118
    6d78:	d0 e0       	ldi	r29, 0x00	; 0
    6d7a:	04 c0       	rjmp	.+8      	; 0x6d84 <__do_global_dtors+0x10>
    6d7c:	fe 01       	movw	r30, r28
    6d7e:	0e 94 9e 32 	call	0x653c	; 0x653c <__tablejump2__>
    6d82:	21 96       	adiw	r28, 0x01	; 1
    6d84:	c8 37       	cpi	r28, 0x78	; 120
    6d86:	d1 07       	cpc	r29, r17
    6d88:	c9 f7       	brne	.-14     	; 0x6d7c <__do_global_dtors+0x8>
    6d8a:	f8 94       	cli

00006d8c <__stop_program>:
    6d8c:	ff cf       	rjmp	.-2      	; 0x6d8c <__stop_program>
