Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Dec  8 16:54:53 2024
| Host              : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-3   Critical Warning  Invalid primary clock on Clock Modifying Block  1           
LUTAR-1    Warning           LUT drives async reset alert                    6           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-16  Warning           Large setup violation                           311         
TIMING-18  Warning           Missing input or output delay                   10          
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.343    -1657.414                    323                61852        0.011        0.000                      0                61788        2.741        0.000                       0                 22312  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
RFADC0_CLK                         {0.000 43.403}       86.806          11.520          
RFADC1_CLK                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK                         {0.000 43.403}       86.806          11.520          
RFADC3_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC1_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC2_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC3_CLK                         {0.000 5.000}        10.000          100.000         
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 43.403}       86.805          11.520          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 3.391}        6.782           147.457         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                          42.870        0.000                       0                     2  
clk_pl_0                                 1.964        0.000                      0                24710        0.011        0.000                      0                24710        3.400        0.000                       0                  9988  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   13.195        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1      -13.343    -1657.414                    323                36877        0.011        0.000                      0                36877        2.741        0.000                       0                 12321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_pl_0                               5.401        0.000                      0                  240                                                                        
clk_pl_0                         clk_out1_design_1_clk_wiz_0_0_1        9.294        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.627        0.000                      0                  201        0.185        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1  
(none)                           clk_pl_0                         clk_out1_design_1_clk_wiz_0_0_1  
(none)                                                            clk_pl_0                         
(none)                           RFADC0_CLK                       clk_pl_0                         
(none)                           RFADC1_CLK                       clk_pl_0                         
(none)                           RFADC2_CLK                       clk_pl_0                         
(none)                           RFADC3_CLK                       clk_pl_0                         
(none)                           RFDAC0_CLK                       clk_pl_0                         
(none)                           RFDAC1_CLK                       clk_pl_0                         
(none)                           RFDAC2_CLK                       clk_pl_0                         
(none)                           RFDAC3_CLK                       clk_pl_0                         
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_pl_0                         
(none)                           clk_pl_0                         clk_pl_0                         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_pl_0                                                          
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  
(none)                                                            clk_pl_0                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 43.403 }
Period(ns):         86.806
Sources:            { design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RFADC/CLK_ADC  n/a            1.333         86.806      85.473     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         86.806      85.516     BUFG_GT_X1Y4  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac3_end_stage_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.546ns (6.877%)  route 7.394ns (93.123%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 12.392 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.696ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.543     4.738    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.887 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=1, routed)           0.345     5.232    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[35]
    SLICE_X24Y68         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.285 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[3]_INST_0/O
                         net (fo=122, routed)         5.237    10.522    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[3]
    SLICE_X107Y201       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_end_stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.210    12.392    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X107Y201       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_end_stage_reg[3]/C
                         clock pessimism              0.199    12.591    
                         clock uncertainty           -0.130    12.461    
    SLICE_X107Y201       FDSE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    12.486    design_1_i/usp_rf_data_converter_0/inst/dac3_end_stage_reg[3]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac2_sim_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.539ns (6.912%)  route 7.259ns (93.088%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.696ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.437     4.671    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.817 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=1, routed)           0.090     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[33]
    SLICE_X23Y81         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.995 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[1]_INST_0/O
                         net (fo=164, routed)         5.386    10.380    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[1]
    SLICE_X104Y205       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sim_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.201    12.383    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y205       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sim_level_reg[1]/C
                         clock pessimism              0.199    12.582    
                         clock uncertainty           -0.130    12.453    
    SLICE_X104Y205       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.478    design_1_i/usp_rf_data_converter_0/inst/dac2_sim_level_reg[1]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.539ns (7.024%)  route 7.134ns (92.976%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.366 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.696ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.437     4.671    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.817 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=1, routed)           0.090     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[33]
    SLICE_X23Y81         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.995 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[1]_INST_0/O
                         net (fo=164, routed)         5.261    10.256    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[1]
    SLICE_X102Y204       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.184    12.366    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X102Y204       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[1]/C
                         clock pessimism              0.199    12.565    
                         clock uncertainty           -0.130    12.435    
    SLICE_X102Y204       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.460    design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[1]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac3_sim_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.539ns (7.030%)  route 7.128ns (92.970%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 12.374 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.696ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.437     4.671    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.817 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=1, routed)           0.090     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[33]
    SLICE_X23Y81         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.995 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[1]_INST_0/O
                         net (fo=164, routed)         5.255    10.249    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[1]
    SLICE_X103Y201       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_sim_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.192    12.374    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y201       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_sim_level_reg[1]/C
                         clock pessimism              0.199    12.573    
                         clock uncertainty           -0.130    12.443    
    SLICE_X103Y201       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.468    design_1_i/usp_rf_data_converter_0/inst/dac3_sim_level_reg[1]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac3_cmn_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.539ns (7.081%)  route 7.073ns (92.919%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.696ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.437     4.671    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.817 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=1, routed)           0.090     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[33]
    SLICE_X23Y81         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.995 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[1]_INST_0/O
                         net (fo=164, routed)         5.200    10.194    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[1]
    SLICE_X105Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_cmn_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.194    12.376    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac3_cmn_en_reg[1]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X105Y200       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.470    design_1_i/usp_rf_data_converter_0/inst/dac3_cmn_en_reg[1]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 0.501ns (6.609%)  route 7.080ns (93.391%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.644     4.839    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y73         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.930 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=1, routed)           0.285     5.215    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[41]
    SLICE_X24Y68         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     5.281 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[9]_INST_0/O
                         net (fo=73, routed)          4.882    10.163    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[9]
    SLICE_X100Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.188    12.370    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[9]/C
                         clock pessimism              0.199    12.569    
                         clock uncertainty           -0.130    12.440    
    SLICE_X100Y203       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.465    design_1_i/usp_rf_data_converter_0/inst/dac2_sample_rate_reg[9]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac2_clk_detect_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 0.501ns (6.608%)  route 7.080ns (93.392%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 12.382 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.696ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.644     4.839    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y73         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.930 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=1, routed)           0.285     5.215    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[41]
    SLICE_X24Y68         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     5.281 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[9]_INST_0/O
                         net (fo=73, routed)          4.882    10.163    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[9]
    SLICE_X104Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_clk_detect_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.200    12.382    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_clk_detect_reg[9]/C
                         clock pessimism              0.199    12.581    
                         clock uncertainty           -0.130    12.451    
    SLICE_X104Y203       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.476    design_1_i/usp_rf_data_converter_0/inst/dac2_clk_detect_reg[9]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_en_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.529ns (6.992%)  route 7.037ns (93.008%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 12.444 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.696ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.641     4.836    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y73         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.924 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=1, routed)           0.241     5.165    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[40]
    SLICE_X23Y67         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     5.262 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[8]_INST_0/O
                         net (fo=73, routed)          4.886    10.148    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[8]
    SLICE_X111Y178       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_en_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.262    12.444    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y178       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_en_reg[8]/C
                         clock pessimism              0.122    12.566    
                         clock uncertainty           -0.130    12.436    
    SLICE_X111Y178       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.461    design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_en_reg[8]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac31_irq_en_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 0.539ns (7.125%)  route 7.026ns (92.875%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 12.373 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.696ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.437     4.671    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.817 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=1, routed)           0.090     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[33]
    SLICE_X23Y81         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.995 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[1]_INST_0/O
                         net (fo=164, routed)         5.153    10.147    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[1]
    SLICE_X103Y201       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac31_irq_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.191    12.373    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y201       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac31_irq_en_reg/C
                         clock pessimism              0.199    12.572    
                         clock uncertainty           -0.130    12.442    
    SLICE_X103Y201       FDSE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.467    design_1_i/usp_rf_data_converter_0/inst/dac31_irq_en_reg
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac2_ref_clk_freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 0.501ns (6.628%)  route 7.058ns (93.372%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 12.370 - 10.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.644     4.839    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y73         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.930 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=1, routed)           0.285     5.215    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[41]
    SLICE_X24Y68         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     5.281 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[9]_INST_0/O
                         net (fo=73, routed)          4.860    10.141    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[9]
    SLICE_X100Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_ref_clk_freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.188    12.370    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y203       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac2_ref_clk_freq_reg[9]/C
                         clock pessimism              0.199    12.569    
                         clock uncertainty           -0.130    12.440    
    SLICE_X100Y203       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    12.465    design_1_i/usp_rf_data_converter_0/inst/dac2_ref_clk_freq_reg[9]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.970%)  route 0.088ns (52.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      2.109ns (routing 0.696ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.770ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.109     2.291    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X18Y187        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y187        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.349 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=4, routed)           0.066     2.414    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[2]
    SLICE_X17Y187        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_1/O
                         net (fo=1, routed)           0.022     2.459    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/next_length_counter[3]
    SLICE_X17Y187        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.374     2.600    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y187        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[3]/C
                         clock pessimism             -0.211     2.389    
    SLICE_X17Y187        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.449    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/drp_di_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.329%)  route 0.121ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.253ns (routing 0.696ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.770ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.253     2.435    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y155       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/drp_di_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.493 r  design_1_i/usp_rf_data_converter_0/inst/drp_di_reg[13]/Q
                         net (fo=16, routed)          0.121     2.614    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/user_dac0_drpdi[13]
    SLICE_X114Y157       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.539     2.765    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/aux_clk
    SLICE_X114Y157       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider0_reg[13]/C
                         clock pessimism             -0.225     2.540    
    SLICE_X114Y157       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.600    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider0_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.512%)  route 0.090ns (48.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      2.045ns (routing 0.696ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.329ns (routing 0.770ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.045     2.227    design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/aclk1
    SLICE_X30Y0          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.288 r  design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.066     2.354    design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt[2]
    SLICE_X29Y0          LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.389 r  design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     2.413    design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/pr_dec0__0
    SLICE_X29Y0          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.329     2.555    design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/aclk1
    SLICE_X29Y0          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism             -0.219     2.336    
    SLICE_X29Y0          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.396    design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.082ns (43.523%)  route 0.106ns (56.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.006ns (routing 0.696ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.770ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.006     2.188    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.248 r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=3, routed)           0.082     2.330    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/command_out[12]
    SLICE_X32Y83         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.352 r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.024     2.376    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X32Y83         FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.285     2.511    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.214     2.297    
    SLICE_X32Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.357    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.784%)  route 0.104ns (56.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.023ns (routing 0.696ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.298ns (routing 0.770ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.023     2.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y105        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.264 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.082     2.346    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[56]
    SLICE_X25Y105        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.368 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.022     2.390    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[17]
    SLICE_X25Y105        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.298     2.524    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X25Y105        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.214     2.310    
    SLICE_X25Y105        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.370    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.030%)  route 0.180ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.034ns (routing 0.696ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.770ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.034     2.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.276 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/Q
                         net (fo=8, routed)           0.180     2.455    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[6]
    SLICE_X24Y124        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.288     2.514    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X24Y124        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[102]/C
                         clock pessimism             -0.141     2.373    
    SLICE_X24Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.081ns (39.923%)  route 0.122ns (60.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.246ns (routing 0.696ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.543ns (routing 0.770ns, distribution 1.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/aux_clk
    SLICE_X114Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y200       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.487 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/Q
                         net (fo=4, routed)           0.096     2.583    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req
    SLICE_X115Y199       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     2.605 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs[1]_i_1__4/O
                         net (fo=1, routed)           0.026     2.631    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs[1]_i_1__4_n_0
    SLICE_X115Y199       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.543     2.769    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/aux_clk
    SLICE_X115Y199       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/C
                         clock pessimism             -0.221     2.548    
    SLICE_X115Y199       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.608    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.057ns (34.545%)  route 0.108ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      2.102ns (routing 0.696ns, distribution 1.406ns)
  Clock Net Delay (Destination): 2.349ns (routing 0.770ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.102     2.284    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X18Y189        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y189        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.341 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.108     2.449    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X16Y190        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.349     2.575    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X16Y190        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.211     2.364    
    SLICE_X16Y190        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.426    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.643%)  route 0.100ns (63.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.036ns (routing 0.696ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.770ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.036     2.218    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.276 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/Q
                         net (fo=8, routed)           0.100     2.376    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[13]
    SLICE_X23Y101        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.279     2.505    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X23Y101        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[13]/C
                         clock pessimism             -0.214     2.291    
    SLICE_X23Y101        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.353    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.061ns (32.796%)  route 0.125ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.040ns (routing 0.696ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.310ns (routing 0.770ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.040     2.222    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.283 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.125     2.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X28Y72         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.310     2.536    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.214     2.322    
    SLICE_X28Y72         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.384    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 43.403 }
Period(ns):         86.805
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         86.805      85.734     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       86.805      13.195     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :          323  Failing Endpoints,  Worst Slack      -13.343ns,  Total Violation    -1657.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.343ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.329ns  (logic 9.657ns (47.503%)  route 10.672ns (52.497%))
  Logic Levels:           109  (CARRY8=78 LUT1=2 LUT2=28 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.813ns = ( 13.595 - 6.782 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.546ns (routing 2.356ns, distribution 1.190ns)
  Clock Net Delay (Destination): 3.573ns (routing 2.135ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.546     6.333    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X41Y1          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.144     6.554    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg_n_0_[31]
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     6.650 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14/O[1]
                         net (fo=2, routed)           0.176     6.826    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14_n_14
    SLICE_X40Y0          LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19/O
                         net (fo=1, routed)           0.009     6.885    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19_n_0
    SLICE_X40Y0          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.039 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.065    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6_n_0
    SLICE_X40Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.121 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3/O[0]
                         net (fo=2, routed)           0.220     7.341    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3_n_15
    SLICE_X39Y1          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     7.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13/O
                         net (fo=1, routed)           0.016     7.394    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13_n_0
    SLICE_X39Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.584 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.610    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3_n_0
    SLICE_X39Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.652 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.252     7.904    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[29]
    SLICE_X38Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     8.002 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21/O
                         net (fo=1, routed)           0.009     8.011    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21_n_0
    SLICE_X38Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6/CO[7]
                         net (fo=1, routed)           0.026     8.223    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6_n_0
    SLICE_X38Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.305 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3/O[3]
                         net (fo=2, routed)           0.184     8.488    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3_n_12
    SLICE_X38Y4          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.611 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10/O
                         net (fo=1, routed)           0.007     8.618    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10_n_0
    SLICE_X38Y4          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.771 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.797    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3_n_0
    SLICE_X38Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.839 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.625     9.465    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[27]
    SLICE_X37Y2          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.517 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21/O
                         net (fo=1, routed)           0.016     9.533    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21_n_0
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6/CO[7]
                         net (fo=1, routed)           0.026     9.749    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6_n_0
    SLICE_X37Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.790    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3_n_0
    SLICE_X37Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.214    10.046    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[26]
    SLICE_X36Y3          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    10.194 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13/O
                         net (fo=1, routed)           0.009    10.203    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13_n_0
    SLICE_X36Y3          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.389 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.415    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.457 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.246    10.703    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[25]
    SLICE_X35Y1          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.755 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21/O
                         net (fo=1, routed)           0.016    10.771    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21_n_0
    SLICE_X35Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.961 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.987    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6_n_0
    SLICE_X35Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3/O[0]
                         net (fo=2, routed)           0.202    11.245    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3_n_15
    SLICE_X34Y4          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    11.370 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23/O
                         net (fo=1, routed)           0.016    11.386    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23_n_0
    SLICE_X34Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.576 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.602    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13_n_0
    SLICE_X34Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.644 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.222    11.865    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[23]
    SLICE_X35Y4          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    11.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17/O
                         net (fo=1, routed)           0.022    11.985    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17_n_0
    SLICE_X35Y4          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    12.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6/CO[7]
                         net (fo=1, routed)           0.026    12.170    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6_n_0
    SLICE_X35Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.211    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3_n_0
    SLICE_X35Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.621    12.875    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[22]
    SLICE_X39Y5          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.927 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21/O
                         net (fo=1, routed)           0.016    12.943    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21_n_0
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6_n_0
    SLICE_X39Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3_n_0
    SLICE_X39Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.269    13.511    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[21]
    SLICE_X38Y6          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.562 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21/O
                         net (fo=1, routed)           0.009    13.571    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21_n_0
    SLICE_X38Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.783    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6_n_0
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.798 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.824    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3_n_0
    SLICE_X38Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_2/CO[1]
                         net (fo=20, routed)          0.587    14.453    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[20]
    SLICE_X37Y6          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    14.541 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19/O
                         net (fo=1, routed)           0.025    14.566    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19_n_0
    SLICE_X37Y6          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    14.729 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.755    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6_n_0
    SLICE_X37Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.770 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.796    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3_n_0
    SLICE_X37Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.356    15.195    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[19]
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.346 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6/CO[7]
                         net (fo=1, routed)           0.026    15.372    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.387 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.413    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3_n_0
    SLICE_X36Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.455 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.271    15.725    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[18]
    SLICE_X35Y7          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.777 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21/O
                         net (fo=1, routed)           0.016    15.793    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21_n_0
    SLICE_X35Y7          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6/CO[7]
                         net (fo=1, routed)           0.026    16.009    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6_n_0
    SLICE_X35Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    16.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3/O[0]
                         net (fo=2, routed)           0.205    16.270    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3_n_15
    SLICE_X34Y10         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    16.395 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13/O
                         net (fo=1, routed)           0.016    16.411    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13_n_0
    SLICE_X34Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.601 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    16.627    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3_n_0
    SLICE_X34Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.185    16.854    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[16]
    SLICE_X35Y11         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    16.952 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34/O
                         net (fo=1, routed)           0.022    16.974    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34_n_0
    SLICE_X35Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    17.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23_n_0
    SLICE_X35Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    17.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20_n_0
    SLICE_X35Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.301    17.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[15]
    SLICE_X37Y10         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    17.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17/O
                         net (fo=1, routed)           0.022    17.603    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17_n_0
    SLICE_X37Y10         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.788    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6_n_0
    SLICE_X37Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.803 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.829    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3_n_0
    SLICE_X37Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.871 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.293    18.164    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[14]
    SLICE_X36Y9          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21/O
                         net (fo=1, routed)           0.009    18.224    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21_n_0
    SLICE_X36Y9          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.436    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6_n_0
    SLICE_X36Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.477    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3_n_0
    SLICE_X36Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.203    18.723    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[13]
    SLICE_X36Y14         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    18.847 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13/O
                         net (fo=1, routed)           0.009    18.856    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13_n_0
    SLICE_X36Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    19.042 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.068    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3_n_0
    SLICE_X36Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.110 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.269    19.379    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[12]
    SLICE_X37Y14         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.431 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21/O
                         net (fo=1, routed)           0.016    19.447    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21_n_0
    SLICE_X37Y14         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.637 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6/CO[7]
                         net (fo=1, routed)           0.026    19.663    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6_n_0
    SLICE_X37Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.678 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.704    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3_n_0
    SLICE_X37Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    19.746 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.253    19.999    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[11]
    SLICE_X35Y15         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    20.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20/O
                         net (fo=1, routed)           0.021    20.057    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20_n_0
    SLICE_X35Y15         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    20.218 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.244    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6_n_0
    SLICE_X35Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.285    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3_n_0
    SLICE_X35Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.327 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.217    20.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[10]
    SLICE_X34Y15         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    20.632 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19/O
                         net (fo=1, routed)           0.025    20.657    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19_n_0
    SLICE_X34Y15         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    20.820 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.846    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6_n_0
    SLICE_X34Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.887    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3_n_0
    SLICE_X34Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.929 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.254    21.183    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[9]
    SLICE_X33Y14         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    21.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20/O
                         net (fo=1, routed)           0.010    21.281    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20_n_0
    SLICE_X33Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    21.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.462    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6_n_0
    SLICE_X33Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    21.565 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3/O[6]
                         net (fo=2, routed)           0.288    21.853    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3_n_9
    SLICE_X33Y18         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    21.943 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23/O
                         net (fo=1, routed)           0.010    21.953    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23_n_0
    SLICE_X33Y18         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    22.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    22.094    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19_n_0
    SLICE_X33Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    22.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.259    22.395    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[7]
    SLICE_X34Y18         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    22.447 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21/O
                         net (fo=1, routed)           0.016    22.463    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21_n_0
    SLICE_X34Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.679    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6_n_0
    SLICE_X34Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.720    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3_n_0
    SLICE_X34Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    22.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.230    22.992    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[6]
    SLICE_X35Y18         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    23.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17/O
                         net (fo=1, routed)           0.022    23.112    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17_n_0
    SLICE_X35Y18         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    23.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.297    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6_n_0
    SLICE_X35Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.312 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.338    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3_n_0
    SLICE_X35Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    23.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.251    23.631    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[5]
    SLICE_X36Y17         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    23.719 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20/O
                         net (fo=1, routed)           0.010    23.729    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20_n_0
    SLICE_X36Y17         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    23.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.910    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    23.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3/O[0]
                         net (fo=2, routed)           0.311    24.277    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3_n_15
    SLICE_X36Y21         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    24.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13/O
                         net (fo=1, routed)           0.009    24.337    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.523 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.549    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.591 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.296    24.887    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[3]
    SLICE_X37Y19         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.939 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21/O
                         net (fo=1, routed)           0.016    24.955    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21_n_0
    SLICE_X37Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6/CO[7]
                         net (fo=1, routed)           0.026    25.171    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6_n_0
    SLICE_X37Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    25.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3/O[3]
                         net (fo=2, routed)           0.189    25.442    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3_n_12
    SLICE_X37Y23         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    25.566 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]_i_10/O
                         net (fo=1, routed)           0.014    25.580    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]_i_10_n_0
    SLICE_X37Y23         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    25.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.762    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_3_n_0
    SLICE_X37Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    25.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.249    26.052    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[1]
    SLICE_X36Y23         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[0]_i_21/O
                         net (fo=1, routed)           0.009    26.111    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[0]_i_21_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    26.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.327    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]_i_5_n_0
    SLICE_X36Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.342 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    26.368    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]_i_3_n_0
    SLICE_X36Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    26.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.119    26.539    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[0]
    SLICE_X35Y25         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051    26.590 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[0]_i_1/O
                         net (fo=1, routed)           0.072    26.662    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[0]
    SLICE_X35Y25         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.573    13.595    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X35Y25         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]/C
                         clock pessimism             -0.168    13.426    
                         clock uncertainty           -0.132    13.294    
    SLICE_X35Y25         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.319    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         13.319    
                         arrival time                         -26.662    
  -------------------------------------------------------------------
                         slack                                -13.343    

Slack (VIOLATED) :        -13.198ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.778ns  (logic 8.698ns (43.977%)  route 11.080ns (56.023%))
  Logic Levels:           104  (CARRY8=81 LUT1=1 LUT2=21 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 13.180 - 6.782 ) 
    Source Clock Delay      (SCD):    6.321ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.534ns (routing 2.356ns, distribution 1.178ns)
  Clock Net Delay (Destination): 3.158ns (routing 2.135ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.534     6.321    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y8          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.400 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.174     6.574    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg_n_0_[31]
    SLICE_X53Y7          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     6.670 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.322     6.992    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[31]_i_13_n_14
    SLICE_X53Y3          CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     7.098 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.124    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[30]_i_6_n_0
    SLICE_X53Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.180 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[30]_i_3/O[0]
                         net (fo=2, routed)           0.229     7.409    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[30]_i_3_n_15
    SLICE_X52Y4          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.445 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[29]_i_13/O
                         net (fo=1, routed)           0.009     7.454    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[29]_i_13_n_0
    SLICE_X52Y4          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.640 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.666    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[29]_i_3_n_0
    SLICE_X52Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.708 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.220     7.929    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[29]
    SLICE_X52Y7          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.979 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[28]_i_14/O
                         net (fo=1, routed)           0.009     7.988    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[28]_i_14_n_0
    SLICE_X52Y7          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.178 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[28]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.204    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[28]_i_3_n_0
    SLICE_X52Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.246 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          0.323     8.569    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[28]
    SLICE_X50Y6          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     8.693 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[27]_i_13/O
                         net (fo=1, routed)           0.009     8.702    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[27]_i_13_n_0
    SLICE_X50Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.888 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.914    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[27]_i_3_n_0
    SLICE_X50Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.956 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.249     9.205    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[27]
    SLICE_X51Y5          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     9.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[26]_i_21/O
                         net (fo=1, routed)           0.009     9.265    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[26]_i_21_n_0
    SLICE_X51Y5          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[26]_i_6/CO[7]
                         net (fo=1, routed)           0.026     9.477    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[26]_i_6_n_0
    SLICE_X51Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.492 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.518    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[26]_i_3_n_0
    SLICE_X51Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.560 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.256     9.816    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[26]
    SLICE_X50Y9          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[25]_i_14/O
                         net (fo=1, routed)           0.009     9.875    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[25]_i_14_n_0
    SLICE_X50Y9          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.091    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[25]_i_3_n_0
    SLICE_X50Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.344    10.478    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[25]
    SLICE_X49Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.629 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.655    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[24]_i_6_n_0
    SLICE_X49Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.670 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[24]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.696    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[24]_i_3_n_0
    SLICE_X49Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.738 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[24]_i_2/CO[1]
                         net (fo=20, routed)          0.316    11.053    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[24]
    SLICE_X51Y8          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    11.088 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[23]_i_27/O
                         net (fo=1, routed)           0.011    11.099    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[23]_i_27_n_0
    SLICE_X51Y8          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    11.254 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[23]_i_16/CO[7]
                         net (fo=1, routed)           0.026    11.280    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[23]_i_16_n_0
    SLICE_X51Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.295 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.321    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[23]_i_13_n_0
    SLICE_X51Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.363 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.364    11.727    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[23]
    SLICE_X53Y10         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    11.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[22]_i_14/O
                         net (fo=1, routed)           0.013    11.830    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[22]_i_14_n_0
    SLICE_X53Y10         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    12.022 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.048    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[22]_i_3_n_0
    SLICE_X53Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.337    12.428    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[22]
    SLICE_X52Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    12.579 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[21]_i_6/CO[7]
                         net (fo=1, routed)           0.026    12.605    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[21]_i_6_n_0
    SLICE_X52Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.620 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.646    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[21]_i_3_n_0
    SLICE_X52Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.688 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.162    12.849    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[21]
    SLICE_X52Y14         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    12.998 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[20]_i_14/O
                         net (fo=1, routed)           0.009    13.007    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[20]_i_14_n_0
    SLICE_X52Y14         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[20]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.223    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[20]_i_3_n_0
    SLICE_X52Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.265 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[20]_i_2/CO[1]
                         net (fo=20, routed)          0.327    13.592    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[20]
    SLICE_X51Y11         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    13.627 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[19]_i_17/O
                         net (fo=1, routed)           0.011    13.638    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[19]_i_17_n_0
    SLICE_X51Y11         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    13.793 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[19]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.819    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[19]_i_6_n_0
    SLICE_X51Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.860    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[19]_i_3_n_0
    SLICE_X51Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.902 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.291    14.193    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[19]
    SLICE_X50Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    14.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[18]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.370    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[18]_i_6_n_0
    SLICE_X50Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.385 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.411    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[18]_i_3_n_0
    SLICE_X50Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.453 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.254    14.707    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[18]
    SLICE_X51Y14         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    14.758 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[17]_i_21/O
                         net (fo=1, routed)           0.009    14.767    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[17]_i_21_n_0
    SLICE_X51Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    14.953 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[17]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.979    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[17]_i_6_n_0
    SLICE_X51Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.994 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[17]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.020    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[17]_i_3_n_0
    SLICE_X51Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.062 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[17]_i_2/CO[1]
                         net (fo=20, routed)          0.368    15.429    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[17]
    SLICE_X54Y14         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.481 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[16]_i_21/O
                         net (fo=1, routed)           0.016    15.497    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[16]_i_21_n_0
    SLICE_X54Y14         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.687 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[16]_i_6/CO[7]
                         net (fo=1, routed)           0.026    15.713    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[16]_i_6_n_0
    SLICE_X54Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.728 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.754    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[16]_i_3_n_0
    SLICE_X54Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.796 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.236    16.032    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[16]
    SLICE_X53Y15         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    16.130 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[15]_i_34/O
                         net (fo=1, routed)           0.022    16.152    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[15]_i_34_n_0
    SLICE_X53Y15         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    16.311 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    16.337    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[15]_i_23_n_0
    SLICE_X53Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.352 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    16.378    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[15]_i_20_n_0
    SLICE_X53Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.302    16.723    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[15]
    SLICE_X52Y18         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    16.773 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[14]_i_11/O
                         net (fo=1, routed)           0.009    16.782    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[14]_i_11_n_0
    SLICE_X52Y18         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    16.936 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026    16.962    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[14]_i_3_n_0
    SLICE_X52Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.214    17.217    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[14]
    SLICE_X53Y18         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    17.342 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[13]_i_21/O
                         net (fo=1, routed)           0.016    17.358    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[13]_i_21_n_0
    SLICE_X53Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.548 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[13]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.574    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[13]_i_6_n_0
    SLICE_X53Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.589 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.615    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[13]_i_3_n_0
    SLICE_X53Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.657 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.249    17.907    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[13]
    SLICE_X54Y19         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    18.032 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[12]_i_13/O
                         net (fo=1, routed)           0.016    18.048    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[12]_i_13_n_0
    SLICE_X54Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    18.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.264    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[12]_i_3_n_0
    SLICE_X54Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    18.306 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.392    18.697    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[12]
    SLICE_X55Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    18.848 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[11]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.874    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[11]_i_6_n_0
    SLICE_X55Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.889 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.915    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[11]_i_3_n_0
    SLICE_X55Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.340    19.298    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[11]
    SLICE_X51Y18         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    19.422 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[10]_i_14/O
                         net (fo=1, routed)           0.009    19.431    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[10]_i_14_n_0
    SLICE_X51Y18         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.621 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.647    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[10]_i_3_n_0
    SLICE_X51Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.689 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.315    20.004    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[10]
    SLICE_X50Y16         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    20.039 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[9]_i_17/O
                         net (fo=1, routed)           0.011    20.050    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[9]_i_17_n_0
    SLICE_X50Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    20.205 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[9]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.231    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[9]_i_6_n_0
    SLICE_X50Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116    20.347 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[9]_i_3/O[5]
                         net (fo=2, routed)           0.315    20.661    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[9]_i_3_n_10
    SLICE_X49Y19         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    20.711 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[8]_i_8/O
                         net (fo=1, routed)           0.008    20.719    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[8]_i_8_n_0
    SLICE_X49Y19         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115    20.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.860    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[8]_i_3_n_0
    SLICE_X49Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    20.902 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.342    21.244    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[8]
    SLICE_X50Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.395 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[7]_i_22/CO[7]
                         net (fo=1, routed)           0.026    21.421    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[7]_i_22_n_0
    SLICE_X50Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    21.462    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[7]_i_19_n_0
    SLICE_X50Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    21.504 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.301    21.805    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[7]
    SLICE_X49Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.956 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.982    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[6]_i_6_n_0
    SLICE_X49Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.023    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[6]_i_3_n_0
    SLICE_X49Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    22.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.357    22.422    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[6]
    SLICE_X53Y21         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    22.520 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[5]_i_17/O
                         net (fo=1, routed)           0.022    22.542    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[5]_i_17_n_0
    SLICE_X53Y21         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    22.701 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.727    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[5]_i_6_n_0
    SLICE_X53Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.768    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[5]_i_3_n_0
    SLICE_X53Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    22.810 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.313    23.122    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[5]
    SLICE_X52Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.273 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.299    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[4]_i_6_n_0
    SLICE_X52Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.314 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.340    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[4]_i_3_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    23.382 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.329    23.711    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[4]
    SLICE_X51Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.862 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[3]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.888    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[3]_i_6_n_0
    SLICE_X51Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.903 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.929    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[3]_i_3_n_0
    SLICE_X51Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    23.971 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.279    24.250    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[3]
    SLICE_X52Y27         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    24.300 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[2]_i_14/O
                         net (fo=1, routed)           0.009    24.309    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[2]_i_14_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    24.499 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.525    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[2]_i_3_n_0
    SLICE_X52Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.567 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.325    24.892    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[2]
    SLICE_X53Y24         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[1]_i_21/O
                         net (fo=1, routed)           0.016    24.960    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[1]_i_21_n_0
    SLICE_X53Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.150 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[1]_i_6/CO[7]
                         net (fo=1, routed)           0.026    25.176    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[1]_i_6_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.191 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.217    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[1]_i_3_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    25.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.264    25.522    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[1]
    SLICE_X54Y24         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    25.575 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[0]_i_21/O
                         net (fo=1, routed)           0.013    25.588    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[0]_i_21_n_0
    SLICE_X54Y24         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    25.780 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.806    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]_i_5_n_0
    SLICE_X54Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.821 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.847    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]_i_3_n_0
    SLICE_X54Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    25.899 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.119    26.018    design_1_i/coeff_calc_0/inst/nolabel_line84/in7[0]
    SLICE_X55Y26         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    26.084 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[0]_i_1/O
                         net (fo=1, routed)           0.015    26.099    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator[0]
    SLICE_X55Y26         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.158    13.180    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X55Y26         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]/C
                         clock pessimism             -0.170    13.009    
                         clock uncertainty           -0.132    12.877    
    SLICE_X55Y26         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.902    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s11_accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -26.099    
  -------------------------------------------------------------------
                         slack                                -13.198    

Slack (VIOLATED) :        -13.120ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 9.350ns (47.326%)  route 10.407ns (52.674%))
  Logic Levels:           105  (CARRY8=75 LUT1=2 LUT2=27 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 13.245 - 6.782 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.546ns (routing 2.356ns, distribution 1.190ns)
  Clock Net Delay (Destination): 3.224ns (routing 2.135ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.546     6.333    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X41Y1          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.144     6.554    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg_n_0_[31]
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     6.650 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14/O[1]
                         net (fo=2, routed)           0.176     6.826    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14_n_14
    SLICE_X40Y0          LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19/O
                         net (fo=1, routed)           0.009     6.885    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19_n_0
    SLICE_X40Y0          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.039 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.065    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6_n_0
    SLICE_X40Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.121 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3/O[0]
                         net (fo=2, routed)           0.220     7.341    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3_n_15
    SLICE_X39Y1          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     7.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13/O
                         net (fo=1, routed)           0.016     7.394    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13_n_0
    SLICE_X39Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.584 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.610    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3_n_0
    SLICE_X39Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.652 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.252     7.904    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[29]
    SLICE_X38Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     8.002 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21/O
                         net (fo=1, routed)           0.009     8.011    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21_n_0
    SLICE_X38Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6/CO[7]
                         net (fo=1, routed)           0.026     8.223    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6_n_0
    SLICE_X38Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.305 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3/O[3]
                         net (fo=2, routed)           0.184     8.488    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3_n_12
    SLICE_X38Y4          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.611 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10/O
                         net (fo=1, routed)           0.007     8.618    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10_n_0
    SLICE_X38Y4          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.771 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.797    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3_n_0
    SLICE_X38Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.839 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.625     9.465    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[27]
    SLICE_X37Y2          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.517 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21/O
                         net (fo=1, routed)           0.016     9.533    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21_n_0
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6/CO[7]
                         net (fo=1, routed)           0.026     9.749    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6_n_0
    SLICE_X37Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.790    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3_n_0
    SLICE_X37Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.214    10.046    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[26]
    SLICE_X36Y3          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    10.194 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13/O
                         net (fo=1, routed)           0.009    10.203    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13_n_0
    SLICE_X36Y3          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.389 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.415    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.457 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.246    10.703    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[25]
    SLICE_X35Y1          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.755 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21/O
                         net (fo=1, routed)           0.016    10.771    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21_n_0
    SLICE_X35Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.961 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.987    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6_n_0
    SLICE_X35Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3/O[0]
                         net (fo=2, routed)           0.202    11.245    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3_n_15
    SLICE_X34Y4          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    11.370 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23/O
                         net (fo=1, routed)           0.016    11.386    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23_n_0
    SLICE_X34Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.576 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.602    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13_n_0
    SLICE_X34Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.644 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.222    11.865    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[23]
    SLICE_X35Y4          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    11.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17/O
                         net (fo=1, routed)           0.022    11.985    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17_n_0
    SLICE_X35Y4          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    12.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6/CO[7]
                         net (fo=1, routed)           0.026    12.170    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6_n_0
    SLICE_X35Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.211    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3_n_0
    SLICE_X35Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.621    12.875    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[22]
    SLICE_X39Y5          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.927 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21/O
                         net (fo=1, routed)           0.016    12.943    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21_n_0
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6_n_0
    SLICE_X39Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3_n_0
    SLICE_X39Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.269    13.511    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[21]
    SLICE_X38Y6          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.562 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21/O
                         net (fo=1, routed)           0.009    13.571    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21_n_0
    SLICE_X38Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.783    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6_n_0
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.798 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.824    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3_n_0
    SLICE_X38Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_2/CO[1]
                         net (fo=20, routed)          0.587    14.453    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[20]
    SLICE_X37Y6          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    14.541 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19/O
                         net (fo=1, routed)           0.025    14.566    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19_n_0
    SLICE_X37Y6          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    14.729 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.755    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6_n_0
    SLICE_X37Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.770 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.796    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3_n_0
    SLICE_X37Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.356    15.195    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[19]
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.346 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6/CO[7]
                         net (fo=1, routed)           0.026    15.372    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.387 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.413    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3_n_0
    SLICE_X36Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.455 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.271    15.725    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[18]
    SLICE_X35Y7          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.777 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21/O
                         net (fo=1, routed)           0.016    15.793    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21_n_0
    SLICE_X35Y7          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6/CO[7]
                         net (fo=1, routed)           0.026    16.009    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6_n_0
    SLICE_X35Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    16.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3/O[0]
                         net (fo=2, routed)           0.205    16.270    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3_n_15
    SLICE_X34Y10         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    16.395 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13/O
                         net (fo=1, routed)           0.016    16.411    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13_n_0
    SLICE_X34Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.601 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    16.627    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3_n_0
    SLICE_X34Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.185    16.854    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[16]
    SLICE_X35Y11         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    16.952 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34/O
                         net (fo=1, routed)           0.022    16.974    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34_n_0
    SLICE_X35Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    17.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23_n_0
    SLICE_X35Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    17.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20_n_0
    SLICE_X35Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.301    17.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[15]
    SLICE_X37Y10         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    17.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17/O
                         net (fo=1, routed)           0.022    17.603    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17_n_0
    SLICE_X37Y10         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.788    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6_n_0
    SLICE_X37Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.803 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.829    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3_n_0
    SLICE_X37Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.871 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.293    18.164    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[14]
    SLICE_X36Y9          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21/O
                         net (fo=1, routed)           0.009    18.224    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21_n_0
    SLICE_X36Y9          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.436    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6_n_0
    SLICE_X36Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.477    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3_n_0
    SLICE_X36Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.203    18.723    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[13]
    SLICE_X36Y14         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    18.847 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13/O
                         net (fo=1, routed)           0.009    18.856    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13_n_0
    SLICE_X36Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    19.042 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.068    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3_n_0
    SLICE_X36Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.110 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.269    19.379    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[12]
    SLICE_X37Y14         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.431 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21/O
                         net (fo=1, routed)           0.016    19.447    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21_n_0
    SLICE_X37Y14         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.637 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6/CO[7]
                         net (fo=1, routed)           0.026    19.663    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6_n_0
    SLICE_X37Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.678 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.704    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3_n_0
    SLICE_X37Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    19.746 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.253    19.999    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[11]
    SLICE_X35Y15         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    20.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20/O
                         net (fo=1, routed)           0.021    20.057    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20_n_0
    SLICE_X35Y15         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    20.218 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.244    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6_n_0
    SLICE_X35Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.285    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3_n_0
    SLICE_X35Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.327 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.217    20.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[10]
    SLICE_X34Y15         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    20.632 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19/O
                         net (fo=1, routed)           0.025    20.657    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19_n_0
    SLICE_X34Y15         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    20.820 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.846    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6_n_0
    SLICE_X34Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.887    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3_n_0
    SLICE_X34Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.929 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.254    21.183    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[9]
    SLICE_X33Y14         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    21.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20/O
                         net (fo=1, routed)           0.010    21.281    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20_n_0
    SLICE_X33Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    21.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.462    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6_n_0
    SLICE_X33Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    21.565 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3/O[6]
                         net (fo=2, routed)           0.288    21.853    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3_n_9
    SLICE_X33Y18         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    21.943 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23/O
                         net (fo=1, routed)           0.010    21.953    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23_n_0
    SLICE_X33Y18         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    22.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    22.094    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19_n_0
    SLICE_X33Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    22.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.259    22.395    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[7]
    SLICE_X34Y18         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    22.447 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21/O
                         net (fo=1, routed)           0.016    22.463    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21_n_0
    SLICE_X34Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.679    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6_n_0
    SLICE_X34Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.720    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3_n_0
    SLICE_X34Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    22.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.230    22.992    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[6]
    SLICE_X35Y18         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    23.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17/O
                         net (fo=1, routed)           0.022    23.112    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17_n_0
    SLICE_X35Y18         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    23.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.297    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6_n_0
    SLICE_X35Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.312 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.338    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3_n_0
    SLICE_X35Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    23.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.251    23.631    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[5]
    SLICE_X36Y17         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    23.719 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20/O
                         net (fo=1, routed)           0.010    23.729    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20_n_0
    SLICE_X36Y17         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    23.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.910    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    23.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3/O[0]
                         net (fo=2, routed)           0.311    24.277    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3_n_15
    SLICE_X36Y21         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    24.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13/O
                         net (fo=1, routed)           0.009    24.337    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.523 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.549    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.591 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.296    24.887    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[3]
    SLICE_X37Y19         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.939 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21/O
                         net (fo=1, routed)           0.016    24.955    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21_n_0
    SLICE_X37Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6/CO[7]
                         net (fo=1, routed)           0.026    25.171    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6_n_0
    SLICE_X37Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    25.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3/O[3]
                         net (fo=2, routed)           0.189    25.442    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3_n_12
    SLICE_X37Y23         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    25.566 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]_i_10/O
                         net (fo=1, routed)           0.014    25.580    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]_i_10_n_0
    SLICE_X37Y23         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    25.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.762    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_3_n_0
    SLICE_X37Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    25.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.169    25.973    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[1]
    SLICE_X37Y24         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051    26.024 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]_i_1/O
                         net (fo=1, routed)           0.066    26.090    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[1]
    SLICE_X37Y24         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.224    13.245    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X37Y24         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]/C
                         clock pessimism             -0.168    13.077    
                         clock uncertainty           -0.132    12.945    
    SLICE_X37Y24         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.970    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                -13.120    

Slack (VIOLATED) :        -12.969ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 8.954ns (45.754%)  route 10.616ns (54.246%))
  Logic Levels:           105  (CARRY8=80 LUT1=2 LUT2=22 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.189 - 6.782 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.523ns (routing 2.356ns, distribution 1.167ns)
  Clock Net Delay (Destination): 3.167ns (routing 2.135ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.523     6.310    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X47Y11         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.391 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.167     6.558    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg_n_0_[31]
    SLICE_X46Y11         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.623 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.334     6.957    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[31]_i_13_n_15
    SLICE_X48Y3          LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     7.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[30]_i_20/O
                         net (fo=1, routed)           0.021     7.029    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[30]_i_20_n_0
    SLICE_X48Y3          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     7.190 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.216    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[30]_i_6_n_0
    SLICE_X48Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.302 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[30]_i_3/O[4]
                         net (fo=2, routed)           0.226     7.528    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[30]_i_3_n_11
    SLICE_X49Y4          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     7.577 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[29]_i_9/O
                         net (fo=1, routed)           0.011     7.588    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[29]_i_9_n_0
    SLICE_X49Y4          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.769    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[29]_i_3_n_0
    SLICE_X49Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.811 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.198     8.009    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[29]
    SLICE_X49Y7          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.059 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[28]_i_14/O
                         net (fo=1, routed)           0.009     8.068    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[28]_i_14_n_0
    SLICE_X49Y7          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.258 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[28]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.284    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[28]_i_3_n_0
    SLICE_X49Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.326 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          0.210     8.536    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[28]
    SLICE_X48Y9          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.624 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[27]_i_19/O
                         net (fo=1, routed)           0.025     8.649    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[27]_i_19_n_0
    SLICE_X48Y9          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.812 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[27]_i_6/CO[7]
                         net (fo=1, routed)           0.026     8.838    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[27]_i_6_n_0
    SLICE_X48Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.853 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.879    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[27]_i_3_n_0
    SLICE_X48Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.921 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.343     9.264    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[27]
    SLICE_X47Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     9.415 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[26]_i_6/CO[7]
                         net (fo=1, routed)           0.026     9.441    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[26]_i_6_n_0
    SLICE_X47Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.456 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.482    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[26]_i_3_n_0
    SLICE_X47Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.524 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.320     9.844    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[26]
    SLICE_X48Y7          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.897 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[25]_i_14/O
                         net (fo=1, routed)           0.013     9.910    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[25]_i_14_n_0
    SLICE_X48Y7          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.128    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[25]_i_3_n_0
    SLICE_X48Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.170 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.347    10.516    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[25]
    SLICE_X47Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.667 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.693    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[24]_i_6_n_0
    SLICE_X47Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.708 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[24]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.734    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[24]_i_3_n_0
    SLICE_X47Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[24]_i_2/CO[1]
                         net (fo=20, routed)          0.216    10.993    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[24]
    SLICE_X46Y8          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    11.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[23]_i_31/O
                         net (fo=1, routed)           0.016    11.061    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[23]_i_31_n_0
    SLICE_X46Y8          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[23]_i_16/CO[7]
                         net (fo=1, routed)           0.026    11.277    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[23]_i_16_n_0
    SLICE_X46Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.292 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.318    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[23]_i_13_n_0
    SLICE_X46Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.312    11.672    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[23]
    SLICE_X46Y6          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    11.725 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[22]_i_14/O
                         net (fo=1, routed)           0.013    11.738    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[22]_i_14_n_0
    SLICE_X46Y6          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.930 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.956    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[22]_i_3_n_0
    SLICE_X46Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.998 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.268    12.266    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[22]
    SLICE_X47Y4          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    12.390 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[21]_i_13/O
                         net (fo=1, routed)           0.009    12.399    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[21]_i_13_n_0
    SLICE_X47Y4          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.585 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.611    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[21]_i_3_n_0
    SLICE_X47Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.252    12.905    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[21]
    SLICE_X45Y4          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[20]_i_21/O
                         net (fo=1, routed)           0.016    12.973    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[20]_i_21_n_0
    SLICE_X45Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.163 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[20]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.189    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[20]_i_6_n_0
    SLICE_X45Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.204 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[20]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.230    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[20]_i_3_n_0
    SLICE_X45Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.272 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[20]_i_2/CO[1]
                         net (fo=20, routed)          0.346    13.617    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[20]
    SLICE_X44Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    13.768 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[19]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.794    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[19]_i_6_n_0
    SLICE_X44Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.835    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[19]_i_3_n_0
    SLICE_X44Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.877 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.312    14.190    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[19]
    SLICE_X43Y3          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    14.240 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[18]_i_20/O
                         net (fo=1, routed)           0.010    14.250    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[18]_i_20_n_0
    SLICE_X43Y3          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    14.405 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[18]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.431    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[18]_i_6_n_0
    SLICE_X43Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.446 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.472    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[18]_i_3_n_0
    SLICE_X43Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.514 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.242    14.755    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[18]
    SLICE_X43Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.229    14.984 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[17]_i_6/O[7]
                         net (fo=2, routed)           0.309    15.293    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[17]_i_6_n_8
    SLICE_X43Y10         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    15.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[16]_i_14/O
                         net (fo=1, routed)           0.009    15.337    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[16]_i_14_n_0
    SLICE_X43Y10         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    15.527 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.553    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[16]_i_3_n_0
    SLICE_X43Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.595 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.256    15.851    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[16]
    SLICE_X42Y8          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    15.939 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[15]_i_36/O
                         net (fo=1, routed)           0.025    15.964    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[15]_i_36_n_0
    SLICE_X42Y8          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.127 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    16.153    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[15]_i_23_n_0
    SLICE_X42Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.168 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    16.194    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[15]_i_20_n_0
    SLICE_X42Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.236 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.314    16.550    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[15]
    SLICE_X42Y6          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    16.603 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[14]_i_14/O
                         net (fo=1, routed)           0.013    16.616    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[14]_i_14_n_0
    SLICE_X42Y6          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    16.808 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026    16.834    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[14]_i_3_n_0
    SLICE_X42Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.278    17.154    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[14]
    SLICE_X41Y6          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    17.206 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[13]_i_21/O
                         net (fo=1, routed)           0.016    17.222    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[13]_i_21_n_0
    SLICE_X41Y6          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.412 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[13]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.438    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[13]_i_6_n_0
    SLICE_X41Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.453 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.479    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[13]_i_3_n_0
    SLICE_X41Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.521 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.502    18.023    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[13]
    SLICE_X44Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    18.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[12]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[12]_i_6_n_0
    SLICE_X44Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    18.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[12]_i_3/O[0]
                         net (fo=2, routed)           0.184    18.440    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[12]_i_3_n_15
    SLICE_X44Y11         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    18.564 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[11]_i_13/O
                         net (fo=1, routed)           0.009    18.573    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[11]_i_13_n_0
    SLICE_X44Y11         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.785    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[11]_i_3_n_0
    SLICE_X44Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.827 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.460    19.286    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[11]
    SLICE_X40Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    19.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[10]_i_6/CO[7]
                         net (fo=1, routed)           0.026    19.463    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[10]_i_6_n_0
    SLICE_X40Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.504    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[10]_i_3_n_0
    SLICE_X40Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.546 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.206    19.753    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[10]
    SLICE_X41Y10         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[9]_i_21/O
                         net (fo=1, routed)           0.016    19.821    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[9]_i_21_n_0
    SLICE_X41Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[9]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.037    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[9]_i_6_n_0
    SLICE_X41Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.052 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.078    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[9]_i_3_n_0
    SLICE_X41Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.222    20.341    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[9]
    SLICE_X42Y11         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    20.439 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[8]_i_17/O
                         net (fo=1, routed)           0.022    20.461    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[8]_i_17_n_0
    SLICE_X42Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    20.620 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.646    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.661 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.687    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.729 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.180    20.909    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[8]
    SLICE_X42Y15         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    21.058 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[7]_i_29/O
                         net (fo=1, routed)           0.016    21.074    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[7]_i_29_n_0
    SLICE_X42Y15         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.264 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    21.290    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[7]_i_19_n_0
    SLICE_X42Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    21.332 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.236    21.569    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[7]
    SLICE_X43Y16         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    21.605 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[6]_i_21/O
                         net (fo=1, routed)           0.009    21.614    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[6]_i_21_n_0
    SLICE_X43Y16         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    21.800 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.826    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[6]_i_6_n_0
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.841 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    21.867    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[6]_i_3_n_0
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    21.909 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.316    22.225    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[6]
    SLICE_X43Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    22.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.402    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[5]_i_6_n_0
    SLICE_X43Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.417 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.443    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[5]_i_3_n_0
    SLICE_X43Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    22.485 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.212    22.697    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[5]
    SLICE_X42Y22         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    22.749 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[4]_i_21/O
                         net (fo=1, routed)           0.016    22.765    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[4]_i_21_n_0
    SLICE_X42Y22         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.955 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.981    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[4]_i_6_n_0
    SLICE_X42Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.996 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.022    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[4]_i_3_n_0
    SLICE_X42Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    23.064 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.262    23.326    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[4]
    SLICE_X41Y23         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    23.363 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[3]_i_20/O
                         net (fo=1, routed)           0.021    23.384    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[3]_i_20_n_0
    SLICE_X41Y23         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    23.545 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[3]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.571    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[3]_i_6_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.612    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[3]_i_3_n_0
    SLICE_X41Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    23.654 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.348    24.002    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[3]
    SLICE_X44Y26         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    24.126 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[2]_i_14/O
                         net (fo=1, routed)           0.009    24.135    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[2]_i_14_n_0
    SLICE_X44Y26         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    24.325 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.351    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[2]_i_3_n_0
    SLICE_X44Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.155    24.548    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[2]
    SLICE_X45Y27         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.673 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[1]_i_21/O
                         net (fo=1, routed)           0.016    24.689    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[1]_i_21_n_0
    SLICE_X45Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    24.879 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[1]_i_6/CO[7]
                         net (fo=1, routed)           0.026    24.905    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[1]_i_6_n_0
    SLICE_X45Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.920 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.946    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[1]_i_3_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    24.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.313    25.301    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[1]
    SLICE_X43Y27         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.351 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[0]_i_21/O
                         net (fo=1, routed)           0.009    25.360    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[0]_i_21_n_0
    SLICE_X43Y27         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.576    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.591 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.617    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    25.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.119    25.788    design_1_i/coeff_calc_0/inst/nolabel_line84/in9[0]
    SLICE_X42Y29         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    25.825 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[0]_i_1/O
                         net (fo=1, routed)           0.055    25.880    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator[0]
    SLICE_X42Y29         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.167    13.189    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X42Y29         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]/C
                         clock pessimism             -0.170    13.018    
                         clock uncertainty           -0.132    12.886    
    SLICE_X42Y29         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.911    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s12_accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -25.880    
  -------------------------------------------------------------------
                         slack                                -12.969    

Slack (VIOLATED) :        -12.871ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.419ns  (logic 8.761ns (45.116%)  route 10.658ns (54.884%))
  Logic Levels:           109  (CARRY8=87 LUT1=2 LUT2=20)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.189 - 6.782 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.579ns (routing 2.356ns, distribution 1.223ns)
  Clock Net Delay (Destination): 3.167ns (routing 2.135ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.579     6.366    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X62Y26         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.445 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.166     6.611    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_reg_n_0_[31]
    SLICE_X61Y26         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     6.707 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_288/O[1]
                         net (fo=2, routed)           0.252     6.958    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_288_n_14
    SLICE_X58Y26         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     7.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_301/O
                         net (fo=1, routed)           0.009     7.017    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_301_n_0
    SLICE_X58Y26         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.171 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_268/CO[7]
                         net (fo=1, routed)           0.026     7.197    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_268_n_0
    SLICE_X58Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.253 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_265/O[0]
                         net (fo=2, routed)           0.269     7.522    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_265_n_15
    SLICE_X59Y25         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.558 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_275/O
                         net (fo=1, routed)           0.009     7.567    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_275_n_0
    SLICE_X59Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.753 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026     7.779    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_245_n_0
    SLICE_X59Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.821 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_244/CO[1]
                         net (fo=19, routed)          0.261     8.082    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_244_n_6
    SLICE_X60Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     8.134 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_263/O
                         net (fo=1, routed)           0.016     8.150    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_263_n_0
    SLICE_X60Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.340 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_228/CO[7]
                         net (fo=1, routed)           0.026     8.366    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_228_n_0
    SLICE_X60Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.381 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_225/CO[7]
                         net (fo=1, routed)           0.026     8.407    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_225_n_0
    SLICE_X60Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.449 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_224/CO[1]
                         net (fo=19, routed)          0.293     8.743    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_224_n_6
    SLICE_X59Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.894 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_208/CO[7]
                         net (fo=1, routed)           0.026     8.920    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_208_n_0
    SLICE_X59Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.935 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_205/CO[7]
                         net (fo=1, routed)           0.026     8.961    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_205_n_0
    SLICE_X59Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.003 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_204/CO[1]
                         net (fo=19, routed)          0.275     9.278    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_204_n_6
    SLICE_X61Y27         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     9.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_220/O
                         net (fo=1, routed)           0.014     9.392    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_220_n_0
    SLICE_X61Y27         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     9.548 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_188/CO[7]
                         net (fo=1, routed)           0.026     9.574    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_188_n_0
    SLICE_X61Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.589 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_185/CO[7]
                         net (fo=1, routed)           0.026     9.615    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_185_n_0
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.657 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_184/CO[1]
                         net (fo=19, routed)          0.297     9.954    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_184_n_6
    SLICE_X62Y27         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     9.990 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_203/O
                         net (fo=1, routed)           0.009     9.999    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_203_n_0
    SLICE_X62Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_168/CO[7]
                         net (fo=1, routed)           0.026    10.211    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_168_n_0
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.226 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_165/CO[7]
                         net (fo=1, routed)           0.026    10.252    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_165_n_0
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.294 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_164/CO[1]
                         net (fo=19, routed)          0.244    10.538    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_164_n_6
    SLICE_X60Y28         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.590 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_183/O
                         net (fo=1, routed)           0.016    10.606    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_183_n_0
    SLICE_X60Y28         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.796 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_148/CO[7]
                         net (fo=1, routed)           0.026    10.822    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_148_n_0
    SLICE_X60Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.837 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_145/CO[7]
                         net (fo=1, routed)           0.052    10.889    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_145_n_0
    SLICE_X60Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.931 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_144/CO[1]
                         net (fo=19, routed)          0.225    11.155    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_144_n_6
    SLICE_X59Y30         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.206 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_163/O
                         net (fo=1, routed)           0.009    11.215    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_163_n_0
    SLICE_X59Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_128/CO[7]
                         net (fo=1, routed)           0.026    11.427    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_128_n_0
    SLICE_X59Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_125/CO[7]
                         net (fo=1, routed)           0.026    11.468    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_125_n_0
    SLICE_X59Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_124/CO[1]
                         net (fo=19, routed)          0.319    11.829    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_124_n_6
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    11.881 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_143/O
                         net (fo=1, routed)           0.016    11.897    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_143_n_0
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.087 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_108/CO[7]
                         net (fo=1, routed)           0.026    12.113    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_108_n_0
    SLICE_X61Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.128 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_105/CO[7]
                         net (fo=1, routed)           0.026    12.154    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_105_n_0
    SLICE_X61Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.196 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_104/CO[1]
                         net (fo=19, routed)          0.244    12.441    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_104_n_6
    SLICE_X62Y32         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.492 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_123/O
                         net (fo=1, routed)           0.009    12.501    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_123_n_0
    SLICE_X62Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.687 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_88/CO[7]
                         net (fo=1, routed)           0.026    12.713    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_88_n_0
    SLICE_X62Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.728 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_85/CO[7]
                         net (fo=1, routed)           0.026    12.754    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_85_n_0
    SLICE_X62Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.796 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_84/CO[1]
                         net (fo=19, routed)          0.306    13.102    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_84_n_6
    SLICE_X60Y32         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    13.139 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_101/O
                         net (fo=1, routed)           0.025    13.164    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_101_n_0
    SLICE_X60Y32         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    13.327 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_68/CO[7]
                         net (fo=1, routed)           0.026    13.353    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_68_n_0
    SLICE_X60Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.368 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_65/CO[7]
                         net (fo=1, routed)           0.026    13.394    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_65_n_0
    SLICE_X60Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_64/CO[1]
                         net (fo=19, routed)          0.211    13.647    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_64_n_6
    SLICE_X58Y33         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    13.771 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_76/O
                         net (fo=1, routed)           0.009    13.780    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_76_n_0
    SLICE_X58Y33         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.970 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_45/CO[7]
                         net (fo=1, routed)           0.026    13.996    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_45_n_0
    SLICE_X58Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.038 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_44/CO[1]
                         net (fo=19, routed)          0.242    14.280    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_44_n_6
    SLICE_X59Y33         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    14.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_63/O
                         net (fo=1, routed)           0.009    14.340    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_63_n_0
    SLICE_X59Y33         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    14.526 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_21/CO[7]
                         net (fo=1, routed)           0.026    14.552    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_21_n_0
    SLICE_X59Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.567 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    14.593    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_18_n_0
    SLICE_X59Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_17/CO[1]
                         net (fo=19, routed)          0.238    14.873    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_17_n_6
    SLICE_X56Y33         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    14.961 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_41/O
                         net (fo=1, routed)           0.025    14.986    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[16]_i_41_n_0
    SLICE_X56Y33         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    15.149 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    15.175    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_8_n_0
    SLICE_X56Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.190 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_4/CO[7]
                         net (fo=1, routed)           0.026    15.216    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_4_n_0
    SLICE_X56Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.258 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_3/CO[1]
                         net (fo=19, routed)          0.307    15.565    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_3_n_6
    SLICE_X57Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.716 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_7/CO[7]
                         net (fo=1, routed)           0.026    15.742    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_7_n_0
    SLICE_X57Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026    15.783    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_2_n_0
    SLICE_X57Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    15.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.313    16.145    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[16]
    SLICE_X60Y36         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    16.198 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[15]_i_13/O
                         net (fo=1, routed)           0.013    16.211    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[15]_i_13_n_0
    SLICE_X60Y36         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    16.403 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    16.429    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[15]_i_2_n_0
    SLICE_X60Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    16.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.346    16.824    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[15]
    SLICE_X59Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    16.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    17.001    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[14]_i_5_n_0
    SLICE_X59Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.016 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.042    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[14]_i_2_n_0
    SLICE_X59Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    17.091 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[14]_i_1/CO[1]
                         net (fo=20, routed)          0.335    17.426    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[14]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    17.579 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    17.605    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[13]_i_5_n_0
    SLICE_X60Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.620 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.646    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[13]_i_2_n_0
    SLICE_X60Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.695 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[13]_i_1/CO[1]
                         net (fo=20, routed)          0.252    17.947    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[13]
    SLICE_X58Y37         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    17.998 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[12]_i_20/O
                         net (fo=1, routed)           0.009    18.007    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[12]_i_20_n_0
    SLICE_X58Y37         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.193 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    18.219    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[12]_i_5_n_0
    SLICE_X58Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.234 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.260    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[12]_i_2_n_0
    SLICE_X58Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.309 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[12]_i_1/CO[1]
                         net (fo=20, routed)          0.272    18.581    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[12]
    SLICE_X56Y38         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[11]_i_13/O
                         net (fo=1, routed)           0.013    18.647    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[11]_i_13_n_0
    SLICE_X56Y38         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    18.839 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.865    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[11]_i_2_n_0
    SLICE_X56Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.913 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[11]_i_1/CO[1]
                         net (fo=20, routed)          0.338    19.251    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[11]
    SLICE_X55Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    19.402 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.428    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[10]_i_5_n_0
    SLICE_X55Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.469    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[10]_i_2_n_0
    SLICE_X55Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.162    19.680    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[10]
    SLICE_X56Y40         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    19.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[9]_i_20/O
                         net (fo=1, routed)           0.016    19.821    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[9]_i_20_n_0
    SLICE_X56Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.037    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[9]_i_5_n_0
    SLICE_X56Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.052 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.078    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[9]_i_2_n_0
    SLICE_X56Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.127 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[9]_i_1/CO[1]
                         net (fo=20, routed)          0.354    20.481    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[9]
    SLICE_X55Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    20.632 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.658    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[8]_i_5_n_0
    SLICE_X55Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.673 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.699    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[8]_i_2_n_0
    SLICE_X55Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.748 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[8]_i_1/CO[1]
                         net (fo=20, routed)          0.401    21.149    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[8]
    SLICE_X58Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.300 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.326    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[7]_i_5_n_0
    SLICE_X58Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.341 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.367    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[7]_i_2_n_0
    SLICE_X58Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.416 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[7]_i_1/CO[1]
                         net (fo=20, routed)          0.351    21.767    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[7]
    SLICE_X59Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.918 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.944    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[6]_i_5_n_0
    SLICE_X59Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.959 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.985    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[6]_i_2_n_0
    SLICE_X59Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.034 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[6]_i_1/CO[1]
                         net (fo=20, routed)          0.296    22.331    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[6]
    SLICE_X60Y42         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    22.368 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[5]_i_20/O
                         net (fo=1, routed)           0.016    22.384    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[5]_i_20_n_0
    SLICE_X60Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.574 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.600    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[5]_i_5_n_0
    SLICE_X60Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    22.682 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.244    22.925    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[5]_i_2_n_12
    SLICE_X59Y46         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    23.048 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[4]_i_9/O
                         net (fo=1, routed)           0.007    23.055    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[4]_i_9_n_0
    SLICE_X59Y46         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    23.208 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.234    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[4]_i_2_n_0
    SLICE_X59Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.283 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[4]_i_1/CO[1]
                         net (fo=20, routed)          0.335    23.618    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[4]
    SLICE_X58Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.769 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.795    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[3]_i_5_n_0
    SLICE_X58Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.810 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.836    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[3]_i_2_n_0
    SLICE_X58Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.885 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[3]_i_1/CO[1]
                         net (fo=20, routed)          0.242    24.127    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[3]
    SLICE_X57Y45         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    24.226 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[2]_i_17/O
                         net (fo=1, routed)           0.007    24.233    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[2]_i_17_n_0
    SLICE_X57Y45         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    24.386 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.412    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[2]_i_5_n_0
    SLICE_X57Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.427 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.453    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[2]_i_2_n_0
    SLICE_X57Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.502 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[2]_i_1/CO[1]
                         net (fo=20, routed)          0.254    24.756    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[2]
    SLICE_X56Y44         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    24.844 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[1]_i_18/O
                         net (fo=1, routed)           0.025    24.869    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[1]_i_18_n_0
    SLICE_X56Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.032 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.058    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[1]_i_5_n_0
    SLICE_X56Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.073 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[1]_i_2_n_0
    SLICE_X56Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    25.148 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[1]_i_1/CO[1]
                         net (fo=20, routed)          0.245    25.393    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[1]
    SLICE_X55Y45         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[0]_i_20/O
                         net (fo=1, routed)           0.009    25.452    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av[0]_i_20_n_0
    SLICE_X55Y45         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.642 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    25.668    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]_i_4_n_0
    SLICE_X55Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.683 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.709    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]_i_2_n_0
    SLICE_X55Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    25.761 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.024    25.785    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in[0]
    SLICE_X55Y47         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.167    13.189    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X55Y47         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]/C
                         clock pessimism             -0.168    13.021    
                         clock uncertainty           -0.132    12.888    
    SLICE_X55Y47         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.913    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b1_accumulator_av_reg[0]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                -12.871    

Slack (VIOLATED) :        -12.710ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.288ns  (logic 9.588ns (49.710%)  route 9.700ns (50.290%))
  Logic Levels:           103  (CARRY8=78 LUT1=1 LUT2=24)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 13.183 - 6.782 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.540ns (routing 2.356ns, distribution 1.184ns)
  Clock Net Delay (Destination): 3.161ns (routing 2.135ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.540     6.327    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X49Y24         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[31]/Q
                         net (fo=4, routed)           0.211     6.617    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[31]
    SLICE_X48Y25         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.682 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_288/O[0]
                         net (fo=2, routed)           0.291     6.973    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_288_n_15
    SLICE_X49Y25         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     7.153 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_268/O[5]
                         net (fo=2, routed)           0.198     7.351    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_268_n_10
    SLICE_X48Y26         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_278/O
                         net (fo=1, routed)           0.016     7.517    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_278_n_0
    SLICE_X48Y26         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_248/CO[7]
                         net (fo=1, routed)           0.026     7.660    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_248_n_0
    SLICE_X48Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026     7.701    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_245_n_0
    SLICE_X48Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_244/CO[1]
                         net (fo=19, routed)          0.235     7.979    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_244_n_6
    SLICE_X50Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_256/O
                         net (fo=1, routed)           0.009     8.112    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_256_n_0
    SLICE_X50Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.302 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_225/CO[7]
                         net (fo=1, routed)           0.052     8.354    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_225_n_0
    SLICE_X50Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.396 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_224/CO[1]
                         net (fo=19, routed)          0.283     8.679    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_224_n_6
    SLICE_X49Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.729 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_236/O
                         net (fo=1, routed)           0.009     8.738    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_236_n_0
    SLICE_X49Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.928 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_205/CO[7]
                         net (fo=1, routed)           0.052     8.980    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_205_n_0
    SLICE_X49Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.022 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_204/CO[1]
                         net (fo=19, routed)          0.252     9.274    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_204_n_6
    SLICE_X48Y29         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     9.372 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_219/O
                         net (fo=1, routed)           0.022     9.394    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_219_n_0
    SLICE_X48Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.553 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_188/CO[7]
                         net (fo=1, routed)           0.052     9.605    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_188_n_0
    SLICE_X48Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.661 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_185/O[0]
                         net (fo=2, routed)           0.316     9.977    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_185_n_15
    SLICE_X49Y32         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    10.013 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_195/O
                         net (fo=1, routed)           0.009    10.022    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_195_n_0
    SLICE_X49Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.208 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_165/CO[7]
                         net (fo=1, routed)           0.026    10.234    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_165_n_0
    SLICE_X49Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.276 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_164/CO[1]
                         net (fo=19, routed)          0.365    10.641    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_164_n_6
    SLICE_X50Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.792 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_148/CO[7]
                         net (fo=1, routed)           0.026    10.818    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_148_n_0
    SLICE_X50Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.833 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_145/CO[7]
                         net (fo=1, routed)           0.026    10.859    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_145_n_0
    SLICE_X50Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.901 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_144/CO[1]
                         net (fo=19, routed)          0.298    11.199    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_144_n_6
    SLICE_X51Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    11.235 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_163/O
                         net (fo=1, routed)           0.009    11.244    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_163_n_0
    SLICE_X51Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.430 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_128/CO[7]
                         net (fo=1, routed)           0.026    11.456    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_128_n_0
    SLICE_X51Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.471 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_125/CO[7]
                         net (fo=1, routed)           0.026    11.497    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_125_n_0
    SLICE_X51Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.539 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_124/CO[1]
                         net (fo=19, routed)          0.302    11.840    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_124_n_6
    SLICE_X52Y31         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    11.939 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_140/O
                         net (fo=1, routed)           0.007    11.946    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_140_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    12.099 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_108/CO[7]
                         net (fo=1, routed)           0.026    12.125    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_108_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.140 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_105/CO[7]
                         net (fo=1, routed)           0.026    12.166    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_105_n_0
    SLICE_X52Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.208 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_104/CO[1]
                         net (fo=19, routed)          0.162    12.370    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_104_n_6
    SLICE_X53Y33         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    12.495 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_123/O
                         net (fo=1, routed)           0.016    12.511    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_123_n_0
    SLICE_X53Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.701 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_88/CO[7]
                         net (fo=1, routed)           0.026    12.727    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_88_n_0
    SLICE_X53Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_85/CO[7]
                         net (fo=1, routed)           0.026    12.768    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_85_n_0
    SLICE_X53Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.810 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_84/CO[1]
                         net (fo=19, routed)          0.346    13.156    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_84_n_6
    SLICE_X52Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    13.307 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_68/CO[7]
                         net (fo=1, routed)           0.026    13.333    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_68_n_0
    SLICE_X52Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.348 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_65/CO[7]
                         net (fo=1, routed)           0.026    13.374    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_65_n_0
    SLICE_X52Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.416 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_64/CO[1]
                         net (fo=19, routed)          0.246    13.662    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_64_n_6
    SLICE_X51Y34         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    13.751 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_81/O
                         net (fo=1, routed)           0.009    13.760    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_81_n_0
    SLICE_X51Y34         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    13.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_48/CO[7]
                         net (fo=1, routed)           0.026    13.940    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_48_n_0
    SLICE_X51Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.996 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_45/O[0]
                         net (fo=2, routed)           0.184    14.180    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_45_n_15
    SLICE_X51Y38         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    14.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_55/O
                         net (fo=1, routed)           0.009    14.313    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_55_n_0
    SLICE_X51Y38         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    14.499 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    14.525    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_18_n_0
    SLICE_X51Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.567 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_17/CO[1]
                         net (fo=19, routed)          0.331    14.898    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_17_n_6
    SLICE_X50Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    15.075    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_8_n_0
    SLICE_X50Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_4/CO[7]
                         net (fo=1, routed)           0.026    15.116    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_4_n_0
    SLICE_X50Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_3/CO[1]
                         net (fo=19, routed)          0.162    15.320    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_3_n_6
    SLICE_X50Y41         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    15.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_16/O
                         net (fo=1, routed)           0.009    15.478    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[16]_i_16_n_0
    SLICE_X50Y41         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    15.668 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026    15.694    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_2_n_0
    SLICE_X50Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    15.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.261    16.004    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[16]
    SLICE_X51Y40         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.055 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[15]_i_20/O
                         net (fo=1, routed)           0.009    16.064    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[15]_i_20_n_0
    SLICE_X51Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    16.250 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    16.276    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[15]_i_5_n_0
    SLICE_X51Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    16.317    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    16.366 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.366    16.732    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[15]
    SLICE_X52Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    16.767 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[14]_i_16/O
                         net (fo=1, routed)           0.011    16.778    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[14]_i_16_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    16.933 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    16.959    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[14]_i_5_n_0
    SLICE_X52Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.974 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.000    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[14]_i_2_n_0
    SLICE_X52Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    17.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[14]_i_1/CO[1]
                         net (fo=20, routed)          0.271    17.320    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[14]
    SLICE_X53Y40         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    17.372 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[13]_i_20/O
                         net (fo=1, routed)           0.016    17.388    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[13]_i_20_n_0
    SLICE_X53Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.578 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    17.604    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[13]_i_5_n_0
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116    17.720 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[13]_i_2/O[5]
                         net (fo=2, routed)           0.226    17.946    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[13]_i_2_n_10
    SLICE_X54Y43         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    18.096 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[12]_i_7/O
                         net (fo=1, routed)           0.016    18.112    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[12]_i_7_n_0
    SLICE_X54Y43         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    18.229 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.255    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[12]_i_2_n_0
    SLICE_X54Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[12]_i_1/CO[1]
                         net (fo=20, routed)          0.199    18.502    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[12]
    SLICE_X53Y43         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.554 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[11]_i_20/O
                         net (fo=1, routed)           0.016    18.570    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[11]_i_20_n_0
    SLICE_X53Y43         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    18.760 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    18.786    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[11]_i_5_n_0
    SLICE_X53Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.801 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.827    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[11]_i_2_n_0
    SLICE_X53Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[11]_i_1/CO[1]
                         net (fo=20, routed)          0.348    19.224    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[11]
    SLICE_X52Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    19.375 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.401    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[10]_i_5_n_0
    SLICE_X52Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.416 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.442    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[10]_i_2_n_0
    SLICE_X52Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.491 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.162    19.653    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[10]
    SLICE_X52Y48         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    19.802 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[9]_i_13/O
                         net (fo=1, routed)           0.009    19.811    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[9]_i_13_n_0
    SLICE_X52Y48         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    20.001 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.027    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[9]_i_2_n_0
    SLICE_X52Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.076 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[9]_i_1/CO[1]
                         net (fo=20, routed)          0.298    20.373    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[9]
    SLICE_X49Y47         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    20.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[8]_i_19/O
                         net (fo=1, routed)           0.010    20.471    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[8]_i_19_n_0
    SLICE_X49Y47         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    20.626 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.652    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[8]_i_5_n_0
    SLICE_X49Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.667 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.693    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[8]_i_2_n_0
    SLICE_X49Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[8]_i_1/CO[1]
                         net (fo=20, routed)          0.204    20.947    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[8]
    SLICE_X48Y47         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    21.096 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[7]_i_20/O
                         net (fo=1, routed)           0.016    21.112    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[7]_i_20_n_0
    SLICE_X48Y47         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.302 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.328    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[7]_i_5_n_0
    SLICE_X48Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.343 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.369    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    21.418 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[7]_i_1/CO[1]
                         net (fo=20, routed)          0.170    21.587    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[7]
    SLICE_X48Y51         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    21.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[6]_i_12/O
                         net (fo=1, routed)           0.016    21.752    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[6]_i_12_n_0
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.942 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.968    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[6]_i_2_n_0
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.017 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[6]_i_1/CO[1]
                         net (fo=20, routed)          0.250    22.268    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[6]
    SLICE_X49Y51         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    22.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[5]_i_20/O
                         net (fo=1, routed)           0.009    22.328    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[5]_i_20_n_0
    SLICE_X49Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.514 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.540    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[5]_i_5_n_0
    SLICE_X49Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.555 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.581    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[5]_i_2_n_0
    SLICE_X49Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.630 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[5]_i_1/CO[1]
                         net (fo=20, routed)          0.262    22.891    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[5]
    SLICE_X50Y51         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    22.942 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[4]_i_20/O
                         net (fo=1, routed)           0.009    22.951    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[4]_i_20_n_0
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    23.137 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.163    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[4]_i_5_n_0
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    23.245 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[4]_i_2/O[3]
                         net (fo=2, routed)           0.180    23.425    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[4]_i_2_n_12
    SLICE_X50Y55         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    23.548 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[3]_i_9/O
                         net (fo=1, routed)           0.007    23.555    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[3]_i_9_n_0
    SLICE_X50Y55         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    23.708 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.734    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[3]_i_2_n_0
    SLICE_X50Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[3]_i_1/CO[1]
                         net (fo=20, routed)          0.194    23.977    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[3]
    SLICE_X48Y54         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    24.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[2]_i_18/O
                         net (fo=1, routed)           0.025    24.090    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[2]_i_18_n_0
    SLICE_X48Y54         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    24.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.279    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[2]_i_5_n_0
    SLICE_X48Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.294 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.320    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[2]_i_2_n_0
    SLICE_X48Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[2]_i_1/CO[1]
                         net (fo=20, routed)          0.361    24.730    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[2]
    SLICE_X47Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    24.881 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.907    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[1]_i_5_n_0
    SLICE_X47Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.922 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.948    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[1]_i_2_n_0
    SLICE_X47Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[1]_i_1/CO[1]
                         net (fo=20, routed)          0.168    25.165    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[1]
    SLICE_X47Y58         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    25.314 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[0]_i_12/O
                         net (fo=1, routed)           0.009    25.323    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av[0]_i_12_n_0
    SLICE_X47Y58         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.513 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.539    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]_i_2_n_0
    SLICE_X47Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    25.591 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.024    25.615    design_1_i/coeff_calc_0/inst/nolabel_line84/p_0_in__0[0]
    SLICE_X47Y59         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.161    13.183    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X47Y59         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]/C
                         clock pessimism             -0.171    13.012    
                         clock uncertainty           -0.132    12.880    
    SLICE_X47Y59         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.905    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_av_reg[0]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -25.615    
  -------------------------------------------------------------------
                         slack                                -12.710    

Slack (VIOLATED) :        -12.664ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 9.542ns (49.585%)  route 9.702ns (50.415%))
  Logic Levels:           105  (CARRY8=76 LUT1=2 LUT2=26 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.400ns = ( 13.181 - 6.782 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.537ns (routing 2.356ns, distribution 1.181ns)
  Clock Net Delay (Destination): 3.160ns (routing 2.135ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.537     6.324    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X56Y7          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.403 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.175     6.578    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg_n_0_[31]
    SLICE_X56Y5          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.643 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.178     6.821    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[31]_i_13_n_15
    SLICE_X57Y5          LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.871 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[30]_i_20/O
                         net (fo=1, routed)           0.010     6.881    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[30]_i_20_n_0
    SLICE_X57Y5          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.062    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[30]_i_6_n_0
    SLICE_X57Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.118 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[30]_i_3/O[0]
                         net (fo=2, routed)           0.141     7.259    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[30]_i_3_n_15
    SLICE_X58Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.407 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[29]_i_13/O
                         net (fo=1, routed)           0.009     7.416    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[29]_i_13_n_0
    SLICE_X58Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.628    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[29]_i_3_n_0
    SLICE_X58Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.670 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.220     7.890    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[29]
    SLICE_X58Y9          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.940 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[28]_i_14/O
                         net (fo=1, routed)           0.009     7.949    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[28]_i_14_n_0
    SLICE_X58Y9          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.139 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[28]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.165    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[28]_i_3_n_0
    SLICE_X58Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.207 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          0.359     8.567    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[28]
    SLICE_X59Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.718 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[27]_i_6/CO[7]
                         net (fo=1, routed)           0.026     8.744    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[27]_i_6_n_0
    SLICE_X59Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.785    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[27]_i_3_n_0
    SLICE_X59Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.827 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.215     9.042    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[27]
    SLICE_X57Y9          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     9.166 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[26]_i_14/O
                         net (fo=1, routed)           0.009     9.175    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[26]_i_14_n_0
    SLICE_X57Y9          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.365 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.391    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[26]_i_3_n_0
    SLICE_X57Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.433 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.276     9.709    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[26]
    SLICE_X55Y9          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[25]_i_14/O
                         net (fo=1, routed)           0.009     9.768    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[25]_i_14_n_0
    SLICE_X55Y9          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.958 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.984    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[25]_i_3_n_0
    SLICE_X55Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.026 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.155    10.181    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[25]
    SLICE_X56Y10         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    10.306 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[24]_i_21/O
                         net (fo=1, routed)           0.016    10.322    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[24]_i_21_n_0
    SLICE_X56Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.512 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.538    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[24]_i_6_n_0
    SLICE_X56Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.594 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[24]_i_3/O[0]
                         net (fo=2, routed)           0.325    10.919    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[24]_i_3_n_15
    SLICE_X54Y12         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037    10.956 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[23]_i_23/O
                         net (fo=1, routed)           0.016    10.972    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[23]_i_23_n_0
    SLICE_X54Y12         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.162 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.188    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[23]_i_13_n_0
    SLICE_X54Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.230 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.359    11.589    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[23]
    SLICE_X55Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    11.740 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[22]_i_6/CO[7]
                         net (fo=1, routed)           0.026    11.766    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[22]_i_6_n_0
    SLICE_X55Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.781 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.807    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[22]_i_3_n_0
    SLICE_X55Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.849 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.318    12.167    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[22]
    SLICE_X57Y11         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    12.202 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[21]_i_17/O
                         net (fo=1, routed)           0.011    12.213    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[21]_i_17_n_0
    SLICE_X57Y11         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    12.368 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[21]_i_6/CO[7]
                         net (fo=1, routed)           0.026    12.394    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[21]_i_6_n_0
    SLICE_X57Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.409 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.435    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[21]_i_3_n_0
    SLICE_X57Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.477 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.266    12.743    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[21]
    SLICE_X58Y11         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.794 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[20]_i_21/O
                         net (fo=1, routed)           0.009    12.803    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[20]_i_21_n_0
    SLICE_X58Y11         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.989 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[20]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.015    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[20]_i_6_n_0
    SLICE_X58Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    13.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[20]_i_3/O[3]
                         net (fo=2, routed)           0.227    13.323    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[20]_i_3_n_12
    SLICE_X57Y15         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    13.446 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[19]_i_10/O
                         net (fo=1, routed)           0.007    13.453    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[19]_i_10_n_0
    SLICE_X57Y15         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.606 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.632    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[19]_i_3_n_0
    SLICE_X57Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.273    13.947    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[19]
    SLICE_X55Y15         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    13.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[18]_i_14/O
                         net (fo=1, routed)           0.009    14.006    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[18]_i_14_n_0
    SLICE_X55Y15         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    14.196 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.222    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[18]_i_3_n_0
    SLICE_X55Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.264 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.274    14.538    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[18]
    SLICE_X58Y14         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    14.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[17]_i_17/O
                         net (fo=1, routed)           0.011    14.646    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[17]_i_17_n_0
    SLICE_X58Y14         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    14.801 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[17]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.827    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[17]_i_6_n_0
    SLICE_X58Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.842 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[17]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.868    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[17]_i_3_n_0
    SLICE_X58Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.910 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[17]_i_2/CO[1]
                         net (fo=20, routed)          0.240    15.149    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[17]
    SLICE_X59Y14         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    15.273 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[16]_i_21/O
                         net (fo=1, routed)           0.009    15.282    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[16]_i_21_n_0
    SLICE_X59Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.468 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[16]_i_6/CO[7]
                         net (fo=1, routed)           0.026    15.494    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[16]_i_6_n_0
    SLICE_X59Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.509 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.535    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[16]_i_3_n_0
    SLICE_X59Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.577 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.271    15.848    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[16]
    SLICE_X60Y14         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[15]_i_38/O
                         net (fo=1, routed)           0.016    15.916    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[15]_i_38_n_0
    SLICE_X60Y14         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    16.132    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[15]_i_23_n_0
    SLICE_X60Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.147 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    16.173    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[15]_i_20_n_0
    SLICE_X60Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.266    16.481    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[15]
    SLICE_X61Y15         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    16.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[14]_i_17/O
                         net (fo=1, routed)           0.022    16.540    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[14]_i_17_n_0
    SLICE_X61Y15         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    16.699 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[14]_i_6/CO[7]
                         net (fo=1, routed)           0.026    16.725    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[14]_i_6_n_0
    SLICE_X61Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    16.801 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[14]_i_3/O[1]
                         net (fo=2, routed)           0.282    17.083    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[14]_i_3_n_14
    SLICE_X61Y19         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    17.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[13]_i_12/O
                         net (fo=1, routed)           0.021    17.141    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[13]_i_12_n_0
    SLICE_X61Y19         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    17.302 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.328    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[13]_i_3_n_0
    SLICE_X61Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.370 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.213    17.583    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[13]
    SLICE_X60Y18         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    17.671 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[12]_i_19/O
                         net (fo=1, routed)           0.025    17.696    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[12]_i_19_n_0
    SLICE_X60Y18         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    17.859 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[12]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.885    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[12]_i_6_n_0
    SLICE_X60Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.926    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[12]_i_3_n_0
    SLICE_X60Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.968 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.258    18.226    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[12]
    SLICE_X58Y17         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    18.325 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[11]_i_18/O
                         net (fo=1, routed)           0.007    18.332    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[11]_i_18_n_0
    SLICE_X58Y17         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    18.485 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[11]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.511    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[11]_i_6_n_0
    SLICE_X58Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.526 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.552    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[11]_i_3_n_0
    SLICE_X58Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.594 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.254    18.848    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[11]
    SLICE_X58Y21         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.898 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[10]_i_14/O
                         net (fo=1, routed)           0.009    18.907    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[10]_i_14_n_0
    SLICE_X58Y21         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.123    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[10]_i_3_n_0
    SLICE_X58Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.165 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.172    19.337    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[10]
    SLICE_X58Y24         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    19.486 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[9]_i_14/O
                         net (fo=1, routed)           0.009    19.495    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[9]_i_14_n_0
    SLICE_X58Y24         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.685 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.711    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[9]_i_3_n_0
    SLICE_X58Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.753 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.252    20.005    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[9]
    SLICE_X57Y22         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    20.129 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[8]_i_14/O
                         net (fo=1, routed)           0.009    20.138    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[8]_i_14_n_0
    SLICE_X57Y22         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    20.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.354    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[8]_i_3_n_0
    SLICE_X57Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    20.396 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.267    20.663    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[8]
    SLICE_X56Y20         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    20.763 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[7]_i_34/O
                         net (fo=1, routed)           0.014    20.777    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[7]_i_34_n_0
    SLICE_X56Y20         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    20.933 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[7]_i_22/CO[7]
                         net (fo=1, routed)           0.026    20.959    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[7]_i_22_n_0
    SLICE_X56Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.974 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    21.000    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[7]_i_19_n_0
    SLICE_X56Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    21.042 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.300    21.342    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[7]
    SLICE_X55Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.493 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.519    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[6]_i_6_n_0
    SLICE_X55Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.534 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    21.560    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[6]_i_3_n_0
    SLICE_X55Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    21.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.267    21.869    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[6]
    SLICE_X56Y23         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.921 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[5]_i_21/O
                         net (fo=1, routed)           0.016    21.937    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[5]_i_21_n_0
    SLICE_X56Y23         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.127 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.153    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[5]_i_6_n_0
    SLICE_X56Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.168 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.194    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[5]_i_3_n_0
    SLICE_X56Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    22.236 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.228    22.464    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[5]
    SLICE_X57Y25         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    22.515 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[4]_i_21/O
                         net (fo=1, routed)           0.009    22.524    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[4]_i_21_n_0
    SLICE_X57Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.710 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.736    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[4]_i_6_n_0
    SLICE_X57Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    22.818 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[4]_i_3/O[3]
                         net (fo=2, routed)           0.194    23.012    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[4]_i_3_n_12
    SLICE_X57Y29         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147    23.159 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[3]_i_10/O
                         net (fo=1, routed)           0.007    23.166    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[3]_i_10_n_0
    SLICE_X57Y29         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    23.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.052    23.371    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[3]_i_3_n_0
    SLICE_X57Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    23.413 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.261    23.674    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[3]
    SLICE_X56Y29         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    23.772 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[2]_i_17/O
                         net (fo=1, routed)           0.022    23.794    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[2]_i_17_n_0
    SLICE_X56Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    23.953 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[2]_i_6/CO[7]
                         net (fo=1, routed)           0.052    24.005    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[2]_i_6_n_0
    SLICE_X56Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.046    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[2]_i_3_n_0
    SLICE_X56Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    24.088 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.229    24.317    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[2]
    SLICE_X56Y27         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125    24.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[1]_i_14/O
                         net (fo=1, routed)           0.013    24.455    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[1]_i_14_n_0
    SLICE_X56Y27         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    24.647 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.673    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[1]_i_3_n_0
    SLICE_X56Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    24.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.242    24.958    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[1]
    SLICE_X55Y27         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[0]_i_21/O
                         net (fo=1, routed)           0.009    25.017    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[0]_i_21_n_0
    SLICE_X55Y27         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.207 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.233    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]_i_5_n_0
    SLICE_X55Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.274    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]_i_3_n_0
    SLICE_X55Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    25.326 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.161    25.487    design_1_i/coeff_calc_0/inst/nolabel_line84/in11[0]
    SLICE_X55Y29         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035    25.522 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[0]_i_1/O
                         net (fo=1, routed)           0.046    25.568    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator[0]
    SLICE_X55Y29         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.160    13.181    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X55Y29         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]/C
                         clock pessimism             -0.170    13.011    
                         clock uncertainty           -0.132    12.879    
    SLICE_X55Y29         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.904    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s21_accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                -12.664    

Slack (VIOLATED) :        -12.610ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 9.626ns (50.151%)  route 9.568ns (49.849%))
  Logic Levels:           104  (CARRY8=77 LUT1=2 LUT2=25)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 13.198 - 6.782 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.549ns (routing 2.356ns, distribution 1.193ns)
  Clock Net Delay (Destination): 3.176ns (routing 2.135ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.549     6.336    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X40Y10         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.415 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[31]/Q
                         net (fo=4, routed)           0.166     6.581    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg_n_0_[31]
    SLICE_X39Y10         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.646 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__526/O[0]
                         net (fo=2, routed)           0.180     6.826    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__526_n_15
    SLICE_X38Y10         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__529_i_6/O
                         net (fo=1, routed)           0.010     6.886    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__529_i_6_n_0
    SLICE_X38Y10         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.041 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__529/CO[7]
                         net (fo=1, routed)           0.026     7.067    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__529_n_0
    SLICE_X38Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.123 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__530/O[0]
                         net (fo=2, routed)           0.185     7.309    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__530_n_15
    SLICE_X40Y12         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.433 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__533_i_7/O
                         net (fo=1, routed)           0.009     7.442    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__533_i_7_n_0
    SLICE_X40Y12         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__533/CO[7]
                         net (fo=1, routed)           0.026     7.654    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__533_n_0
    SLICE_X40Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.696 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__534/CO[1]
                         net (fo=19, routed)          0.231     7.926    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__534_n_6
    SLICE_X41Y15         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.016 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__536_i_8/O
                         net (fo=1, routed)           0.013     8.029    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__536_i_8_n_0
    SLICE_X41Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.221 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__536/CO[7]
                         net (fo=1, routed)           0.026     8.247    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__536_n_0
    SLICE_X41Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.289 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__537/CO[1]
                         net (fo=19, routed)          0.346     8.635    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__537_n_6
    SLICE_X40Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.786 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__538/CO[7]
                         net (fo=1, routed)           0.026     8.812    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__538_n_0
    SLICE_X40Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.827 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__539/CO[7]
                         net (fo=1, routed)           0.026     8.853    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__539_n_0
    SLICE_X40Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__540/CO[1]
                         net (fo=19, routed)          0.162     9.057    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__540_n_6
    SLICE_X41Y17         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     9.182 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__541_i_7/O
                         net (fo=1, routed)           0.016     9.198    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__541_i_7_n_0
    SLICE_X41Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.388 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__541/CO[7]
                         net (fo=1, routed)           0.026     9.414    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__541_n_0
    SLICE_X41Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.429 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__542/CO[7]
                         net (fo=1, routed)           0.026     9.455    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__542_n_0
    SLICE_X41Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.497 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__543/CO[1]
                         net (fo=19, routed)          0.328     9.825    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__543_n_6
    SLICE_X40Y18         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     9.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__544_i_7/O
                         net (fo=1, routed)           0.009     9.870    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__544_i_7_n_0
    SLICE_X40Y18         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.056 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__544/CO[7]
                         net (fo=1, routed)           0.026    10.082    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__544_n_0
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__545/CO[7]
                         net (fo=1, routed)           0.026    10.123    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__545_n_0
    SLICE_X40Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.165 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__546/CO[1]
                         net (fo=19, routed)          0.271    10.436    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__546_n_6
    SLICE_X39Y18         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.488 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__547_i_7/O
                         net (fo=1, routed)           0.016    10.504    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__547_i_7_n_0
    SLICE_X39Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__547/CO[7]
                         net (fo=1, routed)           0.026    10.720    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__547_n_0
    SLICE_X39Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.735 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__548/CO[7]
                         net (fo=1, routed)           0.026    10.761    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__548_n_0
    SLICE_X39Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.803 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__549/CO[1]
                         net (fo=19, routed)          0.289    11.092    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__549_n_6
    SLICE_X41Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    11.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__551_i_8/O
                         net (fo=1, routed)           0.013    11.158    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__551_i_8_n_0
    SLICE_X41Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.350 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__551/CO[7]
                         net (fo=1, routed)           0.026    11.376    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__551_n_0
    SLICE_X41Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.418 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__552/CO[1]
                         net (fo=19, routed)          0.251    11.669    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__552_n_6
    SLICE_X40Y21         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.720 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__553_i_7/O
                         net (fo=1, routed)           0.009    11.729    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__553_i_7_n_0
    SLICE_X40Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.915 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__553/CO[7]
                         net (fo=1, routed)           0.026    11.941    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__553_n_0
    SLICE_X40Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__554/O[0]
                         net (fo=2, routed)           0.184    12.181    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__554_n_15
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    12.305 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__557_i_7/O
                         net (fo=1, routed)           0.009    12.314    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__557_i_7_n_0
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.500 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__557/CO[7]
                         net (fo=1, routed)           0.026    12.526    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__557_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.568 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__558/CO[1]
                         net (fo=19, routed)          0.289    12.857    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__558_n_6
    SLICE_X38Y25         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    12.907 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__560_i_8/O
                         net (fo=1, routed)           0.009    12.916    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__560_i_8_n_0
    SLICE_X38Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__560/CO[7]
                         net (fo=1, routed)           0.026    13.132    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__560_n_0
    SLICE_X38Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__561/CO[1]
                         net (fo=19, routed)          0.297    13.470    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__561_n_6
    SLICE_X39Y24         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    13.507 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__562_i_7/O
                         net (fo=1, routed)           0.016    13.523    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__562_i_7_n_0
    SLICE_X39Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__562/CO[7]
                         net (fo=1, routed)           0.026    13.739    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__562_n_0
    SLICE_X39Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.754 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__563/CO[7]
                         net (fo=1, routed)           0.026    13.780    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__563_n_0
    SLICE_X39Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.822 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__564/CO[1]
                         net (fo=19, routed)          0.240    14.062    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__564_n_6
    SLICE_X40Y28         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090    14.152 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__566_i_8/O
                         net (fo=1, routed)           0.009    14.161    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__566_i_8_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    14.351 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__566/CO[7]
                         net (fo=1, routed)           0.026    14.377    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__566_n_0
    SLICE_X40Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.419 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__567/CO[1]
                         net (fo=19, routed)          0.261    14.680    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__567_n_6
    SLICE_X38Y27         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    14.716 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__568_i_5/O
                         net (fo=1, routed)           0.009    14.725    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__568_i_5_n_0
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    14.879 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__568/CO[7]
                         net (fo=1, routed)           0.026    14.905    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__568_n_0
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.920 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__569/CO[7]
                         net (fo=1, routed)           0.026    14.946    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__569_n_0
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__570/CO[1]
                         net (fo=19, routed)          0.257    15.245    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__570_n_6
    SLICE_X39Y28         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.297 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__571_i_7/O
                         net (fo=1, routed)           0.016    15.313    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__571_i_7_n_0
    SLICE_X39Y28         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.503 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__571/CO[7]
                         net (fo=1, routed)           0.026    15.529    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__571_n_0
    SLICE_X39Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.544 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__572/CO[7]
                         net (fo=1, routed)           0.052    15.596    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__572_n_0
    SLICE_X39Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    15.645 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__573/CO[1]
                         net (fo=20, routed)          0.234    15.879    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[16]
    SLICE_X41Y28         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    15.977 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__574_i_3/O
                         net (fo=1, routed)           0.022    15.999    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__574_i_3_n_0
    SLICE_X41Y28         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    16.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__574/CO[7]
                         net (fo=1, routed)           0.026    16.184    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__574_n_0
    SLICE_X41Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__575/CO[7]
                         net (fo=1, routed)           0.052    16.251    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__575_n_0
    SLICE_X41Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    16.300 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__576/CO[1]
                         net (fo=20, routed)          0.154    16.454    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[15]
    SLICE_X40Y30         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    16.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__577_i_7/O
                         net (fo=1, routed)           0.009    16.611    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__577_i_7_n_0
    SLICE_X40Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    16.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__577/CO[7]
                         net (fo=1, routed)           0.026    16.823    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__577_n_0
    SLICE_X40Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__578/CO[7]
                         net (fo=1, routed)           0.026    16.864    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__578_n_0
    SLICE_X40Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    16.913 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__579/CO[1]
                         net (fo=20, routed)          0.204    17.117    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[14]
    SLICE_X41Y33         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    17.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__581_i_7/O
                         net (fo=1, routed)           0.016    17.258    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__581_i_7_n_0
    SLICE_X41Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.448 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__581/CO[7]
                         net (fo=1, routed)           0.026    17.474    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__581_n_0
    SLICE_X41Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.523 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__582/CO[1]
                         net (fo=20, routed)          0.346    17.869    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[13]
    SLICE_X40Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    18.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__583/CO[7]
                         net (fo=1, routed)           0.026    18.046    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__583_n_0
    SLICE_X40Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.061 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__584/CO[7]
                         net (fo=1, routed)           0.026    18.087    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__584_n_0
    SLICE_X40Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__585/CO[1]
                         net (fo=20, routed)          0.205    18.340    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[12]
    SLICE_X38Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    18.464 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__587_i_8/O
                         net (fo=1, routed)           0.009    18.473    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__587_i_8_n_0
    SLICE_X38Y34         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    18.663 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__587/CO[7]
                         net (fo=1, routed)           0.026    18.689    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__587_n_0
    SLICE_X38Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.738 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__588/CO[1]
                         net (fo=20, routed)          0.205    18.943    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[11]
    SLICE_X39Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    19.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__589_i_7/O
                         net (fo=1, routed)           0.016    19.084    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__589_i_7_n_0
    SLICE_X39Y34         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237    19.321 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__589/O[5]
                         net (fo=2, routed)           0.329    19.650    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__589_n_10
    SLICE_X38Y36         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    19.739 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__592_i_2/O
                         net (fo=1, routed)           0.008    19.747    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__592_i_2_n_0
    SLICE_X38Y36         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115    19.862 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__592/CO[7]
                         net (fo=1, routed)           0.026    19.888    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__592_n_0
    SLICE_X38Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    19.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__593/O[0]
                         net (fo=2, routed)           0.179    20.123    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__593_n_15
    SLICE_X38Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    20.247 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__596_i_7/O
                         net (fo=1, routed)           0.009    20.256    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__596_i_7_n_0
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    20.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__596/CO[7]
                         net (fo=1, routed)           0.026    20.468    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__596_n_0
    SLICE_X38Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.517 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__597/CO[1]
                         net (fo=20, routed)          0.326    20.843    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[8]
    SLICE_X39Y37         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    20.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__598_i_7/O
                         net (fo=1, routed)           0.016    20.911    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__598_i_7_n_0
    SLICE_X39Y37         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.101 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__598/CO[7]
                         net (fo=1, routed)           0.026    21.127    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__598_n_0
    SLICE_X39Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.142 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__599/CO[7]
                         net (fo=1, routed)           0.026    21.168    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__599_n_0
    SLICE_X39Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    21.217 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__600/CO[1]
                         net (fo=20, routed)          0.355    21.572    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[7]
    SLICE_X40Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__601/CO[7]
                         net (fo=1, routed)           0.026    21.749    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__601_n_0
    SLICE_X40Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__602/CO[7]
                         net (fo=1, routed)           0.026    21.790    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__602_n_0
    SLICE_X40Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.839 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__603/CO[1]
                         net (fo=20, routed)          0.162    22.000    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[6]
    SLICE_X40Y41         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    22.149 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__605_i_8/O
                         net (fo=1, routed)           0.009    22.158    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__605_i_8_n_0
    SLICE_X40Y41         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    22.348 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__605/CO[7]
                         net (fo=1, routed)           0.026    22.374    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__605_n_0
    SLICE_X40Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.423 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__606/CO[1]
                         net (fo=20, routed)          0.303    22.726    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[5]
    SLICE_X39Y41         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    22.763 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__607_i_7/O
                         net (fo=1, routed)           0.016    22.779    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__607_i_7_n_0
    SLICE_X39Y41         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.969 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__607/CO[7]
                         net (fo=1, routed)           0.026    22.995    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__607_n_0
    SLICE_X39Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.010 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__608/CO[7]
                         net (fo=1, routed)           0.026    23.036    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__608_n_0
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.085 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__609/CO[1]
                         net (fo=20, routed)          0.349    23.434    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[4]
    SLICE_X38Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.585 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__610/CO[7]
                         net (fo=1, routed)           0.026    23.611    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__610_n_0
    SLICE_X38Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.626 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__611/CO[7]
                         net (fo=1, routed)           0.026    23.652    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__611_n_0
    SLICE_X38Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.701 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__612/CO[1]
                         net (fo=20, routed)          0.252    23.953    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[3]
    SLICE_X40Y43         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    23.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__613_i_3/O
                         net (fo=1, routed)           0.011    23.999    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__613_i_3_n_0
    SLICE_X40Y43         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    24.154 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__613/CO[7]
                         net (fo=1, routed)           0.026    24.180    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__613_n_0
    SLICE_X40Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.195 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__614/CO[7]
                         net (fo=1, routed)           0.026    24.221    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__614_n_0
    SLICE_X40Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.270 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__615/CO[1]
                         net (fo=20, routed)          0.208    24.478    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[2]
    SLICE_X39Y44         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    24.576 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__616_i_3/O
                         net (fo=1, routed)           0.022    24.598    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__616_i_3_n_0
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    24.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__616/CO[7]
                         net (fo=1, routed)           0.026    24.783    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__616_n_0
    SLICE_X39Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116    24.899 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__617/O[5]
                         net (fo=2, routed)           0.240    25.139    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__617_n_10
    SLICE_X38Y46         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    25.262 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__620_i_3/O
                         net (fo=1, routed)           0.011    25.273    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__620_i_3_n_0
    SLICE_X38Y46         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    25.428 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__620/CO[7]
                         net (fo=1, routed)           0.026    25.454    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__620_n_0
    SLICE_X38Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    25.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0__621/CO[0]
                         net (fo=1, routed)           0.024    25.530    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av0[0]
    SLICE_X38Y47         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.176    13.198    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X38Y47         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av_reg[0]/C
                         clock pessimism             -0.171    13.027    
                         clock uncertainty           -0.132    12.895    
    SLICE_X38Y47         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.920    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_av_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -25.530    
  -------------------------------------------------------------------
                         slack                                -12.610    

Slack (VIOLATED) :        -12.606ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.206ns  (logic 9.743ns (50.728%)  route 9.463ns (49.272%))
  Logic Levels:           107  (CARRY8=78 LUT1=2 LUT2=27)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 13.183 - 6.782 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.518ns (routing 2.356ns, distribution 1.162ns)
  Clock Net Delay (Destination): 3.161ns (routing 2.135ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.518     6.305    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X49Y14         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.384 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.161     6.545    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg_n_0_[31]
    SLICE_X49Y13         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     6.639 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_289/O[1]
                         net (fo=2, routed)           0.176     6.815    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_289_n_14
    SLICE_X48Y13         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_302/O
                         net (fo=1, routed)           0.025     6.891    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_302_n_0
    SLICE_X48Y13         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.054 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_269/CO[7]
                         net (fo=1, routed)           0.026     7.080    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_269_n_0
    SLICE_X48Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.136 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_266/O[0]
                         net (fo=2, routed)           0.233     7.370    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_266_n_15
    SLICE_X47Y13         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_276/O
                         net (fo=1, routed)           0.009     7.415    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_276_n_0
    SLICE_X47Y13         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.601 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_246/CO[7]
                         net (fo=1, routed)           0.026     7.627    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_246_n_0
    SLICE_X47Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_245/CO[1]
                         net (fo=19, routed)          0.254     7.922    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_245_n_6
    SLICE_X46Y12         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     7.974 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_264/O
                         net (fo=1, routed)           0.016     7.990    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_264_n_0
    SLICE_X46Y12         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.180 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_229/CO[7]
                         net (fo=1, routed)           0.026     8.206    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_229_n_0
    SLICE_X46Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.221 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_226/CO[7]
                         net (fo=1, routed)           0.026     8.247    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_226_n_0
    SLICE_X46Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.289 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_225/CO[1]
                         net (fo=19, routed)          0.245     8.535    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_225_n_6
    SLICE_X47Y15         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     8.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_244/O
                         net (fo=1, routed)           0.009     8.595    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_244_n_0
    SLICE_X47Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.781 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_209/CO[7]
                         net (fo=1, routed)           0.026     8.807    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_209_n_0
    SLICE_X47Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.822 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_206/CO[7]
                         net (fo=1, routed)           0.026     8.848    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_206_n_0
    SLICE_X47Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.890 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_205/CO[1]
                         net (fo=19, routed)          0.247     9.137    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_205_n_6
    SLICE_X46Y15         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     9.235 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_220/O
                         net (fo=1, routed)           0.022     9.257    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_220_n_0
    SLICE_X46Y15         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.416 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_189/CO[7]
                         net (fo=1, routed)           0.026     9.442    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_189_n_0
    SLICE_X46Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.457 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_186/CO[7]
                         net (fo=1, routed)           0.026     9.483    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_186_n_0
    SLICE_X46Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_185/CO[1]
                         net (fo=19, routed)          0.227     9.753    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_185_n_6
    SLICE_X45Y15         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.841 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_202/O
                         net (fo=1, routed)           0.025     9.866    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_202_n_0
    SLICE_X45Y15         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    10.029 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_169/CO[7]
                         net (fo=1, routed)           0.026    10.055    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_169_n_0
    SLICE_X45Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103    10.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_166/O[6]
                         net (fo=2, routed)           0.270    10.428    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_166_n_9
    SLICE_X45Y19         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090    10.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_170/O
                         net (fo=1, routed)           0.015    10.533    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_170_n_0
    SLICE_X45Y19         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    10.650 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_146/CO[7]
                         net (fo=1, routed)           0.026    10.676    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_146_n_0
    SLICE_X45Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.718 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_145/CO[1]
                         net (fo=19, routed)          0.176    10.894    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_145_n_6
    SLICE_X45Y22         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    11.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_156/O
                         net (fo=1, routed)           0.016    11.059    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_156_n_0
    SLICE_X45Y22         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.249 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_126/CO[7]
                         net (fo=1, routed)           0.026    11.275    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_126_n_0
    SLICE_X45Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.317 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_125/CO[1]
                         net (fo=19, routed)          0.184    11.500    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_125_n_6
    SLICE_X46Y23         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.623 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_140/O
                         net (fo=1, routed)           0.022    11.646    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_140_n_0
    SLICE_X46Y23         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_109/CO[7]
                         net (fo=1, routed)           0.026    11.831    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_109_n_0
    SLICE_X46Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.846 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_106/CO[7]
                         net (fo=1, routed)           0.026    11.872    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_106_n_0
    SLICE_X46Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_105/CO[1]
                         net (fo=19, routed)          0.344    12.257    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_105_n_6
    SLICE_X47Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    12.408 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_89/CO[7]
                         net (fo=1, routed)           0.026    12.434    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_89_n_0
    SLICE_X47Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.449 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_86/CO[7]
                         net (fo=1, routed)           0.026    12.475    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_86_n_0
    SLICE_X47Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.517 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_85/CO[1]
                         net (fo=19, routed)          0.168    12.685    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_85_n_6
    SLICE_X47Y28         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    12.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_97/O
                         net (fo=1, routed)           0.009    12.843    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_97_n_0
    SLICE_X47Y28         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.033 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_66/CO[7]
                         net (fo=1, routed)           0.026    13.059    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_66_n_0
    SLICE_X47Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.101 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_65/CO[1]
                         net (fo=19, routed)          0.244    13.345    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_65_n_6
    SLICE_X47Y31         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    13.395 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_77/O
                         net (fo=1, routed)           0.009    13.404    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_77_n_0
    SLICE_X47Y31         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.594 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_46/CO[7]
                         net (fo=1, routed)           0.026    13.620    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_46_n_0
    SLICE_X47Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.662 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_45/CO[1]
                         net (fo=19, routed)          0.287    13.949    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_45_n_6
    SLICE_X45Y30         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    14.000 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_62/O
                         net (fo=1, routed)           0.025    14.025    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_62_n_0
    SLICE_X45Y30         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    14.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_22/CO[7]
                         net (fo=1, routed)           0.026    14.214    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_22_n_0
    SLICE_X45Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.229 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_19/CO[7]
                         net (fo=1, routed)           0.026    14.255    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_19_n_0
    SLICE_X45Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.297 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_18/CO[1]
                         net (fo=19, routed)          0.226    14.523    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_18_n_6
    SLICE_X46Y30         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    14.621 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_40/O
                         net (fo=1, routed)           0.022    14.643    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_40_n_0
    SLICE_X46Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    14.802 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_9/CO[7]
                         net (fo=1, routed)           0.026    14.828    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_9_n_0
    SLICE_X46Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_5/O[0]
                         net (fo=2, routed)           0.264    15.148    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_5_n_15
    SLICE_X47Y34         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    15.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_16/O
                         net (fo=1, routed)           0.009    15.247    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[16]_i_16_n_0
    SLICE_X47Y34         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.433 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.459    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_3_n_0
    SLICE_X47Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    15.508 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.205    15.713    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[16]_i_2_n_6
    SLICE_X48Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    15.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[15]_i_20/O
                         net (fo=1, routed)           0.016    15.854    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[15]_i_20_n_0
    SLICE_X48Y34         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.044 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    16.070    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_5_n_0
    SLICE_X48Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.085 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    16.111    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_2_n_0
    SLICE_X48Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    16.160 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.279    16.439    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[15]_i_1_n_6
    SLICE_X49Y34         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.490 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[14]_i_20/O
                         net (fo=1, routed)           0.009    16.499    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[14]_i_20_n_0
    SLICE_X49Y34         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    16.685 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    16.711    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[14]_i_5_n_0
    SLICE_X49Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    16.814 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[14]_i_2/O[6]
                         net (fo=2, routed)           0.268    17.082    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[14]_i_2_n_9
    SLICE_X49Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    17.172 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[13]_i_6/O
                         net (fo=1, routed)           0.010    17.182    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[13]_i_6_n_0
    SLICE_X49Y38         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    17.297 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.323    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[13]_i_2_n_0
    SLICE_X49Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    17.372 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[13]_i_1/CO[1]
                         net (fo=20, routed)          0.297    17.669    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[13]_i_1_n_6
    SLICE_X47Y36         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    17.704 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[12]_i_16/O
                         net (fo=1, routed)           0.011    17.715    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[12]_i_16_n_0
    SLICE_X47Y36         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    17.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    17.896    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_5_n_0
    SLICE_X47Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.911 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.937    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_2_n_0
    SLICE_X47Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    17.986 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_1/CO[1]
                         net (fo=20, routed)          0.271    18.257    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[12]_i_1_n_6
    SLICE_X46Y36         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.309 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[11]_i_20/O
                         net (fo=1, routed)           0.016    18.325    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[11]_i_20_n_0
    SLICE_X46Y36         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    18.515 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    18.541    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_5_n_0
    SLICE_X46Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.556 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.582    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_2_n_0
    SLICE_X46Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.631 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_1/CO[1]
                         net (fo=20, routed)          0.275    18.906    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[11]_i_1_n_6
    SLICE_X46Y33         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    18.943 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[10]_i_19/O
                         net (fo=1, routed)           0.021    18.964    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[10]_i_19_n_0
    SLICE_X46Y33         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    19.125 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.151    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[10]_i_5_n_0
    SLICE_X46Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    19.233 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.309    19.542    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[10]_i_2_n_12
    SLICE_X44Y34         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    19.665 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[9]_i_9/O
                         net (fo=1, routed)           0.007    19.672    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[9]_i_9_n_0
    SLICE_X44Y34         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    19.825 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.851    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[9]_i_2_n_0
    SLICE_X44Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[9]_i_1/CO[1]
                         net (fo=20, routed)          0.268    20.168    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[9]_i_1_n_6
    SLICE_X45Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    20.220 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[8]_i_20/O
                         net (fo=1, routed)           0.016    20.236    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[8]_i_20_n_0
    SLICE_X45Y34         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.426 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.452    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_5_n_0
    SLICE_X45Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.467 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.493    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_2_n_0
    SLICE_X45Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_1/CO[1]
                         net (fo=20, routed)          0.176    20.718    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[8]_i_1_n_6
    SLICE_X45Y38         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    20.867 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[7]_i_12/O
                         net (fo=1, routed)           0.016    20.883    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[7]_i_12_n_0
    SLICE_X45Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.073 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[7]_i_2_n_0
    SLICE_X45Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    21.148 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[7]_i_1/CO[1]
                         net (fo=20, routed)          0.343    21.491    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[7]_i_1_n_6
    SLICE_X44Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    21.642 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.668    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[6]_i_5_n_0
    SLICE_X44Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    21.750 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[6]_i_2/O[3]
                         net (fo=2, routed)           0.194    21.944    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[6]_i_2_n_12
    SLICE_X44Y41         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147    22.091 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[5]_i_9/O
                         net (fo=1, routed)           0.007    22.098    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[5]_i_9_n_0
    SLICE_X44Y41         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    22.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.277    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[5]_i_2_n_0
    SLICE_X44Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.326 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[5]_i_1/CO[1]
                         net (fo=20, routed)          0.274    22.601    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[5]_i_1_n_6
    SLICE_X45Y40         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    22.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[4]_i_20/O
                         net (fo=1, routed)           0.016    22.669    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[4]_i_20_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.859 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.885    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_5_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.926    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_2_n_0
    SLICE_X45Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_1/CO[1]
                         net (fo=20, routed)          0.320    23.295    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[4]_i_1_n_6
    SLICE_X48Y40         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    23.383 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[3]_i_19/O
                         net (fo=1, routed)           0.021    23.404    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[3]_i_19_n_0
    SLICE_X48Y40         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    23.565 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.591    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_5_n_0
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.606 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.632    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_2_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.681 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_1/CO[1]
                         net (fo=20, routed)          0.248    23.929    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[3]_i_1_n_6
    SLICE_X49Y41         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    23.980 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[2]_i_20/O
                         net (fo=1, routed)           0.009    23.989    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[2]_i_20_n_0
    SLICE_X49Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.175 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.201    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_5_n_0
    SLICE_X49Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.216 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.242    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_2_n_0
    SLICE_X49Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_1/CO[1]
                         net (fo=20, routed)          0.149    24.440    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[2]_i_1_n_6
    SLICE_X50Y43         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    24.564 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[1]_i_20/O
                         net (fo=1, routed)           0.009    24.573    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[1]_i_20_n_0
    SLICE_X50Y43         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.785    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_5_n_0
    SLICE_X50Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.800 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.826    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_2_n_0
    SLICE_X50Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.875 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_1/CO[1]
                         net (fo=20, routed)          0.218    25.092    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[1]_i_1_n_6
    SLICE_X48Y43         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    25.180 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[0]_i_17/O
                         net (fo=1, routed)           0.025    25.205    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av[0]_i_17_n_0
    SLICE_X48Y43         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.368 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    25.394    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_4_n_0
    SLICE_X48Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.409 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.435    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_2_n_0
    SLICE_X48Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    25.487 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.024    25.511    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]_i_1_n_7
    SLICE_X48Y45         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.161    13.183    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X48Y45         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]/C
                         clock pessimism             -0.170    13.012    
                         clock uncertainty           -0.132    12.880    
    SLICE_X48Y45         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.905    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_av_reg[0]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -25.511    
  -------------------------------------------------------------------
                         slack                                -12.606    

Slack (VIOLATED) :        -12.582ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.217ns  (logic 8.989ns (46.776%)  route 10.228ns (53.224%))
  Logic Levels:           103  (CARRY8=74 LUT1=2 LUT2=26 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.462ns = ( 13.244 - 6.782 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.546ns (routing 2.356ns, distribution 1.190ns)
  Clock Net Delay (Destination): 3.222ns (routing 2.135ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.546     6.333    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X41Y1          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]/Q
                         net (fo=3, routed)           0.144     6.554    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg_n_0_[31]
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     6.650 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14/O[1]
                         net (fo=2, routed)           0.176     6.826    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[31]_i_14_n_14
    SLICE_X40Y0          LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19/O
                         net (fo=1, routed)           0.009     6.885    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[30]_i_19_n_0
    SLICE_X40Y0          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.039 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6/CO[7]
                         net (fo=1, routed)           0.026     7.065    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_6_n_0
    SLICE_X40Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.121 f  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3/O[0]
                         net (fo=2, routed)           0.220     7.341    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[30]_i_3_n_15
    SLICE_X39Y1          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     7.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13/O
                         net (fo=1, routed)           0.016     7.394    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[29]_i_13_n_0
    SLICE_X39Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.584 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.610    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_3_n_0
    SLICE_X39Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.652 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[29]_i_2/CO[1]
                         net (fo=20, routed)          0.252     7.904    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[29]
    SLICE_X38Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     8.002 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21/O
                         net (fo=1, routed)           0.009     8.011    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[28]_i_21_n_0
    SLICE_X38Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6/CO[7]
                         net (fo=1, routed)           0.026     8.223    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_6_n_0
    SLICE_X38Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.305 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3/O[3]
                         net (fo=2, routed)           0.184     8.488    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[28]_i_3_n_12
    SLICE_X38Y4          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.611 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10/O
                         net (fo=1, routed)           0.007     8.618    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[27]_i_10_n_0
    SLICE_X38Y4          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.771 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.797    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_3_n_0
    SLICE_X38Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.839 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[27]_i_2/CO[1]
                         net (fo=20, routed)          0.625     9.465    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[27]
    SLICE_X37Y2          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.517 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21/O
                         net (fo=1, routed)           0.016     9.533    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[26]_i_21_n_0
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6/CO[7]
                         net (fo=1, routed)           0.026     9.749    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_6_n_0
    SLICE_X37Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.790    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_3_n_0
    SLICE_X37Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[26]_i_2/CO[1]
                         net (fo=20, routed)          0.214    10.046    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[26]
    SLICE_X36Y3          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    10.194 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13/O
                         net (fo=1, routed)           0.009    10.203    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[25]_i_13_n_0
    SLICE_X36Y3          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.389 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.415    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_3_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.457 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[25]_i_2/CO[1]
                         net (fo=20, routed)          0.246    10.703    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[25]
    SLICE_X35Y1          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.755 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21/O
                         net (fo=1, routed)           0.016    10.771    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[24]_i_21_n_0
    SLICE_X35Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.961 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6/CO[7]
                         net (fo=1, routed)           0.026    10.987    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_6_n_0
    SLICE_X35Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3/O[0]
                         net (fo=2, routed)           0.202    11.245    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[24]_i_3_n_15
    SLICE_X34Y4          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    11.370 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23/O
                         net (fo=1, routed)           0.016    11.386    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[23]_i_23_n_0
    SLICE_X34Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.576 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13/CO[7]
                         net (fo=1, routed)           0.026    11.602    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_13_n_0
    SLICE_X34Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.644 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[23]_i_3/CO[1]
                         net (fo=20, routed)          0.222    11.865    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[23]
    SLICE_X35Y4          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    11.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17/O
                         net (fo=1, routed)           0.022    11.985    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[22]_i_17_n_0
    SLICE_X35Y4          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    12.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6/CO[7]
                         net (fo=1, routed)           0.026    12.170    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_6_n_0
    SLICE_X35Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3/CO[7]
                         net (fo=1, routed)           0.026    12.211    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_3_n_0
    SLICE_X35Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[22]_i_2/CO[1]
                         net (fo=20, routed)          0.621    12.875    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[22]
    SLICE_X39Y5          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.927 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21/O
                         net (fo=1, routed)           0.016    12.943    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[21]_i_21_n_0
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_6_n_0
    SLICE_X39Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_3_n_0
    SLICE_X39Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[21]_i_2/CO[1]
                         net (fo=20, routed)          0.269    13.511    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[21]
    SLICE_X38Y6          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.562 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21/O
                         net (fo=1, routed)           0.009    13.571    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[20]_i_21_n_0
    SLICE_X38Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6/CO[7]
                         net (fo=1, routed)           0.026    13.783    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_6_n_0
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.798 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3/CO[7]
                         net (fo=1, routed)           0.026    13.824    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_3_n_0
    SLICE_X38Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[20]_i_2/CO[1]
                         net (fo=20, routed)          0.587    14.453    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[20]
    SLICE_X37Y6          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    14.541 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19/O
                         net (fo=1, routed)           0.025    14.566    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[19]_i_19_n_0
    SLICE_X37Y6          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    14.729 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6/CO[7]
                         net (fo=1, routed)           0.026    14.755    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_6_n_0
    SLICE_X37Y7          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.770 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3/CO[7]
                         net (fo=1, routed)           0.026    14.796    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_3_n_0
    SLICE_X37Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[19]_i_2/CO[1]
                         net (fo=20, routed)          0.356    15.195    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[19]
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.346 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6/CO[7]
                         net (fo=1, routed)           0.026    15.372    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_6_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.387 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3/CO[7]
                         net (fo=1, routed)           0.026    15.413    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_3_n_0
    SLICE_X36Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.455 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[18]_i_2/CO[1]
                         net (fo=20, routed)          0.271    15.725    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[18]
    SLICE_X35Y7          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.777 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21/O
                         net (fo=1, routed)           0.016    15.793    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[17]_i_21_n_0
    SLICE_X35Y7          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6/CO[7]
                         net (fo=1, routed)           0.026    16.009    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_6_n_0
    SLICE_X35Y8          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    16.065 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3/O[0]
                         net (fo=2, routed)           0.205    16.270    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[17]_i_3_n_15
    SLICE_X34Y10         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    16.395 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13/O
                         net (fo=1, routed)           0.016    16.411    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[16]_i_13_n_0
    SLICE_X34Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.601 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3/CO[7]
                         net (fo=1, routed)           0.026    16.627    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_3_n_0
    SLICE_X34Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[16]_i_2/CO[1]
                         net (fo=20, routed)          0.185    16.854    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[16]
    SLICE_X35Y11         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    16.952 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34/O
                         net (fo=1, routed)           0.022    16.974    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[15]_i_34_n_0
    SLICE_X35Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23/CO[7]
                         net (fo=1, routed)           0.026    17.159    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_23_n_0
    SLICE_X35Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026    17.200    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_20_n_0
    SLICE_X35Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[15]_i_3/CO[1]
                         net (fo=20, routed)          0.301    17.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[15]
    SLICE_X37Y10         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    17.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17/O
                         net (fo=1, routed)           0.022    17.603    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[14]_i_17_n_0
    SLICE_X37Y10         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6/CO[7]
                         net (fo=1, routed)           0.026    17.788    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_6_n_0
    SLICE_X37Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.803 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026    17.829    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_3_n_0
    SLICE_X37Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    17.871 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.293    18.164    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[14]
    SLICE_X36Y9          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21/O
                         net (fo=1, routed)           0.009    18.224    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[13]_i_21_n_0
    SLICE_X36Y9          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6/CO[7]
                         net (fo=1, routed)           0.026    18.436    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_6_n_0
    SLICE_X36Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026    18.477    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_3_n_0
    SLICE_X36Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    18.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.203    18.723    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[13]
    SLICE_X36Y14         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    18.847 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13/O
                         net (fo=1, routed)           0.009    18.856    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[12]_i_13_n_0
    SLICE_X36Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    19.042 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.068    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_3_n_0
    SLICE_X36Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    19.110 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.269    19.379    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[12]
    SLICE_X37Y14         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.431 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21/O
                         net (fo=1, routed)           0.016    19.447    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[11]_i_21_n_0
    SLICE_X37Y14         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.637 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6/CO[7]
                         net (fo=1, routed)           0.026    19.663    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_6_n_0
    SLICE_X37Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.678 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026    19.704    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_3_n_0
    SLICE_X37Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    19.746 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.253    19.999    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[11]
    SLICE_X35Y15         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    20.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20/O
                         net (fo=1, routed)           0.021    20.057    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[10]_i_20_n_0
    SLICE_X35Y15         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    20.218 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.244    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_6_n_0
    SLICE_X35Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.285    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_3_n_0
    SLICE_X35Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.327 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.217    20.544    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[10]
    SLICE_X34Y15         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    20.632 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19/O
                         net (fo=1, routed)           0.025    20.657    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[9]_i_19_n_0
    SLICE_X34Y15         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    20.820 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6/CO[7]
                         net (fo=1, routed)           0.026    20.846    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_6_n_0
    SLICE_X34Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026    20.887    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_3_n_0
    SLICE_X34Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    20.929 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.254    21.183    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[9]
    SLICE_X33Y14         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    21.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20/O
                         net (fo=1, routed)           0.010    21.281    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[8]_i_20_n_0
    SLICE_X33Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    21.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026    21.462    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_6_n_0
    SLICE_X33Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    21.565 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3/O[6]
                         net (fo=2, routed)           0.288    21.853    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[8]_i_3_n_9
    SLICE_X33Y18         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    21.943 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23/O
                         net (fo=1, routed)           0.010    21.953    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[7]_i_23_n_0
    SLICE_X33Y18         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    22.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19/CO[7]
                         net (fo=1, routed)           0.026    22.094    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_19_n_0
    SLICE_X33Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    22.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[7]_i_3/CO[1]
                         net (fo=20, routed)          0.259    22.395    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[7]
    SLICE_X34Y18         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    22.447 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21/O
                         net (fo=1, routed)           0.016    22.463    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[6]_i_21_n_0
    SLICE_X34Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6/CO[7]
                         net (fo=1, routed)           0.026    22.679    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_6_n_0
    SLICE_X34Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026    22.720    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_3_n_0
    SLICE_X34Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    22.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.230    22.992    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[6]
    SLICE_X35Y18         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    23.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17/O
                         net (fo=1, routed)           0.022    23.112    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[5]_i_17_n_0
    SLICE_X35Y18         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    23.271 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.297    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_6_n_0
    SLICE_X35Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.312 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026    23.338    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_3_n_0
    SLICE_X35Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    23.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.251    23.631    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[5]
    SLICE_X36Y17         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    23.719 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20/O
                         net (fo=1, routed)           0.010    23.729    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[4]_i_20_n_0
    SLICE_X36Y17         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    23.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6/CO[7]
                         net (fo=1, routed)           0.026    23.910    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    23.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3/O[0]
                         net (fo=2, routed)           0.311    24.277    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[4]_i_3_n_15
    SLICE_X36Y21         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    24.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13/O
                         net (fo=1, routed)           0.009    24.337    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[3]_i_13_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.523 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026    24.549    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_3_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.591 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.296    24.887    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[3]
    SLICE_X37Y19         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.939 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21/O
                         net (fo=1, routed)           0.016    24.955    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_21_n_0
    SLICE_X37Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6/CO[7]
                         net (fo=1, routed)           0.026    25.171    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_6_n_0
    SLICE_X37Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.186 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    25.212    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_3_n_0
    SLICE_X37Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    25.254 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.200    25.454    design_1_i/coeff_calc_0/inst/nolabel_line84/in13[2]
    SLICE_X37Y21         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037    25.491 r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]_i_1/O
                         net (fo=1, routed)           0.059    25.550    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator[2]
    SLICE_X37Y21         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.222    13.244    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X37Y21         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]/C
                         clock pessimism             -0.168    13.075    
                         clock uncertainty           -0.132    12.943    
    SLICE_X37Y21         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.968    design_1_i/coeff_calc_0/inst/nolabel_line84/phase_s22_accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -25.550    
  -------------------------------------------------------------------
                         slack                                -12.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.019%)  route 0.111ns (64.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.338ns
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      3.169ns (routing 2.135ns, distribution 1.034ns)
  Clock Net Delay (Destination): 3.551ns (routing 2.356ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.169     6.409    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X41Y34         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     6.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[12]/Q
                         net (fo=2, routed)           0.111     6.580    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[12]
    SLICE_X42Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.551     6.338    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X42Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/C
                         clock pessimism              0.171     6.509    
    SLICE_X42Y34         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.569    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.580    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.445ns
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      3.251ns (routing 2.135ns, distribution 1.116ns)
  Clock Net Delay (Destination): 3.658ns (routing 2.356ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.251     6.491    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X26Y14         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.549 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][75]/Q
                         net (fo=1, routed)           0.137     6.686    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIC1
    SLICE_X27Y14         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.658     6.445    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X27Y14         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/CLK
                         clock pessimism              0.164     6.609    
    SLICE_X27Y14         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     6.669    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.669    
                         arrival time                           6.686    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.110ns (45.268%)  route 0.133ns (54.733%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.721ns
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      3.462ns (routing 2.135ns, distribution 1.327ns)
  Clock Net Delay (Destination): 3.934ns (routing 2.356ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.462     6.702    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y61         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.760 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][24]/Q
                         net (fo=1, routed)           0.108     6.868    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1]_3[24]
    SLICE_X97Y60         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     6.891 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][24]_i_3/O
                         net (fo=1, routed)           0.015     6.906    design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][24]_i_3_n_0
    SLICE_X97Y60         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     6.935 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]_i_1/O[7]
                         net (fo=1, routed)           0.010     6.945    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]_i_1_n_8
    SLICE_X97Y60         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.934     6.721    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X97Y60         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]/C
                         clock pessimism              0.145     6.866    
    SLICE_X97Y60         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.926    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.110ns (45.268%)  route 0.133ns (54.733%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.721ns
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      3.462ns (routing 2.135ns, distribution 1.327ns)
  Clock Net Delay (Destination): 3.934ns (routing 2.356ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.462     6.702    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y63         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.760 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][40]/Q
                         net (fo=1, routed)           0.108     6.868    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1]_3[40]
    SLICE_X97Y62         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     6.891 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][40]_i_3/O
                         net (fo=1, routed)           0.015     6.906    design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][40]_i_3_n_0
    SLICE_X97Y62         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     6.935 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]_i_1/O[7]
                         net (fo=1, routed)           0.010     6.945    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]_i_1_n_8
    SLICE_X97Y62         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.934     6.721    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X97Y62         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]/C
                         clock pessimism              0.145     6.866    
    SLICE_X97Y62         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.926    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][40]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.477%)  route 0.072ns (55.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.331ns
    Source Clock Delay      (SCD):    6.406ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Net Delay (Source):      3.166ns (routing 2.135ns, distribution 1.031ns)
  Clock Net Delay (Destination): 3.544ns (routing 2.356ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.166     6.406    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X47Y38         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.464 r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[15]/Q
                         net (fo=2, routed)           0.072     6.536    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[15]
    SLICE_X47Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.544     6.331    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[15]/C
                         clock pessimism              0.125     6.456    
    SLICE_X47Y39         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.518    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.518    
                         arrival time                           6.536    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.108ns (33.235%)  route 0.217ns (66.765%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.723ns
    Source Clock Delay      (SCD):    6.710ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      3.470ns (routing 2.135ns, distribution 1.335ns)
  Clock Net Delay (Destination): 3.936ns (routing 2.356ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.470     6.710    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y56         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.768 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][40]/Q
                         net (fo=2, routed)           0.192     6.960    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9]_10[40]
    SLICE_X99Y62         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     6.982 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs[10][41]_i_3/O
                         net (fo=1, routed)           0.015     6.997    design_1_i/fir_2/inst/nolabel_line57/fir_regs[10][41]_i_3_n_0
    SLICE_X99Y62         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     7.025 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][41]_i_1/O[6]
                         net (fo=1, routed)           0.010     7.035    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][41]_i_1_n_9
    SLICE_X99Y62         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.936     6.723    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y62         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][40]/C
                         clock pessimism              0.232     6.955    
    SLICE_X99Y62         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     7.015    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][40]
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.035    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.108ns (33.161%)  route 0.218ns (66.839%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.723ns
    Source Clock Delay      (SCD):    6.710ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      3.470ns (routing 2.135ns, distribution 1.335ns)
  Clock Net Delay (Destination): 3.936ns (routing 2.356ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.470     6.710    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y55         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.768 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9][32]/Q
                         net (fo=2, routed)           0.193     6.960    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[9]_10[32]
    SLICE_X99Y61         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     6.982 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs[10][33]_i_3/O
                         net (fo=1, routed)           0.015     6.997    design_1_i/fir_2/inst/nolabel_line57/fir_regs[10][33]_i_3_n_0
    SLICE_X99Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     7.025 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][33]_i_1/O[6]
                         net (fo=1, routed)           0.010     7.035    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][33]_i_1_n_9
    SLICE_X99Y61         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.936     6.723    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y61         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][32]/C
                         clock pessimism              0.232     6.955    
    SLICE_X99Y61         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     7.015    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[10][32]
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.035    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.136ns (43.733%)  route 0.175ns (56.267%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.716ns
    Source Clock Delay      (SCD):    6.718ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      3.478ns (routing 2.135ns, distribution 1.343ns)
  Clock Net Delay (Destination): 3.929ns (routing 2.356ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.478     6.718    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X100Y59        FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[3][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.776 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[3][17]/Q
                         net (fo=2, routed)           0.162     6.938    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[3]_5[17]
    SLICE_X98Y59         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.047     6.985 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][17]_i_1/CO[7]
                         net (fo=1, routed)           0.004     6.989    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][17]_i_1_n_0
    SLICE_X98Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     7.020 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][25]_i_1/O[0]
                         net (fo=1, routed)           0.009     7.029    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][25]_i_1_n_15
    SLICE_X98Y60         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.929     6.716    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X98Y60         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][18]/C
                         clock pessimism              0.232     6.948    
    SLICE_X98Y60         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     7.008    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -7.008    
                         arrival time                           7.029    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.035%)  route 0.080ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.331ns
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Net Delay (Source):      3.161ns (routing 2.135ns, distribution 1.026ns)
  Clock Net Delay (Destination): 3.544ns (routing 2.356ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.161     6.401    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y40         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.459 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[110]/Q
                         net (fo=2, routed)           0.080     6.539    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[127]_0[110]
    SLICE_X46Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.544     6.331    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[110]/C
                         clock pessimism              0.125     6.456    
    SLICE_X46Y39         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.518    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[110]
  -------------------------------------------------------------------
                         required time                         -6.518    
                         arrival time                           6.539    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.109ns (45.041%)  route 0.133ns (54.959%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.695ns
    Source Clock Delay      (SCD):    6.680ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      3.440ns (routing 2.135ns, distribution 1.305ns)
  Clock Net Delay (Destination): 3.908ns (routing 2.356ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.440     6.680    design_1_i/fir_0/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y92         FDRE                                         r  design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     6.738 r  design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[8][13]/Q
                         net (fo=2, routed)           0.123     6.861    design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[8]_0[13]
    SLICE_X97Y91         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.051     6.912 r  design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][16]_i_1/O[5]
                         net (fo=1, routed)           0.010     6.922    design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][16]_i_1_n_10
    SLICE_X97Y91         FDRE                                         r  design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.908     6.695    design_1_i/fir_0/inst/nolabel_line57/s00_axis_aclk
    SLICE_X97Y91         FDRE                                         r  design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][14]/C
                         clock pessimism              0.145     6.840    
    SLICE_X97Y91         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     6.900    design_1_i/fir_0/inst/nolabel_line57/fir_regs_reg[9][14]
  -------------------------------------------------------------------
                         required time                         -6.900    
                         arrival time                           6.922    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.391 }
Period(ns):         6.782
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         6.782       5.156      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         6.782       5.156      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y4  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y4  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y2  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y3  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.406ns  (logic 0.307ns (21.835%)  route 1.099ns (78.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/CLK
    SLICE_X37Y17         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/O
                         net (fo=1, routed)           1.099     1.406    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[61]
    SLICE_X29Y17         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X29Y17         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.505%)  route 0.796ns (72.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/CLK
    SLICE_X39Y21         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/O
                         net (fo=1, routed)           0.796     1.098    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[79]
    SLICE_X27Y22         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X27Y22         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[79]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.089ns  (logic 0.081ns (7.438%)  route 1.008ns (92.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X38Y18         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.008     1.089    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X37Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X37Y18         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.033ns  (logic 0.289ns (27.977%)  route 0.744ns (72.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
    SLICE_X39Y21         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/O
                         net (fo=1, routed)           0.744     1.033    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[70]
    SLICE_X36Y19         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X36Y19         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.027ns  (logic 0.295ns (28.724%)  route 0.732ns (71.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
    SLICE_X39Y21         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/O
                         net (fo=1, routed)           0.732     1.027    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[80]
    SLICE_X36Y22         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X36Y22         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.990ns  (logic 0.305ns (30.808%)  route 0.685ns (69.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
    SLICE_X39Y21         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/O
                         net (fo=1, routed)           0.685     0.990    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[71]
    SLICE_X36Y22         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X36Y22         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.983ns  (logic 0.289ns (29.400%)  route 0.694ns (70.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
    SLICE_X35Y23         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/O
                         net (fo=1, routed)           0.694     0.983    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[84]
    SLICE_X27Y22         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X27Y22         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[84]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.964ns  (logic 0.292ns (30.290%)  route 0.672ns (69.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/CLK
    SLICE_X31Y28         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/O
                         net (fo=1, routed)           0.672     0.964    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[142]
    SLICE_X25Y26         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X25Y26         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[142]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.963ns  (logic 0.287ns (29.803%)  route 0.676ns (70.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/CLK
    SLICE_X35Y24         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     0.287 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/O
                         net (fo=1, routed)           0.676     0.963    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[118]
    SLICE_X27Y22         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X27Y22         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[118]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.944ns  (logic 0.080ns (8.475%)  route 0.864ns (91.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X38Y18         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.864     0.944    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X37Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X37Y18         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  5.863    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.294ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.288ns (39.398%)  route 0.443ns (60.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/CLK
    SLICE_X31Y3          RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/O
                         net (fo=1, routed)           0.443     0.731    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[4]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.344ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.681ns  (logic 0.301ns (44.200%)  route 0.380ns (55.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/CLK
    SLICE_X31Y3          RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     0.301 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.380     0.681    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[7]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  9.344    

Slack (MET) :             9.379ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.646ns  (logic 0.457ns (70.743%)  route 0.189ns (29.257%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
    SLICE_X28Y6          RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.131     0.436    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[1]
    SLICE_X30Y6          LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     0.588 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg[1]_i_1/O
                         net (fo=1, routed)           0.058     0.646    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg[1]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y6          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  9.379    

Slack (MET) :             9.393ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.632ns  (logic 0.287ns (45.411%)  route 0.345ns (54.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/CLK
    SLICE_X31Y3          RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     0.287 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/O
                         net (fo=1, routed)           0.345     0.632    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[6]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  9.393    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.590ns  (logic 0.292ns (49.492%)  route 0.298ns (50.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/CLK
    SLICE_X31Y3          RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/O
                         net (fo=1, routed)           0.298     0.590    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[2]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.569ns  (logic 0.079ns (13.884%)  route 0.490ns (86.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X32Y12         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.490     0.569    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X34Y12         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y12         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.563ns  (logic 0.307ns (54.529%)  route 0.256ns (45.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/CLK
    SLICE_X31Y3          RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.256     0.563    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[3]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.551ns  (logic 0.307ns (55.717%)  route 0.244ns (44.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/CLK
    SLICE_X31Y3          RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.244     0.551    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[5]
    SLICE_X32Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y5          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.528ns  (logic 0.305ns (57.765%)  route 0.223ns (42.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/CLK
    SLICE_X31Y3          RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.223     0.528    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[1]
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y2          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  9.497    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.515ns  (logic 0.079ns (15.340%)  route 0.436ns (84.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54                                      0.000     0.000 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.436     0.515    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y54         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  9.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X102Y191       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X102Y191       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X101Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X101Y191       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X101Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X101Y191       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X102Y191       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X102Y191       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X101Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X101Y191       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.076ns (3.688%)  route 1.985ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.696ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.985     4.680    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X101Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.198    12.380    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/C
                         clock pessimism              0.122    12.502    
                         clock uncertainty           -0.130    12.373    
    SLICE_X101Y191       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.307    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.076ns (3.690%)  route 1.984ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 12.382 - 10.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.696ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.984     4.679    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X101Y191       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.200    12.382    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y191       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/C
                         clock pessimism              0.122    12.504    
                         clock uncertainty           -0.130    12.375    
    SLICE_X101Y191       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.309    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.229ns (23.841%)  route 0.732ns (76.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.770ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.696ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.286     2.512    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.591 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.800    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.950 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.523     3.473    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y69         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.043    12.225    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y69         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.214    12.440    
                         clock uncertainty           -0.130    12.310    
    SLICE_X28Y69         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.244    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  8.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.686%)  route 0.137ns (65.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.260ns (routing 0.416ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.260     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.418 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.450    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y37         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X26Y37         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y37         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.136     1.425    
    SLICE_X26Y37         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.405    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.686%)  route 0.137ns (65.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.260ns (routing 0.416ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.260     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.418 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.450    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y37         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X26Y37         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y37         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.136     1.425    
    SLICE_X26Y37         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.405    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.686%)  route 0.137ns (65.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.260ns (routing 0.416ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.260     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.418 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.450    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y37         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X26Y37         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X26Y37         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.136     1.425    
    SLICE_X26Y37         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.405    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y70         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y70         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y70         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y70         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y70         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y70         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y70         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y70         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y70         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y70         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.447%)  route 0.135ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.465ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.596    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y70         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.414     1.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y70         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.133     1.428    
    SLICE_X29Y70         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.408    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.088ns (38.247%)  route 0.142ns (61.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.465ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.253     1.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.411 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.493 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.603    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y70         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.418     1.565    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y70         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.133     1.432    
    SLICE_X28Y70         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.412    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.191    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 0.179ns (6.327%)  route 2.650ns (93.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.798ns (routing 2.356ns, distribution 1.442ns)
  Clock Net Delay (Destination): 3.261ns (routing 2.135ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.798     6.585    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X81Y73         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.664 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=14, routed)          2.385     9.049    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X31Y1          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     9.149 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.265     9.414    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X31Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.261     6.501    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X31Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.079ns (7.327%)  route 0.999ns (92.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.233ns (routing 2.135ns, distribution 1.098ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.999     7.500    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.233     6.473    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.079ns (7.327%)  route 0.999ns (92.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.233ns (routing 2.135ns, distribution 1.098ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.999     7.500    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.233     6.473    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.079ns (7.327%)  route 0.999ns (92.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.233ns (routing 2.135ns, distribution 1.098ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.999     7.500    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.233     6.473    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.079ns (7.509%)  route 0.973ns (92.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.261ns (routing 2.135ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.973     7.474    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y18         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.261     6.501    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y18         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.079ns (7.509%)  route 0.973ns (92.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.261ns (routing 2.135ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.973     7.474    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y18         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.261     6.501    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y18         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.079ns (7.509%)  route 0.973ns (92.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.261ns (routing 2.135ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.973     7.474    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y18         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.261     6.501    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y18         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.036ns  (logic 0.079ns (7.624%)  route 0.957ns (92.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.258ns (routing 2.135ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.957     7.458    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.258     6.498    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.036ns  (logic 0.079ns (7.624%)  route 0.957ns (92.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.258ns (routing 2.135ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.957     7.458    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.258     6.498    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.036ns  (logic 0.079ns (7.624%)  route 0.957ns (92.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.635ns (routing 2.356ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.258ns (routing 2.135ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.635     6.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.501 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.957     7.458    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y21         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.258     6.498    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y21         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.274%)  route 0.153ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.448ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.153     4.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y1          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.247     3.761    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y1          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.274%)  route 0.153ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.448ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.153     4.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y1          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.247     3.761    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y1          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.274%)  route 0.153ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.448ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.153     4.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y1          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.247     3.761    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y1          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.120%)  route 0.283ns (87.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.448ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.283     4.154    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y9          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.241     3.755    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y9          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.120%)  route 0.283ns (87.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.448ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.283     4.154    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y9          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.241     3.755    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y9          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.120%)  route 0.283ns (87.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.448ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.283     4.154    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y9          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.241     3.755    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y9          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.039ns (10.810%)  route 0.322ns (89.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.448ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.322     4.193    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y6          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.232     3.746    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y6          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.039ns (10.810%)  route 0.322ns (89.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.448ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.322     4.193    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y6          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.232     3.746    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y6          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.039ns (10.810%)  route 0.322ns (89.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.448ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.322     4.193    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y6          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.232     3.746    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y6          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.039ns (9.917%)  route 0.354ns (90.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.290ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.448ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.996     3.833    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.872 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.354     4.226    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y11         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.241     3.755    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y11         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            21 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.079ns (4.705%)  route 1.600ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        3.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.761ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.536ns (routing 0.770ns, distribution 1.766ns)
  Clock Net Delay (Destination): 3.521ns (routing 2.135ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.536     2.762    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y178       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y178       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.841 r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           1.600     4.441    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc_0[10]
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.521     6.761    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.079ns (12.742%)  route 0.541ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.515ns (routing 0.770ns, distribution 1.745ns)
  Clock Net Delay (Destination): 3.551ns (routing 2.135ns, distribution 1.416ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.515     2.741    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X108Y165       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y165       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/Q
                         net (fo=1, routed)           0.541     3.361    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/src_in
    SLICE_X107Y163       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.551     6.791    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/dest_clk
    SLICE_X107Y163       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.080ns (13.721%)  route 0.503ns (86.279%))
  Logic Levels:           0  
  Clock Path Skew:        4.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.538ns (routing 0.770ns, distribution 1.768ns)
  Clock Net Delay (Destination): 3.577ns (routing 2.135ns, distribution 1.442ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.538     2.764    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y165       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.844 r  design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           0.503     3.347    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc_10[10]
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.577     6.817    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.079ns (12.750%)  route 0.541ns (87.250%))
  Logic Levels:           0  
  Clock Path Skew:        4.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.468ns (routing 0.770ns, distribution 1.698ns)
  Clock Net Delay (Destination): 3.545ns (routing 2.135ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.468     2.694    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.773 f  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.541     3.314    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X100Y194       FDPE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.545     6.785    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X100Y194       FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.079ns (12.750%)  route 0.541ns (87.250%))
  Logic Levels:           0  
  Clock Path Skew:        4.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.468ns (routing 0.770ns, distribution 1.698ns)
  Clock Net Delay (Destination): 3.545ns (routing 2.135ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.468     2.694    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.773 f  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.541     3.314    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X100Y194       FDPE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.545     6.785    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X100Y194       FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.079ns (12.750%)  route 0.541ns (87.250%))
  Logic Levels:           0  
  Clock Path Skew:        4.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.468ns (routing 0.770ns, distribution 1.698ns)
  Clock Net Delay (Destination): 3.545ns (routing 2.135ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.468     2.694    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.773 f  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.541     3.314    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X100Y194       FDPE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.545     6.785    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X100Y194       FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.078ns (15.264%)  route 0.433ns (84.736%))
  Logic Levels:           0  
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.558ns (routing 0.770ns, distribution 1.788ns)
  Clock Net Delay (Destination): 3.570ns (routing 2.135ns, distribution 1.435ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.558     2.784    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X113Y172       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y172       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.862 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/Q
                         net (fo=1, routed)           0.433     3.295    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/src_in
    SLICE_X109Y164       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.570     6.810    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X109Y164       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.789%)  route 0.433ns (65.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.669ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.382ns (routing 0.770ns, distribution 1.612ns)
  Clock Net Delay (Destination): 3.429ns (routing 2.135ns, distribution 1.294ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.382     2.608    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y113        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.687 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.259     2.946    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X83Y113        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.098 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.174     3.272    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X83Y113        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.429     6.669    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X83Y113        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.442ns  (logic 0.081ns (18.332%)  route 0.361ns (81.668%))
  Logic Levels:           0  
  Clock Path Skew:        4.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.469ns (routing 0.770ns, distribution 1.699ns)
  Clock Net Delay (Destination): 3.582ns (routing 2.135ns, distribution 1.447ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.469     2.695    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y186       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.776 r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/Q
                         net (fo=2, routed)           0.361     3.137    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/src_in
    SLICE_X107Y180       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.582     6.822    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/dest_clk
    SLICE_X107Y180       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.397ns  (logic 0.079ns (19.880%)  route 0.318ns (80.121%))
  Logic Levels:           0  
  Clock Path Skew:        4.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.469ns (routing 0.770ns, distribution 1.699ns)
  Clock Net Delay (Destination): 3.581ns (routing 2.135ns, distribution 1.446ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.469     2.695    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y186       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.774 r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/Q
                         net (fo=2, routed)           0.318     3.092    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/src_in
    SLICE_X107Y180       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.581     6.821    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/dest_clk
    SLICE_X107Y180       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.220ns (routing 0.416ns, distribution 0.804ns)
  Clock Net Delay (Destination): 2.187ns (routing 1.448ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.220     1.340    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X38Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.379 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.051     1.430    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/prmry_in
    SLICE_X38Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.187     3.701    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X38Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.257ns (routing 0.416ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.448ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.257     1.377    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.416 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.059     1.475    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.240     3.754    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.260ns (routing 0.416ns, distribution 0.844ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.448ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.260     1.380    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X32Y12         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.419 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.057     1.476    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X32Y11         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.237     3.751    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.259ns (routing 0.416ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.252ns (routing 1.448ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.259     1.379    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.420 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.057     1.477    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X29Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.252     3.766    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X29Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.247ns (routing 0.416ns, distribution 0.831ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.448ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.247     1.367    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X36Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.406 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.080     1.486    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X36Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.225     3.739    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X36Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.268ns (routing 0.416ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.245ns (routing 1.448ns, distribution 0.797ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.268     1.388    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.427 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.060     1.487    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X27Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.245     3.759    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X27Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.270ns (routing 0.416ns, distribution 0.854ns)
  Clock Net Delay (Destination): 2.248ns (routing 1.448ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.270     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.061     1.492    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X28Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.248     3.762    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X28Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.038ns (30.400%)  route 0.087ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.248ns (routing 0.416ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.448ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.248     1.368    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X37Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.406 r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.087     1.493    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X37Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.225     3.739    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X37Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.269ns (routing 0.416ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.448ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.269     1.389    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X30Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.428 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.070     1.498    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X30Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.242     3.756    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X30Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.753ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.259ns (routing 0.416ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.448ns, distribution 0.791ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.259     1.379    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X32Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.418 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.080     1.498    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X32Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.239     3.753    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X32Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.000ns (0.000%)  route 2.844ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.174ns (routing 0.696ns, distribution 1.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           2.844     2.844    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/src_in
    SLICE_X103Y210       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.174     2.356    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/dest_clk
    SLICE_X103Y210       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.000ns (0.000%)  route 2.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.183ns (routing 0.696ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           2.797     2.797    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/src_in
    SLICE_X102Y201       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.183     2.365    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/dest_clk
    SLICE_X102Y201       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.000ns (0.000%)  route 2.584ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.170ns (routing 0.696ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           2.584     2.584    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/src_in
    SLICE_X102Y211       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.170     2.352    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/dest_clk
    SLICE_X102Y211       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.564ns  (logic 0.000ns (0.000%)  route 2.564ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.195ns (routing 0.696ns, distribution 1.499ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                         net (fo=1, routed)           2.564     2.564    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/src_in
    SLICE_X104Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.195     2.377    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/dest_clk
    SLICE_X104Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 0.000ns (0.000%)  route 2.554ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.696ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                         net (fo=1, routed)           2.554     2.554    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/src_in
    SLICE_X104Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.191     2.373    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/dest_clk
    SLICE_X104Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.534ns  (logic 0.000ns (0.000%)  route 2.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.175ns (routing 0.696ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                         net (fo=1, routed)           2.534     2.534    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/src_in
    SLICE_X102Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.175     2.357    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/dest_clk
    SLICE_X102Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.463ns  (logic 0.000ns (0.000%)  route 2.463ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.696ns, distribution 1.498ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                         net (fo=1, routed)           2.463     2.463    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/src_in
    SLICE_X105Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.194     2.376    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/dest_clk
    SLICE_X105Y215       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.450ns  (logic 0.152ns (6.204%)  route 2.298ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 0.696ns, distribution 1.436ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.014     2.014    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y119        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.166 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     2.450    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y119        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.132     2.314    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y119        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.368ns  (logic 0.000ns (0.000%)  route 2.368ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.250ns (routing 0.696ns, distribution 1.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.368     2.368    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i/src_in
    SLICE_X112Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.250     2.432    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i/dest_clk
    SLICE_X112Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.345ns  (logic 0.000ns (0.000%)  route 2.345ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.190ns (routing 0.696ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[15]
                         net (fo=1, routed)           2.345     2.345    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/src_in
    SLICE_X105Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.190     2.372    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/dest_clk
    SLICE_X105Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.000ns (0.000%)  route 0.225ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.465ns, distribution 1.069ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[1]
                         net (fo=2, routed)           0.225     0.225    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i/src_in
    SLICE_X116Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.534     1.681    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i/dest_clk
    SLICE_X116Y200       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.542ns (routing 0.465ns, distribution 1.077ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[0]
                         net (fo=2, routed)           0.254     0.254    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/src_in
    SLICE_X112Y152       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.542     1.689    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/dest_clk
    SLICE_X112Y152       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.000ns (0.000%)  route 0.281ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.542ns (routing 0.465ns, distribution 1.077ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[0]
                         net (fo=2, routed)           0.281     0.281    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i/src_in
    SLICE_X111Y148       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.542     1.689    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i/dest_clk
    SLICE_X111Y148       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.000ns (0.000%)  route 0.303ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 0.465ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[0]
                         net (fo=2, routed)           0.303     0.303    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/src_in
    SLICE_X111Y151       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.544     1.691    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/dest_clk
    SLICE_X111Y151       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.000ns (0.000%)  route 0.311ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[0]
                         net (fo=2, routed)           0.311     0.311    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i/src_in
    SLICE_X109Y170       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.545     1.692    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i/dest_clk
    SLICE_X109Y170       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.000ns (0.000%)  route 0.319ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.537ns (routing 0.465ns, distribution 1.072ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[0]
                         net (fo=2, routed)           0.319     0.319    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i/src_in
    SLICE_X111Y149       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.537     1.684    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i/dest_clk
    SLICE_X111Y149       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.000ns (0.000%)  route 0.329ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.529ns (routing 0.465ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[3]
                         net (fo=2, routed)           0.329     0.329    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/src_in
    SLICE_X106Y171       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.529     1.676    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/dest_clk
    SLICE_X106Y171       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.000ns (0.000%)  route 0.335ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.514ns (routing 0.465ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[2]
                         net (fo=2, routed)           0.335     0.335    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/src_in
    SLICE_X100Y170       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.514     1.661    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/dest_clk
    SLICE_X100Y170       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC2[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.000ns (0.000%)  route 0.339ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.490ns (routing 0.465ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC2[2]
                         net (fo=1, routed)           0.339     0.339    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol/src_in
    SLICE_X102Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.490     1.637    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol/dest_clk
    SLICE_X102Y212       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC1[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.000ns (0.000%)  route 0.358ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.500ns (routing 0.465ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC1[15]
                         net (fo=1, routed)           0.358     0.358    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq/src_in
    SLICE_X101Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.500     1.647    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq/dest_clk
    SLICE_X101Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.114ns (24.789%)  route 3.380ns (75.211%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.862     2.382    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X106Y177       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.531 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125/O
                         net (fo=1, routed)           0.093     2.624    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125_n_0
    SLICE_X106Y177       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     2.721 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80/O
                         net (fo=1, routed)           0.218     2.939    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80_n_0
    SLICE_X107Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.091 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44/O
                         net (fo=1, routed)           0.497     3.588    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44_n_0
    SLICE_X112Y184       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     3.679 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14/O
                         net (fo=1, routed)           0.230     3.909    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14_n_0
    SLICE_X112Y184       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.961 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.422     4.383    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.436 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     4.494    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 0.980ns (22.518%)  route 3.372ns (77.482%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.773     2.198    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X107Y177       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.323 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62/O
                         net (fo=1, routed)           0.157     2.480    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62_n_0
    SLICE_X106Y177       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.569 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.424     2.993    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X112Y177       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.083 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45/O
                         net (fo=1, routed)           0.218     3.301    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45_n_0
    SLICE_X112Y186       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.338 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36/O
                         net (fo=1, routed)           0.048     3.386    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36_n_0
    SLICE_X112Y186       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.439 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18/O
                         net (fo=1, routed)           0.233     3.672    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.797 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.470     4.267    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.303 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     4.352    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 0.904ns (24.897%)  route 2.727ns (75.103%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.656     2.100    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X111Y177       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.247 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49/O
                         net (fo=1, routed)           0.143     2.390    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49_n_0
    SLICE_X111Y177       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.514 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34/O
                         net (fo=1, routed)           0.250     2.764    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34_n_0
    SLICE_X112Y184       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.815 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19/O
                         net (fo=1, routed)           0.042     2.857    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19_n_0
    SLICE_X112Y184       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.896 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.585     3.481    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.580 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.631    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 0.885ns (25.984%)  route 2.521ns (74.016%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.590     2.077    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X110Y176       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.200 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61/O
                         net (fo=1, routed)           0.041     2.241    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61_n_0
    SLICE_X110Y176       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.293 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51/O
                         net (fo=1, routed)           0.087     2.380    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51_n_0
    SLICE_X110Y177       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.417 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.160     2.577    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X110Y184       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     2.675 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.040     2.715    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X110Y184       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     2.752 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.554     3.306    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     3.357 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     3.406    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.956ns (29.120%)  route 2.327ns (70.880%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.521     1.934    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X111Y178       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.081 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.189     2.270    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.320 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39/O
                         net (fo=1, routed)           0.162     2.482    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39_n_0
    SLICE_X111Y184       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.581 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.087     2.668    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X111Y184       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.757 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.229     2.986    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.109 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.091     3.200    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.235 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     3.283    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.916ns (28.652%)  route 2.281ns (71.348%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.531     2.074    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X110Y177       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.113 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60/O
                         net (fo=1, routed)           0.097     2.210    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60_n_0
    SLICE_X110Y178       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.333 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40/O
                         net (fo=1, routed)           0.245     2.578    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40_n_0
    SLICE_X111Y185       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     2.629 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.140     2.769    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X111Y185       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     2.893 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.219     3.112    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.148 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.197    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 0.880ns (28.178%)  route 2.243ns (71.822%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.579     2.053    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X109Y177       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.178 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49/O
                         net (fo=1, routed)           0.044     2.222    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49_n_0
    SLICE_X109Y177       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.311 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.286     2.597    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X109Y186       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.649 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20/O
                         net (fo=1, routed)           0.089     2.738    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20_n_0
    SLICE_X109Y186       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     2.828 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.196     3.024    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.074 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.123    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.957ns  (logic 0.763ns (25.803%)  route 2.194ns (74.197%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.642     2.096    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X111Y178       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.184 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.041     2.225    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X111Y178       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     2.261 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.198     2.459    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X111Y185       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     2.509 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.041     2.550    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X111Y185       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     2.586 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.221     2.807    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.906 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.957    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.347ns (24.047%)  route 1.096ns (75.953%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.815     1.036    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X111Y178       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.071 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.022     1.093    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X111Y178       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.107 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.106     1.213    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X111Y185       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     1.235 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.022     1.257    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X111Y185       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.271 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.114     1.385    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.426 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.443    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.385ns (25.650%)  route 1.116ns (74.350%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.786     1.006    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X109Y177       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     1.057 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49/O
                         net (fo=1, routed)           0.024     1.081    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49_n_0
    SLICE_X109Y177       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     1.116 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.146     1.262    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X109Y186       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     1.284 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20/O
                         net (fo=1, routed)           0.047     1.331    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20_n_0
    SLICE_X109Y186       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.035     1.366 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.097     1.463    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     1.485 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.501    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.402ns (25.986%)  route 1.145ns (74.014%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.764     1.014    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X110Y177       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.029 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60/O
                         net (fo=1, routed)           0.051     1.080    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60_n_0
    SLICE_X110Y178       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     1.130 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40/O
                         net (fo=1, routed)           0.128     1.258    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40_n_0
    SLICE_X111Y185       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.022     1.280 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.073     1.353    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X111Y185       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     1.403 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.114     1.517    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.532 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.547    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.425ns (26.662%)  route 1.169ns (73.338%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.760     0.964    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X111Y178       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.023 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.098     1.121    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.143 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39/O
                         net (fo=1, routed)           0.083     1.226    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39_n_0
    SLICE_X111Y184       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.267 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.043     1.310    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X111Y184       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     1.345 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.121     1.466    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.516 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.048     1.564    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     1.578 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     1.594    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.401ns (24.113%)  route 1.262ns (75.887%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.797     1.035    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X110Y176       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     1.085 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61/O
                         net (fo=1, routed)           0.023     1.108    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61_n_0
    SLICE_X110Y176       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.130 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51/O
                         net (fo=1, routed)           0.047     1.177    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51_n_0
    SLICE_X110Y177       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.191 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.082     1.273    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X110Y184       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.040     1.313 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.022     1.335    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X110Y184       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.349 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.276     1.625    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.648 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.663    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.397ns (22.366%)  route 1.378ns (77.634%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.835     1.045    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X111Y177       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.104 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49/O
                         net (fo=1, routed)           0.066     1.170    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49_n_0
    SLICE_X111Y177       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.220 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34/O
                         net (fo=1, routed)           0.129     1.349    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34_n_0
    SLICE_X112Y184       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.371 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19/O
                         net (fo=1, routed)           0.025     1.396    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19_n_0
    SLICE_X112Y184       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.411 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.306     1.717    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.758 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.775    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.434ns (20.443%)  route 1.689ns (79.557%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.889     1.100    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X107Y177       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.151 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62/O
                         net (fo=1, routed)           0.079     1.230    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62_n_0
    SLICE_X106Y177       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.265 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.209     1.474    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X112Y177       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     1.509 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45/O
                         net (fo=1, routed)           0.115     1.624    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45_n_0
    SLICE_X112Y186       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.638 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36/O
                         net (fo=1, routed)           0.027     1.665    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36_n_0
    SLICE_X112Y186       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.688 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18/O
                         net (fo=1, routed)           0.119     1.807    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.858 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.235     2.093    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.107 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     2.123    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.473ns (21.687%)  route 1.708ns (78.313%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.942     1.174    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X106Y177       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.060     1.234 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125/O
                         net (fo=1, routed)           0.046     1.280    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125_n_0
    SLICE_X106Y177       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.320 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80/O
                         net (fo=1, routed)           0.109     1.429    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80_n_0
    SLICE_X107Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.061     1.490 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44/O
                         net (fo=1, routed)           0.244     1.734    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44_n_0
    SLICE_X112Y184       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.035     1.769 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14/O
                         net (fo=1, routed)           0.115     1.884    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14_n_0
    SLICE_X112Y184       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     1.906 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.231     2.137    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     2.160 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     2.181    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 1.044ns (26.626%)  route 2.877ns (73.374%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.406     1.949    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[14]
    SLICE_X99Y184        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.039 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86/O
                         net (fo=1, routed)           0.314     2.353    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86_n_0
    SLICE_X99Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     2.443 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77/O
                         net (fo=1, routed)           0.288     2.731    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77_n_0
    SLICE_X104Y182       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.819 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64/O
                         net (fo=1, routed)           0.086     2.905    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64_n_0
    SLICE_X105Y182       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     2.940 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.433     3.373    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X108Y182       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.423 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.161     3.584    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.681 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.140     3.821    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.872 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.921    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.075ns (27.656%)  route 2.812ns (72.344%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.598     2.085    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[13]
    SLICE_X103Y184       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.136 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70/O
                         net (fo=1, routed)           0.276     2.412    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70_n_0
    SLICE_X99Y184        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.564 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63/O
                         net (fo=1, routed)           0.235     2.799    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63_n_0
    SLICE_X104Y182       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     2.924 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.087     3.011    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X105Y182       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.108 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.039     3.147    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X105Y182       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.183 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.301     3.484    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.521 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.227     3.748    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     3.838 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     3.887    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.917ns (25.744%)  route 2.645ns (74.256%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.209     1.634    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[10]
    SLICE_X108Y182       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.758 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53/O
                         net (fo=1, routed)           0.354     2.112    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53_n_0
    SLICE_X107Y181       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.211 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.308     2.519    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X108Y181       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.616 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.039     2.655    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X108Y181       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.690 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.216     2.906    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.007 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.470     3.477    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.513 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     3.562    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 0.905ns (27.267%)  route 2.414ns (72.733%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.387     1.861    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[11]
    SLICE_X107Y183       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     1.984 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62/O
                         net (fo=1, routed)           0.177     2.161    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62_n_0
    SLICE_X107Y183       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.249 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53/O
                         net (fo=1, routed)           0.145     2.394    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53_n_0
    SLICE_X106Y181       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.491 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.041     2.532    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.583 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.148     2.731    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.767 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.467     3.234    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.270 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.319    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.134ns  (logic 0.840ns (26.803%)  route 2.294ns (73.197%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.436     1.890    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[9]
    SLICE_X106Y181       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     1.988 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46/O
                         net (fo=1, routed)           0.091     2.079    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46_n_0
    SLICE_X106Y181       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.168 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.423     2.591    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X108Y181       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     2.642 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.160     2.802    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.899 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.133     3.032    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.083 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     3.134    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.075ns  (logic 0.943ns (30.667%)  route 2.132ns (69.333%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.388     1.908    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[15]
    SLICE_X100Y183       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     1.959 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49/O
                         net (fo=1, routed)           0.088     2.047    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49_n_0
    SLICE_X100Y183       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.143 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.231     2.374    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X105Y181       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.498 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.367     2.865    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.017 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     3.075    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 0.773ns (26.655%)  route 2.127ns (73.345%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.348     1.761    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[8]
    SLICE_X107Y181       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     1.885 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41/O
                         net (fo=1, routed)           0.094     1.979    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41_n_0
    SLICE_X107Y181       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.080 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32/O
                         net (fo=1, routed)           0.348     2.428    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32_n_0
    SLICE_X108Y180       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.478 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.198     2.676    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.726 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.091     2.817    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     2.852 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     2.900    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.820ns (30.404%)  route 1.877ns (69.596%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.371     1.815    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[12]
    SLICE_X107Y182       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     1.915 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53/O
                         net (fo=1, routed)           0.111     2.026    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53_n_0
    SLICE_X107Y182       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.176 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39/O
                         net (fo=1, routed)           0.048     2.224    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39_n_0
    SLICE_X107Y182       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.277 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.153     2.430    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.467 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.143     2.610    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.646 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.697    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.362ns (27.634%)  route 0.948ns (72.366%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.688     0.898    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[12]
    SLICE_X107Y182       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     0.938 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53/O
                         net (fo=1, routed)           0.058     0.996    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53_n_0
    SLICE_X107Y182       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.060     1.056 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39/O
                         net (fo=1, routed)           0.027     1.083    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39_n_0
    SLICE_X107Y182       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.106 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.082     1.188    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.202 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.076     1.278    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.293 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.310    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.352ns (24.667%)  route 1.075ns (75.333%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.673     0.877    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[8]
    SLICE_X107Y181       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.049     0.926 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41/O
                         net (fo=1, routed)           0.049     0.975    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41_n_0
    SLICE_X107Y181       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.016 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32/O
                         net (fo=1, routed)           0.185     1.201    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32_n_0
    SLICE_X108Y180       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.223 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.104     1.327    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.349 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.048     1.397    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     1.411 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     1.427    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.406ns (27.789%)  route 1.055ns (72.211%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.706     0.938    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[15]
    SLICE_X100Y183       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.961 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49/O
                         net (fo=1, routed)           0.044     1.005    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49_n_0
    SLICE_X100Y183       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.045 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.117     1.162    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X105Y181       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.212 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.167     1.379    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     1.440 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     1.461    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.383ns (25.381%)  route 1.126ns (74.619%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.714     0.935    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[9]
    SLICE_X106Y181       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     0.976 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46/O
                         net (fo=1, routed)           0.044     1.020    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46_n_0
    SLICE_X106Y181       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.055 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.201     1.256    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X108Y181       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.279 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.083     1.362    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.402 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.067     1.469    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.492 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.509    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.397ns (25.111%)  route 1.184ns (74.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.692     0.912    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[11]
    SLICE_X107Y183       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.050     0.962 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62/O
                         net (fo=1, routed)           0.072     1.034    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62_n_0
    SLICE_X107Y183       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.069 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53/O
                         net (fo=1, routed)           0.076     1.145    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53_n_0
    SLICE_X106Y181       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.185 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.022     1.207    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.230 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.080     1.310    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.325 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.226     1.551    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.565 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.581    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.411ns (23.567%)  route 1.333ns (76.433%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.601     0.812    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[10]
    SLICE_X108Y182       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.862 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53/O
                         net (fo=1, routed)           0.187     1.049    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53_n_0
    SLICE_X107Y181       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     1.090 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.162     1.252    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X108Y181       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.292 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.021     1.313    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X108Y181       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.327 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.111     1.438    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.479 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.235     1.714    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.728 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.744    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.454ns (24.188%)  route 1.423ns (75.812%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.701     0.951    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[14]
    SLICE_X99Y184        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     0.986 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86/O
                         net (fo=1, routed)           0.141     1.127    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86_n_0
    SLICE_X99Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     1.162 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77/O
                         net (fo=1, routed)           0.145     1.307    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77_n_0
    SLICE_X104Y182       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.342 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64/O
                         net (fo=1, routed)           0.044     1.386    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64_n_0
    SLICE_X105Y182       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.400 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.222     1.622    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X108Y182       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.644 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.084     1.728    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.768 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.071     1.839    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.862 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.877    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.477ns (25.225%)  route 1.414ns (74.775%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.813     1.051    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[13]
    SLICE_X103Y184       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     1.073 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70/O
                         net (fo=1, routed)           0.122     1.195    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70_n_0
    SLICE_X99Y184        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.256 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63/O
                         net (fo=1, routed)           0.121     1.377    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63_n_0
    SLICE_X104Y182       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     1.428 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.046     1.474    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X105Y182       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.514 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.021     1.535    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X105Y182       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.550 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.158     1.708    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.722 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.118     1.840    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.876 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.891    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.148ns  (logic 1.022ns (32.465%)  route 2.126ns (67.535%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.890     1.433    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[14]
    SLICE_X105Y169       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     1.529 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91/O
                         net (fo=1, routed)           0.088     1.617    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91_n_0
    SLICE_X104Y169       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     1.716 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82/O
                         net (fo=1, routed)           0.084     1.800    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82_n_0
    SLICE_X105Y169       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     1.835 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.281     2.116    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X105Y182       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     2.167 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.433     2.600    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X108Y182       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.650 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.161     2.811    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.908 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.140     3.048    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.099 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.148    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.964ns (33.184%)  route 1.941ns (66.816%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.668     1.093    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[10]
    SLICE_X108Y169       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     1.241 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57/O
                         net (fo=1, routed)           0.218     1.459    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57_n_0
    SLICE_X108Y169       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     1.555 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.281     1.836    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X108Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     1.959 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.039     1.998    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X108Y181       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.033 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.216     2.249    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.350 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.470     2.820    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.856 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     2.905    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 0.946ns (32.881%)  route 1.931ns (67.119%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.943     1.430    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[13]
    SLICE_X105Y169       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     1.529 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78/O
                         net (fo=1, routed)           0.043     1.572    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78_n_0
    SLICE_X105Y169       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.669 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67/O
                         net (fo=1, routed)           0.044     1.713    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67_n_0
    SLICE_X105Y169       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.764 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56/O
                         net (fo=1, routed)           0.285     2.049    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56_n_0
    SLICE_X105Y182       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.098 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.039     2.137    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X105Y182       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.173 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.301     2.474    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.511 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.227     2.738    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     2.828 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     2.877    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.746ns  (logic 0.718ns (26.147%)  route 2.028ns (73.853%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.950     1.424    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[11]
    SLICE_X105Y168       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     1.474 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65/O
                         net (fo=1, routed)           0.041     1.515    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65_n_0
    SLICE_X105Y168       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     1.551 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54/O
                         net (fo=1, routed)           0.332     1.883    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54_n_0
    SLICE_X106Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.918 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.041     1.959    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.010 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.148     2.158    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.194 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.467     2.661    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.697 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.746    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.700ns  (logic 0.852ns (31.556%)  route 1.848ns (68.444%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.750     1.194    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[12]
    SLICE_X108Y169       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.342 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56/O
                         net (fo=1, routed)           0.401     1.743    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56_n_0
    SLICE_X107Y169       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     1.891 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40/O
                         net (fo=1, routed)           0.350     2.241    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40_n_0
    SLICE_X107Y182       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.280 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.153     2.433    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.470 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.143     2.613    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.649 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.700    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 0.862ns (33.167%)  route 1.737ns (66.833%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.852     1.372    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[15]
    SLICE_X106Y170       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     1.460 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.191     1.651    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X105Y170       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.702 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.269     1.971    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X105Y181       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.022 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.367     2.389    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.541 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     2.599    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.083ns  (logic 0.709ns (34.037%)  route 1.374ns (65.963%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.706     1.160    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[9]
    SLICE_X108Y166       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.196 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.089     1.285    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X108Y166       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.320 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.235     1.555    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X108Y181       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.591 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.160     1.751    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.848 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.133     1.981    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.032 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.083    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 0.619ns (32.223%)  route 1.302ns (67.777%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.697     1.110    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[8]
    SLICE_X108Y170       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.145 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45/O
                         net (fo=1, routed)           0.044     1.189    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45_n_0
    SLICE_X108Y170       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.240 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.224     1.464    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X108Y180       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     1.499 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.198     1.697    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     1.747 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.091     1.838    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     1.873 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     1.921    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.291ns (31.190%)  route 0.642ns (68.810%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.334     0.538    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[8]
    SLICE_X108Y170       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.552 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45/O
                         net (fo=1, routed)           0.024     0.576    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45_n_0
    SLICE_X108Y170       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.599 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.116     0.715    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X108Y180       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.729 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.104     0.833    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.855 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.048     0.903    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     0.917 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     0.933    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.328ns (33.572%)  route 0.649ns (66.428%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.310     0.531    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[9]
    SLICE_X108Y166       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.546 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.044     0.590    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X108Y166       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.604 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.128     0.732    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X108Y181       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.747 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.083     0.830    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     0.870 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.067     0.937    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.960 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     0.977    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.374ns (30.833%)  route 0.839ns (69.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.413     0.645    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[15]
    SLICE_X106Y170       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     0.680 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.097     0.777    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X105Y170       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.800 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.141     0.941    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X105Y181       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.964 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.167     1.131    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     1.192 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     1.213    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.372ns (29.245%)  route 0.900ns (70.755%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.337     0.547    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[12]
    SLICE_X108Y169       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.059     0.606 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56/O
                         net (fo=1, routed)           0.209     0.815    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56_n_0
    SLICE_X107Y169       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059     0.874 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40/O
                         net (fo=1, routed)           0.179     1.053    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40_n_0
    SLICE_X107Y182       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.068 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.082     1.150    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.164 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.076     1.240    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.255 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.272    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.322ns (24.192%)  route 1.009ns (75.808%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.466     0.686    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[11]
    SLICE_X105Y168       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.708 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65/O
                         net (fo=1, routed)           0.022     0.730    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65_n_0
    SLICE_X105Y168       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.744 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54/O
                         net (fo=1, routed)           0.177     0.921    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54_n_0
    SLICE_X106Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     0.935 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.022     0.957    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.980 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.080     1.060    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.075 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.226     1.301    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.315 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.331    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.430ns (31.387%)  route 0.940ns (68.613%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.317     0.528    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[10]
    SLICE_X108Y169       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     0.588 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57/O
                         net (fo=1, routed)           0.093     0.681    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57_n_0
    SLICE_X108Y169       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     0.721 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.147     0.868    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X108Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     0.918 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.021     0.939    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X108Y181       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.953 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.111     1.064    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.105 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.235     1.340    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.354 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.370    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.429ns (30.534%)  route 0.976ns (69.466%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.462     0.700    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[13]
    SLICE_X105Y169       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     0.741 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78/O
                         net (fo=1, routed)           0.023     0.764    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78_n_0
    SLICE_X105Y169       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.804 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67/O
                         net (fo=1, routed)           0.024     0.828    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67_n_0
    SLICE_X105Y169       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.851 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56/O
                         net (fo=1, routed)           0.155     1.006    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56_n_0
    SLICE_X105Y182       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.028 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.021     1.049    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X105Y182       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.064 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.158     1.222    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.236 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.118     1.354    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.390 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.405    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.452ns (29.815%)  route 1.064ns (70.185%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.438     0.688    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[14]
    SLICE_X105Y169       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91/O
                         net (fo=1, routed)           0.045     0.773    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91_n_0
    SLICE_X104Y169       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     0.814 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82/O
                         net (fo=1, routed)           0.043     0.857    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82_n_0
    SLICE_X105Y169       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.014     0.871 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.146     1.017    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X105Y182       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.039 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.222     1.261    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X108Y182       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.283 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.084     1.367    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.407 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.071     1.478    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.501 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.516    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 0.774ns (27.321%)  route 2.059ns (72.679%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.971     1.491    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[15]
    SLICE_X106Y191       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.541 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.137     1.678    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X106Y188       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.728 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.380     2.108    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X109Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.161 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.513     2.674    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     2.775 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     2.833    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 0.821ns (30.888%)  route 1.837ns (69.112%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.646     1.120    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[11]
    SLICE_X109Y190       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     1.159 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41/O
                         net (fo=1, routed)           0.586     1.745    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41_n_0
    SLICE_X106Y187       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.893 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.089     1.982    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.106 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.467     2.573    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.609 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.658    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 0.788ns (33.193%)  route 1.586ns (66.807%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.926     1.469    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[14]
    SLICE_X106Y190       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     1.592 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.090     1.682    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X106Y188       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.718 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.381     2.099    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.134 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.140     2.274    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     2.325 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     2.374    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 0.806ns (36.686%)  route 1.391ns (63.314%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.707     1.151    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[12]
    SLICE_X108Y190       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.273 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.450     1.723    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X107Y187       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.875 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.040     1.915    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.967 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.143     2.110    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.146 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.197    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.177ns  (logic 0.768ns (35.278%)  route 1.409ns (64.722%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.834     1.321    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[13]
    SLICE_X107Y191       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     1.421 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.210     1.631    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X107Y189       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.670 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.089     1.759    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.811 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.227     2.038    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     2.128 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     2.177    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.751ns (37.512%)  route 1.251ns (62.487%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.605     1.059    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[9]
    SLICE_X109Y191       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     1.110 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28/O
                         net (fo=1, routed)           0.324     1.434    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28_n_0
    SLICE_X109Y187       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     1.579 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.138     1.717    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     1.767 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.133     1.900    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     1.951 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.002    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.639ns (32.635%)  route 1.319ns (67.365%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.612     1.037    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[10]
    SLICE_X110Y189       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     1.125 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40/O
                         net (fo=1, routed)           0.146     1.271    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40_n_0
    SLICE_X109Y187       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.322 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.042     1.364    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.403 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.470     1.873    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     1.909 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     1.958    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.571ns (38.322%)  route 0.919ns (61.678%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.533     0.946    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[8]
    SLICE_X109Y191       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     0.983 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35/O
                         net (fo=1, routed)           0.209     1.192    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35_n_0
    SLICE_X108Y187       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     1.243 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.038     1.281    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     1.316 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.091     1.407    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     1.442 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     1.490    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.268ns (37.800%)  route 0.441ns (62.200%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.251     0.455    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[8]
    SLICE_X109Y191       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.469 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35/O
                         net (fo=1, routed)           0.104     0.573    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35_n_0
    SLICE_X108Y187       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.022     0.595 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.022     0.617    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X108Y187       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.631 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.048     0.679    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     0.693 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     0.709    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.297ns (31.429%)  route 0.648ns (68.571%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.294     0.505    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[10]
    SLICE_X110Y189       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     0.540 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40/O
                         net (fo=1, routed)           0.078     0.618    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40_n_0
    SLICE_X109Y187       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     0.640 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.025     0.665    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     0.680 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.235     0.915    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.929 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     0.945    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.347ns (36.603%)  route 0.601ns (63.397%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.288     0.509    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[9]
    SLICE_X109Y191       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     0.531 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28/O
                         net (fo=1, routed)           0.160     0.691    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28_n_0
    SLICE_X109Y187       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.059     0.750 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.069     0.819    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X108Y187       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.841 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.067     0.908    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.931 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     0.948    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.358ns (34.423%)  route 0.682ns (65.577%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.333     0.543    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[12]
    SLICE_X108Y190       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.593 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.232     0.825    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X107Y187       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.886 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.024     0.910    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X107Y187       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.932 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.076     1.008    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.023 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.040    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.351ns (33.589%)  route 0.694ns (66.411%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.407     0.645    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[13]
    SLICE_X107Y191       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     0.685 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.106     0.791    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X107Y189       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.806 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.048     0.854    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X107Y188       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.876 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.118     0.994    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.030 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.045    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.352ns (31.626%)  route 0.761ns (68.374%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.444     0.694    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[14]
    SLICE_X106Y190       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     0.744 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.048     0.792    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X106Y188       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.807 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.183     0.990    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X108Y188       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.004 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.071     1.075    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.098 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.113    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.358ns (28.871%)  route 0.882ns (71.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.311     0.531    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[11]
    SLICE_X109Y190       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.546 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41/O
                         net (fo=1, routed)           0.281     0.827    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41_n_0
    SLICE_X106Y187       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     0.886 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.048     0.934    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     0.984 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.226     1.210    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.224 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.240    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.340ns (25.260%)  route 1.006ns (74.740%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.466     0.698    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[15]
    SLICE_X106Y191       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.720 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.072     0.792    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X106Y188       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.814 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.199     1.013    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X109Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.036 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.248     1.284    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.325 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     1.346    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 1.429ns (38.076%)  route 2.324ns (61.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.305     2.136    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[14]
    SLICE_X104Y199       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.288 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56/O
                         net (fo=1, routed)           0.092     2.380    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56_n_0
    SLICE_X104Y199       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.478 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.119     2.597    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X104Y197       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.747 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.163     2.910    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X104Y191       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.010 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.596     3.606    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.704 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.753    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 1.294ns (37.936%)  route 2.117ns (62.064%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.298     2.218    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[13]
    SLICE_X106Y196       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.269 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20/O
                         net (fo=1, routed)           0.300     2.569    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20_n_0
    SLICE_X106Y192       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.619 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.184     2.803    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X104Y191       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.928 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.286     3.214    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.362 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     3.411    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.234ns  (logic 1.379ns (42.641%)  route 1.855ns (57.359%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.268     2.084    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[15]
    SLICE_X104Y199       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.174 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76/O
                         net (fo=1, routed)           0.050     2.224    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76_n_0
    SLICE_X104Y199       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.349 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41/O
                         net (fo=1, routed)           0.164     2.513    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41_n_0
    SLICE_X104Y197       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.611 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.215     2.826    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X104Y189       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     2.951 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.100     3.051    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.176 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     3.234    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 1.091ns (34.990%)  route 2.027ns (65.010%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.026     1.883    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[11]
    SLICE_X108Y193       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.918 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.466     2.384    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X107Y190       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.437 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.486     2.923    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.069 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.118    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.974ns  (logic 1.088ns (36.584%)  route 1.886ns (63.416%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.293     2.134    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[8]
    SLICE_X107Y193       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.187 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.208     2.395    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X106Y190       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.491 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.337     2.828    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.926 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     2.974    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.122ns (38.098%)  route 1.823ns (61.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.042     1.836    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[9]
    SLICE_X108Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     1.985 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.347     2.332    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X106Y191       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.421 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.383     2.804    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.894 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.945    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 0.954ns (34.983%)  route 1.773ns (65.016%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.973     1.752    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[10]
    SLICE_X108Y195       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     1.841 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7/O
                         net (fo=1, routed)           0.141     1.982    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7_n_0
    SLICE_X108Y193       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.018 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.610     2.628    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.678 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     2.727    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 1.126ns (41.843%)  route 1.565ns (58.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.213     2.066    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[12]
    SLICE_X106Y197       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.165 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10/O
                         net (fo=1, routed)           0.145     2.310    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10_n_0
    SLICE_X106Y192       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.360 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.156     2.516    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.640 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.691    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.531ns (40.752%)  route 0.772ns (59.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.600     1.018    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[12]
    SLICE_X106Y197       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     1.059 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10/O
                         net (fo=1, routed)           0.079     1.138    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10_n_0
    SLICE_X106Y192       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.160 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.076     1.236    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     1.286 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.303    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.454ns (34.709%)  route 0.854ns (65.291%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.481     0.863    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[10]
    SLICE_X108Y195       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.898 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7/O
                         net (fo=1, routed)           0.069     0.967    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7_n_0
    SLICE_X108Y193       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.982 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.288     1.270    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.292 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.308    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.529ns (37.359%)  route 0.887ns (62.641%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.512     0.911    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[9]
    SLICE_X108Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.060     0.971 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.169     1.140    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X106Y191       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.175 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.189     1.364    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.399 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.416    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.507ns (35.160%)  route 0.935ns (64.840%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.647     1.050    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[8]
    SLICE_X107Y193       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.073 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.107     1.180    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X106Y190       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.220 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.165     1.385    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041     1.426 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     1.442    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.513ns (34.154%)  route 0.989ns (65.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.503     0.920    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[11]
    SLICE_X108Y193       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.934 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.239     1.173    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X107Y190       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.196 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.231     1.427    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.486 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.502    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.638ns (40.508%)  route 0.937ns (59.492%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.639     1.050    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[15]
    SLICE_X104Y199       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.085 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76/O
                         net (fo=1, routed)           0.028     1.113    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76_n_0
    SLICE_X104Y199       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.163 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41/O
                         net (fo=1, routed)           0.082     1.245    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41_n_0
    SLICE_X104Y197       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.040     1.285 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.114     1.399    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X104Y189       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.051     1.450 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.053     1.503    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.554 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     1.575    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.585ns (36.111%)  route 1.035ns (63.889%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.643     1.072    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[13]
    SLICE_X106Y196       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.095 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20/O
                         net (fo=1, routed)           0.131     1.226    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20_n_0
    SLICE_X106Y192       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.248 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.096     1.344    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X104Y191       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.395 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.150     1.545    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     1.605 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.620    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.659ns (36.489%)  route 1.147ns (63.511%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.651     1.068    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[14]
    SLICE_X104Y199       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.129 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56/O
                         net (fo=1, routed)           0.048     1.177    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56_n_0
    SLICE_X104Y199       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     1.217 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.061     1.278    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X104Y197       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.060     1.338 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.086     1.424    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X104Y191       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.464 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.286     1.750    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     1.791 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.806    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.235ns (30.255%)  route 2.847ns (69.745%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.786     2.617    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X107Y200       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     2.742 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.495     3.237    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X108Y200       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.286 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30/O
                         net (fo=1, routed)           0.040     3.326    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30_n_0
    SLICE_X108Y200       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.376 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.091     3.467    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X109Y200       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.557 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.386     3.943    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.033 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     4.082    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.665ns  (logic 1.185ns (32.333%)  route 2.480ns (67.667%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.810     2.663    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X108Y199       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.698 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33/O
                         net (fo=1, routed)           0.044     2.742    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33_n_0
    SLICE_X108Y199       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.793 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.088     2.881    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.977 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.487     3.464    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.614 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.665    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.155ns (31.653%)  route 2.494ns (68.347%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.645     2.461    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X107Y200       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.512 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.167     2.679    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X107Y200       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.778 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33/O
                         net (fo=1, routed)           0.038     2.816    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33_n_0
    SLICE_X107Y200       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.868 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.272     3.140    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.238 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.314     3.552    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.591 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     3.649    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 1.147ns (33.676%)  route 2.259ns (66.324%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.469     2.389    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X109Y198       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     2.442 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.140     2.582    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X109Y195       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.621 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.042     2.663    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X109Y195       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.700 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.559     3.259    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.357 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     3.406    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 1.288ns (38.050%)  route 2.097ns (61.950%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.443     2.300    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X111Y196       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.422 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37/O
                         net (fo=1, routed)           0.084     2.506    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37_n_0
    SLICE_X110Y196       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     2.543 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.227     2.770    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X110Y196       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.920 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.294     3.214    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.336 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.385    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.364ns  (logic 1.172ns (34.839%)  route 2.192ns (65.161%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.421     2.200    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X111Y197       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.289 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.084     2.373    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X111Y196       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.463 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.096     2.559    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X110Y196       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.684 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.542     3.226    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.315 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     3.364    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 1.012ns (31.724%)  route 2.178ns (68.276%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.429     2.223    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X111Y196       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     2.319 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.110     2.429    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X110Y196       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.466 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.274     2.740    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.789 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.314     3.103    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     3.139 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     3.190    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.859ns  (logic 1.021ns (35.712%)  route 1.838ns (64.288%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.423     2.264    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X110Y197       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     2.354 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.367     2.721    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     2.811 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     2.859    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.473ns (34.029%)  route 0.917ns (65.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.717     1.120    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X110Y197       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     1.155 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.184     1.339    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     1.374 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     1.390    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.483ns (30.647%)  route 1.093ns (69.353%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.711     1.110    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X111Y196       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.143 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.060     1.203    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X110Y196       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.217 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.141     1.358    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.380 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.164     1.544    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.559 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.576    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.591ns (36.169%)  route 1.043ns (63.831%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.718     1.135    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X111Y196       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.185 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37/O
                         net (fo=1, routed)           0.044     1.229    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37_n_0
    SLICE_X110Y196       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.014     1.243 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.113     1.356    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X110Y196       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.060     1.416 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.152     1.568    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     1.618 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.634    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.538ns (32.567%)  route 1.114ns (67.433%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.716     1.098    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X111Y197       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.133 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.046     1.179    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X111Y196       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     1.214 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.049     1.263    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X110Y196       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.314 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.287     1.601    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.636 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.652    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.522ns (31.295%)  route 1.146ns (68.705%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.737     1.166    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X109Y198       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.189 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.075     1.264    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X109Y195       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.279 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.024     1.303    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X109Y195       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.317 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.295     1.612    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     1.653 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     1.668    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.551ns (31.042%)  route 1.224ns (68.958%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.822     1.233    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X107Y200       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     1.255 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.083     1.338    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X107Y200       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     1.379 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33/O
                         net (fo=1, routed)           0.021     1.400    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33_n_0
    SLICE_X107Y200       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.422 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.114     1.536    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.040     1.576 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.163     1.739    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.754 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     1.775    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.555ns (30.595%)  route 1.259ns (69.405%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.917     1.335    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X108Y199       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.349 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33/O
                         net (fo=1, routed)           0.024     1.373    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33_n_0
    SLICE_X108Y199       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.396 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.044     1.440    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.480 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.257     1.737    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     1.797 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.814    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.583ns (29.489%)  route 1.394ns (70.511%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.878     1.295    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X107Y200       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.051     1.346 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.235     1.581    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X108Y200       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.603 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30/O
                         net (fo=1, routed)           0.022     1.625    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30_n_0
    SLICE_X108Y200       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.647 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.050     1.697    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X109Y200       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     1.732 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.194     1.926    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.962 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     1.977    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 1.277ns (27.327%)  route 3.396ns (72.673%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.092     2.923    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X102Y206       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.022 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.144     3.166    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X102Y205       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.202 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26/O
                         net (fo=1, routed)           0.164     3.366    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26_n_0
    SLICE_X102Y204       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.516 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.312     3.828    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X104Y202       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.865 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.635     4.500    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.624 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     4.673    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.265ns (28.174%)  route 3.225ns (71.826%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.117     2.970    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X99Y204        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.007 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43/O
                         net (fo=1, routed)           0.045     3.052    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43_n_0
    SLICE_X99Y204        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     3.153 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29/O
                         net (fo=1, routed)           0.161     3.314    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29_n_0
    SLICE_X101Y204       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.350 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.364     3.714    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.802 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.487     4.289    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.439 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     4.490    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.307ns (30.094%)  route 3.036ns (69.906%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.074     2.890    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X103Y206       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     2.979 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121/O
                         net (fo=1, routed)           0.158     3.137    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121_n_0
    SLICE_X103Y205       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.189 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.050     3.239    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X103Y205       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.364 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.179     3.543    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X103Y205       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.641 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8/O
                         net (fo=1, routed)           0.203     3.844    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.932 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.314     4.246    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.285 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     4.343    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.165ns (27.283%)  route 3.105ns (72.717%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.035     2.829    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X103Y204       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.927 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24/O
                         net (fo=1, routed)           0.188     3.115    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24_n_0
    SLICE_X103Y203       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.263 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.517     3.780    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.869 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.314     4.183    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.219 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     4.270    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.244ns  (logic 1.316ns (31.008%)  route 2.928ns (68.992%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.118     3.038    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X99Y204        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.090 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.053     3.143    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X99Y204        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     3.266 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.090     3.356    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X101Y204       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     3.391 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.171     3.562    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X103Y202       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.712 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.447     4.159    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.195 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     4.244    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 1.194ns (28.194%)  route 3.041ns (71.806%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.028     2.885    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X100Y204       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.920 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.089     3.009    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X100Y204       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.099 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.322     3.421    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X104Y202       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     3.544 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.553     4.097    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.186 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     4.235    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.957ns  (logic 1.102ns (27.849%)  route 2.855ns (72.151%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.989     2.830    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X104Y203       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.930 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.294     3.224    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X104Y202       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     3.261 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.524     3.785    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.909 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     3.957    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.177ns (30.715%)  route 2.655ns (69.285%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.976     2.755    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X102Y204       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.879 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27/O
                         net (fo=1, routed)           0.141     3.020    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27_n_0
    SLICE_X101Y204       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.144 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.251     3.395    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X105Y204       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.446 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.238     3.684    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.783 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     3.832    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.546ns (28.843%)  route 1.347ns (71.157%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.001     1.383    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X102Y204       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     1.433 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27/O
                         net (fo=1, routed)           0.073     1.506    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27_n_0
    SLICE_X101Y204       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.556 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.130     1.686    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X105Y204       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.709 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.127     1.836    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.877 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.893    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.507ns (26.269%)  route 1.423ns (73.731%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.004     1.407    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X104Y203       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.447 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.127     1.574    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X104Y202       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.588 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.276     1.864    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     1.914 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     1.930    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.590ns (28.585%)  route 1.474ns (71.415%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.064     1.493    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X99Y204        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     1.515 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.029     1.544    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X99Y204        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.050     1.594 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.048     1.642    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X101Y204       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.656 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.087     1.743    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X103Y202       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060     1.803 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.231     2.034    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.049 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     2.064    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.551ns (26.288%)  route 1.545ns (73.712%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.030     1.447    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X100Y204       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.461 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.042     1.503    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X100Y204       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.538 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.164     1.702    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X104Y202       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.050     1.752 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.293     2.045    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.080 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.096    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.548ns (25.837%)  route 1.573ns (74.163%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.030     1.429    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X103Y204       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.040     1.469 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24/O
                         net (fo=1, routed)           0.095     1.564    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24_n_0
    SLICE_X103Y203       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.059     1.623 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.267     1.890    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     1.925 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.164     2.089    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.104 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     2.121    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.608ns (28.598%)  route 1.518ns (71.402%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.048     1.459    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X103Y206       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     1.494 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121/O
                         net (fo=1, routed)           0.080     1.574    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121_n_0
    SLICE_X103Y205       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.596 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.028     1.624    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X103Y205       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     1.674 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.072     1.746    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X103Y205       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     1.786 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8/O
                         net (fo=1, routed)           0.106     1.892    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     1.927 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.163     2.090    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     2.105 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     2.126    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.222ns  (logic 0.582ns (26.193%)  route 1.640ns (73.807%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.062     1.480    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X99Y204        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.494 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43/O
                         net (fo=1, routed)           0.025     1.519    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43_n_0
    SLICE_X99Y204        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.560 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29/O
                         net (fo=1, routed)           0.081     1.641    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29_n_0
    SLICE_X101Y204       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.655 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.198     1.853    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.888 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.257     2.145    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     2.205 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     2.222    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.596ns (26.083%)  route 1.689ns (73.917%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.049     1.466    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X102Y206       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.507 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.073     1.580    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X102Y205       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.594 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26/O
                         net (fo=1, routed)           0.081     1.675    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26_n_0
    SLICE_X102Y204       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.735 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.152     1.887    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X104Y202       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.901 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.319     2.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     2.270 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     2.285    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.327ns (25.033%)  route 3.974ns (74.967%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.584     3.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X99Y202        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.587 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.283     3.870    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X104Y201       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.921 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.569     4.490    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.613 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.487     5.100    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.250 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     5.301    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 1.497ns (28.662%)  route 3.726ns (71.338%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.556     3.387    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X102Y201       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.486 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66/O
                         net (fo=1, routed)           0.147     3.633    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66_n_0
    SLICE_X101Y200       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.757 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46/O
                         net (fo=1, routed)           0.100     3.857    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46_n_0
    SLICE_X101Y202       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.981 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23/O
                         net (fo=1, routed)           0.085     4.066    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23_n_0
    SLICE_X102Y202       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.163 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8/O
                         net (fo=1, routed)           0.154     4.317    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8_n_0
    SLICE_X104Y202       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.415 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.635     5.050    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.174 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     5.223    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.243ns (25.655%)  route 3.602ns (74.345%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.553     3.369    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X101Y201       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     3.466 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61/O
                         net (fo=1, routed)           0.308     3.774    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61_n_0
    SLICE_X101Y201       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.864 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.134     3.998    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X103Y201       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.051 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.235     4.286    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.434 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.314     4.748    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.787 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     4.845    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.813ns  (logic 1.064ns (22.107%)  route 3.749ns (77.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.246ns (routing 0.696ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.669     3.463    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X100Y202       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.499 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.168     3.667    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X105Y202       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.717 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.547     4.264    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.412 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.314     4.726    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.762 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     4.813    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.246     2.428    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.102ns (24.225%)  route 3.447ns (75.775%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.570     3.349    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X99Y201        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     3.439 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.352     3.791    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X105Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.889 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.238     4.127    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X105Y204       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.163 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.238     4.401    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.500 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     4.549    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.131ns (25.336%)  route 3.333ns (74.664%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.553     3.473    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X100Y201       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.522 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41/O
                         net (fo=1, routed)           0.039     3.561    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41_n_0
    SLICE_X100Y201       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.596 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.205     3.801    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X103Y202       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.840 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.040     3.880    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X103Y202       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     3.932 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.447     4.379    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.415 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.049     4.464    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.199ns (27.903%)  route 3.098ns (72.097%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.239ns (routing 0.696ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.487     3.328    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[7]
    SLICE_X104Y202       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     3.473 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.039     3.512    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X104Y202       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.601 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.524     4.125    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.249 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     4.297    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.239     2.421    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 1.022ns (23.951%)  route 3.245ns (76.049%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.601     3.458    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X104Y202       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     3.497 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.042     3.539    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X104Y202       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.576 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.553     4.129    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.218 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     4.267    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.547ns (25.705%)  route 1.581ns (74.295%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.267     1.670    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[7]
    SLICE_X104Y202       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.059     1.729 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.022     1.751    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X104Y202       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     1.786 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.276     2.062    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X108Y189       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     2.112 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.016     2.128    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.139ns  (logic 0.481ns (22.487%)  route 1.658ns (77.513%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.532ns (routing 0.465ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.325     1.742    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X104Y202       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     1.757 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.024     1.781    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X104Y202       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     1.795 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.293     2.088    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.123 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.139    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.532     1.679    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.208ns  (logic 0.517ns (23.415%)  route 1.691ns (76.585%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.294     1.723    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X100Y201       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     1.745 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41/O
                         net (fo=1, routed)           0.021     1.766    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41_n_0
    SLICE_X100Y201       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.780 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.106     1.886    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X103Y202       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.901 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.024     1.925    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X103Y202       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     1.947 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.231     2.178    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X105Y189       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.193 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.015     2.208    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.514ns (22.977%)  route 1.723ns (77.023%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.465ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.304     1.686    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X99Y201        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     1.721 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.155     1.876    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X105Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.917 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.121     2.038    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X105Y204       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.053 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.127     2.180    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     2.221 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     2.237    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.509     1.656    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.399ns  (logic 0.509ns (21.217%)  route 1.890ns (78.783%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.358     1.757    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X100Y202       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.771 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.088     1.859    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X105Y202       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.881 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.263     2.144    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X108Y201       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     2.203 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.164     2.367    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X108Y188       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.382 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     2.399    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.536     1.683    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.412ns  (logic 0.583ns (24.171%)  route 1.829ns (75.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.465ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.294     1.705    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X101Y201       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.745 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61/O
                         net (fo=1, routed)           0.162     1.907    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61_n_0
    SLICE_X101Y201       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.942 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.072     2.014    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X103Y201       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     2.037 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.117     2.154    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X104Y200       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     2.213 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.163     2.376    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     2.391 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.021     2.412    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.516     1.663    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.575ns  (logic 0.688ns (26.718%)  route 1.887ns (73.282%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.306     1.723    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X102Y201       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     1.764 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66/O
                         net (fo=1, routed)           0.071     1.835    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66_n_0
    SLICE_X101Y200       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.885 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46/O
                         net (fo=1, routed)           0.052     1.937    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46_n_0
    SLICE_X101Y202       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.987 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23/O
                         net (fo=1, routed)           0.045     2.032    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23_n_0
    SLICE_X102Y202       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     2.072 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8/O
                         net (fo=1, routed)           0.079     2.151    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8_n_0
    SLICE_X104Y202       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.040     2.191 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.319     2.510    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X108Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     2.560 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.015     2.575    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.610ns  (logic 0.610ns (23.372%)  route 2.000ns (76.628%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.312     1.730    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X99Y202        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060     1.790 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.143     1.933    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X104Y201       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     1.955 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.271     2.226    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X108Y200       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.276 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.257     2.533    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X106Y189       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     2.593 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     2.610    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_pl_0

Max Delay            51 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.634ns (20.101%)  route 2.520ns (79.899%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    6.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.958ns (routing 2.356ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.696ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.958     6.745    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_FABRIC_CLK_STATUS_COMMON[5])
                                                      0.338     7.083 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[5]
                         net (fo=1, routed)           1.523     8.606    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[5]
    SLICE_X111Y175       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     8.655 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_55/O
                         net (fo=1, routed)           0.039     8.694    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_55_n_0
    SLICE_X111Y175       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     8.729 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_41/O
                         net (fo=1, routed)           0.088     8.817    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_41_n_0
    SLICE_X111Y176       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     8.868 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_26/O
                         net (fo=1, routed)           0.224     9.092    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_26_n_0
    SLICE_X112Y184       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     9.180 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_16/O
                         net (fo=1, routed)           0.040     9.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_16_n_0
    SLICE_X112Y184       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     9.257 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_5/O
                         net (fo=1, routed)           0.557     9.814    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_5_n_0
    SLICE_X106Y188       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     9.850 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.049     9.899    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_107
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.214     2.396    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 0.767ns (26.070%)  route 2.175ns (73.930%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -4.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.977ns (routing 2.356ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.696ns, distribution 1.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.977     6.764    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X108Y167       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y167       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.844 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/Q
                         net (fo=9, routed)           0.460     7.304    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_2[0]
    SLICE_X107Y165       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     7.429 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_129/O
                         net (fo=1, routed)           0.156     7.585    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_129_n_0
    SLICE_X107Y166       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     7.673 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_111/O
                         net (fo=1, routed)           0.327     8.000    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_111_n_0
    SLICE_X106Y173       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     8.035 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84/O
                         net (fo=1, routed)           0.280     8.315    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84_n_0
    SLICE_X106Y182       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     8.464 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44/O
                         net (fo=1, routed)           0.145     8.609    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44_n_0
    SLICE_X107Y180       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     8.699 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18/O
                         net (fo=1, routed)           0.280     8.979    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18_n_0
    SLICE_X107Y188       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     9.080 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6/O
                         net (fo=1, routed)           0.455     9.535    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6_n_0
    SLICE_X109Y188       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     9.634 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.072     9.706    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X109Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.254     2.436    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X109Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.607ns (21.657%)  route 2.196ns (78.343%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      4.026ns (routing 2.356ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.696ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       4.026     6.813    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/clk
    SLICE_X115Y180       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y180       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     6.893 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[15]/Q
                         net (fo=3, routed)           0.224     7.117    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_122_0[15]
    SLICE_X114Y179       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     7.168 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_178/O
                         net (fo=1, routed)           0.146     7.314    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_178_n_0
    SLICE_X112Y179       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.414 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_122/O
                         net (fo=1, routed)           0.088     7.502    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_122_n_0
    SLICE_X112Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     7.592 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_78/O
                         net (fo=1, routed)           0.531     8.123    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_78_n_0
    SLICE_X107Y178       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     8.213 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44/O
                         net (fo=1, routed)           0.497     8.710    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44_n_0
    SLICE_X112Y184       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     8.801 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14/O
                         net (fo=1, routed)           0.230     9.031    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14_n_0
    SLICE_X112Y184       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     9.083 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.422     9.505    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X104Y188       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     9.558 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.058     9.616    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.211     2.393    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 0.179ns (5.917%)  route 2.846ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.798ns (routing 2.356ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.696ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.798     6.585    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X81Y73         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.664 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=14, routed)          2.385     9.049    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X31Y1          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     9.149 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.461     9.610    design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X28Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.051     2.233    design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X28Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 0.179ns (5.941%)  route 2.834ns (94.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.798ns (routing 2.356ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.696ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.798     6.585    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X81Y73         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.664 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=14, routed)          2.385     9.049    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X31Y1          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     9.149 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.449     9.598    design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X27Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.058     2.240    design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X27Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.681ns  (logic 0.556ns (20.738%)  route 2.125ns (79.262%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -4.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.977ns (routing 2.356ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.696ns, distribution 1.512ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.977     6.764    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/clk
    SLICE_X109Y170       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y170       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.841 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[3]/Q
                         net (fo=6, routed)           0.196     7.037    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100_0[3]
    SLICE_X110Y170       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     7.089 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_122/O
                         net (fo=1, routed)           0.227     7.316    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_122_n_0
    SLICE_X108Y172       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     7.367 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_84/O
                         net (fo=1, routed)           0.329     7.696    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_84_n_0
    SLICE_X107Y172       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     7.845 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_50/O
                         net (fo=1, routed)           0.473     8.318    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_50_n_0
    SLICE_X108Y180       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.414 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20/O
                         net (fo=1, routed)           0.303     8.717    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20_n_0
    SLICE_X108Y188       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.752 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.547     9.299    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X105Y191       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     9.395 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.050     9.445    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.208     2.390    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 0.609ns (22.789%)  route 2.063ns (77.211%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    6.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.948ns (routing 2.356ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.696ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.948     6.735    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/clk
    SLICE_X107Y165       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.813 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[11]/Q
                         net (fo=7, routed)           0.552     7.365    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_1[11]
    SLICE_X107Y167       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.490 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_71/O
                         net (fo=1, routed)           0.191     7.681    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_71_n_0
    SLICE_X106Y168       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     7.732 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_68/O
                         net (fo=1, routed)           0.086     7.818    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_68_n_0
    SLICE_X107Y168       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.869 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_64/O
                         net (fo=1, routed)           0.197     8.066    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_64_n_0
    SLICE_X105Y168       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.212 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54/O
                         net (fo=1, routed)           0.332     8.544    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54_n_0
    SLICE_X106Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     8.579 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.041     8.620    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     8.671 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.148     8.819    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.855 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.467     9.322    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X108Y188       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     9.358 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     9.407    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.244     2.426    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.507ns  (logic 0.865ns (34.508%)  route 1.642ns (65.492%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    6.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.987ns (routing 2.356ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.696ns, distribution 1.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.987     6.774    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/clk
    SLICE_X109Y168       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y168       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.852 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_ff_reg[2]/Q
                         net (fo=7, routed)           0.175     7.027    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100_1[2]
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.179 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_162/O
                         net (fo=1, routed)           0.451     7.630    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_162_n_0
    SLICE_X107Y173       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     7.754 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_132/O
                         net (fo=1, routed)           0.059     7.813    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_132_n_0
    SLICE_X107Y173       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     7.961 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_99/O
                         net (fo=1, routed)           0.092     8.053    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_99_n_0
    SLICE_X107Y171       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     8.143 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_58/O
                         net (fo=1, routed)           0.295     8.438    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_58_n_0
    SLICE_X107Y181       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.475 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_24/O
                         net (fo=1, routed)           0.433     8.908    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_24_n_0
    SLICE_X108Y186       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     9.056 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_6/O
                         net (fo=1, routed)           0.087     9.143    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_6_n_0
    SLICE_X108Y186       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     9.231 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.050     9.281    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.240     2.422    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 0.662ns (25.920%)  route 1.892ns (74.080%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.935ns (routing 2.356ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.696ns, distribution 1.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.935     6.722    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/clk
    SLICE_X106Y163       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.801 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[1]/Q
                         net (fo=8, routed)           0.266     7.067    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_1[1]
    SLICE_X107Y167       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     7.212 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_141/O
                         net (fo=1, routed)           0.401     7.613    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_141_n_0
    SLICE_X108Y167       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.736 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_121/O
                         net (fo=1, routed)           0.082     7.818    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_121_n_0
    SLICE_X108Y168       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.853 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_78/O
                         net (fo=1, routed)           0.312     8.165    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_78_n_0
    SLICE_X107Y168       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.216 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_38/O
                         net (fo=1, routed)           0.473     8.689    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_38_n_0
    SLICE_X108Y181       LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     8.847 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_16/O
                         net (fo=1, routed)           0.159     9.006    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_16_n_0
    SLICE_X108Y181       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     9.041 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5/O
                         net (fo=1, routed)           0.150     9.191    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5_n_0
    SLICE_X108Y186       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     9.227 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.049     9.276    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.240     2.422    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 0.699ns (27.648%)  route 1.829ns (72.352%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -4.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    6.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.937ns (routing 2.356ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.205ns (routing 0.696ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.937     6.724    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X106Y166       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y166       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.803 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[10]/Q
                         net (fo=4, routed)           0.112     6.915    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_2[10]
    SLICE_X106Y167       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     7.062 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_66/O
                         net (fo=1, routed)           0.519     7.581    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_66_n_0
    SLICE_X108Y168       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.671 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_56/O
                         net (fo=1, routed)           0.143     7.814    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_56_n_0
    SLICE_X108Y169       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     7.902 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.281     8.183    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X108Y181       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     8.306 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.039     8.345    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X108Y181       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     8.380 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.216     8.596    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y187       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     8.697 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.470     9.167    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X105Y189       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     9.203 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.049     9.252    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.205     2.387    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.941ns (routing 1.290ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.465ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.941     3.778    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X38Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.817 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.058     3.875    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X38Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.367     1.514    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X38Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.941ns (routing 1.290ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.465ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.941     3.778    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X38Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.817 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.059     3.876    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X38Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.370     1.517    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X38Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.992ns (routing 1.290ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.465ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.992     3.829    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     3.868 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.060     3.928    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.422     1.569    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.992ns (routing 1.290ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.465ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.992     3.829    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     3.868 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.060     3.928    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X26Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.418     1.565    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X26Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.983ns (routing 1.290ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.465ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.983     3.820    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.859 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.087     3.946    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.411     1.558    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.991ns (routing 1.290ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.465ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.991     3.828    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.867 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.079     3.946    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.412     1.559    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.991ns (routing 1.290ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.465ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.991     3.828    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.867 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.085     3.952    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.421     1.568    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.992ns (routing 1.290ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.465ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.992     3.829    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.868 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.085     3.953    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.426     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.323%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.983ns (routing 1.290ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.465ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.983     3.820    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     3.859 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.097     3.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.421     1.568    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.546%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.992ns (routing 1.290ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.465ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       1.992     3.829    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.868 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.093     3.961    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X27Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.425     1.572    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.076ns (1.910%)  route 3.903ns (98.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.696ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.903     6.598    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.105     2.287    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.076ns (1.910%)  route 3.903ns (98.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.696ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.903     6.598    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.105     2.287    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 0.076ns (2.027%)  route 3.673ns (97.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.696ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.673     6.368    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.018     2.200    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 0.076ns (2.027%)  route 3.673ns (97.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.696ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.673     6.368    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.018     2.200    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.486ns (13.573%)  route 3.095ns (86.427%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.696ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.158     3.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.233 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.511     4.744    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.780 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[23]_INST_0/O
                         net (fo=1, routed)           0.564     5.344    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[55]
    SLICE_X24Y67         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.489 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[23]_INST_0/O
                         net (fo=37, routed)          0.674     6.163    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[23]
    SLICE_X32Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.035     2.217    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 0.076ns (2.191%)  route 3.392ns (97.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.696ns, distribution 1.337ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.392     6.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y37         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.033     2.215    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y37         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 0.076ns (2.191%)  route 3.392ns (97.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.770ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.696ns, distribution 1.337ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.393     2.619    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X82Y117        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.695 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.392     6.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y37         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.033     2.215    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y37         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 0.529ns (15.202%)  route 2.951ns (84.798%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.696ns, distribution 1.340ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.641     4.836    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y73         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.924 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=1, routed)           0.241     5.165    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[40]
    SLICE_X23Y67         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     5.262 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[8]_INST_0/O
                         net (fo=73, routed)          0.800     6.062    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[8]
    SLICE_X32Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.036     2.218    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.451ns  (logic 0.546ns (15.823%)  route 2.905ns (84.177%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.696ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.543     4.738    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.887 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=1, routed)           0.345     5.232    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[35]
    SLICE_X24Y68         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.285 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[3]_INST_0/O
                         net (fo=122, routed)         0.748     6.033    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[3]
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.016     2.198    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 0.602ns (17.454%)  route 2.847ns (82.546%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.770ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.696ns, distribution 1.340ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.356     2.582    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X17Y185        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.663 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.144     2.807    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X17Y185        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.930 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.044     2.974    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X17Y185        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.025 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.081     3.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X17Y184        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.195 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.577     4.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X24Y79         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.863 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=1, routed)           0.354     5.217    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[56]
    SLICE_X24Y68         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     5.384 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[24]_INST_0/O
                         net (fo=33, routed)          0.647     6.031    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[24]
    SLICE_X32Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.036     2.218    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.416ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.465ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.246     1.366    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.404 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.060     1.464    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.398     1.545    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.200%)  route 0.063ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.416ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.465ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.246     1.366    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.405 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.063     1.468    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X30Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.401     1.548    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/s_axi_lite_aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.465ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.237     1.357    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.397 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/Q
                         net (fo=1, routed)           0.076     1.473    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[10]
    SLICE_X33Y75         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.393     1.540    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y75         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.416ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.465ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.238     1.358    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y68         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.398 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.076     1.474    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X33Y69         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.395     1.542    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.416ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.465ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.236     1.356    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.396 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.078     1.474    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X33Y77         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.388     1.535    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y77         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (34.986%)  route 0.072ns (65.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.416ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.465ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.244     1.364    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.403 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/Q
                         net (fo=3, routed)           0.072     1.475    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/s_axi_lite_arready
    SLICE_X30Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.394     1.541    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/s_axi_lite_aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.465ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.237     1.357    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y72         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.397 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.078     1.475    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X33Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.389     1.536    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.416ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.465ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.238     1.358    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y70         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.398 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/Q
                         net (fo=1, routed)           0.078     1.476    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[8]
    SLICE_X33Y71         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.390     1.537    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y71         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.416ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.465ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.239     1.359    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.399 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.078     1.477    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[2]
    SLICE_X33Y67         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.391     1.538    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.416ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.465ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.243     1.363    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.403 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/Q
                         net (fo=1, routed)           0.077     1.480    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[0]
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.395     1.542    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.882ns  (logic 0.028ns (0.972%)  route 2.854ns (99.028%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.656     7.882    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 0.028ns (0.978%)  route 2.834ns (99.022%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.636     7.862    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 0.028ns (0.985%)  route 2.814ns (99.015%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.616     7.842    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.837ns  (logic 0.028ns (0.987%)  route 2.809ns (99.013%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.611     7.837    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.823ns  (logic 0.028ns (0.992%)  route 2.795ns (99.008%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.597     7.823    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.814ns  (logic 0.028ns (0.995%)  route 2.786ns (99.005%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.588     7.814    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.028ns (0.998%)  route 2.777ns (99.002%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.579     7.805    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.028ns (1.008%)  route 2.750ns (98.992%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        2.552     7.778    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_1/inst/mspi/chip_clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adl2_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.884ns  (logic 0.971ns (24.990%)  route 2.913ns (75.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.770ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.281     2.507    design_1_i/spi_control_w_1/inst/mspi/clk_in
    SLICE_X30Y78         FDRE                                         r  design_1_i/spi_control_w_1/inst/mspi/chip_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.585 r  design_1_i/spi_control_w_1/inst/mspi/chip_clk_out_reg/Q
                         net (fo=2, routed)           2.913     5.499    adl2_sck_OBUF
    AF15                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.893     6.391 r  adl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     6.391    adl2_sck
    AF15                                                              r  adl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_2/inst/mspi/chip_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lmx_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.869ns  (logic 0.979ns (25.298%)  route 2.890ns (74.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.770ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.241     2.467    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X34Y90         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.546 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_out_reg/Q
                         net (fo=1, routed)           2.890     5.436    lmx_sdo_OBUF
    AR13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.900     6.336 r  lmx_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     6.336    lmx_sdo
    AR13                                                              r  lmx_sdo (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 0.017ns (1.133%)  route 1.484ns (98.867%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.381     1.501    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 0.017ns (1.122%)  route 1.498ns (98.878%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.395     1.515    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.017ns (1.116%)  route 1.506ns (98.884%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.403     1.523    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.017ns (1.115%)  route 1.508ns (98.885%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.405     1.525    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.537ns  (logic 0.017ns (1.106%)  route 1.520ns (98.894%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.417     1.537    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.017ns (1.104%)  route 1.523ns (98.896%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.420     1.540    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.549ns  (logic 0.017ns (1.097%)  route 1.532ns (98.903%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.429     1.549    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 0.017ns (1.087%)  route 1.547ns (98.913%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9988, routed)        1.444     1.564    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_0/inst/mspi/chip_clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adl1_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.402ns (27.160%)  route 1.079ns (72.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.416ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.240     1.360    design_1_i/spi_control_w_0/inst/mspi/clk_in
    SLICE_X33Y75         FDRE                                         r  design_1_i/spi_control_w_0/inst/mspi/chip_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.399 r  design_1_i/spi_control_w_0/inst/mspi/chip_clk_out_reg/Q
                         net (fo=2, routed)           1.079     2.478    adl1_sck_OBUF
    AF16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.363     2.841 r  adl1_sck_OBUF_inst/O
                         net (fo=0)                   0.000     2.841    adl1_sck
    AF16                                                              r  adl1_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adl1_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.417ns (27.544%)  route 1.096ns (72.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.416ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.244     1.364    design_1_i/spi_control_w_0/inst/mspi/clk_in
    SLICE_X34Y74         FDSE                                         r  design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.403 r  design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/Q
                         net (fo=1, routed)           1.096     2.499    adl1_cs_OBUF
    AJ16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.876 r  adl1_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.876    adl1_cs
    AJ16                                                              r  adl1_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 0.088ns (2.958%)  route 2.887ns (97.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Destination): 3.430ns (routing 2.135ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           2.815     2.815    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/dcm_locked
    SLICE_X82Y118        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.903 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.072     2.975    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0__0
    SLICE_X82Y118        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       3.430     6.670    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y118        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.035ns (2.312%)  route 1.479ns (97.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Destination): 2.358ns (routing 1.448ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.453     1.453    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/dcm_locked
    SLICE_X82Y118        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.488 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.026     1.514    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0__0
    SLICE_X82Y118        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=12319, routed)       2.358     3.872    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y118        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 0.497ns (12.088%)  route 3.614ns (87.912%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.254ns (routing 0.696ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                         net (fo=2, routed)           2.648     2.648    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[21]
    SLICE_X104Y201       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.796 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_58/O
                         net (fo=1, routed)           0.042     2.838    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_58_n_0
    SLICE_X104Y201       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.877 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_24/O
                         net (fo=1, routed)           0.086     2.963    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_24_n_0
    SLICE_X105Y201       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.999 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_9/O
                         net (fo=1, routed)           0.294     3.293    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_9_n_0
    SLICE_X107Y202       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     3.445 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3/O
                         net (fo=1, routed)           0.472     3.917    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3_n_0
    SLICE_X109Y188       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.039 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.072     4.111    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X109Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.254     2.436    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X109Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.668ns (17.036%)  route 3.253ns (82.964%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.696ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[3]
                         net (fo=1, routed)           1.437     1.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[3]
    SLICE_X106Y182       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     1.536 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_115/O
                         net (fo=1, routed)           0.051     1.587    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_115_n_0
    SLICE_X106Y182       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     1.733 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_79/O
                         net (fo=1, routed)           0.356     2.089    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_79_n_0
    SLICE_X100Y182       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.235 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_49/O
                         net (fo=1, routed)           0.509     2.744    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_49_n_0
    SLICE_X108Y180       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.890 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20/O
                         net (fo=1, routed)           0.303     3.193    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20_n_0
    SLICE_X108Y188       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     3.228 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.547     3.775    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X105Y191       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     3.871 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.050     3.921    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.208     2.390    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 0.434ns (11.209%)  route 3.438ns (88.791%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.214ns (routing 0.696ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                         net (fo=1, routed)           2.458     2.458    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[4]
    SLICE_X100Y202       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.547 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_23/O
                         net (fo=1, routed)           0.317     2.864    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_23_n_0
    SLICE_X105Y202       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.962 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_11/O
                         net (fo=1, routed)           0.139     3.101    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_11_n_0
    SLICE_X105Y205       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.224 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3/O
                         net (fo=1, routed)           0.475     3.699    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3_n_0
    SLICE_X106Y188       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.823 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.049     3.872    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_107
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.214     2.396    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 0.418ns (10.885%)  route 3.422ns (89.115%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.240ns (routing 0.696ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[2]
                         net (fo=1, routed)           2.424     2.424    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac3_common_stat[2]
    SLICE_X105Y200       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.523 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[2]_i_32/O
                         net (fo=1, routed)           0.142     2.665    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_3_1
    SLICE_X105Y200       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     2.764 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_13/O
                         net (fo=1, routed)           0.231     2.995    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_13_n_0
    SLICE_X106Y203       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     3.119 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_3/O
                         net (fo=1, routed)           0.575     3.694    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_3_n_0
    SLICE_X108Y186       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.790 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.050     3.840    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.240     2.422    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 0.440ns (11.633%)  route 3.342ns (88.367%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.240ns (routing 0.696ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.479     2.479    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[1]
    SLICE_X105Y200       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.625 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_29/O
                         net (fo=1, routed)           0.087     2.712    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_29_n_0
    SLICE_X105Y199       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     2.808 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_12/O
                         net (fo=1, routed)           0.398     3.206    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_12_n_0
    SLICE_X108Y199       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.354 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3/O
                         net (fo=1, routed)           0.329     3.683    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3_n_0
    SLICE_X108Y186       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.733 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.049     3.782    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.240     2.422    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[17]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 0.320ns (8.803%)  route 3.315ns (91.197%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.696ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[17]
                         net (fo=1, routed)           2.546     2.546    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[16]
    SLICE_X101Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.643 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_14/O
                         net (fo=1, routed)           0.134     2.777    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_14_n_0
    SLICE_X100Y199       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.867 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7/O
                         net (fo=1, routed)           0.148     3.015    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7_n_0
    SLICE_X101Y199       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     3.112 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_3/O
                         net (fo=1, routed)           0.438     3.550    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_3_n_0
    SLICE_X105Y192       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     3.586 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.049     3.635    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_95
    SLICE_X105Y192       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.208     2.390    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y192       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[18]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 0.357ns (9.865%)  route 3.262ns (90.135%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.696ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[18]
                         net (fo=1, routed)           2.591     2.591    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[17]
    SLICE_X102Y199       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.714 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_18/O
                         net (fo=1, routed)           0.043     2.757    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_18_n_0
    SLICE_X102Y199       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.856 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_10/O
                         net (fo=1, routed)           0.150     3.006    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_10_n_0
    SLICE_X103Y199       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.106 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_4/O
                         net (fo=1, routed)           0.430     3.536    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_4_n_0
    SLICE_X106Y187       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     3.571 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_1/O
                         net (fo=1, routed)           0.048     3.619    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_94
    SLICE_X106Y187       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.217     2.399    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y187       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[16]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 0.442ns (12.261%)  route 3.163ns (87.739%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.199ns (routing 0.696ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[16]
                         net (fo=1, routed)           2.683     2.683    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[15]
    SLICE_X100Y200       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.782 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_15/O
                         net (fo=1, routed)           0.038     2.820    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_15_n_0
    SLICE_X100Y200       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.870 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_9/O
                         net (fo=1, routed)           0.103     2.973    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_9_n_0
    SLICE_X101Y200       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.121 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_4/O
                         net (fo=1, routed)           0.267     3.388    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_4_n_0
    SLICE_X103Y193       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     3.533 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.072     3.605    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_96
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.199     2.381    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/C

Slack:                    inf
  Source:                 lmx_sdi
                            (input port)
  Destination:            design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.486ns  (logic 0.653ns (18.721%)  route 2.834ns (81.279%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.009ns (routing 0.696ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  lmx_sdi (IN)
                         net (fo=0)                   0.000     0.000    lmx_sdi_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  lmx_sdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    lmx_sdi_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  lmx_sdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          2.776     3.303    design_1_i/spi_control_w_2/inst/mspi/chip_data_in
    SLICE_X31Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.428 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[3]_i_1/O
                         net (fo=1, routed)           0.058     3.486    design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[3]_i_1_n_0
    SLICE_X31Y92         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.009     2.191    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X31Y92         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[4]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.486ns  (logic 0.210ns (6.024%)  route 3.276ns (93.976%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.214ns (routing 0.696ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[4]
                         net (fo=1, routed)           2.506     2.506    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[3]
    SLICE_X104Y201       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     2.558 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_12/O
                         net (fo=1, routed)           0.225     2.783    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_12_n_0
    SLICE_X105Y200       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     2.818 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_3/O
                         net (fo=1, routed)           0.495     3.313    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_3_n_0
    SLICE_X106Y188       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.436 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.050     3.486    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        2.214     2.396    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.174ns (24.307%)  route 0.542ns (75.693%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.465ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[1]
                         net (fo=2, routed)           0.288     0.288    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[1]
    SLICE_X110Y190       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.059     0.347 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_41/O
                         net (fo=1, routed)           0.023     0.370    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_41_n_0
    SLICE_X110Y190       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.384 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_18/O
                         net (fo=1, routed)           0.168     0.552    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_18_n_0
    SLICE_X108Y186       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     0.612 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6/O
                         net (fo=1, routed)           0.047     0.659    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6_n_0
    SLICE_X108Y186       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     0.700 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.016     0.716    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.528     1.675    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y186       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[22]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.078ns (10.804%)  route 0.644ns (89.196%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.507ns (routing 0.465ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[22]
                         net (fo=2, routed)           0.458     0.458    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[22]
    SLICE_X103Y183       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     0.508 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_16/O
                         net (fo=1, routed)           0.022     0.530    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_16_n_0
    SLICE_X103Y183       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.544 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6/O
                         net (fo=1, routed)           0.140     0.684    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6_n_0
    SLICE_X103Y194       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.698 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.024     0.722    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_90
    SLICE_X103Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.507     1.654    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[7]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.128ns (17.655%)  route 0.597ns (82.345%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.465ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[7]
                         net (fo=1, routed)           0.311     0.311    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[7]
    SLICE_X108Y190       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.325 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_32/O
                         net (fo=1, routed)           0.190     0.515    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_32_n_0
    SLICE_X107Y188       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     0.556 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_17/O
                         net (fo=1, routed)           0.029     0.585    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_17_n_0
    SLICE_X107Y188       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.644 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_6/O
                         net (fo=1, routed)           0.046     0.690    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_6_n_0
    SLICE_X107Y189       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     0.704 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.021     0.725    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_105
    SLICE_X107Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.524     1.671    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X107Y189       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[16]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.964%)  route 0.677ns (88.036%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.507ns (routing 0.465ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[16]
                         net (fo=1, routed)           0.467     0.467    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[16]
    SLICE_X103Y186       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     0.502 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_14/O
                         net (fo=1, routed)           0.070     0.572    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_14_n_0
    SLICE_X103Y184       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     0.607 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_5/O
                         net (fo=1, routed)           0.114     0.721    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_5_n_0
    SLICE_X103Y193       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     0.743 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.026     0.769    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_96
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.507     1.654    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.149ns (19.251%)  route 0.625ns (80.749%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[3]
                         net (fo=1, routed)           0.255     0.255    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[3]
    SLICE_X108Y190       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.270 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_44/O
                         net (fo=1, routed)           0.052     0.322    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_44_n_0
    SLICE_X108Y188       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     0.357 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18/O
                         net (fo=1, routed)           0.031     0.388    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18_n_0
    SLICE_X108Y188       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     0.447 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.270     0.717    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X105Y191       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.757 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.017     0.774    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y191       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[4]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.159ns (20.050%)  route 0.634ns (79.950%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[4]
                         net (fo=1, routed)           0.296     0.296    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[4]
    SLICE_X110Y190       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.059     0.355 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_43/O
                         net (fo=1, routed)           0.025     0.380    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_43_n_0
    SLICE_X110Y190       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.037     0.417 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_18/O
                         net (fo=1, routed)           0.102     0.519    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_18_n_0
    SLICE_X109Y188       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     0.542 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6/O
                         net (fo=1, routed)           0.194     0.736    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6_n_0
    SLICE_X106Y188       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.776 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.017     0.793    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y188       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[17]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.057ns (6.926%)  route 0.766ns (93.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[17]
                         net (fo=1, routed)           0.710     0.710    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[17]
    SLICE_X105Y192       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     0.745 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_5/O
                         net (fo=1, routed)           0.040     0.785    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_5_n_0
    SLICE_X105Y192       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.807 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.016     0.823    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_95
    SLICE_X105Y192       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.513     1.660    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X105Y192       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[19]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.073ns (8.764%)  route 0.760ns (91.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.507ns (routing 0.465ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[19]
                         net (fo=1, routed)           0.685     0.685    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[19]
    SLICE_X103Y194       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.708 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_5/O
                         net (fo=1, routed)           0.051     0.759    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_5_n_0
    SLICE_X103Y193       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.050     0.809 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.024     0.833    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_93
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.507     1.654    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y193       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[20]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.098ns (11.489%)  route 0.755ns (88.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.507ns (routing 0.465ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[20]
                         net (fo=1, routed)           0.493     0.493    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[20]
    SLICE_X103Y183       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     0.528 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_13/O
                         net (fo=1, routed)           0.045     0.573    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_13_n_0
    SLICE_X103Y182       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.595 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6/O
                         net (fo=1, routed)           0.191     0.786    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6_n_0
    SLICE_X103Y194       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     0.827 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.026     0.853    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_92
    SLICE_X103Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.507     1.654    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X103Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[23]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.084ns (9.848%)  route 0.769ns (90.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.520ns (routing 0.465ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[23]
                         net (fo=1, routed)           0.509     0.509    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[23]
    SLICE_X104Y186       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.544 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_20/O
                         net (fo=1, routed)           0.086     0.630    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_20_n_0
    SLICE_X104Y180       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     0.665 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6/O
                         net (fo=1, routed)           0.148     0.813    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_n_0
    SLICE_X104Y194       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.827 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.026     0.853    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_89
    SLICE_X104Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9988, routed)        1.520     1.667    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y194       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/C





