 -a -ls -r  -mg mega_x86.dag mega.elb mega.dbg mega.itf -u "C:/Aldec/Active-HDL 9.1\bin\systf.dll;C:/Aldec/Active-HDL 9.1\bin\fsdbwriter.dll" -b altera_mf_ver -b work -w altera_mf_ver "c:/intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v" -O2 -o "C:\intelFPGA\17.0\project\aldec_lib\verilog_libs\altera_mf_ver" -p "C:\intelFPGA\17.0\project\aldec_lib\verilog_libs\altera_mf_ver"  -f "C:\Aldec\Active-HDL 9.1\vlib\library.cfg"  -l "stdout" -l "stdout"  -v20 -dbg -anc  