Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan 21 22:57:06 2024
| Host         : DESKTOP-K70G1M4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |             134 |           52 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cu_module/Busy1_out       |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | cu_module/WE2_out         |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Start_IBUF                | reset_IBUF                            |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG |                           |                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | rb_module/decoder/out[3]  | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rb_module/decoder/out[9]  | reset_IBUF                            |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[11] | reset_IBUF                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[4]  | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[1]  | reset_IBUF                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[2]  | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rb_module/decoder/out[12] | reset_IBUF                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[7]  | reset_IBUF                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | rb_module/decoder/out[14] | reset_IBUF                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[0]  | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rb_module/decoder/out[8]  | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[5]  | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rb_module/decoder/out[6]  | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rb_module/decoder/out[15] | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rb_module/decoder/out[10] | reset_IBUF                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | rb_module/decoder/out[13] | reset_IBUF                            |                1 |              8 |         8.00 |
|  cu_module/WE  |                           | rb_module/decoder/out_reg[15]_i_2_n_0 |                4 |             16 |         4.00 |
+----------------+---------------------------+---------------------------------------+------------------+----------------+--------------+


