// Seed: 3332081341
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  reg id_3;
  assign id_2 = 1;
  assign id_2 = 1;
  type_5(
      'h0 / id_1
  );
  assign id_3 = 1 - 1 & (|id_3 == id_0);
  initial id_3 <= id_0;
  type_6(
      1, id_1, 1, id_2, id_2, id_1
  );
endmodule
