// Seed: 1548247361
module module_0 (
    output tri   id_0,
    input  tri1  id_1,
    output wand  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  uwire id_5
);
  assign id_0 = id_4;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1,
      id_0,
      id_1,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.type_5 = 0;
  assign module_1.type_1  = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input tri1 id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wand id_11,
    output tri0 id_12,
    output wand id_13,
    output wand id_14,
    output wire id_15,
    input wor id_16,
    input supply0 id_17
);
  assign id_15 = 1;
endmodule
