/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az202-98
+ date
Wed Sep 15 23:35:00 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1631748900
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 15 2021 (23:27:37)
Run date:          Sep 15 2021 (23:35:00+0000)
Run host:          fv-az202-98.ngw3kpfb2bguzbtcwuqjmbcvef.gx.internal.cloudapp.net (pid=105722)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az202-98
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7e8f5f0b-5a22-8a4a-baf0-a231cb0f5ca6, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1040-azure, OSVersion="#43~20.04.1-Ubuntu SMP Mon Aug 2 22:06:11 UTC 2021", HostName=fv-az202-98, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00328161 sec
      iterations=10000000... time=0.0292662 sec
      iterations=100000000... time=0.271588 sec
      iterations=400000000... time=1.22436 sec
      iterations=400000000... time=0.920227 sec
      result: 2.63041 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0031844 sec
      iterations=10000000... time=0.031896 sec
      iterations=100000000... time=0.331857 sec
      iterations=300000000... time=0.949159 sec
      iterations=600000000... time=1.85886 sec
      result: 10.3289 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202966 sec
      iterations=10000000... time=0.0196287 sec
      iterations=100000000... time=0.201468 sec
      iterations=500000000... time=0.987118 sec
      iterations=1000000000... time=1.94302 sec
      result: 8.23461 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000139004 sec
      iterations=10000... time=0.00134434 sec
      iterations=100000... time=0.013234 sec
      iterations=1000000... time=0.139327 sec
      iterations=8000000... time=1.12035 sec
      result: 1.40044 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000496516 sec
      iterations=10000... time=0.00468915 sec
      iterations=100000... time=0.0492401 sec
      iterations=1000000... time=0.488133 sec
      iterations=2000000... time=0.982968 sec
      iterations=4000000... time=1.93391 sec
      result: 4.83477 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.001e-06 sec
      iterations=100... time=2.7601e-05 sec
      iterations=1000... time=0.000284209 sec
      iterations=10000... time=0.00285729 sec
      iterations=100000... time=0.0273593 sec
      iterations=1000000... time=0.292412 sec
      iterations=4000000... time=1.1288 sec
      result: 87.0873 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.5e-06 sec
      iterations=10... time=4.9102e-05 sec
      iterations=100... time=0.000521617 sec
      iterations=1000... time=0.00473675 sec
      iterations=10000... time=0.0476897 sec
      iterations=100000... time=0.480912 sec
      iterations=200000... time=0.963921 sec
      iterations=400000... time=1.99502 sec
      result: 39.4197 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=2.8201e-05 sec
      iterations=100000... time=0.000384713 sec
      iterations=1000000... time=0.00275989 sec
      iterations=10000000... time=0.026385 sec
      iterations=100000000... time=0.288327 sec
      iterations=400000000... time=1.1366 sec
      result: 0.355189 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.09e-05 sec
      iterations=10000... time=0.000179405 sec
      iterations=100000... time=0.00180206 sec
      iterations=1000000... time=0.0183383 sec
      iterations=10000000... time=0.178996 sec
      iterations=60000000... time=1.04677 sec
      result: 2.18078 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=7.0803e-05 sec
      iterations=1000... time=0.00062162 sec
      iterations=10000... time=0.00594869 sec
      iterations=100000... time=0.0596373 sec
      iterations=1000000... time=0.588799 sec
      iterations=2000000... time=1.16756 sec
      result: 42.0982 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.9e-06 sec
      iterations=10... time=7.8703e-05 sec
      iterations=100... time=0.000777625 sec
      iterations=1000... time=0.00780745 sec
      iterations=10000... time=0.0775244 sec
      iterations=100000... time=0.774801 sec
      iterations=200000... time=1.51644 sec
      result: 25.9302 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.9601e-05 sec
      iterations=10... time=0.000215007 sec
      iterations=100... time=0.00218477 sec
      iterations=1000... time=0.0218023 sec
      iterations=10000... time=0.227886 sec
      iterations=50000... time=1.10614 sec
      result: 0.0781097 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000125704 sec
      iterations=10... time=0.000771224 sec
      iterations=100... time=0.00772805 sec
      iterations=1000... time=0.0771757 sec
      iterations=10000... time=0.769508 sec
      iterations=20000... time=1.50368 sec
      result: 0.161829 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00372912 sec
      iterations=10... time=0.0404905 sec
      iterations=100... time=0.393311 sec
      iterations=300... time=1.19136 sec
      result: 0.373071 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00288024 sec
      iterations=10000000... time=0.0287737 sec
      iterations=100000000... time=0.28827 sec
      iterations=400000000... time=1.17033 sec
      iterations=400000000... time=0.884216 sec
      result: 2.79608 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00330896 sec
      iterations=10000000... time=0.0336856 sec
      iterations=100000000... time=0.317772 sec
      iterations=300000000... time=0.960584 sec
      iterations=600000000... time=1.90477 sec
      result: 10.0799 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00194816 sec
      iterations=10000000... time=0.0192363 sec
      iterations=100000000... time=0.195828 sec
      iterations=600000000... time=1.20507 sec
      result: 7.96636 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149155 sec
      iterations=10000... time=0.0015006 sec
      iterations=100000... time=0.0149819 sec
      iterations=1000000... time=0.150246 sec
      iterations=7000000... time=1.01956 sec
      result: 1.45652 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000495265 sec
      iterations=10000... time=0.00499481 sec
      iterations=100000... time=0.0498944 sec
      iterations=1000000... time=0.492085 sec
      iterations=2000000... time=0.969325 sec
      iterations=4000000... time=1.94957 sec
      result: 4.87393 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.8651e-05 sec
      iterations=1000... time=0.000284509 sec
      iterations=10000... time=0.00276624 sec
      iterations=100000... time=0.0280935 sec
      iterations=1000000... time=0.283273 sec
      iterations=4000000... time=1.14122 sec
      result: 86.1396 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.35e-06 sec
      iterations=10... time=5.0401e-05 sec
      iterations=100... time=0.000516817 sec
      iterations=1000... time=0.00467215 sec
      iterations=10000... time=0.0480273 sec
      iterations=100000... time=0.488435 sec
      iterations=200000... time=0.979184 sec
      iterations=400000... time=1.98173 sec
      result: 39.6841 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.55e-06 sec
      iterations=10000... time=2.7901e-05 sec
      iterations=100000... time=0.00031596 sec
      iterations=1000000... time=0.00304295 sec
      iterations=10000000... time=0.0282999 sec
      iterations=100000000... time=0.291458 sec
      iterations=400000000... time=1.16702 sec
      result: 0.364695 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.9551e-05 sec
      iterations=10000... time=0.000166556 sec
      iterations=100000... time=0.0016581 sec
      iterations=1000000... time=0.0175821 sec
      iterations=10000000... time=0.174693 sec
      iterations=60000000... time=1.07668 sec
      result: 2.24308 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.505e-07 sec
      iterations=10... time=4.35e-06 sec
      iterations=100... time=4.15015e-05 sec
      iterations=1000... time=0.000413114 sec
      iterations=10000... time=0.00413483 sec
      iterations=100000... time=0.0440934 sec
      iterations=1000000... time=0.429085 sec
      iterations=3000000... time=1.3032 sec
      result: 56.5745 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.901e-06 sec
      iterations=10... time=7.8352e-05 sec
      iterations=100... time=0.000813226 sec
      iterations=1000... time=0.00769035 sec
      iterations=10000... time=0.0772411 sec
      iterations=100000... time=0.788223 sec
      iterations=200000... time=1.60975 sec
      result: 24.4272 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.8e-06 sec
      iterations=10... time=2.51505e-05 sec
      iterations=100... time=0.000253959 sec
      iterations=1000... time=0.00260178 sec
      iterations=10000... time=0.0258663 sec
      iterations=100000... time=0.250067 sec
      iterations=400000... time=1.03462 sec
      result: 0.281842 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.24005e-05 sec
      iterations=10... time=0.000120754 sec
      iterations=100... time=0.00121834 sec
      iterations=1000... time=0.0122928 sec
      iterations=10000... time=0.12709 sec
      iterations=90000... time=1.11309 sec
      result: 0.471553 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00102643 sec
      iterations=10... time=0.010514 sec
      iterations=100... time=0.105362 sec
      iterations=1000... time=1.10356 sec
      result: 1.34252 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Sep 15 23:36:03 UTC 2021
+ echo Done.
Done.
  Elapsed time: 63.6 s
