--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab5.twx Lab5.ncd -o Lab5.twr Lab5.pcf -ucf Lab5.ucf

Design file:              Lab5.ncd
Physical constraint file: Lab5.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock PB3_P47 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
P27         |         9.452(R)|      SLOW  |         5.137(R)|      FAST  |XLXN_109          |   0.000|
P29         |         9.501(R)|      SLOW  |         5.165(R)|      FAST  |XLXN_109          |   0.000|
P32         |         8.534(R)|      SLOW  |         4.632(R)|      FAST  |XLXN_109          |   0.000|
P34         |         8.715(R)|      SLOW  |         4.728(R)|      FAST  |XLXN_109          |   0.000|
P35         |         8.808(R)|      SLOW  |         4.546(R)|      FAST  |XLXN_109          |   0.000|
P40         |         8.874(R)|      SLOW  |         4.629(R)|      FAST  |XLXN_109          |   0.000|
P41         |         9.198(R)|      SLOW  |         4.686(R)|      FAST  |XLXN_109          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_P123       |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB3_P47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB3_P47        |    1.330|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 13 00:48:11 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



