LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity test is
	port(sw: in std_logic_vector(7 downto 0);
		  ledr: out std_logic_vector(5 downto 0));
		  
end test;



architecture b of test is

begin 

	