# Direct-Mapped Cache - ImplementaciÃ³n Detallada

**Tipo**: Sistema de Cache Completo
**Estado**: ğŸ”´ #faltante **CRÃTICO PARA APROBAR**
**UbicaciÃ³n**: **NO EXISTE**
**Complejidad**: â­â­â­ Compleja
**Prioridad**: ğŸ”´ ALTA (para nota > 3)
**Tiempo estimado**: 7-10 dÃ­as

## DescripciÃ³n

Direct-Mapped Cache es la implementaciÃ³n mÃ¡s simple de cache. Cada direcciÃ³n de memoria mapea a exactamente UNA lÃ­nea de cache. Requerido mÃ­nimo: 4 lÃ­neas para [[Instruction Cache]] y [[Data Cache]].

## Importancia

**Sin cache**: MÃ¡ximo 3 puntos (**SUSPENSO**)
**Con cache direct-mapped**: 5 puntos (**APROBADO**)

## Arquitectura General

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        DIRECT-MAPPED CACHE (4 lÃ­neas mÃ­nimo)       â”‚
â”‚                                                    â”‚
â”‚  Address (20 bits usados):                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”                   â”‚
â”‚  â”‚ Tag    â”‚ Index â”‚ Word â”‚Byteâ”‚                   â”‚
â”‚  â”‚ 16 bit â”‚ 2 bit â”‚ 2 bitâ”‚2bitâ”‚                   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                   â”‚
â”‚      â”‚        â”‚      â”‚     â”‚                       â”‚
â”‚      â”‚        â”‚      â”‚     â””â”€â†’ Siempre 00         â”‚
â”‚      â”‚        â”‚      â””â”€â†’ SelecciÃ³n dentro lÃ­nea   â”‚
â”‚      â”‚        â””â”€â†’ SelecciÃ³n de lÃ­nea (0-3)        â”‚
â”‚      â””â”€â†’ ComparaciÃ³n para hit/miss                â”‚
â”‚                                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Cache Lines (4 lÃ­neas):                     â”‚  â”‚
â”‚  â”‚                                             â”‚  â”‚
â”‚  â”‚ Line 0: [V][Tag 16][Data 128 bits]         â”‚  â”‚
â”‚  â”‚ Line 1: [V][Tag 16][Data 128 bits]         â”‚  â”‚
â”‚  â”‚ Line 2: [V][Tag 16][Data 128 bits]         â”‚  â”‚
â”‚  â”‚ Line 3: [V][Tag 16][Data 128 bits]         â”‚  â”‚
â”‚  â”‚                                             â”‚  â”‚
â”‚  â”‚ V = Valid bit (1 bit)                       â”‚  â”‚
â”‚  â”‚ Tag = Tag bits (16 bits)                    â”‚  â”‚
â”‚  â”‚ Data = 4 words Ã— 32 bits = 128 bits        â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                     â†“                              â”‚
â”‚          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚          â”‚   Tag Comparator     â”‚                  â”‚
â”‚          â”‚   Valid & Tag Match? â”‚                  â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                     â†“                              â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                       â”‚
â”‚              â”‚             â”‚                       â”‚
â”‚          HIT (1 cycle)   MISS (fetch)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Estructura de DirecciÃ³n (Cache de 4 LÃ­neas)

```
Address de CPU (20 bits usados de 32):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Tag            â”‚ Index  â”‚ Word   â”‚ Byte   â”‚
â”‚   16 bits        â”‚ 2 bits â”‚ 2 bits â”‚ 2 bits â”‚
â”‚  [19:4]          â”‚ [3:2]  â”‚ [1:0]  â”‚        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚               â”‚        â”‚        â”‚
       â”‚               â”‚        â”‚        â””â”€â†’ Offset byte (ignorado, siempre alineado)
       â”‚               â”‚        â””â”€â†’ Offset palabra dentro lÃ­nea (0-3)
       â”‚               â””â”€â†’ Selecciona lÃ­nea de cache (0-3)
       â””â”€â†’ Para comparaciÃ³n hit/miss

Index bits determinan lÃ­nea:
â”œâ”€ 00 â†’ Line 0
â”œâ”€ 01 â†’ Line 1
â”œâ”€ 10 â†’ Line 2
â””â”€ 11 â†’ Line 3
```

## Estructura de LÃ­nea de Cache

```
Cache Line (149 bits total):
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Valid â”‚      Tag        â”‚           Data Block             â”‚
â”‚1 bit â”‚    16 bits      â”‚          128 bits                â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   â”‚          â”‚                        â”‚
   â”‚          â”‚                        â””â”€â†’ 4 words (W0, W1, W2, W3)
   â”‚          â””â”€â†’ Address bits [19:4]
   â””â”€â†’ 1 = Valid, 0 = Invalid

Desglose Data Block:
â”œâ”€ W0: bits [31:0]   - palabra en offset 00
â”œâ”€ W1: bits [63:32]  - palabra en offset 01
â”œâ”€ W2: bits [95:64]  - palabra en offset 10
â””â”€ W3: bits [127:96] - palabra en offset 11
```

## Componentes de la Cache

### 1. Cache Line Storage (Ã—4 lÃ­neas)

```
Cada lÃ­nea necesita:
â”œâ”€ 1 Flip-flop (Valid bit)
â”œâ”€ 16 Flip-flops o 1 Register 16-bit (Tag)
â””â”€ 128 Flip-flops o 1 Register 128-bit (Data)

Total por lÃ­nea: 145 bits de almacenamiento
Total 4 lÃ­neas: 580 bits (73 bytes)
```

### 2. Index Decoder

```
Input: Index (2 bits)
Output: Line select (one-hot, 4 bits)

Decoder 2:4:
â”œâ”€ 00 â†’ 0001 (selecciona lÃ­nea 0)
â”œâ”€ 01 â†’ 0010 (selecciona lÃ­nea 1)
â”œâ”€ 10 â†’ 0100 (selecciona lÃ­nea 2)
â””â”€ 11 â†’ 1000 (selecciona lÃ­nea 3)
```

### 3. Tag Comparator

```
Para cada lÃ­nea:
â”œâ”€ Comparator 16-bit:
â”‚  â”œâ”€ Input A: Stored Tag (de lÃ­nea)
â”‚  â”œâ”€ Input B: Address Tag (bits [19:4])
â”‚  â””â”€ Output: Tags Match?
â”‚
â””â”€ AND Gate:
   â”œâ”€ Input A: Valid bit
   â”œâ”€ Input B: Tags Match
   â””â”€ Output: Line Hit
```

### 4. Hit/Miss Logic

```
Hit Detector:
â”œâ”€ OR Gate (4-input):
â”‚  â”œâ”€ Input: Line 0 hit
â”‚  â”œâ”€ Input: Line 1 hit
â”‚  â”œâ”€ Input: Line 2 hit
â”‚  â””â”€ Input: Line 3 hit
â”‚
â”œâ”€ Output: CACHE_HIT (1 = hit, 0 = miss)
```

### 5. Data Output Multiplexer

```
Data Selector:
â”œâ”€ MUX 4:1 (128 bits):
â”‚  â”œâ”€ Input 0: Line 0 data
â”‚  â”œâ”€ Input 1: Line 1 data
â”‚  â”œâ”€ Input 2: Line 2 data
â”‚  â”œâ”€ Input 3: Line 3 data
â”‚  â”œâ”€ Select: Index (2 bits)
â”‚  â””â”€ Output: Selected Data Block (128 bits)
â”‚
â””â”€ Word Selector (MUX 4:1, 32 bits):
   â”œâ”€ Input: Data Block (4 words)
   â”œâ”€ Select: Word offset (bits [3:2])
   â””â”€ Output: DATA_OUT (32 bits)
```

## PseudocÃ³digo Verilog

```verilog
module direct_mapped_cache #(
    parameter NUM_LINES = 4,
    parameter INDEX_BITS = 2,  // log2(NUM_LINES)
    parameter TAG_BITS = 16,
    parameter BLOCK_SIZE = 128 // 4 words Ã— 32 bits
)(
    input wire CLK,
    input wire RESET,
    input wire [19:0] ADDRESS,  // 20 bits usados
    input wire READ_ENABLE,
    input wire WRITE_ENABLE,
    input wire [31:0] DATA_IN,  // Para write-through
    input wire [127:0] BLOCK_IN, // Para cache fill
    input wire FILL_ENABLE,     // De Memory Control
    output wire CACHE_HIT,
    output wire [31:0] DATA_OUT,
    output wire MISS_REQUEST,
    output wire [15:0] MISS_ADDR // Block address para fetch
);

// Extraer campos de direcciÃ³n
wire [TAG_BITS-1:0] tag = ADDRESS[19:4];
wire [INDEX_BITS-1:0] index = ADDRESS[3:2];
wire [1:0] word_offset = ADDRESS[3:2]; // Reuso para selecciÃ³n palabra

// Cache lines storage
reg valid [0:NUM_LINES-1];
reg [TAG_BITS-1:0] tags [0:NUM_LINES-1];
reg [BLOCK_SIZE-1:0] data [0:NUM_LINES-1];

// Hit detection
wire [NUM_LINES-1:0] line_hit;
genvar i;
generate
    for (i = 0; i < NUM_LINES; i = i + 1) begin: hit_check
        assign line_hit[i] = valid[i] && (tags[i] == tag);
    end
endgenerate

assign CACHE_HIT = |line_hit; // OR de todos los hits

// Miss request
assign MISS_REQUEST = (READ_ENABLE || WRITE_ENABLE) && !CACHE_HIT;
assign MISS_ADDR = ADDRESS[19:4]; // Block address

// Data output (si hit)
wire [BLOCK_SIZE-1:0] selected_block = data[index];

// Word selector dentro del bloque
reg [31:0] selected_word;
always @(*) begin
    case (word_offset)
        2'b00: selected_word = selected_block[31:0];
        2'b01: selected_word = selected_block[63:32];
        2'b10: selected_word = selected_block[95:64];
        2'b11: selected_word = selected_block[127:96];
    endcase
end

assign DATA_OUT = CACHE_HIT ? selected_word : 32'h00000000;

// Cache fill (on miss)
integer j;
always @(posedge CLK) begin
    if (RESET) begin
        for (j = 0; j < NUM_LINES; j = j + 1) begin
            valid[j] <= 1'b0;
            tags[j] <= {TAG_BITS{1'b0}};
            data[j] <= {BLOCK_SIZE{1'b0}};
        end
    end
    else if (FILL_ENABLE) begin
        // Fill cache line on miss
        valid[index] <= 1'b1;
        tags[index] <= tag;
        data[index] <= BLOCK_IN;
    end
    else if (WRITE_ENABLE && CACHE_HIT) begin
        // Write-through: actualizar cache
        case (word_offset)
            2'b00: data[index][31:0] <= DATA_IN;
            2'b01: data[index][63:32] <= DATA_IN;
            2'b10: data[index][95:64] <= DATA_IN;
            2'b11: data[index][127:96] <= DATA_IN;
        endcase
    end
end

endmodule
```

## Flujo de OperaciÃ³n

### Caso 1: Cache Hit (Lectura)

```
1. CPU solicita lectura en ADDRESS

2. Cache extrae:
   â”œâ”€ Index = ADDRESS[3:2] â†’ selecciona lÃ­nea
   â”œâ”€ Tag = ADDRESS[19:4] â†’ para comparaciÃ³n
   â””â”€ Word offset = ADDRESS[3:2] â†’ selecciona palabra

3. Cache comprueba lÃ­nea seleccionada:
   â”œâ”€ Valid = 1? âœ“
   â”œâ”€ Stored Tag == Address Tag? âœ“
   â””â”€ HIT!

4. Cache devuelve dato:
   â”œâ”€ Selecciona bloque de lÃ­nea (index)
   â”œâ”€ Selecciona palabra de bloque (word offset)
   â””â”€ DATA_OUT â†’ CPU (1 ciclo)

Total: 1 ciclo âš¡
```

### Caso 2: Cache Miss (Lectura)

```
1. CPU solicita lectura

2. Cache comprueba:
   â”œâ”€ Valid = 0? O
   â”œâ”€ Stored Tag â‰  Address Tag?
   â””â”€ MISS!

3. Cache solicita a Memory Control:
   â”œâ”€ MISS_REQUEST = 1
   â””â”€ MISS_ADDR = ADDRESS[19:4] (block address)

4. Memory Control hace fetch de RAM:
   â”œâ”€ Espera RT cycles
   â””â”€ Devuelve bloque completo (4 words)

5. Cache almacena bloque (fill):
   â”œâ”€ valid[index] = 1
   â”œâ”€ tags[index] = tag
   â””â”€ data[index] = bloque de RAM

6. Cache devuelve dato solicitado

Total: 1 + RT + fill cycles (~5-8 ciclos)
```

### Caso 3: Cache Hit (Escritura, Write-Through)

```
1. CPU solicita escritura

2. Cache comprueba: HIT âœ“

3. Cache actualiza:
   â”œâ”€ Actualiza palabra en lÃ­nea
   â””â”€ (Write-through: tambiÃ©n a RAM vÃ­a Memory Control)

4. Memory Control escribe a RAM (WT cycles)

Total: 1 + WT cycles (para consistencia)
```

## IntegraciÃ³n con Control Unit

### Sin Cache (Estado Actual)

```
Control Unit â†’ Memory Control â†’ RAM
      (cada fetch = RT cycles)
```

### Con Instruction Cache

```
Control Unit â†’ I-Cache â†’ Memory Control â†’ RAM
                   â†“ hit             â†“ miss
               1 ciclo          1+RT ciclos
```

**Speedup esperado**: 2-5Ã— para programas con localidad

## Mapeo de Direcciones

### Ejemplo: Cache de 4 LÃ­neas

```
Direcciones que mapean a Line 0 (index=00):
â”œâ”€ 0x00000 (bits [3:2] = 00)
â”œâ”€ 0x00004 (bits [3:2] = 01) â† NO, este es Line 1
â”‚
CorrecciÃ³n: Index son bits [5:4] para 4 lÃ­neas:
â”œâ”€ Line 0: direcciones con bits [5:4] = 00
â”‚  â””â”€ 0x00, 0x10, 0x20, 0x30, ...
â”œâ”€ Line 1: direcciones con bits [5:4] = 01
â”‚  â””â”€ 0x10, 0x30, 0x50, 0x70, ...
â”œâ”€ Line 2: direcciones con bits [5:4] = 10
â””â”€ Line 3: direcciones con bits [5:4] = 11
```

**IMPORTANTE**: Ajustar bits de index segÃºn nÃºmero de lÃ­neas:
- 4 lÃ­neas: index = ADDRESS[5:4]
- 8 lÃ­neas: index = ADDRESS[6:4]
- 16 lÃ­neas: index = ADDRESS[7:4]

## Performance Metrics

### Hit Rate

```
Hit Rate = Hits / (Hits + Misses)

Ejemplo:
100 accesos a memoria
85 hits
15 misses

Hit Rate = 85 / 100 = 85%
```

### Average Access Time

```
AMAT = Hit Time + (Miss Rate Ã— Miss Penalty)

Ejemplo:
â”œâ”€ Hit Time = 1 ciclo
â”œâ”€ Miss Penalty = 5 ciclos (RT)
â”œâ”€ Hit Rate = 85%
â””â”€ Miss Rate = 15%

AMAT = 1 + (0.15 Ã— 5) = 1.75 ciclos promedio
```

**Sin cache**: Cada acceso = 5 ciclos
**Con cache**: Promedio = 1.75 ciclos
**Speedup**: 5 / 1.75 = 2.86Ã—

## Tests de ValidaciÃ³n

### Test 1: Cold Miss â†’ Hit

```assembly
# Primera lectura: miss (cache vacÃ­a)
lw r1, 0(r0)    # MISS â†’ fetch de RAM (~5 ciclos)

# Segunda lectura misma direcciÃ³n: hit
lw r2, 0(r0)    # HIT â†’ 1 ciclo

# Verificar mismo valor
beq r1, r2, pass

fail:
addi r10, r0, 1
halt

pass:
addi r10, r0, 99
halt
```

### Test 2: Spatial Locality

```assembly
# Leer 4 palabras consecutivas del mismo bloque
lw r1, 0(r0)    # MISS â†’ trae bloque completo
lw r2, 4(r0)    # HIT (mismo bloque, word 1)
lw r3, 8(r0)    # HIT (mismo bloque, word 2)
lw r4, 12(r0)   # HIT (mismo bloque, word 3)

# Total: 1 miss + 3 hits
# Sin cache: 4 misses
```

### Test 3: Conflict Miss

```assembly
# Direcciones que mapean a misma lÃ­nea
# Asumiendo cache 4 lÃ­neas, index = bits [5:4]

lw r1, 0(r0)      # Address 0x00 â†’ line 0, MISS
lw r2, 64(r0)     # Address 0x40 â†’ line 0, CONFLICT MISS
                  # (0x40 bits [5:4] = 01, diferente! Corregir)

# Ejemplo correcto para Line 0:
lw r1, 0(r0)      # 0x00 â†’ line 0
lw r2, 256(r0)    # 0x100 â†’ line 0 (si index correcto)
                  # Segundo acceso expulsa primero (replacement)
```

## Limitaciones de Direct-Mapped

### Problema: Conflict Misses

```
Dos direcciones diferentes que mapean a la misma lÃ­nea:
â”œâ”€ Address A: tag=0x123, index=0
â””â”€ Address B: tag=0x456, index=0

Acceso alternado A, B, A, B:
â”œâ”€ A: miss (fill line 0)
â”œâ”€ B: miss (expulsa A, fill line 0)
â”œâ”€ A: miss (expulsa B, fill line 0)
â””â”€ B: miss (expulsa A, fill line 0)

Hit rate: 0% (terrible!)
```

**SoluciÃ³n**: Set-associative cache (permite mÃºltiples tags por index)

## ImplementaciÃ³n en Logisim

### Estructura Recomendada

```
Subcircuito "Instruction Cache" (o "Data Cache")
â”œâ”€ Inputs:
â”‚  â”œâ”€ ADDRESS (20 bits)
â”‚  â”œâ”€ READ_EN (1 bit)
â”‚  â”œâ”€ WRITE_EN (1 bit)
â”‚  â”œâ”€ DATA_IN (32 bits, para write)
â”‚  â”œâ”€ BLOCK_IN (128 bits, para fill)
â”‚  â””â”€ FILL_EN (1 bit, desde Memory Control)
â”‚
â”œâ”€ Components:
â”‚  â”œâ”€ 4 Ã— Cache Line Registers (145 bits each)
â”‚  â”œâ”€ Index Decoder (2:4)
â”‚  â”œâ”€ 4 Ã— Tag Comparators (16-bit)
â”‚  â”œâ”€ Hit Detector (OR gate)
â”‚  â”œâ”€ Data MUX (4:1, 128-bit)
â”‚  â””â”€ Word Selector (4:1, 32-bit)
â”‚
â””â”€ Outputs:
   â”œâ”€ CACHE_HIT (1 bit)
   â”œâ”€ DATA_OUT (32 bits)
   â””â”€ MISS_ADDR (16 bits)
```

### Cost Estimado

```
Por cache (4 lÃ­neas):
â”œâ”€ Registers: ~20 unidades
â”œâ”€ Comparators: ~5 unidades
â”œâ”€ Multiplexers: ~3 unidades
â”œâ”€ Logic gates: ~2 unidades
â””â”€ Total: ~30 unidades

Ambas caches (I + D): ~60 unidades
Resto del CPU: ~40 unidades
TOTAL: ~100 unidades âœ“ (dentro del lÃ­mite)
```

## Enlaces Relacionados

- [[Cache System Overview]] - VisiÃ³n general del sistema
- [[Instruction Cache]] - EspecificaciÃ³n de I-Cache
- [[Data Cache]] - EspecificaciÃ³n de D-Cache
- [[Memory Control]] - Para miss handling
- [[Set-Associative Cache Implementation]] - VersiÃ³n avanzada

---

**Prioridad**: ğŸ”´ ALTA (para aprobar)
**Tiempo**: 7-10 dÃ­as (ambas caches)
**Complejidad**: Alta pero alcanzable
**Reward**: +2 puntos (de 3 a 5)
**Bloquea**: Aprobado del proyecto
