// Seed: 3802105919
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = -1;
  assign id_3 = {1, id_2};
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  input logic [7:0] id_5;
  nor primCall (id_10, id_4, id_2, id_9, id_3);
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
endmodule
