/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan 31 08:26:14 2018
 *                 Full Compile MD5 Checksum  36fa557b9d77d63cdc0ac87283c01f75
 *                     (minus title and desc)
 *                 MD5 Checksum               d14349ac677c3700db0dee99eabdc617
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1963
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              r_1979/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL r_1979/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_CPU_MISC_H__
#define BCHP_CPU_MISC_H__

/***************************************************************************
 *CPU_MISC - CPU Core Registers
 ***************************************************************************/
#define BCHP_CPU_MISC_CORECTRL_CORE_ENABLE       0x00160000 /* [RW][32] Core Enable Register */
#define BCHP_CPU_MISC_CORECTRL_AUTO_RESET_CONTROL 0x00160004 /* [CFG][32] Core Auto Reset Register */
#define BCHP_CPU_MISC_CORECTRL_CORE_IDLE         0x00160008 /* [RO][32] Core Idle Status Register */
#define BCHP_CPU_MISC_CORECTRL_CORE_RESET_CAUSE  0x0016000c /* [RW][32] Last Internal Core Reset Register */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0 0x00160010 /* [CFG][32] Core Memory Power Down Control 0 Register */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_0 0x00160014 /* [RO][32] Memory Power Down Status 0  Register */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1 0x00160018 /* [CFG][32] Memory Power Down Control 1 Register */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_1 0x0016001c /* [RO][32] Memory Power Down Status 1 Register */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_STATUS   0x00160020 /* [RO][32] System Flag Register 0 Status Register */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_SET      0x00160024 /* [WO][32] System Flag Register 0 Status Register */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_CLEAR    0x00160028 /* [WO][32] Flag Register 0 Clear Register */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_STATUS   0x00160030 /* [RO][32] User Flag Register 0 Status Register */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_SET      0x00160034 /* [WO][32] User Flag Register 0 Set Register */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_CLEAR    0x00160038 /* [WO][32] User Flag register 0 Clear Register */
#define BCHP_CPU_MISC_CORECTRL_SUBSYSTEM_REVISION 0x00160040 /* [WO][32] The Subsystem Revision Number Register */
#define BCHP_CPU_MISC_CORECTRL_RESET_VECTOR      0x00160044 /* [RW][32] Reset vector register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX0         0x00160080 /* [CFG][32] System Mailbox 0 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX1         0x00160084 /* [CFG][32] System Mailbox 1 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX2         0x00160088 /* [CFG][32] System Mailbox 2 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX3         0x0016008c /* [CFG][32] System Mailbox 3 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX4         0x00160090 /* [CFG][32] System Mailbox 4 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX5         0x00160094 /* [CFG][32] System Mailbox 5 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX6         0x00160098 /* [CFG][32] System Mailbox 6 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX7         0x0016009c /* [CFG][32] System Mailbox 7 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX0         0x001600a0 /* [CFG][32] User Mailbox 0 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX1         0x001600a4 /* [CFG][32] User Mailbox 1 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX2         0x001600a8 /* [CFG][32] User Mailbox 2 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX3         0x001600ac /* [CFG][32] User Mailbox 3 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX4         0x001600b0 /* [CFG][32] User Mailbox 4 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX5         0x001600b4 /* [CFG][32] User Mailbox 5 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX6         0x001600b8 /* [CFG][32] User Mailbox 6 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX7         0x001600bc /* [CFG][32] User mailbox 7 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX0         0x001600c0 /* [RW][32] System Mutex 0 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX1         0x001600c4 /* [RW][32] System Mutex 1 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX2         0x001600c8 /* [RW][32] System Mutex 2 Register */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX3         0x001600cc /* [RW][32] System Mutex 3 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX0         0x001600d0 /* [RW][32] User Mutex 0 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX1         0x001600d4 /* [RW][32] User Mutex 1 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX2         0x001600d8 /* [RW][32] User Mutex 2 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX3         0x001600dc /* [RW][32] User Mutex 3 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX4         0x001600e0 /* [RW][32] User Mutex 4 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX5         0x001600e4 /* [RW][32] User Mutex 5 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX6         0x001600e8 /* [RW][32] User Mutex 6 Register */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX7         0x001600ec /* [RW][32] User Mutex 7 Register */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_STATUS       0x00160100 /* [RO][32] External interrupt request status */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_SET          0x00160104 /* [WO][32] External interrupt request set */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_CLEAR        0x00160108 /* [WO][32] External interrupt request clear */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_STATUS       0x00160110 /* [RO][32] External super interrupt request status */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_SET          0x00160114 /* [WO][32] External super interrupt request set */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_CLEAR        0x00160118 /* [WO][32] External super interrupt request clear */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_STATUS       0x00160120 /* [RO][32] External debug request status */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_SET          0x00160124 /* [WO][32] External debug request set */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_CLEAR        0x00160128 /* [WO][32] External debug request clear */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_STATUS       0x00160130 /* [RO][32] External fatal request status */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_SET          0x00160134 /* [WO][32] External fatal request set */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_CLEAR        0x00160138 /* [WO][32] External fatal request clear */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_LATCHED 0x00160140 /* [RO][32] Host interrupt request status */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_SET     0x00160144 /* [WO][32] Host interrupt request set */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_CLEAR   0x00160148 /* [WO][32] Host interrupt request clear */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_ENABLE  0x0016014c /* [CFG][32] Host interrupt enable */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_STATUS 0x00160150 /* [RO][32] OBUUS fault status */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_CLEAR  0x00160154 /* [WO][32] OBUUS fault clear */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_ADDRESS 0x00160158 /* [RO][32] OBUUS fault address */
#define BCHP_CPU_MISC_PROFILE_MUTEX              0x00160180 /* [RW][32] Mutex for PC trace registers */
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_LO    0x00160184 /* [RO][32] Low word of last confirmed PC */
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_HI    0x00160188 /* [RO][32] High word of last confirmed PC */
#define BCHP_CPU_MISC_PROFILE_LAST_PC_LO         0x0016018c /* [RO][32] Low word of last PC */
#define BCHP_CPU_MISC_PROFILE_LAST_PC_HI         0x00160190 /* [RO][32] High word of last PC */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_LO 0x00160194 /* [RO][32] Low word of branch target 0 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_HI 0x00160198 /* [RO][32] High word of branch target 0 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_LO 0x0016019c /* [RO][32] Low word of branch target 1 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_HI 0x001601a0 /* [RO][32] High word of branch target 1 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_LO 0x001601a4 /* [RO][32] Low word of branch target 2 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_HI 0x001601a8 /* [RO][32] High word of branch target 2 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_LO 0x001601ac /* [RO][32] Low word of branch target 3 */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_HI 0x001601b0 /* [RO][32] High word of branch target 3 */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W0     0x001601c0 /* [RO][32] Profiling sample word 0 */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W1     0x001601c4 /* [RO][32] Profiling sample word 1 */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W2     0x001601c8 /* [RO][32] Profiling sample word 2 */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W3     0x001601cc /* [RO][32] Profiling sample word 3 */

/***************************************************************************
 *CORECTRL_CORE_ENABLE - Core Enable Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_CORE_ENABLE :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_CORE_ENABLE_WORD_MASK               0xffffffff
#define BCHP_CPU_MISC_CORECTRL_CORE_ENABLE_WORD_SHIFT              0

/***************************************************************************
 *CORECTRL_AUTO_RESET_CONTROL - Core Auto Reset Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_AUTO_RESET_CONTROL :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_AUTO_RESET_CONTROL_WORD_MASK        0xffffffff
#define BCHP_CPU_MISC_CORECTRL_AUTO_RESET_CONTROL_WORD_SHIFT       0

/***************************************************************************
 *CORECTRL_CORE_IDLE - Core Idle Status Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_CORE_IDLE :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_CORE_IDLE_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORECTRL_CORE_IDLE_WORD_SHIFT                0

/***************************************************************************
 *CORECTRL_CORE_RESET_CAUSE - Last Internal Core Reset Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_CORE_RESET_CAUSE :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_CORE_RESET_CAUSE_WORD_MASK          0xffffffff
#define BCHP_CPU_MISC_CORECTRL_CORE_RESET_CAUSE_WORD_SHIFT         0

/***************************************************************************
 *CORECTRL_MEMORY_POWER_DOWN_CONTROL_0 - Core Memory Power Down Control 0 Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_MEMORY_POWER_DOWN_CONTROL_0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0_WORD_MASK 0xffffffff
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0_WORD_SHIFT 0

/***************************************************************************
 *CORECTRL_MEMORY_POWER_DOWN_STATUS_0 - Memory Power Down Status 0  Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_MEMORY_POWER_DOWN_STATUS_0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_0_WORD_MASK 0xffffffff
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_0_WORD_SHIFT 0

/***************************************************************************
 *CORECTRL_MEMORY_POWER_DOWN_CONTROL_1 - Memory Power Down Control 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_MEMORY_POWER_DOWN_CONTROL_1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1_WORD_MASK 0xffffffff
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1_WORD_SHIFT 0

/***************************************************************************
 *CORECTRL_MEMORY_POWER_DOWN_STATUS_1 - Memory Power Down Status 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_MEMORY_POWER_DOWN_STATUS_1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_1_WORD_MASK 0xffffffff
#define BCHP_CPU_MISC_CORECTRL_MEMORY_POWER_DOWN_STATUS_1_WORD_SHIFT 0

/***************************************************************************
 *CORECTRL_SYS_FLG0_STATUS - System Flag Register 0 Status Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_SYS_FLG0_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_STATUS_WORD_MASK           0xffffffff
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_STATUS_WORD_SHIFT          0

/***************************************************************************
 *CORECTRL_SYS_FLG0_SET - System Flag Register 0 Status Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_SYS_FLG0_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_SET_WORD_MASK              0xffffffff
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_SET_WORD_SHIFT             0

/***************************************************************************
 *CORECTRL_SYS_FLG0_CLEAR - Flag Register 0 Clear Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_SYS_FLG0_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_CLEAR_WORD_MASK            0xffffffff
#define BCHP_CPU_MISC_CORECTRL_SYS_FLG0_CLEAR_WORD_SHIFT           0

/***************************************************************************
 *CORECTRL_USR_FLG0_STATUS - User Flag Register 0 Status Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_USR_FLG0_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_STATUS_WORD_MASK           0xffffffff
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_STATUS_WORD_SHIFT          0

/***************************************************************************
 *CORECTRL_USR_FLG0_SET - User Flag Register 0 Set Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_USR_FLG0_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_SET_WORD_MASK              0xffffffff
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_SET_WORD_SHIFT             0

/***************************************************************************
 *CORECTRL_USR_FLG0_CLEAR - User Flag register 0 Clear Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_USR_FLG0_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_CLEAR_WORD_MASK            0xffffffff
#define BCHP_CPU_MISC_CORECTRL_USR_FLG0_CLEAR_WORD_SHIFT           0

/***************************************************************************
 *CORECTRL_SUBSYSTEM_REVISION - The Subsystem Revision Number Register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_SUBSYSTEM_REVISION :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_SUBSYSTEM_REVISION_WORD_MASK        0xffffffff
#define BCHP_CPU_MISC_CORECTRL_SUBSYSTEM_REVISION_WORD_SHIFT       0

/***************************************************************************
 *CORECTRL_RESET_VECTOR - Reset vector register
 ***************************************************************************/
/* CPU_MISC :: CORECTRL_RESET_VECTOR :: WORD [31:00] */
#define BCHP_CPU_MISC_CORECTRL_RESET_VECTOR_WORD_MASK              0xffffffff
#define BCHP_CPU_MISC_CORECTRL_RESET_VECTOR_WORD_SHIFT             0

/***************************************************************************
 *CORESTATE_SYS_MBX0 - System Mailbox 0 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX0_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX0_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX1 - System Mailbox 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX1_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX1_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX2 - System Mailbox 2 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX2 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX2_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX2_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX3 - System Mailbox 3 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX3 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX3_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX3_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX4 - System Mailbox 4 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX4 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX4_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX4_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX5 - System Mailbox 5 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX5 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX5_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX5_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX6 - System Mailbox 6 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX6 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX6_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX6_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MBX7 - System Mailbox 7 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MBX7 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX7_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MBX7_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX0 - User Mailbox 0 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX0_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX0_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX1 - User Mailbox 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX1_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX1_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX2 - User Mailbox 2 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX2 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX2_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX2_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX3 - User Mailbox 3 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX3 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX3_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX3_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX4 - User Mailbox 4 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX4 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX4_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX4_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX5 - User Mailbox 5 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX5 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX5_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX5_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX6 - User Mailbox 6 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX6 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX6_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX6_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MBX7 - User mailbox 7 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MBX7 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MBX7_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MBX7_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MTX0 - System Mutex 0 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MTX0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX0_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX0_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MTX1 - System Mutex 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MTX1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX1_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX1_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MTX2 - System Mutex 2 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MTX2 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX2_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX2_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_SYS_MTX3 - System Mutex 3 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_SYS_MTX3 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX3_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_SYS_MTX3_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX0 - User Mutex 0 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX0 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX0_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX0_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX1 - User Mutex 1 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX1 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX1_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX1_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX2 - User Mutex 2 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX2 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX2_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX2_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX3 - User Mutex 3 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX3 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX3_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX3_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX4 - User Mutex 4 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX4 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX4_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX4_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX5 - User Mutex 5 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX5 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX5_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX5_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX6 - User Mutex 6 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX6 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX6_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX6_WORD_SHIFT                0

/***************************************************************************
 *CORESTATE_USR_MTX7 - User Mutex 7 Register
 ***************************************************************************/
/* CPU_MISC :: CORESTATE_USR_MTX7 :: WORD [31:00] */
#define BCHP_CPU_MISC_CORESTATE_USR_MTX7_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_CORESTATE_USR_MTX7_WORD_SHIFT                0

/***************************************************************************
 *INTERRUPT_IRQ_STATUS - External interrupt request status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_IRQ_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_STATUS_WORD_MASK               0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_IRQ_STATUS_WORD_SHIFT              0

/***************************************************************************
 *INTERRUPT_IRQ_SET - External interrupt request set
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_IRQ_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_SET_WORD_MASK                  0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_IRQ_SET_WORD_SHIFT                 0

/***************************************************************************
 *INTERRUPT_IRQ_CLEAR - External interrupt request clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_IRQ_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_IRQ_CLEAR_WORD_MASK                0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_IRQ_CLEAR_WORD_SHIFT               0

/***************************************************************************
 *INTERRUPT_SRQ_STATUS - External super interrupt request status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_SRQ_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_STATUS_WORD_MASK               0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_SRQ_STATUS_WORD_SHIFT              0

/***************************************************************************
 *INTERRUPT_SRQ_SET - External super interrupt request set
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_SRQ_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_SET_WORD_MASK                  0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_SRQ_SET_WORD_SHIFT                 0

/***************************************************************************
 *INTERRUPT_SRQ_CLEAR - External super interrupt request clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_SRQ_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_SRQ_CLEAR_WORD_MASK                0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_SRQ_CLEAR_WORD_SHIFT               0

/***************************************************************************
 *INTERRUPT_DRQ_STATUS - External debug request status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_DRQ_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_STATUS_WORD_MASK               0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_DRQ_STATUS_WORD_SHIFT              0

/***************************************************************************
 *INTERRUPT_DRQ_SET - External debug request set
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_DRQ_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_SET_WORD_MASK                  0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_DRQ_SET_WORD_SHIFT                 0

/***************************************************************************
 *INTERRUPT_DRQ_CLEAR - External debug request clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_DRQ_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_DRQ_CLEAR_WORD_MASK                0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_DRQ_CLEAR_WORD_SHIFT               0

/***************************************************************************
 *INTERRUPT_FRQ_STATUS - External fatal request status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_FRQ_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_STATUS_WORD_MASK               0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_FRQ_STATUS_WORD_SHIFT              0

/***************************************************************************
 *INTERRUPT_FRQ_SET - External fatal request set
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_FRQ_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_SET_WORD_MASK                  0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_FRQ_SET_WORD_SHIFT                 0

/***************************************************************************
 *INTERRUPT_FRQ_CLEAR - External fatal request clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_FRQ_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_FRQ_CLEAR_WORD_MASK                0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_FRQ_CLEAR_WORD_SHIFT               0

/***************************************************************************
 *INTERRUPT_HOST_IRQ_LATCHED - Host interrupt request status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_HOST_IRQ_LATCHED :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_LATCHED_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_LATCHED_WORD_SHIFT        0

/***************************************************************************
 *INTERRUPT_HOST_IRQ_SET - Host interrupt request set
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_HOST_IRQ_SET :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_SET_WORD_MASK             0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_SET_WORD_SHIFT            0

/***************************************************************************
 *INTERRUPT_HOST_IRQ_CLEAR - Host interrupt request clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_HOST_IRQ_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_CLEAR_WORD_MASK           0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_CLEAR_WORD_SHIFT          0

/***************************************************************************
 *INTERRUPT_HOST_IRQ_ENABLE - Host interrupt enable
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_HOST_IRQ_ENABLE :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_ENABLE_WORD_MASK          0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_HOST_IRQ_ENABLE_WORD_SHIFT         0

/***************************************************************************
 *INTERRUPT_OBUSFAULT_STATUS - OBUUS fault status
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_OBUSFAULT_STATUS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_STATUS_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_STATUS_WORD_SHIFT        0

/***************************************************************************
 *INTERRUPT_OBUSFAULT_CLEAR - OBUUS fault clear
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_OBUSFAULT_CLEAR :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_CLEAR_WORD_MASK          0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_CLEAR_WORD_SHIFT         0

/***************************************************************************
 *INTERRUPT_OBUSFAULT_ADDRESS - OBUUS fault address
 ***************************************************************************/
/* CPU_MISC :: INTERRUPT_OBUSFAULT_ADDRESS :: WORD [31:00] */
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_ADDRESS_WORD_MASK        0xffffffff
#define BCHP_CPU_MISC_INTERRUPT_OBUSFAULT_ADDRESS_WORD_SHIFT       0

/***************************************************************************
 *PROFILE_MUTEX - Mutex for PC trace registers
 ***************************************************************************/
/* CPU_MISC :: PROFILE_MUTEX :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_MUTEX_WORD_MASK                      0xffffffff
#define BCHP_CPU_MISC_PROFILE_MUTEX_WORD_SHIFT                     0

/***************************************************************************
 *PROFILE_LAST_CONF_PC_LO - Low word of last confirmed PC
 ***************************************************************************/
/* CPU_MISC :: PROFILE_LAST_CONF_PC_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_LO_WORD_MASK            0xffffffff
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_LO_WORD_SHIFT           0

/***************************************************************************
 *PROFILE_LAST_CONF_PC_HI - High word of last confirmed PC
 ***************************************************************************/
/* CPU_MISC :: PROFILE_LAST_CONF_PC_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_HI_WORD_MASK            0xffffffff
#define BCHP_CPU_MISC_PROFILE_LAST_CONF_PC_HI_WORD_SHIFT           0

/***************************************************************************
 *PROFILE_LAST_PC_LO - Low word of last PC
 ***************************************************************************/
/* CPU_MISC :: PROFILE_LAST_PC_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_LAST_PC_LO_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_PROFILE_LAST_PC_LO_WORD_SHIFT                0

/***************************************************************************
 *PROFILE_LAST_PC_HI - High word of last PC
 ***************************************************************************/
/* CPU_MISC :: PROFILE_LAST_PC_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_LAST_PC_HI_WORD_MASK                 0xffffffff
#define BCHP_CPU_MISC_PROFILE_LAST_PC_HI_WORD_SHIFT                0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_0_LO - Low word of branch target 0
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_0_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_LO_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_LO_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_0_HI - High word of branch target 0
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_0_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_HI_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_0_HI_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_1_LO - Low word of branch target 1
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_1_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_LO_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_LO_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_1_HI - High word of branch target 1
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_1_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_HI_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_1_HI_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_2_LO - Low word of branch target 2
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_2_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_LO_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_LO_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_2_HI - High word of branch target 2
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_2_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_HI_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_2_HI_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_3_LO - Low word of branch target 3
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_3_LO :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_LO_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_LO_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_BRA_TARGET_PC_3_HI - High word of branch target 3
 ***************************************************************************/
/* CPU_MISC :: PROFILE_BRA_TARGET_PC_3_HI :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_HI_WORD_MASK         0xffffffff
#define BCHP_CPU_MISC_PROFILE_BRA_TARGET_PC_3_HI_WORD_SHIFT        0

/***************************************************************************
 *PROFILE_PROF_SAMPLE_W0 - Profiling sample word 0
 ***************************************************************************/
/* CPU_MISC :: PROFILE_PROF_SAMPLE_W0 :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W0_WORD_MASK             0xffffffff
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W0_WORD_SHIFT            0

/***************************************************************************
 *PROFILE_PROF_SAMPLE_W1 - Profiling sample word 1
 ***************************************************************************/
/* CPU_MISC :: PROFILE_PROF_SAMPLE_W1 :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W1_WORD_MASK             0xffffffff
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W1_WORD_SHIFT            0

/***************************************************************************
 *PROFILE_PROF_SAMPLE_W2 - Profiling sample word 2
 ***************************************************************************/
/* CPU_MISC :: PROFILE_PROF_SAMPLE_W2 :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W2_WORD_MASK             0xffffffff
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W2_WORD_SHIFT            0

/***************************************************************************
 *PROFILE_PROF_SAMPLE_W3 - Profiling sample word 3
 ***************************************************************************/
/* CPU_MISC :: PROFILE_PROF_SAMPLE_W3 :: WORD [31:00] */
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W3_WORD_MASK             0xffffffff
#define BCHP_CPU_MISC_PROFILE_PROF_SAMPLE_W3_WORD_SHIFT            0

#endif /* #ifndef BCHP_CPU_MISC_H__ */

/* End of File */
