Analysis & Synthesis report for main_AES
Tue May  7 11:08:50 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: KeyExpansion:KEX
 12. Port Connectivity Checks: "BCD_7seg:d"
 13. Port Connectivity Checks: "ADD4BIT:a|add3:t6"
 14. Port Connectivity Checks: "ADD4BIT:a|add3:t1"
 15. Port Connectivity Checks: "KeyExpansion:KEX"
 16. Port Connectivity Checks: "AddRoundKey:AK"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May  7 11:08:50 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; main_AES                                       ;
; Top-level Entity Name           ; main_AES                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 585                                            ;
; Total pins                      ; 24                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main_AES           ; main_AES           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; main_aes.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/main_aes.v        ;         ;
; addroundkey.v                    ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/addroundkey.v     ;         ;
; keyexpansion.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/keyexpansion.v    ;         ;
; encryptround.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/encryptround.v    ;         ;
; subbyte.v                        ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/subbyte.v         ;         ;
; shiftrow127.v                    ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/shiftrow127.v     ;         ;
; mixcolumns.v                     ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/mixcolumns.v      ;         ;
; decryptround.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/decryptround.v    ;         ;
; inv_shiftrow127.v                ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/inv_shiftrow127.v ;         ;
; inverse_subbyte.v                ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/inverse_subbyte.v ;         ;
; invmixcolumns.v                  ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/invmixcolumns.v   ;         ;
; add4bit.v                        ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/add4bit.v         ;         ;
; add3.v                           ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/add3.v            ;         ;
; bcd_7seg.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/uni programming project/Verilog Project/bcd_7seg.v        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2240      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2877      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 1601      ;
;     -- 5 input functions                    ; 400       ;
;     -- 4 input functions                    ; 515       ;
;     -- <=3 input functions                  ; 361       ;
;                                             ;           ;
; Dedicated logic registers                   ; 585       ;
;                                             ;           ;
; I/O pins                                    ; 24        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 585       ;
; Total fan-out                               ; 16326     ;
; Average fan-out                             ; 4.65      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+-----------------+--------------+
; |main_AES                  ; 2877 (1039)         ; 585 (585)                 ; 0                 ; 0          ; 24   ; 0            ; |main_AES                                   ; main_AES        ; work         ;
;    |ADD4BIT:a|             ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|ADD4BIT:a                         ; ADD4BIT         ; work         ;
;       |add3:t3|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|ADD4BIT:a|add3:t3                 ; add3            ; work         ;
;       |add3:t4|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|ADD4BIT:a|add3:t4                 ; add3            ; work         ;
;       |add3:t5|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|ADD4BIT:a|add3:t5                 ; add3            ; work         ;
;       |add3:t7|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|ADD4BIT:a|add3:t7                 ; add3            ; work         ;
;    |BCD_7seg:b|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|BCD_7seg:b                        ; BCD_7seg        ; work         ;
;    |BCD_7seg:c|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|BCD_7seg:c                        ; BCD_7seg        ; work         ;
;    |BCD_7seg:d|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|BCD_7seg:d                        ; BCD_7seg        ; work         ;
;    |decryptRound:IDR|      ; 369 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|decryptRound:IDR                  ; decryptRound    ; work         ;
;       |AddRoundKey:RK|     ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|decryptRound:IDR|AddRoundKey:RK   ; AddRoundKey     ; work         ;
;       |InvMixColumns:MC|   ; 321 (321)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|decryptRound:IDR|InvMixColumns:MC ; InvMixColumns   ; work         ;
;    |encryptRound:ER|       ; 694 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|encryptRound:ER                   ; encryptRound    ; work         ;
;       |AddRoundKey:RK|     ; 164 (164)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|encryptRound:ER|AddRoundKey:RK    ; AddRoundKey     ; work         ;
;       |subByte:SB|         ; 530 (530)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|encryptRound:ER|subByte:SB        ; subByte         ; work         ;
;    |inverse_subByte:ISB|   ; 640 (640)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|inverse_subByte:ISB               ; inverse_subByte ; work         ;
;    |subByte:SB|            ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main_AES|subByte:SB                        ; subByte         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 585   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; round_num_inv[3]                       ; 130     ;
; round_num_inv[2]                       ; 130     ;
; round_num_inv[1]                       ; 130     ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |main_AES|state_inv[46]     ;
; 4:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |main_AES|state[15]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:d|out[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_AES|state             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:c|out[5] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:b|out[6] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |main_AES|state_inv         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:c|out[2] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:b|out[2] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:c|out[3] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_AES|BCD_7seg:b|out[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:KEX ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; Nk             ; 8     ; Signed Integer                       ;
; Nr             ; 14    ; Signed Integer                       ;
; Nb             ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:d"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[3..2] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ADD4BIT:a|add3:t6" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; in[3] ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ADD4BIT:a|add3:t1" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; in[3] ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:KEX"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; key[225..224] ; Input ; Info     ; Stuck at VCC ;
; key[202..201] ; Input ; Info     ; Stuck at VCC ;
; key[194..192] ; Input ; Info     ; Stuck at VCC ;
; key[161..160] ; Input ; Info     ; Stuck at VCC ;
; key[155..154] ; Input ; Info     ; Stuck at VCC ;
; key[147..146] ; Input ; Info     ; Stuck at VCC ;
; key[139..137] ; Input ; Info     ; Stuck at VCC ;
; key[131..128] ; Input ; Info     ; Stuck at VCC ;
; key[97..96]   ; Input ; Info     ; Stuck at VCC ;
; key[74..73]   ; Input ; Info     ; Stuck at VCC ;
; key[66..64]   ; Input ; Info     ; Stuck at VCC ;
; key[60..59]   ; Input ; Info     ; Stuck at VCC ;
; key[52..51]   ; Input ; Info     ; Stuck at VCC ;
; key[44..43]   ; Input ; Info     ; Stuck at VCC ;
; key[36..35]   ; Input ; Info     ; Stuck at VCC ;
; key[33..32]   ; Input ; Info     ; Stuck at VCC ;
; key[28..26]   ; Input ; Info     ; Stuck at VCC ;
; key[20..18]   ; Input ; Info     ; Stuck at VCC ;
; key[12..9]    ; Input ; Info     ; Stuck at VCC ;
; key[4..0]     ; Input ; Info     ; Stuck at VCC ;
; key[255..241] ; Input ; Info     ; Stuck at GND ;
; key[239..234] ; Input ; Info     ; Stuck at GND ;
; key[232..226] ; Input ; Info     ; Stuck at GND ;
; key[223..219] ; Input ; Info     ; Stuck at GND ;
; key[217..211] ; Input ; Info     ; Stuck at GND ;
; key[207..203] ; Input ; Info     ; Stuck at GND ;
; key[200..195] ; Input ; Info     ; Stuck at GND ;
; key[191..188] ; Input ; Info     ; Stuck at GND ;
; key[186..180] ; Input ; Info     ; Stuck at GND ;
; key[178..177] ; Input ; Info     ; Stuck at GND ;
; key[175..172] ; Input ; Info     ; Stuck at GND ;
; key[168..164] ; Input ; Info     ; Stuck at GND ;
; key[159..156] ; Input ; Info     ; Stuck at GND ;
; key[153..148] ; Input ; Info     ; Stuck at GND ;
; key[143..140] ; Input ; Info     ; Stuck at GND ;
; key[136..132] ; Input ; Info     ; Stuck at GND ;
; key[127..125] ; Input ; Info     ; Stuck at GND ;
; key[123..117] ; Input ; Info     ; Stuck at GND ;
; key[115..113] ; Input ; Info     ; Stuck at GND ;
; key[111..109] ; Input ; Info     ; Stuck at GND ;
; key[107..106] ; Input ; Info     ; Stuck at GND ;
; key[104..101] ; Input ; Info     ; Stuck at GND ;
; key[99..98]   ; Input ; Info     ; Stuck at GND ;
; key[95..93]   ; Input ; Info     ; Stuck at GND ;
; key[89..85]   ; Input ; Info     ; Stuck at GND ;
; key[79..77]   ; Input ; Info     ; Stuck at GND ;
; key[72..69]   ; Input ; Info     ; Stuck at GND ;
; key[63..61]   ; Input ; Info     ; Stuck at GND ;
; key[58..53]   ; Input ; Info     ; Stuck at GND ;
; key[50..49]   ; Input ; Info     ; Stuck at GND ;
; key[47..45]   ; Input ; Info     ; Stuck at GND ;
; key[40..37]   ; Input ; Info     ; Stuck at GND ;
; key[31..29]   ; Input ; Info     ; Stuck at GND ;
; key[25..21]   ; Input ; Info     ; Stuck at GND ;
; key[15..13]   ; Input ; Info     ; Stuck at GND ;
; key[8..5]     ; Input ; Info     ; Stuck at GND ;
; key[240]      ; Input ; Info     ; Stuck at VCC ;
; key[233]      ; Input ; Info     ; Stuck at VCC ;
; key[218]      ; Input ; Info     ; Stuck at VCC ;
; key[210]      ; Input ; Info     ; Stuck at VCC ;
; key[209]      ; Input ; Info     ; Stuck at GND ;
; key[208]      ; Input ; Info     ; Stuck at VCC ;
; key[187]      ; Input ; Info     ; Stuck at VCC ;
; key[179]      ; Input ; Info     ; Stuck at VCC ;
; key[176]      ; Input ; Info     ; Stuck at VCC ;
; key[171]      ; Input ; Info     ; Stuck at VCC ;
; key[170]      ; Input ; Info     ; Stuck at GND ;
; key[169]      ; Input ; Info     ; Stuck at VCC ;
; key[163]      ; Input ; Info     ; Stuck at VCC ;
; key[162]      ; Input ; Info     ; Stuck at GND ;
; key[145]      ; Input ; Info     ; Stuck at GND ;
; key[144]      ; Input ; Info     ; Stuck at VCC ;
; key[124]      ; Input ; Info     ; Stuck at VCC ;
; key[116]      ; Input ; Info     ; Stuck at VCC ;
; key[112]      ; Input ; Info     ; Stuck at VCC ;
; key[108]      ; Input ; Info     ; Stuck at VCC ;
; key[105]      ; Input ; Info     ; Stuck at VCC ;
; key[100]      ; Input ; Info     ; Stuck at VCC ;
; key[92]       ; Input ; Info     ; Stuck at VCC ;
; key[91]       ; Input ; Info     ; Stuck at GND ;
; key[90]       ; Input ; Info     ; Stuck at VCC ;
; key[84]       ; Input ; Info     ; Stuck at VCC ;
; key[83]       ; Input ; Info     ; Stuck at GND ;
; key[82]       ; Input ; Info     ; Stuck at VCC ;
; key[81]       ; Input ; Info     ; Stuck at GND ;
; key[80]       ; Input ; Info     ; Stuck at VCC ;
; key[76]       ; Input ; Info     ; Stuck at VCC ;
; key[75]       ; Input ; Info     ; Stuck at GND ;
; key[68]       ; Input ; Info     ; Stuck at VCC ;
; key[67]       ; Input ; Info     ; Stuck at GND ;
; key[48]       ; Input ; Info     ; Stuck at VCC ;
; key[42]       ; Input ; Info     ; Stuck at GND ;
; key[41]       ; Input ; Info     ; Stuck at VCC ;
; key[34]       ; Input ; Info     ; Stuck at GND ;
; key[17]       ; Input ; Info     ; Stuck at GND ;
; key[16]       ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "AddRoundKey:AK"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; state[101..100] ; Input ; Info     ; Stuck at VCC ;
; state[97..96]   ; Input ; Info     ; Stuck at VCC ;
; state[78..77]   ; Input ; Info     ; Stuck at VCC ;
; state[74..73]   ; Input ; Info     ; Stuck at VCC ;
; state[70..68]   ; Input ; Info     ; Stuck at VCC ;
; state[66..63]   ; Input ; Info     ; Stuck at VCC ;
; state[52..51]   ; Input ; Info     ; Stuck at VCC ;
; state[48..47]   ; Input ; Info     ; Stuck at VCC ;
; state[37..35]   ; Input ; Info     ; Stuck at VCC ;
; state[33..30]   ; Input ; Info     ; Stuck at VCC ;
; state[27..26]   ; Input ; Info     ; Stuck at VCC ;
; state[23..22]   ; Input ; Info     ; Stuck at VCC ;
; state[20..18]   ; Input ; Info     ; Stuck at VCC ;
; state[16..13]   ; Input ; Info     ; Stuck at VCC ;
; state[11..9]    ; Input ; Info     ; Stuck at VCC ;
; state[7..0]     ; Input ; Info     ; Stuck at VCC ;
; state[127..117] ; Input ; Info     ; Stuck at GND ;
; state[115..113] ; Input ; Info     ; Stuck at GND ;
; state[111..110] ; Input ; Info     ; Stuck at GND ;
; state[108..106] ; Input ; Info     ; Stuck at GND ;
; state[104..102] ; Input ; Info     ; Stuck at GND ;
; state[99..98]   ; Input ; Info     ; Stuck at GND ;
; state[93..91]   ; Input ; Info     ; Stuck at GND ;
; state[89..87]   ; Input ; Info     ; Stuck at GND ;
; state[76..75]   ; Input ; Info     ; Stuck at GND ;
; state[72..71]   ; Input ; Info     ; Stuck at GND ;
; state[62..60]   ; Input ; Info     ; Stuck at GND ;
; state[58..56]   ; Input ; Info     ; Stuck at GND ;
; state[54..53]   ; Input ; Info     ; Stuck at GND ;
; state[50..49]   ; Input ; Info     ; Stuck at GND ;
; state[29..28]   ; Input ; Info     ; Stuck at GND ;
; state[25..24]   ; Input ; Info     ; Stuck at GND ;
; state[116]      ; Input ; Info     ; Stuck at VCC ;
; state[112]      ; Input ; Info     ; Stuck at VCC ;
; state[109]      ; Input ; Info     ; Stuck at VCC ;
; state[105]      ; Input ; Info     ; Stuck at VCC ;
; state[95]       ; Input ; Info     ; Stuck at GND ;
; state[94]       ; Input ; Info     ; Stuck at VCC ;
; state[90]       ; Input ; Info     ; Stuck at VCC ;
; state[86]       ; Input ; Info     ; Stuck at VCC ;
; state[85]       ; Input ; Info     ; Stuck at GND ;
; state[84]       ; Input ; Info     ; Stuck at VCC ;
; state[83]       ; Input ; Info     ; Stuck at GND ;
; state[82]       ; Input ; Info     ; Stuck at VCC ;
; state[81]       ; Input ; Info     ; Stuck at GND ;
; state[80]       ; Input ; Info     ; Stuck at VCC ;
; state[79]       ; Input ; Info     ; Stuck at GND ;
; state[67]       ; Input ; Info     ; Stuck at GND ;
; state[59]       ; Input ; Info     ; Stuck at VCC ;
; state[55]       ; Input ; Info     ; Stuck at VCC ;
; state[46]       ; Input ; Info     ; Stuck at GND ;
; state[45]       ; Input ; Info     ; Stuck at VCC ;
; state[44]       ; Input ; Info     ; Stuck at GND ;
; state[43]       ; Input ; Info     ; Stuck at VCC ;
; state[42]       ; Input ; Info     ; Stuck at GND ;
; state[41]       ; Input ; Info     ; Stuck at VCC ;
; state[40]       ; Input ; Info     ; Stuck at GND ;
; state[39]       ; Input ; Info     ; Stuck at VCC ;
; state[38]       ; Input ; Info     ; Stuck at GND ;
; state[34]       ; Input ; Info     ; Stuck at GND ;
; state[21]       ; Input ; Info     ; Stuck at GND ;
; state[17]       ; Input ; Info     ; Stuck at GND ;
; state[12]       ; Input ; Info     ; Stuck at GND ;
; state[8]        ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 585                         ;
;     ENA               ; 280                         ;
;     ENA SLD           ; 120                         ;
;     SLD               ; 8                           ;
;     plain             ; 177                         ;
; arriav_lcell_comb     ; 2880                        ;
;     arith             ; 63                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 2817                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 515                         ;
;         5 data inputs ; 400                         ;
;         6 data inputs ; 1601                        ;
; boundary_port         ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue May  7 11:08:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES_project -c main_AES
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file main_aes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: main_AES File: D:/uni programming project/Verilog Project/main_aes.v Line: 1
Info (12127): Elaborating entity "main_AES" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main_aes.v(30): object "expected_out" assigned a value but never read File: D:/uni programming project/Verilog Project/main_aes.v Line: 30
Warning (10855): Verilog HDL warning at main_aes.v(56): initial value for variable state should be constant File: D:/uni programming project/Verilog Project/main_aes.v Line: 56
Warning (10855): Verilog HDL warning at main_aes.v(56): initial value for variable out_Byte should be constant File: D:/uni programming project/Verilog Project/main_aes.v Line: 56
Warning (12125): Using design file addroundkey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AddRoundKey File: D:/uni programming project/Verilog Project/addroundkey.v Line: 1
Info (12128): Elaborating entity "AddRoundKey" for hierarchy "AddRoundKey:AK" File: D:/uni programming project/Verilog Project/main_aes.v Line: 70
Warning (10463): Verilog HDL Declaration warning at keyexpansion.v(13): "new" is SystemVerilog-2005 keyword File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 13
Warning (12125): Using design file keyexpansion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: KeyExpansion File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 1
Info (12128): Elaborating entity "KeyExpansion" for hierarchy "KeyExpansion:KEX" File: D:/uni programming project/Verilog Project/main_aes.v Line: 71
Warning (12125): Using design file encryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: encryptRound File: D:/uni programming project/Verilog Project/encryptround.v Line: 1
Info (12128): Elaborating entity "encryptRound" for hierarchy "encryptRound:ER" File: D:/uni programming project/Verilog Project/main_aes.v Line: 72
Warning (12125): Using design file subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: subByte File: D:/uni programming project/Verilog Project/subbyte.v Line: 1
Info (12128): Elaborating entity "subByte" for hierarchy "encryptRound:ER|subByte:SB" File: D:/uni programming project/Verilog Project/encryptround.v Line: 14
Warning (12125): Using design file shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shiftrow127 File: D:/uni programming project/Verilog Project/shiftrow127.v Line: 1
Info (12128): Elaborating entity "shiftrow127" for hierarchy "encryptRound:ER|shiftrow127:SR" File: D:/uni programming project/Verilog Project/encryptround.v Line: 15
Warning (12125): Using design file mixcolumns.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MixColumns File: D:/uni programming project/Verilog Project/mixcolumns.v Line: 1
Info (12128): Elaborating entity "MixColumns" for hierarchy "encryptRound:ER|MixColumns:MC" File: D:/uni programming project/Verilog Project/encryptround.v Line: 16
Warning (10230): Verilog HDL assignment warning at mixcolumns.v(11): truncated value with size 32 to match size of target (8) File: D:/uni programming project/Verilog Project/mixcolumns.v Line: 11
Warning (12125): Using design file decryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decryptRound File: D:/uni programming project/Verilog Project/decryptround.v Line: 1
Info (12128): Elaborating entity "decryptRound" for hierarchy "decryptRound:IDR" File: D:/uni programming project/Verilog Project/main_aes.v Line: 86
Warning (12125): Using design file inv_shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inv_shiftrow127 File: D:/uni programming project/Verilog Project/inv_shiftrow127.v Line: 1
Info (12128): Elaborating entity "inv_shiftrow127" for hierarchy "decryptRound:IDR|inv_shiftrow127:ISR" File: D:/uni programming project/Verilog Project/decryptround.v Line: 14
Warning (12125): Using design file inverse_subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inverse_subByte File: D:/uni programming project/Verilog Project/inverse_subbyte.v Line: 2
Info (12128): Elaborating entity "inverse_subByte" for hierarchy "decryptRound:IDR|inverse_subByte:ISB" File: D:/uni programming project/Verilog Project/decryptround.v Line: 15
Warning (12125): Using design file invmixcolumns.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: InvMixColumns File: D:/uni programming project/Verilog Project/invmixcolumns.v Line: 1
Info (12128): Elaborating entity "InvMixColumns" for hierarchy "decryptRound:IDR|InvMixColumns:MC" File: D:/uni programming project/Verilog Project/decryptround.v Line: 17
Warning (10230): Verilog HDL assignment warning at invmixcolumns.v(9): truncated value with size 32 to match size of target (8) File: D:/uni programming project/Verilog Project/invmixcolumns.v Line: 9
Warning (10230): Verilog HDL assignment warning at invmixcolumns.v(46): truncated value with size 32 to match size of target (8) File: D:/uni programming project/Verilog Project/invmixcolumns.v Line: 46
Warning (12125): Using design file add4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ADD4BIT File: D:/uni programming project/Verilog Project/add4bit.v Line: 1
Info (12128): Elaborating entity "ADD4BIT" for hierarchy "ADD4BIT:a" File: D:/uni programming project/Verilog Project/main_aes.v Line: 100
Warning (12125): Using design file add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: add3 File: D:/uni programming project/Verilog Project/add3.v Line: 1
Info (12128): Elaborating entity "add3" for hierarchy "ADD4BIT:a|add3:t1" File: D:/uni programming project/Verilog Project/add4bit.v Line: 23
Warning (12125): Using design file bcd_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BCD_7seg File: D:/uni programming project/Verilog Project/bcd_7seg.v Line: 1
Info (12128): Elaborating entity "BCD_7seg" for hierarchy "BCD_7seg:b" File: D:/uni programming project/Verilog Project/main_aes.v Line: 102
Info (276014): Found 52 instances of uninferred RAM logic
    Info (276007): RAM logic "KeyExpansion:KEX|Ram0" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram1" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram2" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram3" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram4" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram5" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram6" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram7" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram8" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram9" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram10" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram11" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram12" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram13" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram14" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram15" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram16" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram17" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram18" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram19" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram20" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram21" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram22" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram23" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram24" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram25" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram26" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram27" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram28" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram29" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram30" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram31" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram32" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram33" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram34" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram35" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram36" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram37" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram38" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram39" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram40" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram41" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram42" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram43" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram44" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram45" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram46" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram47" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram48" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram49" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram50" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
    Info (276007): RAM logic "KeyExpansion:KEX|Ram51" is uninferred due to asynchronous read logic File: D:/uni programming project/Verilog Project/keyexpansion.v Line: 84
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "_7seg2[1]" is stuck at GND File: D:/uni programming project/Verilog Project/main_aes.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "TEST" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TEST -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 3086 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4974 megabytes
    Info: Processing ended: Tue May  7 11:08:50 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:32


