Running: /home/agoody77/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/agoody77/school/microprocarch/RISC/RISC/EX_isim_beh.exe -prj /home/agoody77/school/microprocarch/RISC/RISC/EX_beh.prj work.EX work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/Mod_Function_unit.v" into library work
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/memDATA.v" into library work
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" into library work
Analyzing Verilog file "/home/agoody77/XilinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96548 KB
Fuse CPU Usage: 1010 ms
Compiling module Mod_Function_unit
Compiling module memDATA
Compiling module EX
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/agoody77/school/microprocarch/RISC/RISC/EX_isim_beh.exe
Fuse Memory Usage: 1181096 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 370 ms
