# Changelog

All notable changes to this project will be documented in this file.

## [0.6.0]

### RISC-V 64

- Add support for `flush_TLB`
- Add support for `csr_name_map_backwards_matches`
- Add support for `handle_illegal`
- [**breaking**] Handle trap after execute

### Compiler

- Add support for expression in for loop ranges
- Add support for `vector_length`
- Add support for vector access

## [0.5.0]

### Armv9-A

- Layout foundation to add support for the armv9a ISA
- Add support for aarch64 'add_sub_carry'
- Add support for add_sub_immediate instructions

### RISC-V 64

- Enable Zicntr extension on U74 config
- Expose `execute` on the Core wrapper

### Compiler

- Remove unused generics in Rust code
- Add support for per-arch unsupported functions
- Add support for more builtin
- Add support for "unsupported functions"
- Hoist match expression in function arguments
- Properly hoist function arguments in unops

## [0.4.0]

### RISC-V 64

- [**breaking**] Change CSR operand order to match RISC-V assembly
- Add support to system reset a core
- Reset registers that require initialization in Core::reset
- Add helper functions for registers index manimulation
- Add `bv` as shorthand for `BitVector::new`
- Att `set_csr` to directly write CSRs
- Add `dispatch_interrupt` to `Core`
- [**breaking**] `get_csr` and `read_csr` return options instead of panicking

### Compiler

- Generate register initialization functions
- Add support for array initialization
- Generate a new `_reset_all_registers` function
- Add support for `signed` and `>`

## [0.3.0]

### RISC-V 64

- Add support for `is_csr_defined`
- Add support for exception injection
- Add support for read_CSR
- Full support for reading/writing CSRs
- Add helper functions to perform CSR operations

### Compiler

- Improve boolean expression simplification
- Optimize match guards with let binding
- Link parameters and generic arguments to help type inference
- Add support for Sail's `not_bool`
- Inline match arm when matching over known integers
- More robus handling of bitvector range accesses
- Support scattered functions with more than one argument
- Add support for inligning constant functions
- Add support for let binding constant propagation

## [0.2.0]

### RISC-V 64

- Add decoder to the RISC-V model
- Add CPU registers constants

### Compiler

- Fix a bug causing let binding to be lost in match guard
- Add support for arrays
- Make hoisting more precise
- Remove calls to __exit
- Emit top level let as constants
- Mark trivial functions as const
- More aggressive constant propagation
- Include constant expressions in call set computation
- Add support for static config
- Try to better guess type of top level constants
- Use int128 to represent integers
- Add support for remaining features required for the decoder

## [0.1.0]

### RISC-V 64

- Add initial doc comments

### Compiler

- Generate doc comments
- Remove `Copy` derive from generated core and config

<!-- generated by git-cliff -->
