// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="comm_coordinator,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.730000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=382,HLS_SYN_LUT=1633}" *)

module comm_coordinator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        poke_V_tag_dout,
        poke_V_tag_empty_n,
        poke_V_tag_read,
        poke_V_data_dout,
        poke_V_data_empty_n,
        poke_V_data_read,
        peek_req_V_dout,
        peek_req_V_empty_n,
        peek_req_V_read,
        peek_resp_V_din,
        peek_resp_V_full_n,
        peek_resp_V_write,
        comm_next_free_output_buf_addr_V_din,
        comm_next_free_output_buf_addr_V_full_n,
        comm_next_free_output_buf_addr_V_write,
        comm_next_data_input_buf_addr_V_din,
        comm_next_data_input_buf_addr_V_full_n,
        comm_next_data_input_buf_addr_V_write,
        comm_next_data_input_buf_addr_req_V_dout,
        comm_next_data_input_buf_addr_req_V_empty_n,
        comm_next_data_input_buf_addr_req_V_read,
        comm_next_free_output_buf_addr_req_V_dout,
        comm_next_free_output_buf_addr_req_V_empty_n,
        comm_next_free_output_buf_addr_req_V_read,
        free_input_req_V_dout,
        free_input_req_V_empty_n,
        free_input_req_V_read,
        data_output_req_V_dout,
        data_output_req_V_empty_n,
        data_output_req_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] poke_V_tag_dout;
input   poke_V_tag_empty_n;
output   poke_V_tag_read;
input  [31:0] poke_V_data_dout;
input   poke_V_data_empty_n;
output   poke_V_data_read;
input  [31:0] peek_req_V_dout;
input   peek_req_V_empty_n;
output   peek_req_V_read;
output  [31:0] peek_resp_V_din;
input   peek_resp_V_full_n;
output   peek_resp_V_write;
output  [63:0] comm_next_free_output_buf_addr_V_din;
input   comm_next_free_output_buf_addr_V_full_n;
output   comm_next_free_output_buf_addr_V_write;
output  [63:0] comm_next_data_input_buf_addr_V_din;
input   comm_next_data_input_buf_addr_V_full_n;
output   comm_next_data_input_buf_addr_V_write;
input   comm_next_data_input_buf_addr_req_V_dout;
input   comm_next_data_input_buf_addr_req_V_empty_n;
output   comm_next_data_input_buf_addr_req_V_read;
input   comm_next_free_output_buf_addr_req_V_dout;
input   comm_next_free_output_buf_addr_req_V_empty_n;
output   comm_next_free_output_buf_addr_req_V_read;
input   free_input_req_V_dout;
input   free_input_req_V_empty_n;
output   free_input_req_V_read;
input   data_output_req_V_dout;
input   data_output_req_V_empty_n;
output   data_output_req_V_read;

reg ap_idle;
reg peek_req_V_read;
reg peek_resp_V_write;
reg comm_next_free_output_buf_addr_V_write;
reg comm_next_data_input_buf_addr_V_write;
reg comm_next_data_input_buf_addr_req_V_read;
reg comm_next_free_output_buf_addr_req_V_read;
reg free_input_req_V_read;
reg data_output_req_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    peek_resp_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_8_reg_1638;
reg    comm_next_free_output_buf_addr_V_blk_n;
reg   [0:0] has_setup_reg_297;
reg   [0:0] valid_comm_next_free_1_reg_1679;
reg   [0:0] or_cond1_reg_1687;
reg   [0:0] empty_n_10_reg_1683;
reg    comm_next_data_input_buf_addr_V_blk_n;
reg   [0:0] valid_comm_next_data_2_reg_1662;
reg   [0:0] or_cond_reg_1670;
reg   [0:0] empty_n_9_reg_1666;
reg   [0:0] has_setup_8_reg_323;
reg   [0:0] empty_n_11_reg_1585;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op344_write_state4;
reg    ap_predicate_op348_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] tmp_data_4_reg_1592;
wire   [0:0] tmp_1_fu_516_p2;
reg   [0:0] tmp_1_reg_1604;
wire   [0:0] tmp_3_fu_522_p2;
reg   [0:0] tmp_3_reg_1609;
wire   [0:0] Inum_valid_load_load_fu_589_p1;
reg   [0:0] has_setup_phi_fu_301_p4;
wire   [0:0] Onum_valid_load_load_fu_604_p1;
wire   [0:0] tmp_9_fu_622_p2;
wire   [0:0] Inum_first_half_load_load_fu_628_p1;
wire   [0:0] tmp_11_fu_698_p2;
wire   [0:0] Onum_first_half_load_load_fu_704_p1;
wire   [0:0] empty_n_8_fu_778_p1;
wire   [0:0] tmp_6_fu_786_p2;
reg   [0:0] tmp_6_reg_1642;
wire   [0:0] tmp_5_fu_792_p2;
reg   [0:0] tmp_5_reg_1651;
wire   [0:0] tmp_12_fu_798_p2;
reg   [0:0] tmp_12_reg_1657;
wire   [0:0] valid_comm_next_data_2_load_fu_804_p1;
wire   [0:0] empty_n_9_fu_807_p1;
wire   [0:0] or_cond_fu_844_p2;
wire   [0:0] valid_comm_next_free_1_load_fu_951_p1;
wire   [0:0] empty_n_10_fu_954_p1;
wire   [0:0] or_cond1_fu_991_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [3:0] Iaddrs_address0;
reg    Iaddrs_ce0;
reg    Iaddrs_we0;
wire   [63:0] Iaddrs_d0;
wire   [63:0] Iaddrs_q0;
reg   [3:0] Oaddrs_address0;
reg    Oaddrs_ce0;
reg    Oaddrs_we0;
wire   [63:0] Oaddrs_d0;
wire   [63:0] Oaddrs_q0;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_valid_comm_next_data_1_reg_309;
reg   [0:0] valid_comm_next_data_1_phi_fu_312_p6;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_has_setup_8_reg_323;
wire   [0:0] tmp_26_fu_751_p2;
wire   [63:0] tmp_18_fu_664_p1;
wire   [63:0] tmp_25_fu_740_p1;
wire   [63:0] tmp_20_fu_850_p1;
wire   [63:0] tmp_32_fu_997_p1;
reg    poke_V_tag0_update;
wire   [0:0] empty_n_6_nbread_fu_200_p3_0;
wire   [31:0] resp_5_fu_1307_p3;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] push_output_reg_cnt_fu_84;
wire   [7:0] push_output_reg_cnt_3_fu_581_p3;
wire   [7:0] push_output_reg_cnt_4_fu_1040_p3;
reg   [7:0] push_input_reg_cnt_fu_88;
wire   [7:0] push_input_reg_cnt_2_fu_565_p3;
wire   [7:0] push_input_reg_cnt_3_fu_893_p3;
reg   [0:0] free_output_empty_fu_92;
wire   [0:0] free_output_empty_1_fu_1072_p2;
reg   [7:0] free_outputR_fu_96;
wire   [7:0] free_outputR_2_fu_1032_p3;
reg   [7:0] free_outputL_fu_100;
wire   [7:0] p_5_fu_1064_p3;
reg   [0:0] data_input_empty_fu_104;
wire   [0:0] data_input_empty_1_fu_925_p2;
reg   [7:0] data_inputR_fu_108;
wire   [7:0] data_inputR_2_fu_885_p3;
reg   [7:0] data_inputL_fu_112;
wire   [7:0] p_3_fu_917_p3;
reg   [31:0] tmp_data_fu_116;
reg   [31:0] tmp_data_1_fu_120;
reg   [7:0] data_outputL_fu_124;
wire   [7:0] data_outputL_3_fu_1352_p3;
reg   [7:0] free_inputL_fu_128;
wire   [7:0] free_inputL_2_fu_1331_p3;
reg   [63:0] Oaddr_fu_132;
wire   [63:0] Oaddr_2_fu_723_p2;
wire   [63:0] Oaddr_1_fu_707_p1;
reg   [0:0] Onum_first_half_fu_136;
reg   [7:0] Onum_left_fu_140;
wire   [7:0] Onum_left_1_fu_607_p1;
wire   [7:0] Onum_left_2_fu_745_p2;
reg   [63:0] Iaddr_fu_144;
wire   [63:0] Iaddr_2_fu_647_p2;
wire   [63:0] Iaddr_1_fu_631_p1;
reg   [0:0] Inum_first_half_fu_148;
reg   [31:0] tmp_fu_152;
reg   [0:0] valid_comm_next_free_fu_156;
reg   [0:0] valid_comm_next_data_fu_160;
reg   [0:0] data_output_empty_fu_164;
wire   [0:0] data_output_empty_1_fu_1213_p2;
wire   [0:0] data_output_empty_4_fu_1359_p2;
reg   [7:0] data_outputL_4_fu_168;
wire   [7:0] data_outputL_1_fu_1198_p3;
reg   [0:0] free_input_empty_fu_172;
wire   [0:0] free_input_empty_1_fu_1164_p2;
wire   [0:0] free_input_empty_3_fu_1338_p2;
reg   [7:0] free_inputL_3_fu_176;
wire   [7:0] free_inputL_1_fu_1149_p3;
reg   [7:0] Inum_left_fu_180;
wire   [7:0] Inum_left_1_fu_592_p1;
wire   [7:0] Inum_left_2_fu_669_p2;
reg   [0:0] Onum_valid_fu_184;
reg   [0:0] Inum_valid_fu_188;
wire   [7:0] push_output_reg_cnt_1_fu_540_p2;
wire   [0:0] sel_tmp_fu_553_p2;
wire   [7:0] push_input_reg_cnt_1_fu_534_p2;
wire   [7:0] push_input_reg_cnt_5_fu_557_p3;
wire   [7:0] p_push_output_reg_cnt_fu_546_p3;
wire   [7:0] sel_tmp5_fu_573_p3;
wire   [63:0] tmp_15_fu_640_p3;
wire   [31:0] tmp_16_fu_654_p1;
wire   [31:0] tmp_17_fu_658_p2;
wire   [63:0] tmp_22_fu_716_p3;
wire   [31:0] tmp_23_fu_730_p1;
wire   [31:0] tmp_24_fu_734_p2;
wire   [0:0] ult_fu_820_p2;
wire   [0:0] rev_fu_826_p2;
wire   [0:0] tmp_19_fu_832_p2;
wire   [0:0] tmp21_fu_838_p2;
wire   [7:0] data_inputR_1_fu_855_p2;
wire   [31:0] tmp_21_fu_861_p1;
wire   [0:0] tmp_27_fu_865_p2;
wire   [7:0] p_2_fu_871_p3;
wire   [7:0] push_input_reg_cnt_4_fu_879_p2;
wire   [7:0] data_inputL_1_fu_901_p2;
wire   [31:0] tmp_28_fu_907_p1;
wire   [0:0] tmp_29_fu_911_p2;
wire   [0:0] ult1_fu_967_p2;
wire   [0:0] rev1_fu_973_p2;
wire   [0:0] tmp_31_fu_979_p2;
wire   [0:0] tmp31_fu_985_p2;
wire   [7:0] free_outputR_1_fu_1002_p2;
wire   [31:0] tmp_33_fu_1008_p1;
wire   [0:0] tmp_34_fu_1012_p2;
wire   [7:0] p_4_fu_1018_p3;
wire   [7:0] push_output_reg_cnt_2_fu_1026_p2;
wire   [7:0] free_outputL_1_fu_1048_p2;
wire   [31:0] tmp_35_fu_1054_p1;
wire   [0:0] tmp_36_fu_1058_p2;
wire   [7:0] free_inputR_fu_1125_p2;
wire   [31:0] tmp_7_fu_1131_p1;
wire   [0:0] tmp_8_fu_1135_p2;
wire   [0:0] free_inputL_1_fu_1149_p0;
wire   [7:0] p_s_fu_1141_p3;
wire   [0:0] not_empty_n_fu_1158_p0;
wire   [0:0] not_empty_n_fu_1158_p2;
wire   [7:0] data_outputR_fu_1174_p2;
wire   [31:0] tmp_s_fu_1180_p1;
wire   [0:0] tmp_4_fu_1184_p2;
wire   [0:0] data_outputL_1_fu_1198_p0;
wire   [7:0] p_1_fu_1190_p3;
wire   [0:0] not_empty_n_1_fu_1207_p0;
wire   [0:0] not_empty_n_1_fu_1207_p2;
wire   [16:0] tmp_10_fu_1238_p4;
wire   [16:0] tmp_13_fu_1252_p4;
wire   [0:0] sel_tmp1_fu_1266_p2;
wire   [0:0] sel_tmp2_fu_1271_p2;
wire   [31:0] resp_fu_1248_p1;
wire   [0:0] sel_tmp19_demorgan_fu_1284_p2;
wire   [0:0] sel_tmp4_fu_1288_p2;
wire   [0:0] sel_tmp6_fu_1294_p2;
wire   [31:0] resp_1_fu_1262_p1;
wire   [31:0] resp_2_fu_1276_p3;
wire   [31:0] resp_3_fu_1299_p3;
wire   [7:0] free_inputL_4_fu_1315_p3;
wire   [7:0] free_inputL_5_fu_1323_p3;
wire   [7:0] data_outputL_2_fu_1344_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1030;
reg    ap_condition_279;
reg    ap_condition_204;
reg    ap_condition_258;
reg    ap_condition_1040;
reg    ap_condition_286;
reg    ap_condition_223;
reg    ap_condition_1050;
reg    ap_condition_1047;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

comm_coordinator_bkb #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Iaddrs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Iaddrs_address0),
    .ce0(Iaddrs_ce0),
    .we0(Iaddrs_we0),
    .d0(Iaddrs_d0),
    .q0(Iaddrs_q0)
);

comm_coordinator_bkb #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Oaddrs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Oaddrs_address0),
    .ce0(Oaddrs_ce0),
    .we0(Oaddrs_we0),
    .d0(Oaddrs_d0),
    .q0(Oaddrs_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1030 == 1'b1)) begin
        if ((1'd1 == Inum_first_half_load_load_fu_628_p1)) begin
            Iaddr_fu_144 <= Iaddr_1_fu_631_p1;
        end else if ((1'd0 == Inum_first_half_load_load_fu_628_p1)) begin
            Iaddr_fu_144 <= Iaddr_2_fu_647_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1))) begin
        Inum_first_half_fu_148 <= 1'd0;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)))) begin
        Inum_first_half_fu_148 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        Inum_left_fu_180 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1))) begin
        Inum_left_fu_180 <= Inum_left_2_fu_669_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1))) begin
        Inum_left_fu_180 <= Inum_left_1_fu_592_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        Inum_valid_fu_188 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Inum_valid_fu_188 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1040 == 1'b1)) begin
        if ((1'd1 == Onum_first_half_load_load_fu_704_p1)) begin
            Oaddr_fu_132 <= Oaddr_1_fu_707_p1;
        end else if ((1'd0 == Onum_first_half_load_load_fu_704_p1)) begin
            Oaddr_fu_132 <= Oaddr_2_fu_723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1))) begin
        Onum_first_half_fu_136 <= 1'd0;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)))) begin
        Onum_first_half_fu_136 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1047 == 1'b1)) begin
        if ((ap_condition_1050 == 1'b1)) begin
            Onum_left_fu_140 <= Onum_left_2_fu_745_p2;
        end else if ((1'd0 == Onum_valid_load_load_fu_604_p1)) begin
            Onum_left_fu_140 <= Onum_left_1_fu_607_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        Onum_valid_fu_184 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Onum_valid_fu_184 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        data_inputL_fu_112 <= p_3_fu_917_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_inputL_fu_112 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        data_inputR_fu_108 <= data_inputR_2_fu_885_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_inputR_fu_108 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        data_input_empty_fu_104 <= data_input_empty_1_fu_925_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_input_empty_fu_104 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op348_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == has_setup_reg_297) & (ap_block_pp0_stage0_11001 == 1'b0) & (valid_comm_next_free_1_reg_1679 == 1'd0) & (1'd0 == empty_n_10_reg_1683)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_free_1_reg_1679) & (1'd1 == or_cond1_reg_1687)) | ((1'd1 == has_setup_reg_297) & (1'd1 == empty_n_10_reg_1683) & (1'd1 == or_cond1_reg_1687)))))) begin
        data_outputL_4_fu_168 <= data_outputL_1_fu_1198_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_outputL_4_fu_168 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        data_outputL_fu_124 <= data_outputL_3_fu_1352_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_outputL_fu_124 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        data_output_empty_fu_164 <= data_output_empty_4_fu_1359_p2;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (empty_n_8_reg_1638 == 1'd0))) begin
        data_output_empty_fu_164 <= data_output_empty_1_fu_1213_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_output_empty_fu_164 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op348_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == has_setup_reg_297) & (ap_block_pp0_stage0_11001 == 1'b0) & (valid_comm_next_free_1_reg_1679 == 1'd0) & (1'd0 == empty_n_10_reg_1683)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_free_1_reg_1679) & (1'd1 == or_cond1_reg_1687)) | ((1'd1 == has_setup_reg_297) & (1'd1 == empty_n_10_reg_1683) & (1'd1 == or_cond1_reg_1687)))))) begin
        free_inputL_3_fu_176 <= free_inputL_1_fu_1149_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_inputL_3_fu_176 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        free_inputL_fu_128 <= free_inputL_2_fu_1331_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_inputL_fu_128 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        free_input_empty_fu_172 <= free_input_empty_3_fu_1338_p2;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (empty_n_8_reg_1638 == 1'd0))) begin
        free_input_empty_fu_172 <= free_input_empty_1_fu_1164_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_input_empty_fu_172 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        free_outputL_fu_100 <= p_5_fu_1064_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_outputL_fu_100 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        free_outputR_fu_96 <= free_outputR_2_fu_1032_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_outputR_fu_96 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        free_output_empty_fu_92 <= free_output_empty_1_fu_1072_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        free_output_empty_fu_92 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_10_fu_954_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd1 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd1 == or_cond1_fu_991_p2)))))) begin
        has_setup_8_reg_323 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1))) begin
        has_setup_8_reg_323 <= tmp_26_fu_751_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_11_reg_1585)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        has_setup_8_reg_323 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_setup_8_reg_323 <= ap_phi_precharge_reg_pp0_iter1_has_setup_8_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        has_setup_reg_297 <= has_setup_8_reg_323;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        has_setup_reg_297 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        push_input_reg_cnt_fu_88 <= push_input_reg_cnt_3_fu_893_p3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_data_2_load_fu_804_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_807_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd1 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd1 == or_cond_fu_844_p2)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_11_reg_1585)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        push_input_reg_cnt_fu_88 <= push_input_reg_cnt_2_fu_565_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        push_input_reg_cnt_fu_88 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        push_output_reg_cnt_fu_84 <= push_output_reg_cnt_4_fu_1040_p3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_11_reg_1585)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_11_fu_698_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_10_fu_954_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd1 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd1 == or_cond1_fu_991_p2)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Inum_first_half_load_load_fu_628_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == Onum_first_half_load_load_fu_704_p1)))) begin
        push_output_reg_cnt_fu_84 <= push_output_reg_cnt_3_fu_581_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        push_output_reg_cnt_fu_84 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_10_fu_954_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd1 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd1 == or_cond1_fu_991_p2)))))) begin
        valid_comm_next_data_fu_160 <= valid_comm_next_data_1_phi_fu_312_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        valid_comm_next_data_fu_160 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd1 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd1 == or_cond1_fu_991_p2))))) begin
        valid_comm_next_free_fu_156 <= 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_10_fu_954_p1)))) begin
        valid_comm_next_free_fu_156 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1))) begin
        empty_n_10_reg_1683 <= comm_next_free_output_buf_addr_req_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        empty_n_11_reg_1585 <= empty_n_6_nbread_fu_200_p3_0;
        tmp_1_reg_1604 <= tmp_1_fu_516_p2;
        tmp_3_reg_1609 <= tmp_3_fu_522_p2;
        tmp_data_4_reg_1592 <= poke_V_data_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4))) begin
        empty_n_8_reg_1638 <= peek_req_V_empty_n;
        valid_comm_next_data_2_reg_1662 <= valid_comm_next_data_fu_160;
        valid_comm_next_free_1_reg_1679 <= valid_comm_next_free_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_data_2_load_fu_804_p1))) begin
        empty_n_9_reg_1666 <= comm_next_data_input_buf_addr_req_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1))))) begin
        or_cond1_reg_1687 <= or_cond1_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1))))) begin
        or_cond_reg_1670 <= or_cond_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_8_fu_778_p1))) begin
        tmp_12_reg_1657 <= tmp_12_fu_798_p2;
        tmp_5_reg_1651 <= tmp_5_fu_792_p2;
        tmp_6_reg_1642 <= tmp_6_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_valid_load_load_fu_589_p1))) begin
        tmp_data_1_fu_120 <= tmp_data_4_reg_1592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_valid_load_load_fu_604_p1))) begin
        tmp_data_fu_116 <= tmp_data_4_reg_1592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_fu_152 <= resp_5_fu_1307_p3;
    end
end

always @ (*) begin
    if ((ap_condition_258 == 1'b1)) begin
        if ((ap_condition_204 == 1'b1)) begin
            Iaddrs_address0 = tmp_20_fu_850_p1;
        end else if ((ap_condition_279 == 1'b1)) begin
            Iaddrs_address0 = tmp_18_fu_664_p1;
        end else begin
            Iaddrs_address0 = 'bx;
        end
    end else begin
        Iaddrs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1)))) begin
        Iaddrs_ce0 = 1'b1;
    end else begin
        Iaddrs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Inum_first_half_load_load_fu_628_p1))) begin
        Iaddrs_we0 = 1'b1;
    end else begin
        Iaddrs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_258 == 1'b1)) begin
        if ((ap_condition_223 == 1'b1)) begin
            Oaddrs_address0 = tmp_32_fu_997_p1;
        end else if ((ap_condition_286 == 1'b1)) begin
            Oaddrs_address0 = tmp_25_fu_740_p1;
        end else begin
            Oaddrs_address0 = 'bx;
        end
    end else begin
        Oaddrs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        Oaddrs_ce0 = 1'b1;
    end else begin
        Oaddrs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == Onum_first_half_load_load_fu_704_p1))) begin
        Oaddrs_we0 = 1'b1;
    end else begin
        Oaddrs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_data_2_reg_1662) & (1'd0 == or_cond_reg_1670)) | ((1'd1 == has_setup_reg_297) & (1'd0 == or_cond_reg_1670) & (1'd1 == empty_n_9_reg_1666))))) begin
        comm_next_data_input_buf_addr_V_blk_n = comm_next_data_input_buf_addr_V_full_n;
    end else begin
        comm_next_data_input_buf_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op344_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        comm_next_data_input_buf_addr_V_write = 1'b1;
    end else begin
        comm_next_data_input_buf_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_data_2_load_fu_804_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == comm_next_data_input_buf_addr_req_V_empty_n))) begin
        comm_next_data_input_buf_addr_req_V_read = 1'b1;
    end else begin
        comm_next_data_input_buf_addr_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_free_1_reg_1679) & (or_cond1_reg_1687 == 1'd0)) | ((1'd1 == has_setup_reg_297) & (or_cond1_reg_1687 == 1'd0) & (1'd1 == empty_n_10_reg_1683))))) begin
        comm_next_free_output_buf_addr_V_blk_n = comm_next_free_output_buf_addr_V_full_n;
    end else begin
        comm_next_free_output_buf_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op348_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        comm_next_free_output_buf_addr_V_write = 1'b1;
    end else begin
        comm_next_free_output_buf_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_free_1_load_fu_951_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == comm_next_free_output_buf_addr_req_V_empty_n))) begin
        comm_next_free_output_buf_addr_req_V_read = 1'b1;
    end else begin
        comm_next_free_output_buf_addr_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == data_output_req_V_empty_n))) begin
        data_output_req_V_read = 1'b1;
    end else begin
        data_output_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == free_input_req_V_empty_n))) begin
        free_input_req_V_read = 1'b1;
    end else begin
        free_input_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        has_setup_phi_fu_301_p4 = has_setup_8_reg_323;
    end else begin
        has_setup_phi_fu_301_p4 = has_setup_reg_297;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == peek_req_V_empty_n))) begin
        peek_req_V_read = 1'b1;
    end else begin
        peek_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (empty_n_8_reg_1638 == 1'd1))) begin
        peek_resp_V_blk_n = peek_resp_V_full_n;
    end else begin
        peek_resp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (empty_n_8_reg_1638 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        peek_resp_V_write = 1'b1;
    end else begin
        peek_resp_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (poke_V_tag_empty_n & poke_V_data_empty_n)))) begin
        poke_V_tag0_update = 1'b1;
    end else begin
        poke_V_tag0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd1 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd1 == or_cond_fu_844_p2))))) begin
        valid_comm_next_data_1_phi_fu_312_p6 = 1'd1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_setup_phi_fu_301_p4) & (1'd0 == valid_comm_next_data_2_load_fu_804_p1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_807_p1)))) begin
        valid_comm_next_data_1_phi_fu_312_p6 = 1'd0;
    end else begin
        valid_comm_next_data_1_phi_fu_312_p6 = ap_phi_precharge_reg_pp0_iter1_valid_comm_next_data_1_reg_309;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Iaddr_1_fu_631_p1 = tmp_data_4_reg_1592;

assign Iaddr_2_fu_647_p2 = (tmp_15_fu_640_p3 | Iaddr_fu_144);

assign Iaddrs_d0 = (tmp_15_fu_640_p3 | Iaddr_fu_144);

assign Inum_first_half_load_load_fu_628_p1 = Inum_first_half_fu_148;

assign Inum_left_1_fu_592_p1 = tmp_data_4_reg_1592[7:0];

assign Inum_left_2_fu_669_p2 = ($signed(Inum_left_fu_180) + $signed(8'd255));

assign Inum_valid_load_load_fu_589_p1 = Inum_valid_fu_188;

assign Oaddr_1_fu_707_p1 = tmp_data_4_reg_1592;

assign Oaddr_2_fu_723_p2 = (tmp_22_fu_716_p3 | Oaddr_fu_132);

assign Oaddrs_d0 = (tmp_22_fu_716_p3 | Oaddr_fu_132);

assign Onum_first_half_load_load_fu_704_p1 = Onum_first_half_fu_136;

assign Onum_left_1_fu_607_p1 = tmp_data_4_reg_1592[7:0];

assign Onum_left_2_fu_745_p2 = ($signed(Onum_left_fu_140) + $signed(8'd255));

assign Onum_valid_load_load_fu_604_p1 = Onum_valid_fu_184;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((empty_n_8_reg_1638 == 1'd1) & (1'b0 == peek_resp_V_full_n)) | ((1'b0 == comm_next_data_input_buf_addr_V_full_n) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == comm_next_free_output_buf_addr_V_full_n) & (1'b1 == ap_predicate_op348_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((empty_n_8_reg_1638 == 1'd1) & (1'b0 == peek_resp_V_full_n)) | ((1'b0 == comm_next_data_input_buf_addr_V_full_n) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == comm_next_free_output_buf_addr_V_full_n) & (1'b1 == ap_predicate_op348_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (((empty_n_8_reg_1638 == 1'd1) & (1'b0 == peek_resp_V_full_n)) | ((1'b0 == comm_next_data_input_buf_addr_V_full_n) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == comm_next_free_output_buf_addr_V_full_n) & (1'b1 == ap_predicate_op348_write_state4))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((empty_n_8_reg_1638 == 1'd1) & (1'b0 == peek_resp_V_full_n)) | ((1'b0 == comm_next_data_input_buf_addr_V_full_n) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == comm_next_free_output_buf_addr_V_full_n) & (1'b1 == ap_predicate_op348_write_state4)));
end

always @ (*) begin
    ap_condition_1030 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_1040 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_1047 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_1050 = ((1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'd0 == Onum_first_half_load_load_fu_704_p1));
end

always @ (*) begin
    ap_condition_204 = (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_data_2_load_fu_804_p1) & (1'd0 == or_cond_fu_844_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_9_fu_807_p1) & (1'd0 == or_cond_fu_844_p2)));
end

always @ (*) begin
    ap_condition_223 = (((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == valid_comm_next_free_1_load_fu_951_p1) & (1'd0 == or_cond1_fu_991_p2)) | ((1'd1 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_10_fu_954_p1) & (1'd0 == or_cond1_fu_991_p2)));
end

always @ (*) begin
    ap_condition_258 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_279 = ((1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd0 == tmp_9_fu_622_p2) & (1'd0 == Inum_first_half_load_load_fu_628_p1));
end

always @ (*) begin
    ap_condition_286 = ((1'd0 == has_setup_phi_fu_301_p4) & (1'd1 == empty_n_11_reg_1585) & (1'd1 == Inum_valid_load_load_fu_589_p1) & (1'd1 == Onum_valid_load_load_fu_604_p1) & (1'd1 == tmp_9_fu_622_p2) & (1'd0 == tmp_11_fu_698_p2) & (1'd0 == Onum_first_half_load_load_fu_704_p1));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter1_has_setup_8_reg_323 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_valid_comm_next_data_1_reg_309 = 'bx;

always @ (*) begin
    ap_predicate_op344_write_state4 = (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_data_2_reg_1662) & (1'd0 == or_cond_reg_1670)) | ((1'd1 == has_setup_reg_297) & (1'd0 == or_cond_reg_1670) & (1'd1 == empty_n_9_reg_1666)));
end

always @ (*) begin
    ap_predicate_op348_write_state4 = (((1'd1 == has_setup_reg_297) & (1'd1 == valid_comm_next_free_1_reg_1679) & (or_cond1_reg_1687 == 1'd0)) | ((1'd1 == has_setup_reg_297) & (or_cond1_reg_1687 == 1'd0) & (1'd1 == empty_n_10_reg_1683)));
end

assign ap_ready = 1'b0;

assign comm_next_data_input_buf_addr_V_din = Iaddrs_q0;

assign comm_next_free_output_buf_addr_V_din = Oaddrs_q0;

assign data_inputL_1_fu_901_p2 = (data_inputL_fu_112 + 8'd1);

assign data_inputR_1_fu_855_p2 = (data_inputR_fu_108 + 8'd1);

assign data_inputR_2_fu_885_p3 = ((tmp_19_fu_832_p2[0:0] === 1'b1) ? data_inputR_fu_108 : p_2_fu_871_p3);

assign data_input_empty_1_fu_925_p2 = ((data_inputR_2_fu_885_p3 == p_3_fu_917_p3) ? 1'b1 : 1'b0);

assign data_outputL_1_fu_1198_p0 = data_output_req_V_empty_n;

assign data_outputL_1_fu_1198_p3 = ((data_outputL_1_fu_1198_p0[0:0] === 1'b1) ? p_1_fu_1190_p3 : data_outputL_4_fu_168);

assign data_outputL_2_fu_1344_p3 = ((sel_tmp6_fu_1294_p2[0:0] === 1'b1) ? data_outputL_1_fu_1198_p3 : data_outputL_fu_124);

assign data_outputL_3_fu_1352_p3 = ((tmp_6_reg_1642[0:0] === 1'b1) ? data_outputL_fu_124 : data_outputL_2_fu_1344_p3);

assign data_outputR_fu_1174_p2 = (data_outputL_4_fu_168 + 8'd1);

assign data_output_empty_1_fu_1213_p2 = (data_output_empty_fu_164 & not_empty_n_1_fu_1207_p2);

assign data_output_empty_4_fu_1359_p2 = (data_output_empty_1_fu_1213_p2 | sel_tmp6_fu_1294_p2);

assign empty_n_10_fu_954_p1 = comm_next_free_output_buf_addr_req_V_empty_n;

assign empty_n_6_nbread_fu_200_p3_0 = (poke_V_tag_empty_n & poke_V_data_empty_n);

assign empty_n_8_fu_778_p1 = peek_req_V_empty_n;

assign empty_n_9_fu_807_p1 = comm_next_data_input_buf_addr_req_V_empty_n;

assign free_inputL_1_fu_1149_p0 = free_input_req_V_empty_n;

assign free_inputL_1_fu_1149_p3 = ((free_inputL_1_fu_1149_p0[0:0] === 1'b1) ? p_s_fu_1141_p3 : free_inputL_3_fu_176);

assign free_inputL_2_fu_1331_p3 = ((tmp_6_reg_1642[0:0] === 1'b1) ? free_inputL_fu_128 : free_inputL_5_fu_1323_p3);

assign free_inputL_4_fu_1315_p3 = ((sel_tmp2_fu_1271_p2[0:0] === 1'b1) ? free_inputL_1_fu_1149_p3 : free_inputL_fu_128);

assign free_inputL_5_fu_1323_p3 = ((sel_tmp6_fu_1294_p2[0:0] === 1'b1) ? free_inputL_fu_128 : free_inputL_4_fu_1315_p3);

assign free_inputR_fu_1125_p2 = (free_inputL_3_fu_176 + 8'd1);

assign free_input_empty_1_fu_1164_p2 = (free_input_empty_fu_172 & not_empty_n_fu_1158_p2);

assign free_input_empty_3_fu_1338_p2 = (free_input_empty_1_fu_1164_p2 | sel_tmp2_fu_1271_p2);

assign free_outputL_1_fu_1048_p2 = (free_outputL_fu_100 + 8'd1);

assign free_outputR_1_fu_1002_p2 = (free_outputR_fu_96 + 8'd1);

assign free_outputR_2_fu_1032_p3 = ((tmp_31_fu_979_p2[0:0] === 1'b1) ? free_outputR_fu_96 : p_4_fu_1018_p3);

assign free_output_empty_1_fu_1072_p2 = ((p_5_fu_1064_p3 == free_outputR_2_fu_1032_p3) ? 1'b1 : 1'b0);

assign not_empty_n_1_fu_1207_p0 = data_output_req_V_empty_n;

assign not_empty_n_1_fu_1207_p2 = (not_empty_n_1_fu_1207_p0 ^ 1'd1);

assign not_empty_n_fu_1158_p0 = free_input_req_V_empty_n;

assign not_empty_n_fu_1158_p2 = (not_empty_n_fu_1158_p0 ^ 1'd1);

assign or_cond1_fu_991_p2 = (tmp31_fu_985_p2 & free_output_empty_fu_92);

assign or_cond_fu_844_p2 = (tmp21_fu_838_p2 & data_input_empty_fu_104);

assign p_1_fu_1190_p3 = ((tmp_4_fu_1184_p2[0:0] === 1'b1) ? 8'd0 : data_outputR_fu_1174_p2);

assign p_2_fu_871_p3 = ((tmp_27_fu_865_p2[0:0] === 1'b1) ? 8'd0 : data_inputR_1_fu_855_p2);

assign p_3_fu_917_p3 = ((tmp_29_fu_911_p2[0:0] === 1'b1) ? 8'd0 : data_inputL_1_fu_901_p2);

assign p_4_fu_1018_p3 = ((tmp_34_fu_1012_p2[0:0] === 1'b1) ? 8'd0 : free_outputR_1_fu_1002_p2);

assign p_5_fu_1064_p3 = ((tmp_36_fu_1058_p2[0:0] === 1'b1) ? 8'd0 : free_outputL_1_fu_1048_p2);

assign p_push_output_reg_cnt_fu_546_p3 = ((tmp_3_reg_1609[0:0] === 1'b1) ? push_output_reg_cnt_1_fu_540_p2 : push_output_reg_cnt_fu_84);

assign p_s_fu_1141_p3 = ((tmp_8_fu_1135_p2[0:0] === 1'b1) ? 8'd0 : free_inputR_fu_1125_p2);

assign peek_resp_V_din = ((tmp_6_reg_1642[0:0] === 1'b1) ? 32'd1 : resp_3_fu_1299_p3);

assign poke_V_data_read = poke_V_tag0_update;

assign poke_V_tag_read = poke_V_tag0_update;

assign push_input_reg_cnt_1_fu_534_p2 = (push_input_reg_cnt_fu_88 + 8'd1);

assign push_input_reg_cnt_2_fu_565_p3 = ((empty_n_11_reg_1585[0:0] === 1'b1) ? push_input_reg_cnt_5_fu_557_p3 : push_input_reg_cnt_fu_88);

assign push_input_reg_cnt_3_fu_893_p3 = ((tmp_19_fu_832_p2[0:0] === 1'b1) ? 8'd0 : push_input_reg_cnt_4_fu_879_p2);

assign push_input_reg_cnt_4_fu_879_p2 = ($signed(push_input_reg_cnt_2_fu_565_p3) + $signed(8'd255));

assign push_input_reg_cnt_5_fu_557_p3 = ((sel_tmp_fu_553_p2[0:0] === 1'b1) ? push_input_reg_cnt_1_fu_534_p2 : push_input_reg_cnt_fu_88);

assign push_output_reg_cnt_1_fu_540_p2 = (push_output_reg_cnt_fu_84 + 8'd1);

assign push_output_reg_cnt_2_fu_1026_p2 = ($signed(push_output_reg_cnt_3_fu_581_p3) + $signed(8'd255));

assign push_output_reg_cnt_3_fu_581_p3 = ((empty_n_11_reg_1585[0:0] === 1'b1) ? sel_tmp5_fu_573_p3 : push_output_reg_cnt_fu_84);

assign push_output_reg_cnt_4_fu_1040_p3 = ((tmp_31_fu_979_p2[0:0] === 1'b1) ? 8'd0 : push_output_reg_cnt_2_fu_1026_p2);

assign resp_1_fu_1262_p1 = tmp_13_fu_1252_p4;

assign resp_2_fu_1276_p3 = ((sel_tmp2_fu_1271_p2[0:0] === 1'b1) ? resp_fu_1248_p1 : tmp_fu_152);

assign resp_3_fu_1299_p3 = ((sel_tmp6_fu_1294_p2[0:0] === 1'b1) ? resp_1_fu_1262_p1 : resp_2_fu_1276_p3);

assign resp_5_fu_1307_p3 = ((tmp_6_reg_1642[0:0] === 1'b1) ? 32'd1 : resp_3_fu_1299_p3);

assign resp_fu_1248_p1 = tmp_10_fu_1238_p4;

assign rev1_fu_973_p2 = (ult1_fu_967_p2 ^ 1'd1);

assign rev_fu_826_p2 = (ult_fu_820_p2 ^ 1'd1);

assign sel_tmp19_demorgan_fu_1284_p2 = (tmp_6_reg_1642 | tmp_5_reg_1651);

assign sel_tmp1_fu_1266_p2 = (tmp_6_reg_1642 ^ 1'd1);

assign sel_tmp2_fu_1271_p2 = (tmp_5_reg_1651 & sel_tmp1_fu_1266_p2);

assign sel_tmp4_fu_1288_p2 = (sel_tmp19_demorgan_fu_1284_p2 ^ 1'd1);

assign sel_tmp5_fu_573_p3 = ((sel_tmp_fu_553_p2[0:0] === 1'b1) ? push_output_reg_cnt_fu_84 : p_push_output_reg_cnt_fu_546_p3);

assign sel_tmp6_fu_1294_p2 = (tmp_12_reg_1657 & sel_tmp4_fu_1288_p2);

assign sel_tmp_fu_553_p2 = (empty_n_11_reg_1585 & tmp_1_reg_1604);

assign tmp21_fu_838_p2 = (rev_fu_826_p2 & tmp_19_fu_832_p2);

assign tmp31_fu_985_p2 = (rev1_fu_973_p2 & tmp_31_fu_979_p2);

assign tmp_10_fu_1238_p4 = {{{free_inputL_fu_128}, {free_inputL_1_fu_1149_p3}}, {free_input_empty_1_fu_1164_p2}};

assign tmp_11_fu_698_p2 = ((Onum_left_fu_140 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_12_fu_798_p2 = ((peek_req_V_dout == 32'd8) ? 1'b1 : 1'b0);

assign tmp_13_fu_1252_p4 = {{{data_outputL_fu_124}, {data_outputL_1_fu_1198_p3}}, {data_output_empty_1_fu_1213_p2}};

assign tmp_15_fu_640_p3 = {{tmp_data_4_reg_1592}, {32'd0}};

assign tmp_16_fu_654_p1 = Inum_left_fu_180;

assign tmp_17_fu_658_p2 = (tmp_data_1_fu_120 - tmp_16_fu_654_p1);

assign tmp_18_fu_664_p1 = tmp_17_fu_658_p2;

assign tmp_19_fu_832_p2 = ((push_input_reg_cnt_2_fu_565_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_1_fu_516_p2 = ((poke_V_tag_dout == 32'd4) ? 1'b1 : 1'b0);

assign tmp_20_fu_850_p1 = data_inputL_fu_112;

assign tmp_21_fu_861_p1 = data_inputR_1_fu_855_p2;

assign tmp_22_fu_716_p3 = {{tmp_data_4_reg_1592}, {32'd0}};

assign tmp_23_fu_730_p1 = Onum_left_fu_140;

assign tmp_24_fu_734_p2 = (tmp_data_fu_116 - tmp_23_fu_730_p1);

assign tmp_25_fu_740_p1 = tmp_24_fu_734_p2;

assign tmp_26_fu_751_p2 = ((Onum_left_2_fu_745_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_27_fu_865_p2 = ((tmp_21_fu_861_p1 == tmp_data_1_fu_120) ? 1'b1 : 1'b0);

assign tmp_28_fu_907_p1 = data_inputL_1_fu_901_p2;

assign tmp_29_fu_911_p2 = ((tmp_28_fu_907_p1 == tmp_data_1_fu_120) ? 1'b1 : 1'b0);

assign tmp_31_fu_979_p2 = ((push_output_reg_cnt_3_fu_581_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_32_fu_997_p1 = free_outputL_fu_100;

assign tmp_33_fu_1008_p1 = free_outputR_1_fu_1002_p2;

assign tmp_34_fu_1012_p2 = ((tmp_33_fu_1008_p1 == tmp_data_fu_116) ? 1'b1 : 1'b0);

assign tmp_35_fu_1054_p1 = free_outputL_1_fu_1048_p2;

assign tmp_36_fu_1058_p2 = ((tmp_35_fu_1054_p1 == tmp_data_fu_116) ? 1'b1 : 1'b0);

assign tmp_3_fu_522_p2 = ((poke_V_tag_dout == 32'd12) ? 1'b1 : 1'b0);

assign tmp_4_fu_1184_p2 = ((tmp_s_fu_1180_p1 == tmp_data_fu_116) ? 1'b1 : 1'b0);

assign tmp_5_fu_792_p2 = ((peek_req_V_dout == 32'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_786_p2 = ((peek_req_V_dout == 32'd20) ? 1'b1 : 1'b0);

assign tmp_7_fu_1131_p1 = free_inputR_fu_1125_p2;

assign tmp_8_fu_1135_p2 = ((tmp_7_fu_1131_p1 == tmp_data_1_fu_120) ? 1'b1 : 1'b0);

assign tmp_9_fu_622_p2 = ((Inum_left_fu_180 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1180_p1 = data_outputR_fu_1174_p2;

assign ult1_fu_967_p2 = ((free_outputL_fu_100 < free_outputR_fu_96) ? 1'b1 : 1'b0);

assign ult_fu_820_p2 = ((data_inputL_fu_112 < data_inputR_fu_108) ? 1'b1 : 1'b0);

assign valid_comm_next_data_2_load_fu_804_p1 = valid_comm_next_data_fu_160;

assign valid_comm_next_free_1_load_fu_951_p1 = valid_comm_next_free_fu_156;

endmodule //comm_coordinator
