#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Mon Oct 30 19:03:31 2023
# Process ID: 51984
# Current directory: D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1
# Command line: vivado.exe -log ZYNQ_CORE_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYNQ_CORE_wrapper.tcl
# Log file: D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/ZYNQ_CORE_wrapper.vds
# Journal file: D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-DD3FGS6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 68437 MB
#-----------------------------------------------------------
source ZYNQ_CORE_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smart_ZYNQ_7010/axi_dma_audio_multiplier'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ZYNQ_CORE_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31220
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.473 ; gain = 410.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_wrapper' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:12]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_axi_dma_0_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/synth/ZYNQ_CORE_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/synth/ZYNQ_CORE_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:35699]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:35928]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:35975]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:36022]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:41821]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42049]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42096]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42143]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_axi_dma_0_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/synth/ZYNQ_CORE_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'ZYNQ_CORE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:283]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'ZYNQ_CORE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:283]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'ZYNQ_CORE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:283]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'ZYNQ_CORE_axi_dma_0_0' has 64 connections declared, but only 61 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:283]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_axi_mem_intercon_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:667]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UFV9PU' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1567]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_auto_pc_1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/synth/ZYNQ_CORE_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi3_conv' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b_downsizer' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b_downsizer' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_w_axi3_conv' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_w_axi3_conv' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_r_axi3_conv' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_r_axi3_conv' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi3_conv' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_auto_pc_1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/synth/ZYNQ_CORE_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UFV9PU' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1567]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_X4EE9A' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2262]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_auto_us_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_us_0/synth/ZYNQ_CORE_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_auto_us_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_us_0/synth/ZYNQ_CORE_auto_us_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ZYNQ_CORE_auto_us_0' is unconnected for instance 'auto_us' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2389]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'ZYNQ_CORE_auto_us_0' has 34 connections declared, but only 33 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2389]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_X4EE9A' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2262]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_18LL33Q' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2425]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_auto_us_1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_us_1/synth/ZYNQ_CORE_auto_us_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_auto_us_1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_us_1/synth/ZYNQ_CORE_auto_us_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ZYNQ_CORE_auto_us_1' is unconnected for instance 'auto_us' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2576]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'ZYNQ_CORE_auto_us_1' has 40 connections declared, but only 39 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2576]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_18LL33Q' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2425]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xbar_0/synth/ZYNQ_CORE_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132298]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132298]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized2' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xbar_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xbar_0/synth/ZYNQ_CORE_xbar_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1238]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1255]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1256]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1258]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'ZYNQ_CORE_xbar_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1259]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'ZYNQ_CORE_xbar_0' is unconnected for instance 'xbar' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1188]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'ZYNQ_CORE_xbar_0' is unconnected for instance 'xbar' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1188]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ZYNQ_CORE_xbar_0' has 78 connections declared, but only 76 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:1188]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_axi_mem_intercon_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:667]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'outStream_TDEST' of module 'ZYNQ_CORE_doGain_0_0' is unconnected for instance 'doGain_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:421]
WARNING: [Synth 8-7071] port 'outStream_TSTRB' of module 'ZYNQ_CORE_doGain_0_0' is unconnected for instance 'doGain_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:421]
WARNING: [Synth 8-7071] port 'outStream_TUSER' of module 'ZYNQ_CORE_doGain_0_0' is unconnected for instance 'doGain_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:421]
WARNING: [Synth 8-7071] port 'outStream_TID' of module 'ZYNQ_CORE_doGain_0_0' is unconnected for instance 'doGain_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:421]
WARNING: [Synth 8-7023] instance 'doGain_0' of module 'ZYNQ_CORE_doGain_0_0' has 20 connections declared, but only 16 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:421]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.vhd:128]
INFO: [Synth 8-3491] module 'ZYNQ_CORE_gmii_to_rgmii_0_0_support' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:65' bound to instance 'U0' of component 'ZYNQ_CORE_gmii_to_rgmii_0_0_support' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_support' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:115]
INFO: [Synth 8-3491] module 'ZYNQ_CORE_gmii_to_rgmii_0_0_clocking' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:62' bound to instance 'i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking' of component 'ZYNQ_CORE_gmii_to_rgmii_0_0_clocking' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_clocking' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:75]
INFO: [Synth 8-113] binding component instance 'i_bufg_clk_in' to cell 'BUFG' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:96]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
INFO: [Synth 8-113] binding component instance 'clk10_div_buf' to cell 'BUFR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_clocking' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocking.vhd:75]
INFO: [Synth 8-3491] module 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_resets.vhd:61' bound to instance 'i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets' of component 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_resets.vhd:69]
INFO: [Synth 8-3491] module 'ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:66' bound to instance 'idelayctrl_reset_gen' of component 'ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_resets.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:82]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:111]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:122]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:144]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:155]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_reset_sync.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_resets.vhd:69]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl' to cell 'IDELAYCTRL' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:233]
INFO: [Synth 8-3491] module 'ZYNQ_CORE_gmii_to_rgmii_0_0_block' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:87' bound to instance 'i_gmii_to_rgmii_block' of component 'ZYNQ_CORE_gmii_to_rgmii_0_0_block' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_block' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:136]
INFO: [Synth 8-113] binding component instance 'i_bufgmux_gmii_clk_25m_2_5m' to cell 'BUFGMUX' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:211]
INFO: [Synth 8-113] binding component instance 'i_bufgmux_gmii_clk' to cell 'BUFGMUX' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:219]
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:229]
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:235]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:242]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:242]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:242]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:242]
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:249]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:255]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:262]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:262]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:262]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:262]
WARNING: [Synth 8-5640] Port 'idelay_load_in' is missing in component declaration [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:138]
WARNING: [Synth 8-5640] Port 'idelay_cntvalue_in' is missing in component declaration [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:138]
WARNING: [Synth 8-5640] Port 'odelay_load_in' is missing in component declaration [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:138]
WARNING: [Synth 8-5640] Port 'odelay_cntvalue_in' is missing in component declaration [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:138]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_IDELAY_DELAY_VAL bound to: 5'b00000 
	Parameter C_ODELAY_DELAY_VAL bound to: 5'b11111 
	Parameter C_VERSAL_SIM_DEVICE bound to: UNKNOWN_DEVICE - type: string 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b01000 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_1_7' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2315/hdl/gmii_to_rgmii_v4_1_vhsyn_rfs.vhd:3364' bound to instance 'ZYNQ_CORE_gmii_to_rgmii_0_0_core' of component 'gmii_to_rgmii_v4_1_7' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_block' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_block.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0_support' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_support.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_gmii_to_rgmii_0_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'ref_clk_out' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'mmcm_locked_out' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'gmii_clk_125m_out' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'gmii_clk_25m_out' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'gmii_clk_2_5m_out' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'speed_mode' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'link_status' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'clock_speed' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'duplex_status' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' is unconnected for instance 'gmii_to_rgmii_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7023] instance 'gmii_to_rgmii_0' of module 'ZYNQ_CORE_gmii_to_rgmii_0_0' has 36 connections declared, but only 27 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:438]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/synth/ZYNQ_CORE_processing_system7_0_0.v:521]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_CORE_processing_system7_0_0' has 129 connections declared, but only 123 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:466]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ZYNQ_CORE_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2203]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ZYNQ_CORE_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2203]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ZYNQ_CORE_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2203]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ZYNQ_CORE_auto_pc_0' has 59 connections declared, but only 56 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:2203]
INFO: [Synth 8-638] synthesizing module 'ZYNQ_CORE_rst_ps7_0_200M_0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/synth/ZYNQ_CORE_rst_ps7_0_200M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/synth/ZYNQ_CORE_rst_ps7_0_200M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_200M_0' (0#1) [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/synth/ZYNQ_CORE_rst_ps7_0_200M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ZYNQ_CORE_rst_ps7_0_200M_0' is unconnected for instance 'rst_ps7_0_200M' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:651]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ZYNQ_CORE_rst_ps7_0_200M_0' is unconnected for instance 'rst_ps7_0_200M' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:651]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ZYNQ_CORE_rst_ps7_0_200M_0' is unconnected for instance 'rst_ps7_0_200M' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:651]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ZYNQ_CORE_rst_ps7_0_200M_0' is unconnected for instance 'rst_ps7_0_200M' [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:651]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_200M' of module 'ZYNQ_CORE_rst_ps7_0_200M_0' has 10 connections declared, but only 6 given [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:651]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:30961]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:31275]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:37078]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47765]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47821]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized0 does not have driver. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1747.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.xdc] for cell 'ZYNQ_CORE_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.xdc] for cell 'ZYNQ_CORE_i/gmii_to_rgmii_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/ZYNQ_CORE_axi_dma_0_0.xdc] for cell 'ZYNQ_CORE_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/ZYNQ_CORE_axi_dma_0_0.xdc] for cell 'ZYNQ_CORE_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/ZYNQ_CORE_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/ZYNQ_CORE_rst_ps7_0_200M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/ZYNQ_CORE_rst_ps7_0_200M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_200M/U0'
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/ZYNQ_CORE_rst_ps7_0_200M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_200M_0/ZYNQ_CORE_rst_ps7_0_200M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_200M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc] for cell 'ZYNQ_CORE_i/gmii_to_rgmii_0/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc:33]
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc] for cell 'ZYNQ_CORE_i/gmii_to_rgmii_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_gmii_to_rgmii_0_0/synth/ZYNQ_CORE_gmii_to_rgmii_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/ZYNQ_CORE_axi_dma_0_0_clocks.xdc] for cell 'ZYNQ_CORE_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_dma_0_0/ZYNQ_CORE_axi_dma_0_0_clocks.xdc] for cell 'ZYNQ_CORE_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1747.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  FD => FDRE: 30 instances
  FDE => FDRE: 18 instances
  FDP => FDPE: 48 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IODELAYE1 => IDELAYE2: 5 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1747.637 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/processing_system7_0/inst. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/gmii_to_rgmii_0/U0. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_dma_0/U0. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/rst_ps7_0_200M/U0. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/gmii_to_rgmii_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/rst_ps7_0_200M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/doGain_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'ZYNQ_CORE_gmii_to_rgmii_0_0_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'doGain_fcmp_32ns_32ns_1_4_no_dsp_1:/doGain_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized8) to 'ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module ZYNQ_CORE_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module ZYNQ_CORE_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module ZYNQ_CORE_xbar_0.
INFO: [Synth 8-3332] Sequential element (COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[14]) is unused and will be removed from module ZYNQ_CORE_gmii_to_rgmii_0_0_support.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (reset_sync1) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync2) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync3) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync4) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync5) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync6) is unused and will be removed from module reset_sync__4.
WARNING: [Synth 8-3332] Sequential element (reset_sync1) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync2) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync3) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync4) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync5) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync6) is unused and will be removed from module reset_sync__6.
WARNING: [Synth 8-3332] Sequential element (reset_sync1) is unused and will be removed from module reset_sync.
WARNING: [Synth 8-3332] Sequential element (reset_sync2) is unused and will be removed from module reset_sync.
WARNING: [Synth 8-3332] Sequential element (reset_sync3) is unused and will be removed from module reset_sync.
WARNING: [Synth 8-3332] Sequential element (reset_sync4) is unused and will be removed from module reset_sync.
WARNING: [Synth 8-3332] Sequential element (reset_sync5) is unused and will be removed from module reset_sync.
WARNING: [Synth 8-3332] Sequential element (reset_sync6) is unused and will be removed from module reset_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1747.637 ; gain = 914.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1730]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:45 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:45 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | (A'*B')'              | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | (PCIN>>17+(A'*B)')'   | 17     | 0      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1 | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized2 | (PCIN>>17+(A''*B')')' | 17     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized3 | (PCIN+(A''*B'')')'    | 19     | 17     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4 | (PCIN+(A''*B'')')'    | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized5 | (PCIN>>17+(A'*B'')')' | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized6 | (PCIN+(A''*B'')')'    | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7 | PCIN>>17+(A'*B'')'    | 0      | 16     | -      | -      | 38     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8 | (PCIN>>17+A'*B'')'    | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |BUFGMUX    |     2|
|4     |BUFIO      |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    79|
|7     |DSP48E1    |    10|
|15    |IDDR       |     5|
|16    |IDELAYCTRL |     1|
|17    |IODELAYE1  |     5|
|18    |LUT1       |   177|
|19    |LUT2       |   558|
|20    |LUT3       |  1233|
|21    |LUT4       |   556|
|22    |LUT5       |   619|
|23    |LUT6       |   960|
|24    |MMCME2_ADV |     1|
|25    |MUXCY      |   218|
|26    |MUXF7      |     8|
|27    |MUXF8      |     4|
|28    |ODDR       |     6|
|29    |PS7        |     1|
|30    |RAM32M     |     4|
|31    |RAMB36E1   |     2|
|32    |SRL16      |     1|
|33    |SRL16E     |   331|
|34    |SRLC32E    |    94|
|35    |XORCY      |   110|
|36    |FD         |    30|
|37    |FDCE       |    69|
|38    |FDE        |    17|
|39    |FDP        |    30|
|40    |FDPE       |    33|
|41    |FDR        |    12|
|42    |FDRE       |  5044|
|43    |FDSE       |   168|
|44    |IBUF       |     6|
|45    |IOBUF      |     5|
|46    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1803.379 ; gain = 970.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1803.379 ; gain = 970.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1804.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1825.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 63 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  FD => FDRE: 30 instances
  FDE => FDRE: 17 instances
  FDP => FDPE: 30 instances
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IODELAYE1 => IDELAYE2: 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 7bbe0b09
INFO: [Common 17-83] Releasing license: Synthesis
615 Infos, 402 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:55 . Memory (MB): peak = 1825.098 ; gain = 1374.527
INFO: [Common 17-1381] The checkpoint 'D:/Smart_ZYNQ_7010/Ubuntu_AXI_Stream_test/Ubuntu_AXI_Stream_test.runs/synth_1/ZYNQ_CORE_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_CORE_wrapper_utilization_synth.rpt -pb ZYNQ_CORE_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 19:05:35 2023...
