#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Wed Dec 22 14:37:54 2021
# Process ID: 6374
# Current directory: /home/jmz8rm/tidenet/sim/caravel_mapping
# Command line: vivado caravel_mapping.xpr
# Log file: /home/jmz8rm/tidenet/sim/caravel_mapping/vivado.log
# Journal file: /home/jmz8rm/tidenet/sim/caravel_mapping/vivado.jou
#-----------------------------------------------------------
start_gui
open_project caravel_mapping.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
open_bd_design {/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd}
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files -force {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files -force {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files -force {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files -force {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
synth_design -rtl -name rtl_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
synth_design -rtl -name rtl_1
open_bd_design {/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.ip_user_files/sim_scripts -ip_user_files_dir /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.ip_user_files -ipstatic_source_dir /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.cache/compile_simlib/modelsim} {questa=/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.cache/compile_simlib/questa} {ies=/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.cache/compile_simlib/ies} {vcs=/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.cache/compile_simlib/vcs} {riviera=/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
refresh_design
export_ip_user_files -of_objects  [get_files /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v] -no_script -reset -force -quiet
remove_files  /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
