// Seed: 1563325203
module module_0 (
    output wand id_0,
    output wand id_1
    , id_3
);
  reg id_4;
  always @(*) id_4 <= -1;
  assign id_0 = id_4;
  wire id_5;
  parameter id_6 = -1;
  wire ['d0 : 1  &  -1] id_7;
  assign id_4 = -1'b0;
  localparam id_8 = id_6;
  wire id_9;
  initial begin : LABEL_0
    id_3 <= id_6[1 : 1];
  end
  wire id_10;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd31,
    parameter id_7 = 32'd28
) (
    output tri0  id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wire  _id_6,
    input  uwire _id_7
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
  logic [1 'b0 : 1 'b0] id_9 = id_7;
  wire [id_6 : id_7] id_10;
  logic id_11;
  ;
  assign id_2 = id_7;
  assign id_2 = id_9;
  wire id_12;
  ;
  logic id_13;
  ;
  parameter id_14 = 1'h0;
  parameter id_15 = id_14;
  logic id_16;
endmodule
