platform=xilinx_u50_gen3x16_xdma_201920_3
debug=1
save-temps=1

[connectivity]
nk=ydma:1:ydma_1
sp=ydma_1.input1:HBM[0]
sp=ydma_1.input2:HBM[1]
sp=ydma_1.output1:HBM[0]
sp=ydma_1.output2:HBM[1]

[profile]
data=all:all:all
