Script started on 2024-02-17 19:07:58+05:30
]777;notify;Command completed;tmax -s]0;vlsilab@JPD-1A-302-D014:~/sagar_harsh_soham/RISC/ATPG]7;file://JPD-1A-302-D014.mujc.net/home/vlsilab/sagar_harsh_soham/RISC/ATPG[vlsilab@localhost ATPG]$ tmax -s

                             Synopsys TestMAX (TM) 
                                  TetraMAX (R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023  

                    Copyright (c) 1996 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


 Tcl mode is on by default. Use -notcl to run in native mode.
 Executing startup file "/home/vlsilab/Documents/InstalledTools/TetraMax/txs/U-2022.12-SP7/admin/setup/tmaxtcl.rc".
BUILD-T> source tset[K[K[Kest.tc[K[K[K[K[K[K[Katpg.ctl[K[K[Ktcl
Risc_16_bit_SA_Internal_scan
 U-2022.12-SP7_191200
 Warning: All netlist and library module data are now deleted. (M41)
 Begin reading netlist ( /home/vlsilab/Downloads/SAED90nm_EDK_10072017/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v )...
 End parsing Verilog file /home/vlsilab/Downloads/SAED90nm_EDK_10072017/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v with 0 errors.
 End reading netlist: #modules=366, top=saed90_xbuf, #lines=34080, CPU_time=0.05 sec, Memory=2MB
 Begin reading netlist ( /home/vlsilab/sagar_harsh_soham/RISC/SYN/OUTPUT_DATA/Risc_16_bit_netlist_scan.v )...
 End parsing Verilog file /home/vlsilab/sagar_harsh_soham/RISC/SYN/OUTPUT_DATA/Risc_16_bit_netlist_scan.v with 0 errors.
 End reading netlist: #modules=10, top=Risc_16_bit, #lines=2598, CPU_time=0.01 sec, Memory=1MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = Risc_16_bit ...
 ------------------------------------------------------------------------------
 Warning: There were 23 faultable pins lost due to tied gate optimizations. (M126)
 There were 2078 primitives and 23 faultable pins removed during model optimizations
 Warning: Rule B7 (undriven module output pin) was violated 2 times.
 Warning: Rule B8 (unconnected module input pin) was violated 33 times.
 Warning: Rule B9 (undriven module internal net) was violated 17 times.
 Warning: Rule B10 (unconnected module internal net) was violated 29 times.
 Warning: Rule N20 (underspecified UDP) was violated 1 times.
 End build model: #primitives=8786, CPU_time=0.01 sec, Memory=3MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 End write image: #bytes=389918, CPU time=0.07 sec.
 Warning: Image created with design viewing enabled. (M367)
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin reading test protocol file /home/vlsilab/sagar_harsh_soham/RISC/SYN/SPF/Risc_16_bitnetlist_Internal_scan.spf...
 End parsing STIL file /home/vlsilab/sagar_harsh_soham/RISC/SYN/SPF/Risc_16_bitnetlist_Internal_scan.spf with 0 errors.
 Test protocol file reading completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain 1 successfully traced with 272 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin tracing connection cones...
 Tracing connection cones completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin set operation for load unload constant latches...
 Set operation for load unload constant latches completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 End write image: #bytes=412212, CPU time=0.07 sec.
 Warning: Image created with design viewing enabled. (M367)
 11828 faults were added to fault list.
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1092
   detected_by_implication        DI      (1092)
 Possibly detected                PT          0
 Undetectable                     UD       6998
   undetectable-unused            UU       (100)
   undetectable-unobservable      UO         (4)
   undetectable-tied              UT      (3644)
   undetectable-blocked           UB      (3250)
 ATPG untestable                  AU          0
 Not detected                     ND       3738
   not-controlled                 NC      (3738)
 -----------------------------------------------
 total faults                             11828
 test coverage                            22.61%
 fault coverage                            9.23%
 ATPG effectiveness                       68.40%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 Warning: Unconstrained primary input TEST_SE used as SCAN ENABLE may change during at-speed cycles. (M487)
 Warning: Merging and pattern limits enabled without basic-scan minimum detections per pattern. (M495)
 Warning: Normal scan DFT does not require the PSD flow, disabling the generation of the parallel strobe data file... (M413)
 Starting parallel ATPG with 4 processes. (M733)
 ----------------------------------------------------------------
 #patterns       #faults         test      process  
 stored       detect/active    coverage    CPU time   Mem (MB)
 ---------  -----------------  --------   ----------  -----------
        30      3388      350    92.75%         0.03        73.70
        45        38      312    93.52%         0.03       111.52
        49        64      248    94.79%         0.03       111.52
        58        94      154    96.70%         0.04       114.88
        66        83       71    98.46%         0.04       114.88
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       4525
   detected_by_simulation         DS      (3433)
   detected_by_implication        DI      (1092)
 Possibly detected                PT          0
 Undetectable                     UD       7232
   undetectable-unused            UU       (100)
   undetectable-unobservable      UO         (4)
   undetectable-tied              UT      (3644)
   undetectable-blocked           UB      (3250)
   undetectable-redundant         UR       (234)
 ATPG untestable                  AU          5
   atpg_untestable-not_detected   AN         (5)
 Not detected                     ND         66
   not-observed                   NO        (66)
 -----------------------------------------------
 total faults                             11828
 test coverage                            98.46%
 fault coverage                           38.26%
 ATPG effectiveness                       99.44%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                          66
     #basic_scan patterns                     1
     #fast_sequential patterns               65
 -----------------------------------------------
 Memory usage summary: total=124.55MB
 End parallel ATPG: Elapsed time=0.04 sec, Memory=124.55MB.
 Write faults completed: 11828 faults were written into file "FAULTS/Risc_16_bit_SA_Internal_scan.faults.gz".
 Write faults completed: 71 faults were written into file "FAULTS/Risc_16_bit_SA_Internal_scan.AU_PT_ND.faults.gz".
 End writing file 'Risc_16_bit_SA_Internal_scan.bin.gz' with 66 patterns, File_size = 5457, CPU_time = 0.0 sec.
 Patterns written reference 267 V statements, generating 18424 test cycles
 End writing file 'Risc_16_bit_SA_Internal_scan_500.stil.gz' with 66 patterns, File_size = 9892, CPU_time = 0.0 sec.
 Executing 'stil2verilog'...
 #faults  testcov  instance name (type)
 -------  -------  -----------------------
   11828   98.46%  /  (top_module)
   11728   98.45%     /DU  (Datapath_Unit_test_1)
    4158   98.77%        /DU/reg_file  (GPRs_test_1)
    3168   46.39%        /DU/alu_unit  (ALU)
    3400  100.00%        /DU/dm  (Data_Memory_test_1)
 End writing Verilog netlist, CPU_time = 0.01 sec, File_size = 149726
TEST-T> reposr[K[Krt_summaries
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       4525
   detected_by_simulation         DS      (3433)
   detected_by_implication        DI      (1092)
 Possibly detected                PT          0
 Undetectable                     UD       7232
   undetectable-unused            UU       (100)
   undetectable-unobservable      UO         (4)
   undetectable-tied              UT      (3644)
   undetectable-blocked           UB      (3250)
   undetectable-redundant         UR       (234)
 ATPG untestable                  AU          5
   atpg_untestable-not_detected   AN         (5)
 Not detected                     ND         66
   not-observed                   NO        (66)
 -----------------------------------------------
 total faults                             11828
 test coverage                            98.46%
 fault coverage                           38.26%
 ATPG effectiveness                       99.44%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                          66
     #basic_scan patterns                     1
     #fast_sequential patterns               65
 -----------------------------------------------
TEST-T> add[K[K[Kreport_fai[Kult -class AU
 stf   AN   DU/reg_file/U304/Q
 stf   AN   DU/reg_file/U307/IN1
 str   AN   DU/alu_unit/add_16/U2/IN1
 stf   AN   DU/alu_unit/U109/Q
 stf   AN   DU/alu_unit/U153/IN2
TEST-T> start_gui
 Error: unknown command 'start_gui' (CMD-005)

TEST-T> gui_start
 Starting Gui session... 
]777;notify;Command completed;tmax -s]0;vlsilab@JPD-1A-302-D014:~/sagar_harsh_soham/RISC/ATPG]7;file://JPD-1A-302-D014.mujc.net/home/vlsilab/sagar_harsh_soham/RISC/ATPG[vlsilab@localhost ATPG]$ exit
exit

Script done on 2024-02-17 19:16:06+05:30
