##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyHFCLK    | Frequency: 54.54 MHz  | Target: 24.00 MHz  | 
Clock: CyILO      | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO      | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK    | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1  | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK   | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK       CyHFCLK        41666.7          23330       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  29288         CyHFCLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 54.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 23330p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2966   6816  23330  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 23330p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2966   6816  23330  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 23330p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2966   6816  23330  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 26369p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q          macrocell13     1250   1250  26369  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_1  datapathcell2   2528   3778  26369  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:pwmCntl\/main_1
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 26992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340  26992  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_1                macrocell13     3825  11165  26992  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_1\/main_3
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 27511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340  26992  RISE       1
\StripLights:B_WS2811:state_1\/main_3                macrocell7      3305  10645  27511  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_0\/main_3
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 27511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340  26992  RISE       1
\StripLights:B_WS2811:state_0\/main_3                macrocell8      3305  10645  27511  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/cl0_comb
Path End       : \StripLights:Net_64\/main_0
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 30232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/cl0_comb  datapathcell2   5680   5680  30232  RISE       1
\StripLights:Net_64\/main_0              macrocell4      2244   7924  30232  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell4              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_1\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_0  macrocell9      2979   6829  31327  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_0\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_0  macrocell10     2979   6829  31327  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_0  macrocell11     2979   6829  31327  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/so_comb
Path End       : \StripLights:Net_64\/main_4
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 31355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/so_comb  datapathcell1   4550   4550  31355  RISE       1
\StripLights:Net_64\/main_4                 macrocell4      2251   6801  31355  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell4              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_2\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 31453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_0  macrocell6      2853   6703  31453  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_1\/main_0
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 31453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:state_1\/main_0   macrocell7      2853   6703  31453  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_0\/main_0
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 31453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850  23330  RISE       1
\StripLights:B_WS2811:state_0\/main_0   macrocell8      2853   6703  31453  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 31573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 35377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell12             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q             macrocell12     1250   1250  31573  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_0  datapathcell1   2553   3803  31573  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 31599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 35377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q             macrocell11     1250   1250  31599  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_1  datapathcell1   2528   3778  31599  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:pwmCntl\/main_0
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 31627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  31627  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_0  macrocell13    3950   6530  31627  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_1\/main_2
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  31627  RISE       1
\StripLights:B_WS2811:state_1\/main_2  macrocell7     3157   5737  32420  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_0\/main_2
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  31627  RISE       1
\StripLights:B_WS2811:state_0\/main_2  macrocell8     3157   5737  32420  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_1\/main_1
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 33315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell2   2580   2580  33315  RISE       1
\StripLights:B_WS2811:state_1\/main_1  macrocell7     2262   4842  33315  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_0\/main_1
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 33315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell2   2580   2580  33315  RISE       1
\StripLights:B_WS2811:state_0\/main_1  macrocell8     2262   4842  33315  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 33719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_2  macrocell9    3187   4437  33719  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 33719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_2  macrocell10   3187   4437  33719  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_3
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 33719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_3  macrocell11   3187   4437  33719  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 33728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_1  macrocell9    3179   4429  33728  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 33728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_1  macrocell10   3179   4429  33728  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 33728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_2  macrocell11   3179   4429  33728  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_2
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_2  macrocell13   3177   4427  33730  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:Net_64\/main_3
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q  macrocell8    1250   1250  33719  RISE       1
\StripLights:Net_64\/main_3       macrocell4    3177   4427  33730  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell4              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:status_6\/main_1
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:status_6\/main_1  macrocell5    3177   4427  33730  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell5              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_1  macrocell12   3177   4427  33730  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell12             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 33738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_2  macrocell6    3169   4419  33738  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_5
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 33738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:state_1\/main_5  macrocell7    3169   4419  33738  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_5
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 33738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:state_0\/main_5  macrocell8    3169   4419  33738  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_3
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 33738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_3  macrocell13   3168   4418  33738  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:Net_64\/main_2
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 33739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q  macrocell7    1250   1250  33728  RISE       1
\StripLights:Net_64\/main_2       macrocell4    3168   4418  33739  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell4              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:status_6\/main_0
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 33739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:status_6\/main_0  macrocell5    3168   4418  33739  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell5              0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 33739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell7    1250   1250  33728  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_0  macrocell12   3168   4418  33739  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell12             0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_3  macrocell6    3166   4416  33741  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_6
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:state_1\/main_6  macrocell7    3166   4416  33741  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_6
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell8    1250   1250  33719  RISE       1
\StripLights:B_WS2811:state_0\/main_6  macrocell8    3166   4416  33741  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_5
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 34198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_5  macrocell6    2708   3958  34198  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_8
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 34198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:state_1\/main_8  macrocell7    2708   3958  34198  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_8
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 34198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:state_0\/main_8  macrocell8    2708   3958  34198  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 34210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell9    1250   1250  34210  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_3  macrocell9    2697   3947  34210  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_4
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 34210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q     macrocell9    1250   1250  34210  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_4  macrocell11   2697   3947  34210  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 34222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_4  macrocell9    2684   3934  34222  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 34222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_3  macrocell10   2684   3934  34222  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_5
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 34222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q     macrocell10   1250   1250  34198  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_5  macrocell11   2684   3934  34222  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell9    1250   1250  34210  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_4  macrocell6    2676   3926  34231  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_7
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell9    1250   1250  34210  RISE       1
\StripLights:B_WS2811:state_1\/main_7  macrocell7    2676   3926  34231  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_7
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell9              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell9    1250   1250  34210  RISE       1
\StripLights:B_WS2811:state_0\/main_7  macrocell8    2676   3926  34231  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 34366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell12             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q       macrocell12   1250   1250  31573  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_2  macrocell12   2540   3790  34366  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell12             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 34370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q     macrocell6    1250   1250  34370  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_1  macrocell11   2537   3787  34370  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 34379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q       macrocell6    1250   1250  34370  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_1  macrocell6    2528   3778  34379  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_1\/main_4
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 34379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell6    1250   1250  34370  RISE       1
\StripLights:B_WS2811:state_1\/main_4  macrocell7    2528   3778  34379  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell7              0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_0\/main_4
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 34379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell6              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell6    1250   1250  34370  RISE       1
\StripLights:B_WS2811:state_0\/main_4  macrocell8    2528   3778  34379  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell8              0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_4
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 34379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q       macrocell13   1250   1250  26369  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_4  macrocell13   2527   3777  34379  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell13             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_6
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 34384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q       macrocell11   1250   1250  31599  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_6  macrocell11   2522   3772  34384  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell11             0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

