// Seed: 4093466389
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_9 = 0;
  output wire id_2;
  inout wire id_1;
  parameter id_6 = -1;
  wire id_7;
  assign id_2 = id_6[-1];
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    input supply0 id_11
);
  logic [-1 'b0 : -1 'b0] id_13[1 : -1];
  ;
  and primCall (id_5, id_8, id_14, id_3, id_0, id_6, id_10, id_1, id_11, id_4, id_13);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
  wire [1 : 1] id_15;
  logic id_16 = 1;
endmodule
