Timing Analyzer report for sdram_naked
Fri Mar 13 10:41:11 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 39. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 41. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; sdram_naked                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_controller.sdc ; OK     ; Fri Mar 13 10:41:09 2020 ;
+-----------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk_50                                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk_50 }                                                    ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz   ; 0.000  ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.666  ; 150.02 MHz ; -1.249 ; 2.084  ; 50.00      ; 1         ; 3           ; -67.5 ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 165.54 MHz ; 165.54 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 169.29 MHz ; 169.29 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.022 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.747 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.810 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.218 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.966  ; 0.000         ;
; clk_50                                                    ; 9.924  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.648 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.022 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 3.117      ;
; 0.178 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.971      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.210 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.929      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.801      ;
; 0.366 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.783      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.655      ;
; 0.612 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.537      ;
; 0.616 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.533      ;
; 0.625 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 5.813      ;
; 0.663 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.475      ;
; 0.684 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.465      ;
; 0.686 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.463      ;
; 0.686 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.753      ;
; 0.729 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.725      ;
; 0.741 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.398      ;
; 0.758 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.391      ;
; 0.762 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.387      ;
; 0.762 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 5.676      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.796      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.796      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.796      ;
; 0.823 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 5.633      ;
; 0.830 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.319      ;
; 0.840 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.586      ;
; 0.845 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.742      ;
; 0.845 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.742      ;
; 0.845 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.742      ;
; 0.856 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.293      ;
; 0.869 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 5.587      ;
; 0.874 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_done                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.265      ;
; 0.933 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.521      ;
; 0.948 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.190      ;
; 0.954 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 5.502      ;
; 0.965 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.173      ;
; 0.966 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.172      ;
; 0.968 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 5.474      ;
; 0.968 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.170      ;
; 0.969 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[4]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 2.169      ;
; 1.014 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.125      ;
; 1.046 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 5.398      ;
; 1.062 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 5.382      ;
; 1.065 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 5.391      ;
; 1.097 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 5.315      ;
; 1.103 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.323      ;
; 1.104 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 5.440      ;
; 1.104 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 5.440      ;
; 1.104 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 5.440      ;
; 1.105 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.044      ;
; 1.109 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 5.346      ;
; 1.117 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.190     ; 2.022      ;
; 1.119 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.320      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.125 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 5.462      ;
; 1.127 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.022      ;
; 1.147 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_idle                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 2.002      ;
; 1.157 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 5.270      ;
; 1.167 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 5.275      ;
; 1.172 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.387      ;
; 1.172 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.387      ;
; 1.172 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.387      ;
; 1.173 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 5.238      ;
; 1.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.390      ;
; 1.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.390      ;
; 1.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.390      ;
; 1.193 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 5.251      ;
; 1.205 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.221      ;
; 1.207 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 5.235      ;
; 1.233 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 5.193      ;
; 1.240 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 1.898      ;
; 1.240 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 1.898      ;
; 1.242 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.191     ; 1.896      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_we_r              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_stb_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 0.747  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.391      ;
; 1.311  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 1.836      ;
; 1.413  ; wb32_avalon16:wb32_avalon16|rdata[19]                 ; sdram_naked_master:sdram_naked_master0|rdata[19]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.735      ;
; 1.490  ; wb32_avalon16:wb32_avalon16|rdata[21]                 ; sdram_naked_master:sdram_naked_master0|rdata[21]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.658      ;
; 1.497  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|skip_to_idle               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.651      ;
; 1.524  ; wb32_avalon16:wb32_avalon16|rdata[17]                 ; sdram_naked_master:sdram_naked_master0|rdata[17]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 1.626      ;
; 1.675  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_ack_o             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 1.463      ;
; 1.689  ; wb32_avalon16:wb32_avalon16|rdata[29]                 ; sdram_naked_master:sdram_naked_master0|rdata[29]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.460      ;
; 1.720  ; wb32_avalon16:wb32_avalon16|rdata[2]                  ; sdram_naked_master:sdram_naked_master0|rdata[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.429      ;
; 1.730  ; wb32_avalon16:wb32_avalon16|rdata[24]                 ; sdram_naked_master:sdram_naked_master0|rdata[24]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.419      ;
; 1.731  ; wb32_avalon16:wb32_avalon16|rdata[14]                 ; sdram_naked_master:sdram_naked_master0|rdata[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.417      ;
; 1.748  ; wb32_avalon16:wb32_avalon16|rdata[1]                  ; sdram_naked_master:sdram_naked_master0|rdata[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.401      ;
; 1.750  ; wb32_avalon16:wb32_avalon16|rdata[18]                 ; sdram_naked_master:sdram_naked_master0|rdata[18]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 1.400      ;
; 1.756  ; wb32_avalon16:wb32_avalon16|rdata[9]                  ; sdram_naked_master:sdram_naked_master0|rdata[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.393      ;
; 1.762  ; wb32_avalon16:wb32_avalon16|rdata[5]                  ; sdram_naked_master:sdram_naked_master0|rdata[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.386      ;
; 1.765  ; wb32_avalon16:wb32_avalon16|rdata[27]                 ; sdram_naked_master:sdram_naked_master0|rdata[27]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.384      ;
; 1.765  ; wb32_avalon16:wb32_avalon16|rdata[7]                  ; sdram_naked_master:sdram_naked_master0|rdata[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.383      ;
; 1.765  ; wb32_avalon16:wb32_avalon16|rdata[12]                 ; sdram_naked_master:sdram_naked_master0|rdata[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.383      ;
; 1.767  ; wb32_avalon16:wb32_avalon16|rdata[4]                  ; sdram_naked_master:sdram_naked_master0|rdata[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.381      ;
; 1.769  ; wb32_avalon16:wb32_avalon16|rdata[13]                 ; sdram_naked_master:sdram_naked_master0|rdata[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.379      ;
; 1.770  ; wb32_avalon16:wb32_avalon16|rdata[30]                 ; sdram_naked_master:sdram_naked_master0|rdata[30]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.379      ;
; 1.771  ; wb32_avalon16:wb32_avalon16|rdata[11]                 ; sdram_naked_master:sdram_naked_master0|rdata[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.377      ;
; 1.772  ; wb32_avalon16:wb32_avalon16|rdata[25]                 ; sdram_naked_master:sdram_naked_master0|rdata[25]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.377      ;
; 1.783  ; wb32_avalon16:wb32_avalon16|rdata[15]                 ; sdram_naked_master:sdram_naked_master0|rdata[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.365      ;
; 1.794  ; wb32_avalon16:wb32_avalon16|rdata[31]                 ; sdram_naked_master:sdram_naked_master0|rdata[31]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.355      ;
; 1.798  ; wb32_avalon16:wb32_avalon16|rdata[8]                  ; sdram_naked_master:sdram_naked_master0|rdata[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.350      ;
; 1.800  ; wb32_avalon16:wb32_avalon16|rdata[6]                  ; sdram_naked_master:sdram_naked_master0|rdata[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.348      ;
; 1.802  ; wb32_avalon16:wb32_avalon16|rdata[26]                 ; sdram_naked_master:sdram_naked_master0|rdata[26]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.347      ;
; 1.803  ; wb32_avalon16:wb32_avalon16|rdata[28]                 ; sdram_naked_master:sdram_naked_master0|rdata[28]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.346      ;
; 1.804  ; wb32_avalon16:wb32_avalon16|rdata[3]                  ; sdram_naked_master:sdram_naked_master0|rdata[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.344      ;
; 1.808  ; wb32_avalon16:wb32_avalon16|rdata[0]                  ; sdram_naked_master:sdram_naked_master0|rdata[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.340      ;
; 1.828  ; wb32_avalon16:wb32_avalon16|rdata[23]                 ; sdram_naked_master:sdram_naked_master0|rdata[23]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.321      ;
; 1.833  ; wb32_avalon16:wb32_avalon16|rdata[10]                 ; sdram_naked_master:sdram_naked_master0|rdata[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.316      ;
; 1.835  ; wb32_avalon16:wb32_avalon16|rdata[20]                 ; sdram_naked_master:sdram_naked_master0|rdata[20]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.314      ;
; 1.838  ; wb32_avalon16:wb32_avalon16|rdata[16]                 ; sdram_naked_master:sdram_naked_master0|rdata[16]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.311      ;
; 1.843  ; wb32_avalon16:wb32_avalon16|rdata[22]                 ; sdram_naked_master:sdram_naked_master0|rdata[22]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.306      ;
; 44.093 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.829      ;
; 44.272 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.650      ;
; 44.279 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.643      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.434 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.490      ;
; 44.541 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.381      ;
; 44.543 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.379      ;
; 44.543 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.379      ;
; 44.543 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.379      ;
; 44.544 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.378      ;
; 44.551 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.371      ;
; 44.584 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.338      ;
; 44.585 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.337      ;
; 44.594 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.328      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.614 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.310      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.636 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 5.288      ;
; 44.720 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.202      ;
; 44.722 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.200      ;
; 44.722 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.200      ;
; 44.722 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.200      ;
; 44.723 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.199      ;
; 44.727 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.195      ;
; 44.729 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.193      ;
; 44.729 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.193      ;
; 44.729 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.193      ;
; 44.730 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.192      ;
; 44.730 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.192      ;
; 44.737 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.185      ;
; 44.763 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.159      ;
; 44.764 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.158      ;
; 44.770 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.152      ;
; 44.771 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 5.151      ;
; 44.772 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.156      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.500 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.511 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.803      ;
; 0.534 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.826      ;
; 0.544 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.836      ;
; 0.549 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.842      ;
; 0.550 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.842      ;
; 0.551 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.843      ;
; 0.551 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.843      ;
; 0.575 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 0.987      ;
; 0.578 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 0.990      ;
; 0.605 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.017      ;
; 0.610 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.022      ;
; 0.651 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.943      ;
; 0.656 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.948      ;
; 0.680 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.972      ;
; 0.681 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.973      ;
; 0.693 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.985      ;
; 0.693 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.985      ;
; 0.699 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.724 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.016      ;
; 0.741 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.758 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.170      ;
; 0.758 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.050      ;
; 0.760 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.172      ;
; 0.760 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.173      ;
; 0.764 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.055      ;
; 0.771 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.063      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.072      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.780 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.072      ;
; 0.780 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.072      ;
; 0.781 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.074      ;
; 0.787 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.080      ;
; 0.792 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.084      ;
; 0.816 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.108      ;
; 0.819 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.111      ;
; 0.825 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.118      ;
; 0.827 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.119      ;
; 0.831 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.123      ;
; 0.832 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.124      ;
; 0.833 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.124      ;
; 0.833 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.124      ;
; 0.836 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.248      ;
; 0.837 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 1.616      ;
; 0.853 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.145      ;
; 0.855 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.147      ;
; 0.858 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.270      ;
; 0.863 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.156      ;
; 0.874 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.166      ;
; 0.875 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.287      ;
; 0.876 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.190      ; 1.288      ;
; 0.877 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.169      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.512 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.523 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.814      ;
; 0.539 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.830      ;
; 0.586 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.877      ;
; 0.699 ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.700 ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; sdram_naked_master:sdram_naked_master0|rdata[21]              ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.994      ;
; 0.703 ; sdram_naked_master:sdram_naked_master0|rdata[19]              ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.709 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s0_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.721 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s1_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.012      ;
; 0.735 ; sdram_naked_master:sdram_naked_master0|state.state_idle       ; sdram_naked_master:sdram_naked_master0|state.state_write      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.026      ;
; 0.758 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.765 ; wb32_avalon16:wb32_avalon16|rdata[22]                         ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.198      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|rdata[16]                         ; sdram_naked_master:sdram_naked_master0|rdata[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.205      ;
; 0.775 ; wb32_avalon16:wb32_avalon16|rdata[20]                         ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.208      ;
; 0.777 ; wb32_avalon16:wb32_avalon16|rdata[23]                         ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.210      ;
; 0.777 ; wb32_avalon16:wb32_avalon16|rdata[10]                         ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.209      ;
; 0.795 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.086      ;
; 0.809 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.100      ;
; 0.809 ; wb32_avalon16:wb32_avalon16|rdata[3]                          ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.242      ;
; 0.810 ; wb32_avalon16:wb32_avalon16|rdata[0]                          ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.243      ;
; 0.812 ; wb32_avalon16:wb32_avalon16|rdata[26]                         ; sdram_naked_master:sdram_naked_master0|rdata[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.244      ;
; 0.812 ; wb32_avalon16:wb32_avalon16|rdata[6]                          ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.245      ;
; 0.812 ; wb32_avalon16:wb32_avalon16|rdata[15]                         ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.245      ;
; 0.816 ; wb32_avalon16:wb32_avalon16|rdata[8]                          ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.249      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|rdata[28]                         ; sdram_naked_master:sdram_naked_master0|rdata[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.250      ;
; 0.822 ; wb32_avalon16:wb32_avalon16|rdata[31]                         ; sdram_naked_master:sdram_naked_master0|rdata[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.254      ;
; 0.823 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.114      ;
; 0.837 ; wb32_avalon16:wb32_avalon16|rdata[4]                          ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.270      ;
; 0.837 ; wb32_avalon16:wb32_avalon16|rdata[13]                         ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.270      ;
; 0.838 ; wb32_avalon16:wb32_avalon16|rdata[30]                         ; sdram_naked_master:sdram_naked_master0|rdata[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.270      ;
; 0.838 ; wb32_avalon16:wb32_avalon16|rdata[5]                          ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.271      ;
; 0.840 ; wb32_avalon16:wb32_avalon16|rdata[25]                         ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.272      ;
; 0.840 ; wb32_avalon16:wb32_avalon16|rdata[11]                         ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.273      ;
; 0.842 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.133      ;
; 0.843 ; wb32_avalon16:wb32_avalon16|rdata[7]                          ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.276      ;
; 0.845 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.136      ;
; 0.847 ; wb32_avalon16:wb32_avalon16|rdata[12]                         ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.280      ;
; 0.849 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.140      ;
; 0.849 ; wb32_avalon16:wb32_avalon16|rdata[27]                         ; sdram_naked_master:sdram_naked_master0|rdata[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.281      ;
; 0.855 ; wb32_avalon16:wb32_avalon16|rdata[18]                         ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.288      ;
; 0.860 ; wb32_avalon16:wb32_avalon16|rdata[9]                          ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.292      ;
; 0.862 ; wb32_avalon16:wb32_avalon16|rdata[14]                         ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.191      ; 1.295      ;
; 0.865 ; wb32_avalon16:wb32_avalon16|rdata[24]                         ; sdram_naked_master:sdram_naked_master0|rdata[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.297      ;
; 0.866 ; wb32_avalon16:wb32_avalon16|rdata[1]                          ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.298      ;
; 0.881 ; wb32_avalon16:wb32_avalon16|rdata[2]                          ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.190      ; 1.313      ;
; 0.898 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.190      ;
; 0.898 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.189      ;
; 0.901 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.193      ;
; 0.904 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.195      ;
; 0.908 ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.199      ;
; 0.910 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.201      ;
; 0.910 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.201      ;
; 0.931 ; wb32_avalon16:wb32_avalon16|state.state_done                  ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.180      ; 1.353      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.810 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.223     ; 3.494      ;
; 2.810 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.223     ; 3.494      ;
; 2.849 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.222     ; 3.456      ;
; 2.849 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.222     ; 3.456      ;
; 2.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.224     ; 3.451      ;
; 2.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.224     ; 3.451      ;
; 2.891 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 3.520      ;
; 2.891 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 3.520      ;
; 2.891 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 3.520      ;
; 2.930 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.482      ;
; 2.930 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.482      ;
; 2.933 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.124     ; 3.477      ;
; 2.933 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.124     ; 3.477      ;
; 2.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 3.436      ;
; 3.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.224     ; 3.232      ;
; 3.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.224     ; 3.232      ;
; 3.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.115     ; 3.314      ;
; 3.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.115     ; 3.314      ;
; 3.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.114     ; 3.276      ;
; 3.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.114     ; 3.276      ;
; 3.114 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.116     ; 3.271      ;
; 3.114 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.116     ; 3.271      ;
; 3.134 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.278      ;
; 3.152 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.124     ; 3.258      ;
; 3.152 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.124     ; 3.258      ;
; 3.152 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.124     ; 3.258      ;
; 3.154 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.258      ;
; 3.154 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.258      ;
; 3.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.123      ;
; 3.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.122     ; 3.123      ;
; 3.333 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.116     ; 3.052      ;
; 3.333 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.116     ; 3.052      ;
; 3.509 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 2.813      ;
; 3.512 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 2.809      ;
; 3.512 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 2.809      ;
; 3.513 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 2.809      ;
; 3.513 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 2.809      ;
; 3.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 2.770      ;
; 3.565 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.207     ; 2.755      ;
; 3.565 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.207     ; 2.755      ;
; 3.590 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 2.839      ;
; 3.593 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.835      ;
; 3.593 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.835      ;
; 3.593 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.835      ;
; 3.594 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 2.835      ;
; 3.596 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.104     ; 2.834      ;
; 3.596 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.104     ; 2.834      ;
; 3.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.796      ;
; 3.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.796      ;
; 3.707 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.837      ;
; 3.707 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.837      ;
; 3.707 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.837      ;
; 3.767 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.820      ;
; 3.767 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.820      ;
; 3.767 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.820      ;
; 3.767 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.820      ;
; 3.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 2.629      ;
; 3.775 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 2.629      ;
; 3.781 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.806      ;
; 3.781 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.806      ;
; 3.781 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.806      ;
; 3.781 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.806      ;
; 3.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 2.590      ;
; 3.820 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.752      ;
; 3.820 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.752      ;
; 3.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.715      ;
; 3.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.715      ;
; 3.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.715      ;
; 3.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.715      ;
; 3.898 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.530      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.916 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.656      ;
; 3.989 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 2.440      ;
; 4.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.525      ;
; 4.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.525      ;
; 4.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.525      ;
; 4.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.525      ;
; 4.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.123     ; 2.525      ;
; 4.048 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 2.381      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.501      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.501      ;
; 4.093 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.493      ;
; 4.093 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.493      ;
; 4.213 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 2.216      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.271 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.312      ;
; 4.277 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.306      ;
; 4.277 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.306      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.511      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.766      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.620 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.903      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.553      ; 2.493      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.846 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.135      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.852 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.141      ;
; 1.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 2.008      ;
; 2.000 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.278      ;
; 2.000 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.278      ;
; 2.002 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.295      ;
; 2.002 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.295      ;
; 2.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.341      ;
; 2.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.341      ;
; 2.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.341      ;
; 2.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.341      ;
; 2.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.341      ;
; 2.138 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 2.291      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.430      ;
; 2.171 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.351      ;
; 2.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 2.338      ;
; 2.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.482      ;
; 2.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.482      ;
; 2.215 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.493      ;
; 2.215 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.493      ;
; 2.215 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.493      ;
; 2.215 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.493      ;
; 2.227 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 2.408      ;
; 2.228 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.408      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.541      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.541      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.541      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.541      ;
; 2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.556      ;
; 2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.556      ;
; 2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.556      ;
; 2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.556      ;
; 2.270 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.422      ;
; 2.311 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.594      ;
; 2.311 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.594      ;
; 2.311 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.594      ;
; 2.505 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.657      ;
; 2.505 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.657      ;
; 2.561 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 2.714      ;
; 2.562 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.714      ;
; 2.562 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.714      ;
; 2.562 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.714      ;
; 2.564 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.718      ;
; 2.564 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.718      ;
; 2.569 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.723      ;
; 2.597 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.793      ;
; 2.597 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.793      ;
; 2.648 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.074     ; 2.633      ;
; 2.648 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.074     ; 2.633      ;
; 2.665 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.651      ;
; 2.721 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.072     ; 2.708      ;
; 2.721 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.072     ; 2.708      ;
; 2.722 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.708      ;
; 2.722 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.708      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.351 ns




+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 175.87 MHz ; 175.87 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 181.46 MHz ; 181.46 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.281 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.945 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.006 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.127 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.948  ; 0.000         ;
; clk_50                                                    ; 9.937  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.657 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.881      ;
; 0.412 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.760      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.707      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.579 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 2.583      ;
; 0.586 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.586      ;
; 0.710 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.462      ;
; 0.779 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.393      ;
; 0.782 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.390      ;
; 0.828 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.333      ;
; 0.833 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.339      ;
; 0.885 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.287      ;
; 0.914 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.258      ;
; 0.917 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.255      ;
; 0.925 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 2.239      ;
; 0.968 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.204      ;
; 0.980 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 5.469      ;
; 1.019 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 5.432      ;
; 1.020 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 2.152      ;
; 1.059 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 5.405      ;
; 1.073 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_done                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 2.091      ;
; 1.082 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.079      ;
; 1.100 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 5.350      ;
; 1.100 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.061      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.060      ;
; 1.102 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.059      ;
; 1.103 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[4]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.058      ;
; 1.127 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 2.037      ;
; 1.159 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 5.306      ;
; 1.161 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 5.279      ;
; 1.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 5.279      ;
; 1.230 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.343      ;
; 1.230 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.343      ;
; 1.230 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.343      ;
; 1.239 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 1.933      ;
; 1.240 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 5.215      ;
; 1.268 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 5.197      ;
; 1.278 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 5.186      ;
; 1.281 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 1.891      ;
; 1.281 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 1.883      ;
; 1.285 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 1.887      ;
; 1.308 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 5.290      ;
; 1.308 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 5.290      ;
; 1.308 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 5.290      ;
; 1.340 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 5.116      ;
; 1.354 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 1.807      ;
; 1.355 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 1.806      ;
; 1.356 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 1.805      ;
; 1.357 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[4]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 1.804      ;
; 1.368 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 5.089      ;
; 1.393 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 5.037      ;
; 1.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 5.062      ;
; 1.416 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.158     ; 1.756      ;
; 1.416 ; wb32_avalon16:wb32_avalon16|skip_to_idle                                                                                                                                        ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 1.746      ;
; 1.418 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_byte_hi                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 1.746      ;
; 1.420 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.166     ; 1.744      ;
; 1.440 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 5.025      ;
; 1.449 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 5.007      ;
; 1.459 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 4.996      ;
; 1.460 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 4.991      ;
; 1.471 ; wb32_avalon16:wb32_avalon16|skip_to_idle                                                                                                                                        ; wb32_avalon16:wb32_avalon16|state.state_done                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.168     ; 1.691      ;
; 1.474 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 4.955      ;
; 1.482 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 4.957      ;
; 1.490 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 4.950      ;
; 1.495 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 5.066      ;
; 1.495 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 5.066      ;
; 1.495 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 5.066      ;
; 1.499 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 4.942      ;
; 1.516 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 4.924      ;
; 1.559 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.014      ;
; 1.559 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.014      ;
; 1.559 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 5.014      ;
; 1.561 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 4.893      ;
; 1.569 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 4.886      ;
; 1.570 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 4.894      ;
; 1.573 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 5.013      ;
; 1.573 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 5.013      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_we_r              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_stb_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 0.945  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.217      ;
; 1.434  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.170     ; 1.736      ;
; 1.529  ; wb32_avalon16:wb32_avalon16|rdata[19]                 ; sdram_naked_master:sdram_naked_master0|rdata[19]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 1.642      ;
; 1.602  ; wb32_avalon16:wb32_avalon16|rdata[21]                 ; sdram_naked_master:sdram_naked_master0|rdata[21]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 1.569      ;
; 1.613  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|skip_to_idle               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.559      ;
; 1.626  ; wb32_avalon16:wb32_avalon16|rdata[17]                 ; sdram_naked_master:sdram_naked_master0|rdata[17]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.547      ;
; 1.787  ; wb32_avalon16:wb32_avalon16|rdata[29]                 ; sdram_naked_master:sdram_naked_master0|rdata[29]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.385      ;
; 1.809  ; wb32_avalon16:wb32_avalon16|rdata[2]                  ; sdram_naked_master:sdram_naked_master0|rdata[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.364      ;
; 1.816  ; wb32_avalon16:wb32_avalon16|rdata[24]                 ; sdram_naked_master:sdram_naked_master0|rdata[24]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.356      ;
; 1.818  ; wb32_avalon16:wb32_avalon16|rdata[14]                 ; sdram_naked_master:sdram_naked_master0|rdata[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.354      ;
; 1.830  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_ack_o             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 1.332      ;
; 1.839  ; wb32_avalon16:wb32_avalon16|rdata[1]                  ; sdram_naked_master:sdram_naked_master0|rdata[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.334      ;
; 1.841  ; wb32_avalon16:wb32_avalon16|rdata[9]                  ; sdram_naked_master:sdram_naked_master0|rdata[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.332      ;
; 1.848  ; wb32_avalon16:wb32_avalon16|rdata[27]                 ; sdram_naked_master:sdram_naked_master0|rdata[27]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.324      ;
; 1.849  ; wb32_avalon16:wb32_avalon16|rdata[7]                  ; sdram_naked_master:sdram_naked_master0|rdata[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.323      ;
; 1.849  ; wb32_avalon16:wb32_avalon16|rdata[12]                 ; sdram_naked_master:sdram_naked_master0|rdata[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.323      ;
; 1.851  ; wb32_avalon16:wb32_avalon16|rdata[5]                  ; sdram_naked_master:sdram_naked_master0|rdata[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.322      ;
; 1.853  ; wb32_avalon16:wb32_avalon16|rdata[30]                 ; sdram_naked_master:sdram_naked_master0|rdata[30]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.319      ;
; 1.854  ; wb32_avalon16:wb32_avalon16|rdata[25]                 ; sdram_naked_master:sdram_naked_master0|rdata[25]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.318      ;
; 1.854  ; wb32_avalon16:wb32_avalon16|rdata[11]                 ; sdram_naked_master:sdram_naked_master0|rdata[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.319      ;
; 1.854  ; wb32_avalon16:wb32_avalon16|rdata[4]                  ; sdram_naked_master:sdram_naked_master0|rdata[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.318      ;
; 1.854  ; wb32_avalon16:wb32_avalon16|rdata[13]                 ; sdram_naked_master:sdram_naked_master0|rdata[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.319      ;
; 1.873  ; wb32_avalon16:wb32_avalon16|rdata[15]                 ; sdram_naked_master:sdram_naked_master0|rdata[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.299      ;
; 1.874  ; wb32_avalon16:wb32_avalon16|rdata[18]                 ; sdram_naked_master:sdram_naked_master0|rdata[18]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.299      ;
; 1.880  ; wb32_avalon16:wb32_avalon16|rdata[31]                 ; sdram_naked_master:sdram_naked_master0|rdata[31]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.292      ;
; 1.885  ; wb32_avalon16:wb32_avalon16|rdata[8]                  ; sdram_naked_master:sdram_naked_master0|rdata[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.288      ;
; 1.886  ; wb32_avalon16:wb32_avalon16|rdata[6]                  ; sdram_naked_master:sdram_naked_master0|rdata[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.286      ;
; 1.886  ; wb32_avalon16:wb32_avalon16|rdata[26]                 ; sdram_naked_master:sdram_naked_master0|rdata[26]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.286      ;
; 1.887  ; wb32_avalon16:wb32_avalon16|rdata[28]                 ; sdram_naked_master:sdram_naked_master0|rdata[28]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.285      ;
; 1.889  ; wb32_avalon16:wb32_avalon16|rdata[3]                  ; sdram_naked_master:sdram_naked_master0|rdata[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.284      ;
; 1.892  ; wb32_avalon16:wb32_avalon16|rdata[0]                  ; sdram_naked_master:sdram_naked_master0|rdata[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.281      ;
; 1.916  ; wb32_avalon16:wb32_avalon16|rdata[23]                 ; sdram_naked_master:sdram_naked_master0|rdata[23]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.256      ;
; 1.921  ; wb32_avalon16:wb32_avalon16|rdata[20]                 ; sdram_naked_master:sdram_naked_master0|rdata[20]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.251      ;
; 1.922  ; wb32_avalon16:wb32_avalon16|rdata[10]                 ; sdram_naked_master:sdram_naked_master0|rdata[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.251      ;
; 1.924  ; wb32_avalon16:wb32_avalon16|rdata[16]                 ; sdram_naked_master:sdram_naked_master0|rdata[16]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.248      ;
; 1.930  ; wb32_avalon16:wb32_avalon16|rdata[22]                 ; sdram_naked_master:sdram_naked_master0|rdata[22]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.242      ;
; 44.489 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.443      ;
; 44.637 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.295      ;
; 44.644 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 5.287      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 5.097      ;
; 44.885 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.047      ;
; 44.886 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.046      ;
; 44.887 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.045      ;
; 44.887 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.045      ;
; 44.896 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.036      ;
; 44.906 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 5.026      ;
; 44.921 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 5.010      ;
; 44.938 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.994      ;
; 44.940 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.992      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.003 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 4.932      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.028 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 4.906      ;
; 45.033 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.899      ;
; 45.034 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.898      ;
; 45.035 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.897      ;
; 45.035 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.897      ;
; 45.040 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.891      ;
; 45.041 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.890      ;
; 45.042 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.889      ;
; 45.042 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.889      ;
; 45.044 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.888      ;
; 45.051 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.880      ;
; 45.054 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.878      ;
; 45.061 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.870      ;
; 45.086 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.846      ;
; 45.088 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 4.844      ;
; 45.093 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.838      ;
; 45.095 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 4.836      ;
; 45.151 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 4.787      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.470 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.481 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.747      ;
; 0.499 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.765      ;
; 0.509 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.776      ;
; 0.509 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.775      ;
; 0.510 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.776      ;
; 0.511 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.778      ;
; 0.513 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.779      ;
; 0.514 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 0.887      ;
; 0.517 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 0.890      ;
; 0.539 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 0.912      ;
; 0.543 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 0.916      ;
; 0.604 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.870      ;
; 0.605 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.871      ;
; 0.610 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.876      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.882      ;
; 0.634 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.900      ;
; 0.645 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.911      ;
; 0.647 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.913      ;
; 0.649 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.915      ;
; 0.676 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.943      ;
; 0.688 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.706 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.712 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.719 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.092      ;
; 0.719 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.092      ;
; 0.721 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.094      ;
; 0.722 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.990      ;
; 0.725 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.991      ;
; 0.731 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.735 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.743 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.009      ;
; 0.743 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.009      ;
; 0.748 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.121      ;
; 0.757 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.024      ;
; 0.760 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.026      ;
; 0.769 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.035      ;
; 0.769 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.495      ;
; 0.771 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.037      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.046      ;
; 0.781 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.154      ;
; 0.781 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.154      ;
; 0.783 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.050      ;
; 0.783 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.049      ;
; 0.790 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.056      ;
; 0.793 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.168      ; 1.166      ;
; 0.794 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.060      ;
; 0.795 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.062      ;
; 0.809 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.076      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.473 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.482 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.503 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.552 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.817      ;
; 0.646 ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.912      ;
; 0.647 ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.912      ;
; 0.647 ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.913      ;
; 0.649 ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.650 ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.650 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.650 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.650 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.650 ; sdram_naked_master:sdram_naked_master0|rdata[21]              ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.651 ; sdram_naked_master:sdram_naked_master0|rdata[19]              ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.916      ;
; 0.664 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s0_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.678 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s1_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.943      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|rdata[22]                         ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.072      ;
; 0.683 ; sdram_naked_master:sdram_naked_master0|state.state_idle       ; sdram_naked_master:sdram_naked_master0|state.state_write      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.949      ;
; 0.687 ; wb32_avalon16:wb32_avalon16|rdata[16]                         ; sdram_naked_master:sdram_naked_master0|rdata[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.080      ;
; 0.690 ; wb32_avalon16:wb32_avalon16|rdata[20]                         ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.083      ;
; 0.691 ; wb32_avalon16:wb32_avalon16|rdata[10]                         ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.083      ;
; 0.693 ; wb32_avalon16:wb32_avalon16|rdata[23]                         ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.086      ;
; 0.708 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.715 ; wb32_avalon16:wb32_avalon16|rdata[0]                          ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.107      ;
; 0.715 ; wb32_avalon16:wb32_avalon16|rdata[3]                          ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.107      ;
; 0.716 ; wb32_avalon16:wb32_avalon16|rdata[26]                         ; sdram_naked_master:sdram_naked_master0|rdata[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.109      ;
; 0.717 ; wb32_avalon16:wb32_avalon16|rdata[6]                          ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.110      ;
; 0.719 ; wb32_avalon16:wb32_avalon16|rdata[8]                          ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.111      ;
; 0.719 ; wb32_avalon16:wb32_avalon16|rdata[28]                         ; sdram_naked_master:sdram_naked_master0|rdata[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.112      ;
; 0.720 ; wb32_avalon16:wb32_avalon16|rdata[15]                         ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.113      ;
; 0.723 ; wb32_avalon16:wb32_avalon16|rdata[31]                         ; sdram_naked_master:sdram_naked_master0|rdata[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.116      ;
; 0.735 ; wb32_avalon16:wb32_avalon16|rdata[30]                         ; sdram_naked_master:sdram_naked_master0|rdata[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.128      ;
; 0.737 ; wb32_avalon16:wb32_avalon16|rdata[25]                         ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.130      ;
; 0.738 ; wb32_avalon16:wb32_avalon16|rdata[13]                         ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.130      ;
; 0.739 ; wb32_avalon16:wb32_avalon16|rdata[11]                         ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.131      ;
; 0.740 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.005      ;
; 0.740 ; wb32_avalon16:wb32_avalon16|rdata[4]                          ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.133      ;
; 0.741 ; wb32_avalon16:wb32_avalon16|rdata[7]                          ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.134      ;
; 0.743 ; wb32_avalon16:wb32_avalon16|rdata[5]                          ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.135      ;
; 0.744 ; wb32_avalon16:wb32_avalon16|rdata[12]                         ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.137      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|rdata[27]                         ; sdram_naked_master:sdram_naked_master0|rdata[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.138      ;
; 0.758 ; wb32_avalon16:wb32_avalon16|rdata[9]                          ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.150      ;
; 0.759 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.024      ;
; 0.760 ; wb32_avalon16:wb32_avalon16|rdata[14]                         ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.153      ;
; 0.762 ; wb32_avalon16:wb32_avalon16|rdata[24]                         ; sdram_naked_master:sdram_naked_master0|rdata[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.155      ;
; 0.764 ; wb32_avalon16:wb32_avalon16|rdata[1]                          ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.156      ;
; 0.765 ; wb32_avalon16:wb32_avalon16|rdata[18]                         ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.158      ;
; 0.769 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.034      ;
; 0.777 ; wb32_avalon16:wb32_avalon16|rdata[2]                          ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.167      ; 1.169      ;
; 0.787 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.052      ;
; 0.790 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.055      ;
; 0.799 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.064      ;
; 0.819 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.085      ;
; 0.823 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.089      ;
; 0.835 ; wb32_avalon16:wb32_avalon16|rdata[29]                         ; sdram_naked_master:sdram_naked_master0|rdata[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.168      ; 1.228      ;
; 0.837 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.102      ;
; 0.838 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.103      ;
; 0.848 ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.113      ;
; 0.851 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[0]     ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.120      ;
; 0.854 ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; wb32_avalon16:wb32_avalon16|wishbone_we_r                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.006 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.204     ; 3.323      ;
; 3.006 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.204     ; 3.323      ;
; 3.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.204     ; 3.285      ;
; 3.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.204     ; 3.285      ;
; 3.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 3.281      ;
; 3.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 3.281      ;
; 3.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.345      ;
; 3.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.345      ;
; 3.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.345      ;
; 3.123 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.307      ;
; 3.123 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.307      ;
; 3.126 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 3.303      ;
; 3.126 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 3.303      ;
; 3.163 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.267      ;
; 3.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 3.157      ;
; 3.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 3.157      ;
; 3.273 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 3.055      ;
; 3.273 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.205     ; 3.055      ;
; 3.282 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 3.119      ;
; 3.282 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 3.119      ;
; 3.285 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.115      ;
; 3.285 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.115      ;
; 3.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.123      ;
; 3.330 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.100      ;
; 3.330 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 3.100      ;
; 3.352 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 3.077      ;
; 3.352 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 3.077      ;
; 3.352 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 3.077      ;
; 3.476 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 2.955      ;
; 3.476 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 2.955      ;
; 3.511 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.889      ;
; 3.511 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.889      ;
; 3.701 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.189     ; 2.643      ;
; 3.701 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 2.644      ;
; 3.701 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.189     ; 2.643      ;
; 3.702 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 2.643      ;
; 3.702 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 2.643      ;
; 3.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.190     ; 2.596      ;
; 3.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.190     ; 2.581      ;
; 3.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.190     ; 2.581      ;
; 3.780 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.666      ;
; 3.780 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 2.665      ;
; 3.780 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 2.665      ;
; 3.780 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 2.665      ;
; 3.781 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.665      ;
; 3.783 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.663      ;
; 3.783 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.663      ;
; 3.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 2.618      ;
; 3.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 2.618      ;
; 3.877 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 2.684      ;
; 3.877 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 2.684      ;
; 3.877 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 2.684      ;
; 3.939 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.658      ;
; 3.939 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 2.477      ;
; 3.939 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.658      ;
; 3.939 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.658      ;
; 3.939 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.658      ;
; 3.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 2.477      ;
; 3.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.646      ;
; 3.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.646      ;
; 3.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.646      ;
; 3.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.646      ;
; 3.985 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 2.430      ;
; 3.989 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.597      ;
; 3.989 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.597      ;
; 4.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.537      ;
; 4.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.537      ;
; 4.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.537      ;
; 4.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.537      ;
; 4.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 2.359      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.111 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.476      ;
; 4.179 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.267      ;
; 4.182 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.380      ;
; 4.182 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.380      ;
; 4.182 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.380      ;
; 4.182 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.380      ;
; 4.182 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 2.380      ;
; 4.216 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.230      ;
; 4.234 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.352      ;
; 4.234 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.352      ;
; 4.236 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.361      ;
; 4.236 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.361      ;
; 4.386 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 2.060      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.433 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.161      ;
; 4.439 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.155      ;
; 4.439 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.074     ; 2.155      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.393      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.323 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.590      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.448 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.709      ;
; 1.515 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.520      ; 2.230      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.918      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.924      ;
; 1.665 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.798      ;
; 1.786 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.053      ;
; 1.786 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.053      ;
; 1.790 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.045      ;
; 1.790 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.045      ;
; 1.839 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.100      ;
; 1.839 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.100      ;
; 1.839 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.100      ;
; 1.839 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.100      ;
; 1.839 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.100      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.177      ;
; 1.942 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 2.075      ;
; 1.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.120      ;
; 1.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.222      ;
; 1.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.222      ;
; 1.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.230      ;
; 1.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.230      ;
; 1.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.230      ;
; 1.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.230      ;
; 1.978 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 2.111      ;
; 2.000 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.157      ;
; 2.001 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 2.159      ;
; 2.007 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.274      ;
; 2.007 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.274      ;
; 2.007 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.274      ;
; 2.007 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.274      ;
; 2.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.289      ;
; 2.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.289      ;
; 2.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.289      ;
; 2.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.289      ;
; 2.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.325      ;
; 2.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.325      ;
; 2.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.325      ;
; 2.067 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.199      ;
; 2.278 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.410      ;
; 2.278 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.410      ;
; 2.315 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.447      ;
; 2.315 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.447      ;
; 2.315 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 2.447      ;
; 2.316 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 2.449      ;
; 2.319 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 2.453      ;
; 2.319 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 2.453      ;
; 2.325 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 2.458      ;
; 2.344 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 2.515      ;
; 2.344 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 2.515      ;
; 2.407 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.074     ; 2.386      ;
; 2.407 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.074     ; 2.386      ;
; 2.425 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.405      ;
; 2.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.442      ;
; 2.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.073     ; 2.442      ;
; 2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.072     ; 2.444      ;
; 2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.072     ; 2.444      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.897 ns




+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.923 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 2.179 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 4.910 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.521 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.666  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.096  ; 0.000         ;
; clk_50                                                    ; 9.587  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.762 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.923 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.302      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 1.999 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.226      ;
; 2.018 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.212      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.054 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 1.171      ;
; 2.094 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.136      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 1.121      ;
; 2.115 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.115      ;
; 2.118 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.112      ;
; 2.147 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.083      ;
; 2.149 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.081      ;
; 2.158 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.068      ;
; 2.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.063      ;
; 2.191 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.039      ;
; 2.194 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.036      ;
; 2.223 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 1.007      ;
; 2.228 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[3]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.996      ;
; 2.238 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.986      ;
; 2.239 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.985      ;
; 2.240 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.984      ;
; 2.241 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[4]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.983      ;
; 2.243 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.987      ;
; 2.271 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_done                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 0.955      ;
; 2.308 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 0.918      ;
; 2.317 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.913      ;
; 2.341 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.889      ;
; 2.348 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 0.878      ;
; 2.359 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.871      ;
; 2.363 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[0]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.861      ;
; 2.364 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[2]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.860      ;
; 2.365 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[1]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.859      ;
; 2.366 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|cnt[4]                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.858      ;
; 2.395 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|state.state_write_byte_hi                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 0.831      ;
; 2.416 ; wb32_avalon16:wb32_avalon16|skip_to_idle                                                                                                                                        ; wb32_avalon16:wb32_avalon16|state.state_done                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.808      ;
; 2.417 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                      ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.813      ;
; 2.418 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 0.808      ;
; 2.449 ; wb32_avalon16:wb32_avalon16|skip_to_idle                                                                                                                                        ; wb32_avalon16:wb32_avalon16|state.state_idle                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.091     ; 0.775      ;
; 2.484 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.746      ;
; 2.565 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.665      ;
; 2.567 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.085     ; 0.663      ;
; 2.583 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.642      ;
; 2.585 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.640      ;
; 2.601 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.624      ;
; 2.602 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.623      ;
; 2.617 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.608      ;
; 2.667 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.558      ;
; 2.670 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.555      ;
; 2.670 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.555      ;
; 2.753 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.472      ;
; 2.756 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.469      ;
; 2.769 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.456      ;
; 2.771 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.090     ; 0.454      ;
; 3.942 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 2.611      ;
; 3.974 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 2.575      ;
; 4.040 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 2.522      ;
; 4.050 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.050     ; 2.505      ;
; 4.062 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 2.502      ;
; 4.072 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.047     ; 2.486      ;
; 4.091 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 2.463      ;
; 4.094 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 2.466      ;
; 4.097 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 2.507      ;
; 4.097 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 2.507      ;
; 4.097 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 2.507      ;
; 4.113 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 2.450      ;
; 4.144 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 2.475      ;
; 4.144 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 2.475      ;
; 4.144 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 2.475      ;
; 4.145 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.046     ; 2.414      ;
; 4.149 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 2.415      ;
; 4.158 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 2.391      ;
; 4.162 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.040     ; 2.403      ;
; 4.163 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 2.401      ;
; 4.180 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.058     ; 2.367      ;
; 4.181 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 2.379      ;
; 4.189 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 2.354      ;
; 4.195 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 2.365      ;
; 4.196 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 2.365      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_we_r              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_stb_r             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.179  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.050      ;
; 2.402  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.831      ;
; 2.460  ; wb32_avalon16:wb32_avalon16|rdata[19]                 ; sdram_naked_master:sdram_naked_master0|rdata[19]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.774      ;
; 2.502  ; wb32_avalon16:wb32_avalon16|rdata[21]                 ; sdram_naked_master:sdram_naked_master0|rdata[21]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.732      ;
; 2.512  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|skip_to_idle               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.722      ;
; 2.523  ; wb32_avalon16:wb32_avalon16|rdata[17]                 ; sdram_naked_master:sdram_naked_master0|rdata[17]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.712      ;
; 2.573  ; wb32_avalon16:wb32_avalon16|state.state_done          ; wb32_avalon16:wb32_avalon16|wishbone_ack_o             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 0.656      ;
; 2.607  ; wb32_avalon16:wb32_avalon16|rdata[29]                 ; sdram_naked_master:sdram_naked_master0|rdata[29]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.627      ;
; 2.625  ; wb32_avalon16:wb32_avalon16|rdata[2]                  ; sdram_naked_master:sdram_naked_master0|rdata[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.610      ;
; 2.628  ; wb32_avalon16:wb32_avalon16|rdata[24]                 ; sdram_naked_master:sdram_naked_master0|rdata[24]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.606      ;
; 2.631  ; wb32_avalon16:wb32_avalon16|rdata[14]                 ; sdram_naked_master:sdram_naked_master0|rdata[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.604      ;
; 2.631  ; wb32_avalon16:wb32_avalon16|rdata[1]                  ; sdram_naked_master:sdram_naked_master0|rdata[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.604      ;
; 2.631  ; wb32_avalon16:wb32_avalon16|rdata[18]                 ; sdram_naked_master:sdram_naked_master0|rdata[18]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.604      ;
; 2.635  ; wb32_avalon16:wb32_avalon16|rdata[9]                  ; sdram_naked_master:sdram_naked_master0|rdata[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.600      ;
; 2.639  ; wb32_avalon16:wb32_avalon16|rdata[27]                 ; sdram_naked_master:sdram_naked_master0|rdata[27]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.595      ;
; 2.641  ; wb32_avalon16:wb32_avalon16|rdata[12]                 ; sdram_naked_master:sdram_naked_master0|rdata[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.594      ;
; 2.641  ; wb32_avalon16:wb32_avalon16|rdata[5]                  ; sdram_naked_master:sdram_naked_master0|rdata[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.594      ;
; 2.642  ; wb32_avalon16:wb32_avalon16|rdata[7]                  ; sdram_naked_master:sdram_naked_master0|rdata[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.593      ;
; 2.643  ; wb32_avalon16:wb32_avalon16|rdata[11]                 ; sdram_naked_master:sdram_naked_master0|rdata[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.592      ;
; 2.643  ; wb32_avalon16:wb32_avalon16|rdata[4]                  ; sdram_naked_master:sdram_naked_master0|rdata[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.592      ;
; 2.644  ; wb32_avalon16:wb32_avalon16|rdata[25]                 ; sdram_naked_master:sdram_naked_master0|rdata[25]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.590      ;
; 2.644  ; wb32_avalon16:wb32_avalon16|rdata[13]                 ; sdram_naked_master:sdram_naked_master0|rdata[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.591      ;
; 2.645  ; wb32_avalon16:wb32_avalon16|rdata[30]                 ; sdram_naked_master:sdram_naked_master0|rdata[30]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.589      ;
; 2.651  ; wb32_avalon16:wb32_avalon16|rdata[31]                 ; sdram_naked_master:sdram_naked_master0|rdata[31]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.583      ;
; 2.653  ; wb32_avalon16:wb32_avalon16|rdata[15]                 ; sdram_naked_master:sdram_naked_master0|rdata[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.582      ;
; 2.654  ; wb32_avalon16:wb32_avalon16|rdata[28]                 ; sdram_naked_master:sdram_naked_master0|rdata[28]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.580      ;
; 2.655  ; wb32_avalon16:wb32_avalon16|rdata[6]                  ; sdram_naked_master:sdram_naked_master0|rdata[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.580      ;
; 2.655  ; wb32_avalon16:wb32_avalon16|rdata[26]                 ; sdram_naked_master:sdram_naked_master0|rdata[26]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.579      ;
; 2.656  ; wb32_avalon16:wb32_avalon16|rdata[8]                  ; sdram_naked_master:sdram_naked_master0|rdata[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.579      ;
; 2.657  ; wb32_avalon16:wb32_avalon16|rdata[0]                  ; sdram_naked_master:sdram_naked_master0|rdata[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.578      ;
; 2.658  ; wb32_avalon16:wb32_avalon16|rdata[3]                  ; sdram_naked_master:sdram_naked_master0|rdata[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.577      ;
; 2.666  ; wb32_avalon16:wb32_avalon16|rdata[23]                 ; sdram_naked_master:sdram_naked_master0|rdata[23]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.569      ;
; 2.670  ; wb32_avalon16:wb32_avalon16|rdata[20]                 ; sdram_naked_master:sdram_naked_master0|rdata[20]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.565      ;
; 2.671  ; wb32_avalon16:wb32_avalon16|rdata[10]                 ; sdram_naked_master:sdram_naked_master0|rdata[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.564      ;
; 2.672  ; wb32_avalon16:wb32_avalon16|rdata[16]                 ; sdram_naked_master:sdram_naked_master0|rdata[16]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.563      ;
; 2.676  ; wb32_avalon16:wb32_avalon16|rdata[22]                 ; sdram_naked_master:sdram_naked_master0|rdata[22]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.090     ; 0.559      ;
; 47.490 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.462      ;
; 47.564 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.388      ;
; 47.576 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.376      ;
; 47.634 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.318      ;
; 47.642 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.310      ;
; 47.644 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.308      ;
; 47.644 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.308      ;
; 47.645 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.307      ;
; 47.654 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.298      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.660 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.295      ;
; 47.663 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.289      ;
; 47.664 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.288      ;
; 47.705 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.247      ;
; 47.708 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.244      ;
; 47.716 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.236      ;
; 47.718 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.234      ;
; 47.718 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.234      ;
; 47.719 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.233      ;
; 47.720 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.232      ;
; 47.728 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.224      ;
; 47.728 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.224      ;
; 47.730 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.222      ;
; 47.730 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.222      ;
; 47.731 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.221      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.735 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.220      ;
; 47.737 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.215      ;
; 47.738 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.214      ;
; 47.740 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.212      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.747 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.208      ;
; 47.749 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.203      ;
; 47.750 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1] ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 2.202      ;
; 47.803 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2] ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 2.154      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.195 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.382      ;
; 0.200 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.384      ;
; 0.200 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.209 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.393      ;
; 0.209 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.395      ;
; 0.215 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.229 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.350      ;
; 0.232 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.352      ;
; 0.259 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.460      ;
; 0.276 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.460      ;
; 0.278 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.462      ;
; 0.278 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.288 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.409      ;
; 0.294 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.301 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.490      ;
; 0.307 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.313 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.504      ;
; 0.321 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.505      ;
; 0.322 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.506      ;
; 0.323 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.329 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.453      ;
; 0.336 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.339 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.458      ;
; 0.339 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.458      ;
; 0.340 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.459      ;
; 0.341 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.659      ;
; 0.344 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.464      ;
; 0.346 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.466      ;
; 0.346 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.090      ; 0.531      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; sdram_naked_master:sdram_naked_master0|state.state_write_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[2]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[3]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[6]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; sdram_naked_master:sdram_naked_master0|wishbone_cyc_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; sdram_naked_master:sdram_naked_master0|wishbone_we_o          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[7]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; sdram_naked_master:sdram_naked_master0|state.state_read_wait  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; sdram_naked_master:sdram_naked_master0|wishbone_data_o[12]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.209 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.212 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.217 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.336      ;
; 0.240 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.359      ;
; 0.267 ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sdram_naked_master:sdram_naked_master0|rdata[21]              ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; sdram_naked_master:sdram_naked_master0|rdata[19]              ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; wb32_avalon16:wb32_avalon16|rdata[22]                         ; sdram_naked_master:sdram_naked_master0|rdata[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.477      ;
; 0.276 ; wb32_avalon16:wb32_avalon16|rdata[16]                         ; sdram_naked_master:sdram_naked_master0|rdata[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.481      ;
; 0.277 ; wb32_avalon16:wb32_avalon16|rdata[10]                         ; sdram_naked_master:sdram_naked_master0|rdata[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.481      ;
; 0.277 ; wb32_avalon16:wb32_avalon16|rdata[20]                         ; sdram_naked_master:sdram_naked_master0|rdata[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.482      ;
; 0.279 ; wb32_avalon16:wb32_avalon16|rdata[23]                         ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.484      ;
; 0.282 ; sdram_naked_master:sdram_naked_master0|state.state_idle       ; sdram_naked_master:sdram_naked_master0|state.state_write      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.286 ; wb32_avalon16:wb32_avalon16|rdata[0]                          ; sdram_naked_master:sdram_naked_master0|rdata[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.490      ;
; 0.286 ; wb32_avalon16:wb32_avalon16|rdata[3]                          ; sdram_naked_master:sdram_naked_master0|rdata[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.490      ;
; 0.287 ; wb32_avalon16:wb32_avalon16|rdata[26]                         ; sdram_naked_master:sdram_naked_master0|rdata[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.492      ;
; 0.288 ; wb32_avalon16:wb32_avalon16|rdata[6]                          ; sdram_naked_master:sdram_naked_master0|rdata[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.492      ;
; 0.288 ; wb32_avalon16:wb32_avalon16|rdata[28]                         ; sdram_naked_master:sdram_naked_master0|rdata[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.493      ;
; 0.289 ; wb32_avalon16:wb32_avalon16|rdata[8]                          ; sdram_naked_master:sdram_naked_master0|rdata[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.493      ;
; 0.290 ; wb32_avalon16:wb32_avalon16|rdata[31]                         ; sdram_naked_master:sdram_naked_master0|rdata[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.495      ;
; 0.291 ; wb32_avalon16:wb32_avalon16|rdata[15]                         ; sdram_naked_master:sdram_naked_master0|rdata[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.495      ;
; 0.294 ; wb32_avalon16:wb32_avalon16|rdata[30]                         ; sdram_naked_master:sdram_naked_master0|rdata[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.499      ;
; 0.296 ; wb32_avalon16:wb32_avalon16|rdata[25]                         ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.501      ;
; 0.296 ; wb32_avalon16:wb32_avalon16|rdata[4]                          ; sdram_naked_master:sdram_naked_master0|rdata[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.500      ;
; 0.296 ; wb32_avalon16:wb32_avalon16|rdata[13]                         ; sdram_naked_master:sdram_naked_master0|rdata[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.500      ;
; 0.297 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s1_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|rdata[11]                         ; sdram_naked_master:sdram_naked_master0|rdata[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.502      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|rdata[5]                          ; sdram_naked_master:sdram_naked_master0|rdata[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.502      ;
; 0.299 ; wb32_avalon16:wb32_avalon16|rdata[7]                          ; sdram_naked_master:sdram_naked_master0|rdata[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.503      ;
; 0.299 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0|s0_cyc_o  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; wb32_avalon16:wb32_avalon16|rdata[27]                         ; sdram_naked_master:sdram_naked_master0|rdata[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.504      ;
; 0.300 ; wb32_avalon16:wb32_avalon16|rdata[12]                         ; sdram_naked_master:sdram_naked_master0|rdata[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.504      ;
; 0.302 ; wb32_avalon16:wb32_avalon16|rdata[9]                          ; sdram_naked_master:sdram_naked_master0|rdata[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.506      ;
; 0.304 ; wb32_avalon16:wb32_avalon16|rdata[18]                         ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.509      ;
; 0.305 ; wb32_avalon16:wb32_avalon16|rdata[1]                          ; sdram_naked_master:sdram_naked_master0|rdata[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.509      ;
; 0.305 ; wb32_avalon16:wb32_avalon16|rdata[14]                         ; sdram_naked_master:sdram_naked_master0|rdata[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.509      ;
; 0.305 ; wb32_avalon16:wb32_avalon16|rdata[24]                         ; sdram_naked_master:sdram_naked_master0|rdata[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.510      ;
; 0.306 ; sdram_naked_master:sdram_naked_master0|cnt[1]                 ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.309 ; wb32_avalon16:wb32_avalon16|rdata[2]                          ; sdram_naked_master:sdram_naked_master0|rdata[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.090      ; 0.513      ;
; 0.319 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle        ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.331 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]         ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.331 ; wb32_avalon16:wb32_avalon16|rdata[29]                         ; sdram_naked_master:sdram_naked_master0|rdata[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.091      ; 0.536      ;
; 0.335 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]        ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.338 ; sdram_naked_master:sdram_naked_master0|rdata[25]              ; sdram_naked_master:sdram_naked_master0|rdata[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.338 ; wb32_avalon16:wb32_avalon16|state.state_done                  ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; 0.085      ; 0.537      ;
; 0.340 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[0]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.342 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.344 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq         ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.463      ;
; 0.350 ; sdram_naked_master:sdram_naked_master0|rdata[31]              ; sdram_naked_master:sdram_naked_master0|rdata[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.351 ; sdram_naked_master:sdram_naked_master0|rdata[26]              ; sdram_naked_master:sdram_naked_master0|rdata[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.352 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|state.state_print_wait ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.363 ; sdram_naked_master:sdram_naked_master0|state.state_print      ; sdram_naked_master:sdram_naked_master0|cnt[2]                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.910 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 1.584      ;
; 4.910 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 1.584      ;
; 4.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 1.579      ;
; 4.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 1.579      ;
; 4.924 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 1.570      ;
; 4.924 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 1.570      ;
; 4.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.587      ;
; 4.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.587      ;
; 4.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.587      ;
; 4.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.064     ; 1.582      ;
; 4.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.064     ; 1.582      ;
; 4.969 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.573      ;
; 4.969 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.573      ;
; 4.972 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.064     ; 1.569      ;
; 4.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 1.495      ;
; 4.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 1.495      ;
; 5.042 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.065     ; 1.498      ;
; 5.042 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.065     ; 1.498      ;
; 5.042 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.065     ; 1.498      ;
; 5.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.488      ;
; 5.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.488      ;
; 5.048 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.483      ;
; 5.048 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.483      ;
; 5.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.474      ;
; 5.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.474      ;
; 5.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.471      ;
; 5.079 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.463      ;
; 5.079 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.063     ; 1.463      ;
; 5.131 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.064     ; 1.399      ;
; 5.131 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.064     ; 1.399      ;
; 5.155 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.388      ;
; 5.155 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 1.388      ;
; 5.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.287      ;
; 5.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.282      ;
; 5.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.282      ;
; 5.224 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 1.280      ;
; 5.224 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 1.280      ;
; 5.242 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 1.261      ;
; 5.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.290      ;
; 5.265 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.288      ;
; 5.265 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 1.237      ;
; 5.265 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 1.237      ;
; 5.265 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.288      ;
; 5.268 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.285      ;
; 5.269 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.283      ;
; 5.269 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.283      ;
; 5.269 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.283      ;
; 5.287 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.264      ;
; 5.287 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.264      ;
; 5.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.058     ; 1.288      ;
; 5.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.058     ; 1.288      ;
; 5.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.058     ; 1.288      ;
; 5.353 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.265      ;
; 5.353 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.265      ;
; 5.353 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.265      ;
; 5.353 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.265      ;
; 5.357 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.186      ;
; 5.358 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.184      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.253      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.253      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.253      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.253      ;
; 5.376 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.165      ;
; 5.390 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.220      ;
; 5.390 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.220      ;
; 5.400 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.210      ;
; 5.400 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.210      ;
; 5.400 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.210      ;
; 5.400 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.210      ;
; 5.413 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.138      ;
; 5.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 1.158      ;
; 5.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 1.158      ;
; 5.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 1.158      ;
; 5.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 1.158      ;
; 5.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 1.158      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.171      ;
; 5.489 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.128      ;
; 5.489 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.128      ;
; 5.492 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.118      ;
; 5.492 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.118      ;
; 5.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.054      ;
; 5.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.048      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.065      ;
; 5.553 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.038     ; 1.062      ;
; 5.553 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.038     ; 1.062      ;
; 5.553 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.038     ; 1.062      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.798      ;
; 0.717 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.026      ;
; 0.779 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.843      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.788 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.906      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.792 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.909      ;
; 0.840 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.960      ;
; 0.840 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.960      ;
; 0.847 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.959      ;
; 0.847 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 0.959      ;
; 0.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.989      ;
; 0.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.989      ;
; 0.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.989      ;
; 0.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.989      ;
; 0.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.989      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.002      ;
; 0.890 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.954      ;
; 0.892 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.956      ;
; 0.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 1.026      ;
; 0.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 1.026      ;
; 0.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 1.026      ;
; 0.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.028      ; 1.026      ;
; 0.942 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.055      ;
; 0.942 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.055      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.079      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.079      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.079      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.079      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.006      ; 1.025      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.007      ; 1.037      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.088      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.088      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.088      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.088      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.009      ; 1.054      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 1.053      ;
; 0.985 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.103      ;
; 0.985 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.103      ;
; 0.985 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.103      ;
; 1.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.006      ; 1.134      ;
; 1.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.006      ; 1.134      ;
; 1.087 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 1.151      ;
; 1.087 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.007      ; 1.150      ;
; 1.087 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.007      ; 1.150      ;
; 1.087 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.007      ; 1.150      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 1.154      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 1.154      ;
; 1.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 1.155      ;
; 1.121 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.043     ; 1.105      ;
; 1.121 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.043     ; 1.105      ;
; 1.138 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.042     ; 1.123      ;
; 1.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.040     ; 1.140      ;
; 1.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.040     ; 1.140      ;
; 1.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.041     ; 1.139      ;
; 1.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.041     ; 1.139      ;
; 1.154 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.016      ; 1.233      ;
; 1.154 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.016      ; 1.233      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.168 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 0.022 ; 0.187 ; 2.810    ; 0.521   ; 2.222               ;
;  clk_50                                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.747 ; 0.188 ; N/A      ; N/A     ; 24.648              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.022 ; 0.187 ; 2.810    ; 0.521   ; 2.948               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A   ; N/A   ; N/A      ; N/A     ; 2.222               ;
; Design-wide TNS                                            ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50                                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 1167     ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 78       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2385     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 1167     ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 78       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2385     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 131      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 131      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 174   ; 174  ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; clk_50                                                    ; clk_50                                                    ; Base      ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 13 10:41:07 2020
Info: Command: quartus_sta sdram_naked -c sdram_naked
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -phase -67.50 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.022               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.747               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 2.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.810               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.218               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.966               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.924               0.000 clk_50 
    Info (332119):    24.648               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.351 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.945               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.006               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.127               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.948               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.937               0.000 clk_50 
    Info (332119):    24.657               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.897 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.923               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.179               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.188               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.910               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.521               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.096               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.587               0.000 clk_50 
    Info (332119):    24.762               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.168 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Fri Mar 13 10:41:11 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


