[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32480       tick       3868650       1743152       1688714       3868650 
      2  32480       tick       5394798       2526562       2510261       5394798 
      3  32480       tick       5393560       2526206       2510162       5393560 
      4  32480       tick       5377179       2518026       2497283       5377179 
      5  32480       tick       5391241       2526190       2509914       5391241 
      6  32480       tick       5379708       2521431       2495938       5379708 
      7  32480       tick       5389959       2524467       2504364       5389959 
      8  32480       tick       5389938       2524893       2506713       5389938 
      9  32480       tick       5378499       2519461       2500439       5378499 
     10  32480       tick       5396442       2526254       2506218       5396442 
     11  32480       tick       5390383       2523877       2506681       5390383 
     12  32480       tick       5385165       2523244       2504221       5385165 
     13  32480       tick       5386676       2524099       2507544       5386676 
     14  32480       tick       5374721       2518270       2495070       5374721 
     15  32480       tick       5387911       2523373       2481550       5387911 
     16  32480       tick       5378147       2520187       2497495       5378147 
     17  32480       tick       5381821       2519637       2496870       5381821 
     18  32480       tick       5387488       2522519       2503997       5387488 
     19  32480       exit        971915        454300        447604        971915 
