INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   PLL_clock_gen/DCM_SP_INST, consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
